
---------- Begin Simulation Statistics ----------
simSeconds                                   4.861688                       # Number of seconds simulated (Second)
simTicks                                 4861688233000                       # Number of ticks simulated (Tick)
finalTick                                4861688233000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    126.54                       # Real time elapsed on the host (Second)
hostTickRate                              38418876554                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    2009860                       # Number of bytes of host memory used (Byte)
simInsts                                    287881091                       # Number of instructions simulated (Count)
simOps                                      725208581                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  2274943                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    5730867                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.apicbridge.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                           476                       # Clock period in ticks (Tick)
system.cpu0.numCycles                      9724750498                       # Number of cpu cycles simulated (Cycle)
system.cpu0.cpi                             42.203380                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu0.ipc                              0.023695                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.commitStats0.numInsts           230425866                       # Number of instructions committed (thread level) (Count)
system.cpu0.commitStats0.numOps             608695192                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu0.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu0.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.commitStats0.cpi                42.203380                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu0.commitStats0.ipc                 0.023695                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu0.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu0.commitStats0.numFpInsts             19965                       # Number of float instructions (Count)
system.cpu0.commitStats0.numIntInsts        540649822                       # Number of integer instructions (Count)
system.cpu0.commitStats0.numLoadInsts        68017690                       # Number of load instructions (Count)
system.cpu0.commitStats0.numStoreInsts       21172889                       # Number of store instructions (Count)
system.cpu0.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu0.commitStats0.committedInstType::No_OpClass       659260      0.11%      0.11% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntAlu    518514367     85.18%     85.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntMult       288505      0.05%     85.34% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntDiv        30492      0.01%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatAdd          403      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCmp            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCvt           16      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMult            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatDiv            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMisc            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatSqrt            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAdd          662      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAlu         1813      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCmp            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCvt         4602      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMisc         6383      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMult            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShift          321      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdDiv            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSqrt            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMult            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAes            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAesMix            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::Matrix            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixMov            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixOP            0      0.00%     85.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemRead     68011809     11.17%     96.52% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemWrite     21172745      3.48%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemRead         3670      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemWrite          144      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::total    608695192                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedControl::IsControl     81153172                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsDirectControl     79654469                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsIndirectControl      1491955                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCondControl     76736608                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsUncondControl      4414589                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCall      1379523                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsReturn      1379460                       # Class of control type instructions committed (Count)
system.cpu0.dcache.demandHits::cpu0.data     83752368                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total         83752368                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data     83807667                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total        83807667                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data      1219510                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total        1219510                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data      1355556                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total       1355556                       # number of overall misses (Count)
system.cpu0.dcache.demandAccesses::cpu0.data     84971878                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total     84971878                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data     85163223                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total     85163223                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.014352                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.014352                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.015917                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.015917                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks      1203014                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total          1203014                       # number of writebacks (Count)
system.cpu0.dcache.replacements               1248943                       # number of replacements (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::cpu0.data       520864                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::total       520864                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::cpu0.data        21684                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::total        21684                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::cpu0.data       542548                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::total       542548                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.missRate::cpu0.data     0.039967                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.missRate::total     0.039967                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWWriteReq.hits::cpu0.data       542548                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.hits::total       542548                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::cpu0.data       542548                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::total       542548                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.hits::cpu0.data     63597613                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total       63597613                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data       767116                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total       767116                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.accesses::cpu0.data     64364729                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total     64364729                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.011918                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.011918                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.hits::cpu0.data        55299                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.hits::total        55299                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.misses::cpu0.data       136046                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.misses::total       136046                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.accesses::cpu0.data       191345                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.accesses::total       191345                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.missRate::cpu0.data     0.710998                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.missRate::total     0.710998                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.WriteReq.hits::cpu0.data     20154755                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total      20154755                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data       452394                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total       452394                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.accesses::cpu0.data     20607149                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total     20607149                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.021953                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.021953                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse         2000.799485                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs            86012400                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs           1333883                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs             64.482717                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick              12000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data  2000.799485                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.976953                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.976953                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024         1416                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1            2                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::2          113                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::3         1300                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024     0.691406                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses         173831937                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses        173831937                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.demandHits::cpu0.mmu.dtb.walker         1148                       # number of demand (read+write) hits (Count)
system.cpu0.dtb_walker_cache.demandHits::total         1148                       # number of demand (read+write) hits (Count)
system.cpu0.dtb_walker_cache.overallHits::cpu0.mmu.dtb.walker         1148                       # number of overall hits (Count)
system.cpu0.dtb_walker_cache.overallHits::total         1148                       # number of overall hits (Count)
system.cpu0.dtb_walker_cache.demandMisses::cpu0.mmu.dtb.walker         1446                       # number of demand (read+write) misses (Count)
system.cpu0.dtb_walker_cache.demandMisses::total         1446                       # number of demand (read+write) misses (Count)
system.cpu0.dtb_walker_cache.overallMisses::cpu0.mmu.dtb.walker         1446                       # number of overall misses (Count)
system.cpu0.dtb_walker_cache.overallMisses::total         1446                       # number of overall misses (Count)
system.cpu0.dtb_walker_cache.demandAccesses::cpu0.mmu.dtb.walker         2594                       # number of demand (read+write) accesses (Count)
system.cpu0.dtb_walker_cache.demandAccesses::total         2594                       # number of demand (read+write) accesses (Count)
system.cpu0.dtb_walker_cache.overallAccesses::cpu0.mmu.dtb.walker         2594                       # number of overall (read+write) accesses (Count)
system.cpu0.dtb_walker_cache.overallAccesses::total         2594                       # number of overall (read+write) accesses (Count)
system.cpu0.dtb_walker_cache.demandMissRate::cpu0.mmu.dtb.walker     0.557440                       # miss rate for demand accesses (Ratio)
system.cpu0.dtb_walker_cache.demandMissRate::total     0.557440                       # miss rate for demand accesses (Ratio)
system.cpu0.dtb_walker_cache.overallMissRate::cpu0.mmu.dtb.walker     0.557440                       # miss rate for overall accesses (Ratio)
system.cpu0.dtb_walker_cache.overallMissRate::total     0.557440                       # miss rate for overall accesses (Ratio)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.writebacks::writebacks          120                       # number of writebacks (Count)
system.cpu0.dtb_walker_cache.writebacks::total          120                       # number of writebacks (Count)
system.cpu0.dtb_walker_cache.replacements         1280                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.ReadReq.hits::cpu0.mmu.dtb.walker         1148                       # number of ReadReq hits (Count)
system.cpu0.dtb_walker_cache.ReadReq.hits::total         1148                       # number of ReadReq hits (Count)
system.cpu0.dtb_walker_cache.ReadReq.misses::cpu0.mmu.dtb.walker         1446                       # number of ReadReq misses (Count)
system.cpu0.dtb_walker_cache.ReadReq.misses::total         1446                       # number of ReadReq misses (Count)
system.cpu0.dtb_walker_cache.ReadReq.accesses::cpu0.mmu.dtb.walker         2594                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dtb_walker_cache.ReadReq.accesses::total         2594                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dtb_walker_cache.ReadReq.missRate::cpu0.mmu.dtb.walker     0.557440                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dtb_walker_cache.ReadReq.missRate::total     0.557440                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse     7.814877                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs         2591                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs         1445                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs     1.793080                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick        12000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.occupancies::cpu0.mmu.dtb.walker     7.814877                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dtb_walker_cache.tags.avgOccs::cpu0.mmu.dtb.walker     0.488430                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dtb_walker_cache.tags.avgOccs::total     0.488430                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dtb_walker_cache.tags.occupanciesTaskId::1024            1                       # Occupied blocks per task id (Count)
system.cpu0.dtb_walker_cache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.062500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dtb_walker_cache.tags.tagAccesses         6634                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses         6634                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu0.exec_context.thread_0.numCallsReturns      2758983                       # Number of times a function call or return occured (Count)
system.cpu0.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu0.exec_context.thread_0.numIdleCycles 9043113722.605949                       # Number of idle cycles (Cycle)
system.cpu0.exec_context.thread_0.numBusyCycles 681636775.394051                       # Number of busy cycles (Cycle)
system.cpu0.exec_context.thread_0.notIdleFraction     0.070093                       # Percentage of non-idle cycles (Ratio)
system.cpu0.exec_context.thread_0.idleFraction     0.929907                       # Percentage of idle cycles (Ratio)
system.cpu0.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu0.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu0.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu0.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu0.executeStats0.numStoreInsts      89190579                       # Number of stores executed (Count)
system.cpu0.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu0.executeStats0.numFpAluAccesses        19965                       # Number of float alu accesses (Count)
system.cpu0.executeStats0.numFpRegReads         33297                       # Number of times the floating registers were read (Count)
system.cpu0.executeStats0.numFpRegWrites        15853                       # Number of times the floating registers were written (Count)
system.cpu0.executeStats0.numIntAluAccesses    540649822                       # Number of integer alu accesses (Count)
system.cpu0.executeStats0.numIntRegReads    506632815                       # Number of times the integer registers were read (Count)
system.cpu0.executeStats0.numIntRegWrites    385676340                       # Number of times the integer registers were written (Count)
system.cpu0.executeStats0.numMemRefs         89190579                       # Number of memory refs (Count)
system.cpu0.executeStats0.numMiscRegReads    274400124                       # Number of times the Misc registers were read (Count)
system.cpu0.executeStats0.numMiscRegWrites       220249                       # Number of times the Misc registers were written (Count)
system.cpu0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.fetchStats0.numInsts            230425866                       # Number of instructions fetched (thread level) (Count)
system.cpu0.fetchStats0.numOps              608695192                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu0.fetchStats0.fetchRate            0.023695                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.fetchStats0.numBranches          81153172                       # Number of branches fetched (Count)
system.cpu0.fetchStats0.branchRate           0.008345                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.icache.demandHits::cpu0.inst    304610780                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total        304610780                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst    304610780                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total       304610780                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst        31992                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total          31992                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst        31992                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total         31992                       # number of overall misses (Count)
system.cpu0.icache.demandAccesses::cpu0.inst    304642772                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total    304642772                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst    304642772                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total    304642772                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.000105                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.000105                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.000105                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.000105                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks        27570                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total            27570                       # number of writebacks (Count)
system.cpu0.icache.replacements                 27570                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst    304610780                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total      304610780                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst        31992                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total        31992                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.accesses::cpu0.inst    304642772                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total    304642772                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.000105                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.000105                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse         3477.094969                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs           275611374                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs             28000                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs           9843.263357                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst  3477.094969                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.848900                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.848900                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024         3992                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::3         3102                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4          889                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024     0.974609                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses         609317536                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses        609317536                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.demandHits::cpu0.mmu.itb.walker         1172                       # number of demand (read+write) hits (Count)
system.cpu0.itb_walker_cache.demandHits::total         1172                       # number of demand (read+write) hits (Count)
system.cpu0.itb_walker_cache.overallHits::cpu0.mmu.itb.walker         1172                       # number of overall hits (Count)
system.cpu0.itb_walker_cache.overallHits::total         1172                       # number of overall hits (Count)
system.cpu0.itb_walker_cache.demandMisses::cpu0.mmu.itb.walker         1897                       # number of demand (read+write) misses (Count)
system.cpu0.itb_walker_cache.demandMisses::total         1897                       # number of demand (read+write) misses (Count)
system.cpu0.itb_walker_cache.overallMisses::cpu0.mmu.itb.walker         1897                       # number of overall misses (Count)
system.cpu0.itb_walker_cache.overallMisses::total         1897                       # number of overall misses (Count)
system.cpu0.itb_walker_cache.demandAccesses::cpu0.mmu.itb.walker         3069                       # number of demand (read+write) accesses (Count)
system.cpu0.itb_walker_cache.demandAccesses::total         3069                       # number of demand (read+write) accesses (Count)
system.cpu0.itb_walker_cache.overallAccesses::cpu0.mmu.itb.walker         3069                       # number of overall (read+write) accesses (Count)
system.cpu0.itb_walker_cache.overallAccesses::total         3069                       # number of overall (read+write) accesses (Count)
system.cpu0.itb_walker_cache.demandMissRate::cpu0.mmu.itb.walker     0.618117                       # miss rate for demand accesses (Ratio)
system.cpu0.itb_walker_cache.demandMissRate::total     0.618117                       # miss rate for demand accesses (Ratio)
system.cpu0.itb_walker_cache.overallMissRate::cpu0.mmu.itb.walker     0.618117                       # miss rate for overall accesses (Ratio)
system.cpu0.itb_walker_cache.overallMissRate::total     0.618117                       # miss rate for overall accesses (Ratio)
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.writebacks::writebacks           65                       # number of writebacks (Count)
system.cpu0.itb_walker_cache.writebacks::total           65                       # number of writebacks (Count)
system.cpu0.itb_walker_cache.replacements         1695                       # number of replacements (Count)
system.cpu0.itb_walker_cache.ReadReq.hits::cpu0.mmu.itb.walker         1170                       # number of ReadReq hits (Count)
system.cpu0.itb_walker_cache.ReadReq.hits::total         1170                       # number of ReadReq hits (Count)
system.cpu0.itb_walker_cache.ReadReq.misses::cpu0.mmu.itb.walker         1897                       # number of ReadReq misses (Count)
system.cpu0.itb_walker_cache.ReadReq.misses::total         1897                       # number of ReadReq misses (Count)
system.cpu0.itb_walker_cache.ReadReq.accesses::cpu0.mmu.itb.walker         3067                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.itb_walker_cache.ReadReq.accesses::total         3067                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.itb_walker_cache.ReadReq.missRate::cpu0.mmu.itb.walker     0.618520                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.itb_walker_cache.ReadReq.missRate::total     0.618520                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.itb_walker_cache.WriteReq.hits::cpu0.mmu.itb.walker            2                       # number of WriteReq hits (Count)
system.cpu0.itb_walker_cache.WriteReq.hits::total            2                       # number of WriteReq hits (Count)
system.cpu0.itb_walker_cache.WriteReq.accesses::cpu0.mmu.itb.walker            2                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.itb_walker_cache.WriteReq.accesses::total            2                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse     4.009138                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs         3065                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs         1896                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs     1.616561                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.occupancies::cpu0.mmu.itb.walker     4.009138                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.itb_walker_cache.tags.avgOccs::cpu0.mmu.itb.walker     0.250571                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.itb_walker_cache.tags.avgOccs::total     0.250571                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.itb_walker_cache.tags.occupanciesTaskId::1024            1                       # Occupied blocks per task id (Count)
system.cpu0.itb_walker_cache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu0.itb_walker_cache.tags.ratioOccsTaskId::1024     0.062500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.itb_walker_cache.tags.tagAccesses         8035                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses         8035                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.dtb.rdAccesses               65102233                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses               21154144                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                      650                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                      149                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses              304642947                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                      776                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions          20194                       # Number of power state transitions (Count)
system.cpu0.power_state.ticksClkGated::samples        10049                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::mean 449887352.005672                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::stdev 1240245159.334973                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::1000-5e+10        10049    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::min_value       114000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::max_value   3995114000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::total        10049                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON 340770232695                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::CLK_GATED 4520918000305                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.numCycles                      9723287177                       # Number of cpu cycles simulated (Cycle)
system.cpu1.cpi                            683.954009                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu1.ipc                              0.001462                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.commitStats0.numInsts            14216288                       # Number of instructions committed (thread level) (Count)
system.cpu1.commitStats0.numOps              30122162                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu1.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu1.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.commitStats0.cpi               683.954009                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu1.commitStats0.ipc                 0.001462                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu1.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu1.commitStats0.numFpInsts              3108                       # Number of float instructions (Count)
system.cpu1.commitStats0.numIntInsts         29176589                       # Number of integer instructions (Count)
system.cpu1.commitStats0.numLoadInsts         4458970                       # Number of load instructions (Count)
system.cpu1.commitStats0.numStoreInsts        2768944                       # Number of store instructions (Count)
system.cpu1.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu1.commitStats0.committedInstType::No_OpClass        59911      0.20%      0.20% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntAlu     22761406     75.56%     75.76% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntMult        59604      0.20%     75.96% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntDiv        14242      0.05%     76.01% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatAdd           87      0.00%     76.01% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCmp            0      0.00%     76.01% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCvt           16      0.00%     76.01% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMult            0      0.00%     76.01% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMultAcc            0      0.00%     76.01% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatDiv            0      0.00%     76.01% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMisc            0      0.00%     76.01% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatSqrt            0      0.00%     76.01% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAdd           56      0.00%     76.01% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAddAcc            0      0.00%     76.01% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAlu          274      0.00%     76.01% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCmp            0      0.00%     76.01% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCvt          642      0.00%     76.01% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMisc         1195      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMult            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMultAcc            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShift           48      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdDiv            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSqrt            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMult            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAes            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAesMix            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdPredAlu            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::Matrix            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixMov            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixOP            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemRead      4455338     14.79%     90.81% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemWrite      2768912      9.19%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemRead          399      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemWrite           32      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::total     30122162                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedControl::IsControl      3202847                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsDirectControl      2824662                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsIndirectControl       374053                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCondControl      2283998                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsUncondControl       917616                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCall       336575                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsReturn       336334                       # Class of control type instructions committed (Count)
system.cpu1.dcache.demandHits::cpu1.data      6818830                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total          6818830                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data      6820921                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total         6820921                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data       254034                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total         254034                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data       260784                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total        260784                       # number of overall misses (Count)
system.cpu1.dcache.demandAccesses::cpu1.data      7072864                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total      7072864                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data      7081705                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total      7081705                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.035917                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.035917                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.036825                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.036825                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks        45558                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total            45558                       # number of writebacks (Count)
system.cpu1.dcache.replacements                 55931                       # number of replacements (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::cpu1.data        44738                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::total        44738                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::cpu1.data        31927                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::total        31927                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::cpu1.data        76665                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::total        76665                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.missRate::cpu1.data     0.416448                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.missRate::total     0.416448                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWWriteReq.hits::cpu1.data        76665                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.hits::total        76665                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::cpu1.data        76665                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::total        76665                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.hits::cpu1.data      4254614                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total        4254614                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data       123044                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total       123044                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.accesses::cpu1.data      4377658                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total      4377658                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.028107                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.028107                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.hits::cpu1.data         2091                       # number of SoftPFReq hits (Count)
system.cpu1.dcache.SoftPFReq.hits::total         2091                       # number of SoftPFReq hits (Count)
system.cpu1.dcache.SoftPFReq.misses::cpu1.data         6750                       # number of SoftPFReq misses (Count)
system.cpu1.dcache.SoftPFReq.misses::total         6750                       # number of SoftPFReq misses (Count)
system.cpu1.dcache.SoftPFReq.accesses::cpu1.data         8841                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFReq.accesses::total         8841                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFReq.missRate::cpu1.data     0.763488                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.missRate::total     0.763488                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.WriteReq.hits::cpu1.data      2564216                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total       2564216                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu1.data       130990                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total       130990                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.accesses::cpu1.data      2695206                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total      2695206                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu1.data     0.048601                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.048601                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse         1343.530479                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs             6868638                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs            233068                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs             29.470532                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick       328865020000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data  1343.530479                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.656021                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.656021                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024         1678                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::2         1409                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::3          216                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::4           53                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.819336                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses          14704816                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses         14704816                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.demandHits::cpu1.mmu.dtb.walker          254                       # number of demand (read+write) hits (Count)
system.cpu1.dtb_walker_cache.demandHits::total          254                       # number of demand (read+write) hits (Count)
system.cpu1.dtb_walker_cache.overallHits::cpu1.mmu.dtb.walker          254                       # number of overall hits (Count)
system.cpu1.dtb_walker_cache.overallHits::total          254                       # number of overall hits (Count)
system.cpu1.dtb_walker_cache.demandMisses::cpu1.mmu.dtb.walker          436                       # number of demand (read+write) misses (Count)
system.cpu1.dtb_walker_cache.demandMisses::total          436                       # number of demand (read+write) misses (Count)
system.cpu1.dtb_walker_cache.overallMisses::cpu1.mmu.dtb.walker          436                       # number of overall misses (Count)
system.cpu1.dtb_walker_cache.overallMisses::total          436                       # number of overall misses (Count)
system.cpu1.dtb_walker_cache.demandAccesses::cpu1.mmu.dtb.walker          690                       # number of demand (read+write) accesses (Count)
system.cpu1.dtb_walker_cache.demandAccesses::total          690                       # number of demand (read+write) accesses (Count)
system.cpu1.dtb_walker_cache.overallAccesses::cpu1.mmu.dtb.walker          690                       # number of overall (read+write) accesses (Count)
system.cpu1.dtb_walker_cache.overallAccesses::total          690                       # number of overall (read+write) accesses (Count)
system.cpu1.dtb_walker_cache.demandMissRate::cpu1.mmu.dtb.walker     0.631884                       # miss rate for demand accesses (Ratio)
system.cpu1.dtb_walker_cache.demandMissRate::total     0.631884                       # miss rate for demand accesses (Ratio)
system.cpu1.dtb_walker_cache.overallMissRate::cpu1.mmu.dtb.walker     0.631884                       # miss rate for overall accesses (Ratio)
system.cpu1.dtb_walker_cache.overallMissRate::total     0.631884                       # miss rate for overall accesses (Ratio)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.writebacks::writebacks           17                       # number of writebacks (Count)
system.cpu1.dtb_walker_cache.writebacks::total           17                       # number of writebacks (Count)
system.cpu1.dtb_walker_cache.replacements          333                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.ReadReq.hits::cpu1.mmu.dtb.walker          254                       # number of ReadReq hits (Count)
system.cpu1.dtb_walker_cache.ReadReq.hits::total          254                       # number of ReadReq hits (Count)
system.cpu1.dtb_walker_cache.ReadReq.misses::cpu1.mmu.dtb.walker          436                       # number of ReadReq misses (Count)
system.cpu1.dtb_walker_cache.ReadReq.misses::total          436                       # number of ReadReq misses (Count)
system.cpu1.dtb_walker_cache.ReadReq.accesses::cpu1.mmu.dtb.walker          690                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dtb_walker_cache.ReadReq.accesses::total          690                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dtb_walker_cache.ReadReq.missRate::cpu1.mmu.dtb.walker     0.631884                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dtb_walker_cache.ReadReq.missRate::total     0.631884                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse     6.492010                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs          651                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs          425                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs     1.531765                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick 328865126000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.occupancies::cpu1.mmu.dtb.walker     6.492010                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dtb_walker_cache.tags.avgOccs::cpu1.mmu.dtb.walker     0.405751                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dtb_walker_cache.tags.avgOccs::total     0.405751                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dtb_walker_cache.tags.occupanciesTaskId::1024           11                       # Occupied blocks per task id (Count)
system.cpu1.dtb_walker_cache.tags.ageTaskId_1024::2            9                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dtb_walker_cache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dtb_walker_cache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.687500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dtb_walker_cache.tags.tagAccesses         1816                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses         1816                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu1.exec_context.thread_0.numCallsReturns       672909                       # Number of times a function call or return occured (Count)
system.cpu1.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu1.exec_context.thread_0.numIdleCycles 9688485101.587658                       # Number of idle cycles (Cycle)
system.cpu1.exec_context.thread_0.numBusyCycles 34802075.412342                       # Number of busy cycles (Cycle)
system.cpu1.exec_context.thread_0.notIdleFraction     0.003579                       # Percentage of non-idle cycles (Ratio)
system.cpu1.exec_context.thread_0.idleFraction     0.996421                       # Percentage of idle cycles (Ratio)
system.cpu1.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu1.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu1.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu1.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu1.executeStats0.numStoreInsts       7227914                       # Number of stores executed (Count)
system.cpu1.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu1.executeStats0.numFpAluAccesses         3108                       # Number of float alu accesses (Count)
system.cpu1.executeStats0.numFpRegReads          5395                       # Number of times the floating registers were read (Count)
system.cpu1.executeStats0.numFpRegWrites         2471                       # Number of times the floating registers were written (Count)
system.cpu1.executeStats0.numIntAluAccesses     29176589                       # Number of integer alu accesses (Count)
system.cpu1.executeStats0.numIntRegReads     39521625                       # Number of times the integer registers were read (Count)
system.cpu1.executeStats0.numIntRegWrites     21761943                       # Number of times the integer registers were written (Count)
system.cpu1.executeStats0.numMemRefs          7227914                       # Number of memory refs (Count)
system.cpu1.executeStats0.numMiscRegReads     12770245                       # Number of times the Misc registers were read (Count)
system.cpu1.executeStats0.numMiscRegWrites       133854                       # Number of times the Misc registers were written (Count)
system.cpu1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.fetchStats0.numInsts             14216288                       # Number of instructions fetched (thread level) (Count)
system.cpu1.fetchStats0.numOps               30122162                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu1.fetchStats0.fetchRate            0.001462                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.fetchStats0.numBranches           3202847                       # Number of branches fetched (Count)
system.cpu1.fetchStats0.branchRate           0.000329                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.icache.demandHits::cpu1.inst     19057848                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total         19057848                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst     19057848                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total        19057848                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst         8357                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total           8357                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst         8357                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total          8357                       # number of overall misses (Count)
system.cpu1.icache.demandAccesses::cpu1.inst     19066205                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total     19066205                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst     19066205                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total     19066205                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.000438                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.000438                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.000438                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.000438                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks         5117                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total             5117                       # number of writebacks (Count)
system.cpu1.icache.replacements                  5117                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst     19057848                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total       19057848                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst         8357                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total         8357                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.accesses::cpu1.inst     19066205                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total     19066205                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.000438                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.000438                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          944.170736                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs             7296281                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs              5127                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs           1423.109226                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick       328865009500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst   944.170736                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.230510                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.230510                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024         3230                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::2         1492                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::3          935                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::4          803                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.788574                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses          38140767                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses         38140767                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.demandHits::cpu1.mmu.itb.walker          296                       # number of demand (read+write) hits (Count)
system.cpu1.itb_walker_cache.demandHits::total          296                       # number of demand (read+write) hits (Count)
system.cpu1.itb_walker_cache.overallHits::cpu1.mmu.itb.walker          296                       # number of overall hits (Count)
system.cpu1.itb_walker_cache.overallHits::total          296                       # number of overall hits (Count)
system.cpu1.itb_walker_cache.demandMisses::cpu1.mmu.itb.walker          569                       # number of demand (read+write) misses (Count)
system.cpu1.itb_walker_cache.demandMisses::total          569                       # number of demand (read+write) misses (Count)
system.cpu1.itb_walker_cache.overallMisses::cpu1.mmu.itb.walker          569                       # number of overall misses (Count)
system.cpu1.itb_walker_cache.overallMisses::total          569                       # number of overall misses (Count)
system.cpu1.itb_walker_cache.demandAccesses::cpu1.mmu.itb.walker          865                       # number of demand (read+write) accesses (Count)
system.cpu1.itb_walker_cache.demandAccesses::total          865                       # number of demand (read+write) accesses (Count)
system.cpu1.itb_walker_cache.overallAccesses::cpu1.mmu.itb.walker          865                       # number of overall (read+write) accesses (Count)
system.cpu1.itb_walker_cache.overallAccesses::total          865                       # number of overall (read+write) accesses (Count)
system.cpu1.itb_walker_cache.demandMissRate::cpu1.mmu.itb.walker     0.657803                       # miss rate for demand accesses (Ratio)
system.cpu1.itb_walker_cache.demandMissRate::total     0.657803                       # miss rate for demand accesses (Ratio)
system.cpu1.itb_walker_cache.overallMissRate::cpu1.mmu.itb.walker     0.657803                       # miss rate for overall accesses (Ratio)
system.cpu1.itb_walker_cache.overallMissRate::total     0.657803                       # miss rate for overall accesses (Ratio)
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.writebacks::writebacks            5                       # number of writebacks (Count)
system.cpu1.itb_walker_cache.writebacks::total            5                       # number of writebacks (Count)
system.cpu1.itb_walker_cache.replacements          451                       # number of replacements (Count)
system.cpu1.itb_walker_cache.ReadReq.hits::cpu1.mmu.itb.walker          296                       # number of ReadReq hits (Count)
system.cpu1.itb_walker_cache.ReadReq.hits::total          296                       # number of ReadReq hits (Count)
system.cpu1.itb_walker_cache.ReadReq.misses::cpu1.mmu.itb.walker          569                       # number of ReadReq misses (Count)
system.cpu1.itb_walker_cache.ReadReq.misses::total          569                       # number of ReadReq misses (Count)
system.cpu1.itb_walker_cache.ReadReq.accesses::cpu1.mmu.itb.walker          865                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.itb_walker_cache.ReadReq.accesses::total          865                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.itb_walker_cache.ReadReq.missRate::cpu1.mmu.itb.walker     0.657803                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.itb_walker_cache.ReadReq.missRate::total     0.657803                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse     3.730645                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs          806                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs          560                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs     1.439286                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick 328865124000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.occupancies::cpu1.mmu.itb.walker     3.730645                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.itb_walker_cache.tags.avgOccs::cpu1.mmu.itb.walker     0.233165                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.itb_walker_cache.tags.avgOccs::total     0.233165                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.itb_walker_cache.tags.occupanciesTaskId::1024            9                       # Occupied blocks per task id (Count)
system.cpu1.itb_walker_cache.tags.ageTaskId_1024::2            8                       # Occupied blocks per task id, per block age (Count)
system.cpu1.itb_walker_cache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu1.itb_walker_cache.tags.ratioOccsTaskId::1024     0.562500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.itb_walker_cache.tags.tagAccesses         2299                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses         2299                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.dtb.rdAccesses                4466437                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                2773153                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                      114                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                       70                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses               19066172                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                      219                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions           6613                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples         3305                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean 1369265584.417549                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::stdev 1880633012.691467                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1000-5e+10         3305    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value        63000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value  10000653500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total         3305                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON 336265476500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED 4525422756500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.numCycles                      9723405933                       # Number of cpu cycles simulated (Cycle)
system.cpu2.cpi                            779.431900                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu2.ipc                              0.001283                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.commitStats0.numInsts            12474991                       # Number of instructions committed (thread level) (Count)
system.cpu2.commitStats0.numOps              24793643                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu2.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu2.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.commitStats0.cpi               779.431900                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu2.commitStats0.ipc                 0.001283                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu2.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu2.commitStats0.numFpInsts              6525                       # Number of float instructions (Count)
system.cpu2.commitStats0.numIntInsts         24330473                       # Number of integer instructions (Count)
system.cpu2.commitStats0.numLoadInsts         3451953                       # Number of load instructions (Count)
system.cpu2.commitStats0.numStoreInsts        2232005                       # Number of store instructions (Count)
system.cpu2.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu2.commitStats0.committedInstType::No_OpClass        46745      0.19%      0.19% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntAlu     19011973     76.68%     76.87% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntMult        42052      0.17%     77.04% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntDiv         6513      0.03%     77.07% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatAdd           80      0.00%     77.07% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCmp            0      0.00%     77.07% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCvt           16      0.00%     77.07% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMult            0      0.00%     77.07% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.07% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatDiv            0      0.00%     77.07% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMisc            0      0.00%     77.07% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.07% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAdd          158      0.00%     77.07% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.07% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAlu          717      0.00%     77.07% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCmp            0      0.00%     77.07% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCvt         1532      0.01%     77.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMisc         1920      0.01%     77.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMult            0      0.00%     77.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMultAcc            0      0.00%     77.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     77.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShift           65      0.00%     77.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     77.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdDiv            0      0.00%     77.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSqrt            0      0.00%     77.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     77.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     77.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     77.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     77.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     77.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     77.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMult            0      0.00%     77.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     77.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     77.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     77.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     77.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     77.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     77.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     77.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     77.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAes            0      0.00%     77.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAesMix            0      0.00%     77.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     77.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     77.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     77.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     77.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     77.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     77.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdPredAlu            0      0.00%     77.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::Matrix            0      0.00%     77.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixMov            0      0.00%     77.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixOP            0      0.00%     77.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemRead      3448665     13.91%     90.99% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemWrite      2231970      9.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemRead         1202      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemWrite           35      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::total     24793643                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedControl::IsControl      2567823                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsDirectControl      2207436                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsIndirectControl       355389                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCondControl      1706613                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsUncondControl       859975                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCall       324669                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsReturn       322093                       # Class of control type instructions committed (Count)
system.cpu2.dcache.demandHits::cpu2.data      5304806                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::total          5304806                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.overallHits::cpu2.data      5308562                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::total         5308562                       # number of overall hits (Count)
system.cpu2.dcache.demandMisses::cpu2.data       209575                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::total         209575                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.overallMisses::cpu2.data       216576                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::total        216576                       # number of overall misses (Count)
system.cpu2.dcache.demandAccesses::cpu2.data      5514381                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::total      5514381                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::cpu2.data      5525138                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::total      5525138                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.demandMissRate::cpu2.data     0.038005                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::total     0.038005                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.overallMissRate::cpu2.data     0.039198                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::total     0.039198                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.writebacks::writebacks        86369                       # number of writebacks (Count)
system.cpu2.dcache.writebacks::total            86369                       # number of writebacks (Count)
system.cpu2.dcache.replacements                103497                       # number of replacements (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::cpu2.data        56370                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::total        56370                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::cpu2.data        25583                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::total        25583                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.accesses::cpu2.data        81953                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.accesses::total        81953                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.missRate::cpu2.data     0.312167                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.missRate::total     0.312167                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWWriteReq.hits::cpu2.data        81953                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.hits::total        81953                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::cpu2.data        81953                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::total        81953                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.hits::cpu2.data      3243865                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::total        3243865                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.misses::cpu2.data       118462                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::total       118462                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.accesses::cpu2.data      3362327                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::total      3362327                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.missRate::cpu2.data     0.035232                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::total     0.035232                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.hits::cpu2.data         3756                       # number of SoftPFReq hits (Count)
system.cpu2.dcache.SoftPFReq.hits::total         3756                       # number of SoftPFReq hits (Count)
system.cpu2.dcache.SoftPFReq.misses::cpu2.data         7001                       # number of SoftPFReq misses (Count)
system.cpu2.dcache.SoftPFReq.misses::total         7001                       # number of SoftPFReq misses (Count)
system.cpu2.dcache.SoftPFReq.accesses::cpu2.data        10757                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu2.dcache.SoftPFReq.accesses::total        10757                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu2.dcache.SoftPFReq.missRate::cpu2.data     0.650832                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.missRate::total     0.650832                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.WriteReq.hits::cpu2.data      2060941                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.hits::total       2060941                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.misses::cpu2.data        91113                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.misses::total        91113                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.accesses::cpu2.data      2152054                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.accesses::total      2152054                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.missRate::cpu2.data     0.042338                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.missRate::total     0.042338                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse         1843.538582                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs             5438382                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs            200188                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs             27.166374                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick       340409013500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.occupancies::cpu2.data  1843.538582                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.avgOccs::cpu2.data     0.900165                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::total       0.900165                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.occupanciesTaskId::1024         1440                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.ageTaskId_1024::1            4                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::2          590                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::3          842                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::4            4                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ratioOccsTaskId::1024     0.703125                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.tagAccesses          11579716                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses         11579716                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.demandHits::cpu2.mmu.dtb.walker          316                       # number of demand (read+write) hits (Count)
system.cpu2.dtb_walker_cache.demandHits::total          316                       # number of demand (read+write) hits (Count)
system.cpu2.dtb_walker_cache.overallHits::cpu2.mmu.dtb.walker          316                       # number of overall hits (Count)
system.cpu2.dtb_walker_cache.overallHits::total          316                       # number of overall hits (Count)
system.cpu2.dtb_walker_cache.demandMisses::cpu2.mmu.dtb.walker          581                       # number of demand (read+write) misses (Count)
system.cpu2.dtb_walker_cache.demandMisses::total          581                       # number of demand (read+write) misses (Count)
system.cpu2.dtb_walker_cache.overallMisses::cpu2.mmu.dtb.walker          581                       # number of overall misses (Count)
system.cpu2.dtb_walker_cache.overallMisses::total          581                       # number of overall misses (Count)
system.cpu2.dtb_walker_cache.demandAccesses::cpu2.mmu.dtb.walker          897                       # number of demand (read+write) accesses (Count)
system.cpu2.dtb_walker_cache.demandAccesses::total          897                       # number of demand (read+write) accesses (Count)
system.cpu2.dtb_walker_cache.overallAccesses::cpu2.mmu.dtb.walker          897                       # number of overall (read+write) accesses (Count)
system.cpu2.dtb_walker_cache.overallAccesses::total          897                       # number of overall (read+write) accesses (Count)
system.cpu2.dtb_walker_cache.demandMissRate::cpu2.mmu.dtb.walker     0.647715                       # miss rate for demand accesses (Ratio)
system.cpu2.dtb_walker_cache.demandMissRate::total     0.647715                       # miss rate for demand accesses (Ratio)
system.cpu2.dtb_walker_cache.overallMissRate::cpu2.mmu.dtb.walker     0.647715                       # miss rate for overall accesses (Ratio)
system.cpu2.dtb_walker_cache.overallMissRate::total     0.647715                       # miss rate for overall accesses (Ratio)
system.cpu2.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.writebacks::writebacks           15                       # number of writebacks (Count)
system.cpu2.dtb_walker_cache.writebacks::total           15                       # number of writebacks (Count)
system.cpu2.dtb_walker_cache.replacements          435                       # number of replacements (Count)
system.cpu2.dtb_walker_cache.ReadReq.hits::cpu2.mmu.dtb.walker          316                       # number of ReadReq hits (Count)
system.cpu2.dtb_walker_cache.ReadReq.hits::total          316                       # number of ReadReq hits (Count)
system.cpu2.dtb_walker_cache.ReadReq.misses::cpu2.mmu.dtb.walker          581                       # number of ReadReq misses (Count)
system.cpu2.dtb_walker_cache.ReadReq.misses::total          581                       # number of ReadReq misses (Count)
system.cpu2.dtb_walker_cache.ReadReq.accesses::cpu2.mmu.dtb.walker          897                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dtb_walker_cache.ReadReq.accesses::total          897                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dtb_walker_cache.ReadReq.missRate::cpu2.mmu.dtb.walker     0.647715                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dtb_walker_cache.ReadReq.missRate::total     0.647715                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.tags.tagsInUse     6.477997                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dtb_walker_cache.tags.totalRefs          894                       # Total number of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.sampledRefs          580                       # Sample count of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.avgRefs     1.541379                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dtb_walker_cache.tags.warmupTick 340409119500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dtb_walker_cache.tags.occupancies::cpu2.mmu.dtb.walker     6.477997                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dtb_walker_cache.tags.avgOccs::cpu2.mmu.dtb.walker     0.404875                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dtb_walker_cache.tags.avgOccs::total     0.404875                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dtb_walker_cache.tags.occupanciesTaskId::1024            1                       # Occupied blocks per task id (Count)
system.cpu2.dtb_walker_cache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.062500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dtb_walker_cache.tags.tagAccesses         2375                       # Number of tag accesses (Count)
system.cpu2.dtb_walker_cache.tags.dataAccesses         2375                       # Number of data accesses (Count)
system.cpu2.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu2.exec_context.thread_0.numCallsReturns       646762                       # Number of times a function call or return occured (Count)
system.cpu2.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu2.exec_context.thread_0.numIdleCycles 9694541265.524982                       # Number of idle cycles (Cycle)
system.cpu2.exec_context.thread_0.numBusyCycles 28864667.475017                       # Number of busy cycles (Cycle)
system.cpu2.exec_context.thread_0.notIdleFraction     0.002969                       # Percentage of non-idle cycles (Ratio)
system.cpu2.exec_context.thread_0.idleFraction     0.997031                       # Percentage of idle cycles (Ratio)
system.cpu2.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu2.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu2.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu2.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu2.executeStats0.numStoreInsts       5683958                       # Number of stores executed (Count)
system.cpu2.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu2.executeStats0.numFpAluAccesses         6525                       # Number of float alu accesses (Count)
system.cpu2.executeStats0.numFpRegReads         10829                       # Number of times the floating registers were read (Count)
system.cpu2.executeStats0.numFpRegWrites         5090                       # Number of times the floating registers were written (Count)
system.cpu2.executeStats0.numIntAluAccesses     24330473                       # Number of integer alu accesses (Count)
system.cpu2.executeStats0.numIntRegReads     31533950                       # Number of times the integer registers were read (Count)
system.cpu2.executeStats0.numIntRegWrites     17635387                       # Number of times the integer registers were written (Count)
system.cpu2.executeStats0.numMemRefs          5683958                       # Number of memory refs (Count)
system.cpu2.executeStats0.numMiscRegReads     10904445                       # Number of times the Misc registers were read (Count)
system.cpu2.executeStats0.numMiscRegWrites       154643                       # Number of times the Misc registers were written (Count)
system.cpu2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu2.fetchStats0.numInsts             12474991                       # Number of instructions fetched (thread level) (Count)
system.cpu2.fetchStats0.numOps               24793643                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu2.fetchStats0.fetchRate            0.001283                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.fetchStats0.numBranches           2567823                       # Number of branches fetched (Count)
system.cpu2.fetchStats0.branchRate           0.000264                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu2.icache.demandHits::cpu2.inst     16723571                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::total         16723571                       # number of demand (read+write) hits (Count)
system.cpu2.icache.overallHits::cpu2.inst     16723571                       # number of overall hits (Count)
system.cpu2.icache.overallHits::total        16723571                       # number of overall hits (Count)
system.cpu2.icache.demandMisses::cpu2.inst         5072                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::total           5072                       # number of demand (read+write) misses (Count)
system.cpu2.icache.overallMisses::cpu2.inst         5072                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::total          5072                       # number of overall misses (Count)
system.cpu2.icache.demandAccesses::cpu2.inst     16728643                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::total     16728643                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::cpu2.inst     16728643                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::total     16728643                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.demandMissRate::cpu2.inst     0.000303                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::total     0.000303                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.overallMissRate::cpu2.inst     0.000303                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::total     0.000303                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.writebacks::writebacks         1956                       # number of writebacks (Count)
system.cpu2.icache.writebacks::total             1956                       # number of writebacks (Count)
system.cpu2.icache.replacements                  1956                       # number of replacements (Count)
system.cpu2.icache.ReadReq.hits::cpu2.inst     16723571                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::total       16723571                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.misses::cpu2.inst         5072                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::total         5072                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.accesses::cpu2.inst     16728643                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::total     16728643                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.missRate::cpu2.inst     0.000303                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::total     0.000303                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse         1035.781839                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs             7288591                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs              1966                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs           3707.319939                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick       340409003000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.occupancies::cpu2.inst  1035.781839                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.avgOccs::cpu2.inst     0.252876                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::total       0.252876                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.occupanciesTaskId::1024         3106                       # Occupied blocks per task id (Count)
system.cpu2.icache.tags.ageTaskId_1024::1            2                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::2          178                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::3         2187                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::4          739                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ratioOccsTaskId::1024     0.758301                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.icache.tags.tagAccesses          33462358                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses         33462358                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu2.itb_walker_cache.demandHits::cpu2.mmu.itb.walker          358                       # number of demand (read+write) hits (Count)
system.cpu2.itb_walker_cache.demandHits::total          358                       # number of demand (read+write) hits (Count)
system.cpu2.itb_walker_cache.overallHits::cpu2.mmu.itb.walker          358                       # number of overall hits (Count)
system.cpu2.itb_walker_cache.overallHits::total          358                       # number of overall hits (Count)
system.cpu2.itb_walker_cache.demandMisses::cpu2.mmu.itb.walker          723                       # number of demand (read+write) misses (Count)
system.cpu2.itb_walker_cache.demandMisses::total          723                       # number of demand (read+write) misses (Count)
system.cpu2.itb_walker_cache.overallMisses::cpu2.mmu.itb.walker          723                       # number of overall misses (Count)
system.cpu2.itb_walker_cache.overallMisses::total          723                       # number of overall misses (Count)
system.cpu2.itb_walker_cache.demandAccesses::cpu2.mmu.itb.walker         1081                       # number of demand (read+write) accesses (Count)
system.cpu2.itb_walker_cache.demandAccesses::total         1081                       # number of demand (read+write) accesses (Count)
system.cpu2.itb_walker_cache.overallAccesses::cpu2.mmu.itb.walker         1081                       # number of overall (read+write) accesses (Count)
system.cpu2.itb_walker_cache.overallAccesses::total         1081                       # number of overall (read+write) accesses (Count)
system.cpu2.itb_walker_cache.demandMissRate::cpu2.mmu.itb.walker     0.668825                       # miss rate for demand accesses (Ratio)
system.cpu2.itb_walker_cache.demandMissRate::total     0.668825                       # miss rate for demand accesses (Ratio)
system.cpu2.itb_walker_cache.overallMissRate::cpu2.mmu.itb.walker     0.668825                       # miss rate for overall accesses (Ratio)
system.cpu2.itb_walker_cache.overallMissRate::total     0.668825                       # miss rate for overall accesses (Ratio)
system.cpu2.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.writebacks::writebacks            7                       # number of writebacks (Count)
system.cpu2.itb_walker_cache.writebacks::total            7                       # number of writebacks (Count)
system.cpu2.itb_walker_cache.replacements          568                       # number of replacements (Count)
system.cpu2.itb_walker_cache.ReadReq.hits::cpu2.mmu.itb.walker          358                       # number of ReadReq hits (Count)
system.cpu2.itb_walker_cache.ReadReq.hits::total          358                       # number of ReadReq hits (Count)
system.cpu2.itb_walker_cache.ReadReq.misses::cpu2.mmu.itb.walker          723                       # number of ReadReq misses (Count)
system.cpu2.itb_walker_cache.ReadReq.misses::total          723                       # number of ReadReq misses (Count)
system.cpu2.itb_walker_cache.ReadReq.accesses::cpu2.mmu.itb.walker         1081                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.itb_walker_cache.ReadReq.accesses::total         1081                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.itb_walker_cache.ReadReq.missRate::cpu2.mmu.itb.walker     0.668825                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.itb_walker_cache.ReadReq.missRate::total     0.668825                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.itb_walker_cache.tags.tagsInUse     3.722188                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.itb_walker_cache.tags.totalRefs         1081                       # Total number of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.sampledRefs          723                       # Sample count of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.avgRefs     1.495159                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.itb_walker_cache.tags.warmupTick 340409117500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.itb_walker_cache.tags.occupancies::cpu2.mmu.itb.walker     3.722188                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.itb_walker_cache.tags.avgOccs::cpu2.mmu.itb.walker     0.232637                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.itb_walker_cache.tags.avgOccs::total     0.232637                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.itb_walker_cache.tags.tagAccesses         2885                       # Number of tag accesses (Count)
system.cpu2.itb_walker_cache.tags.dataAccesses         2885                       # Number of data accesses (Count)
system.cpu2.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.dtb.rdAccesses                3457208                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                2235278                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                      182                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                       68                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses               16728644                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                      273                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.numTransitions           4185                       # Number of power state transitions (Count)
system.cpu2.power_state.ticksClkGated::samples         2092                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::mean 2159105005.975143                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::stdev 1966768144.027800                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::1000-5e+10         2092    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::min_value        28000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::max_value  10000655500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::total         2092                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON 344840560500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::CLK_GATED 4516847672500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                      9723412060                       # Number of cpu cycles simulated (Cycle)
system.cpu3.cpi                           1734.232902                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu3.ipc                              0.000577                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.commitStats0.numInsts             5606751                       # Number of instructions committed (thread level) (Count)
system.cpu3.commitStats0.numOps              11246552                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu3.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu3.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.commitStats0.cpi              1734.232902                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu3.commitStats0.ipc                 0.000577                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu3.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu3.commitStats0.numFpInsts               309                       # Number of float instructions (Count)
system.cpu3.commitStats0.numIntInsts         11020920                       # Number of integer instructions (Count)
system.cpu3.commitStats0.numLoadInsts         1575565                       # Number of load instructions (Count)
system.cpu3.commitStats0.numStoreInsts         791974                       # Number of store instructions (Count)
system.cpu3.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu3.commitStats0.committedInstType::No_OpClass        22473      0.20%      0.20% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntAlu      8832328     78.53%     78.73% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntMult        24410      0.22%     78.95% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntDiv          924      0.01%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatAdd            3      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCmp            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCvt           16      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMult            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMultAcc            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatDiv            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMisc            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatSqrt            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAdd           10      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAddAcc            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAlu           36      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCmp            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCvt           58      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMisc           62      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMult            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMultAcc            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShift           13      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdDiv            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSqrt            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMult            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAes            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::Matrix            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixMov            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixOP            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemRead      1574190     14.00%     92.96% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemWrite       791942      7.04%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemRead           55      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemWrite           32      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::total     11246552                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedControl::IsControl      1173125                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsDirectControl      1027115                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsIndirectControl       142096                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsCondControl       817909                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsUncondControl       353991                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsCall       128998                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsReturn       128711                       # Class of control type instructions committed (Count)
system.cpu3.dcache.demandHits::cpu3.data      2260596                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.demandHits::total          2260596                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.overallHits::cpu3.data      2261776                       # number of overall hits (Count)
system.cpu3.dcache.overallHits::total         2261776                       # number of overall hits (Count)
system.cpu3.dcache.demandMisses::cpu3.data        76135                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.demandMisses::total          76135                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.overallMisses::cpu3.data        77274                       # number of overall misses (Count)
system.cpu3.dcache.overallMisses::total         77274                       # number of overall misses (Count)
system.cpu3.dcache.demandAccesses::cpu3.data      2336731                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.demandAccesses::total      2336731                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::cpu3.data      2339050                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::total      2339050                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.demandMissRate::cpu3.data     0.032582                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.demandMissRate::total     0.032582                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.overallMissRate::cpu3.data     0.033036                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.overallMissRate::total     0.033036                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.writebacks::writebacks         8986                       # number of writebacks (Count)
system.cpu3.dcache.writebacks::total             8986                       # number of writebacks (Count)
system.cpu3.dcache.replacements                 11261                       # number of replacements (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::cpu3.data        11921                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::total        11921                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::cpu3.data         4088                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::total         4088                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.accesses::cpu3.data        16009                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.accesses::total        16009                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.missRate::cpu3.data     0.255356                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.missRate::total     0.255356                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWWriteReq.hits::cpu3.data        16009                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.hits::total        16009                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::cpu3.data        16009                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::total        16009                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.hits::cpu3.data      1499544                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.hits::total        1499544                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.misses::cpu3.data        60072                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.misses::total        60072                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.accesses::cpu3.data      1559616                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.accesses::total      1559616                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.missRate::cpu3.data     0.038517                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.missRate::total     0.038517                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.hits::cpu3.data         1180                       # number of SoftPFReq hits (Count)
system.cpu3.dcache.SoftPFReq.hits::total         1180                       # number of SoftPFReq hits (Count)
system.cpu3.dcache.SoftPFReq.misses::cpu3.data         1139                       # number of SoftPFReq misses (Count)
system.cpu3.dcache.SoftPFReq.misses::total         1139                       # number of SoftPFReq misses (Count)
system.cpu3.dcache.SoftPFReq.accesses::cpu3.data         2319                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu3.dcache.SoftPFReq.accesses::total         2319                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu3.dcache.SoftPFReq.missRate::cpu3.data     0.491160                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.missRate::total     0.491160                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.WriteReq.hits::cpu3.data       761052                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.hits::total        761052                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.misses::cpu3.data        16063                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.misses::total        16063                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.accesses::cpu3.data       777115                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.accesses::total       777115                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.missRate::cpu3.data     0.020670                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.missRate::total     0.020670                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse         1280.617585                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs             2141140                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs             69308                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs             30.893115                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick       351961439500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.occupancies::cpu3.data  1280.617585                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.avgOccs::cpu3.data     0.625302                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::total       0.625302                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.occupanciesTaskId::1024         1984                       # Occupied blocks per task id (Count)
system.cpu3.dcache.tags.ageTaskId_1024::0          155                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::1          971                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::2          293                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::3          355                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::4          210                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ratioOccsTaskId::1024     0.968750                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dcache.tags.tagAccesses           4813428                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses          4813428                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dtb_walker_cache.demandHits::cpu3.mmu.dtb.walker          118                       # number of demand (read+write) hits (Count)
system.cpu3.dtb_walker_cache.demandHits::total          118                       # number of demand (read+write) hits (Count)
system.cpu3.dtb_walker_cache.overallHits::cpu3.mmu.dtb.walker          118                       # number of overall hits (Count)
system.cpu3.dtb_walker_cache.overallHits::total          118                       # number of overall hits (Count)
system.cpu3.dtb_walker_cache.demandMisses::cpu3.mmu.dtb.walker          196                       # number of demand (read+write) misses (Count)
system.cpu3.dtb_walker_cache.demandMisses::total          196                       # number of demand (read+write) misses (Count)
system.cpu3.dtb_walker_cache.overallMisses::cpu3.mmu.dtb.walker          196                       # number of overall misses (Count)
system.cpu3.dtb_walker_cache.overallMisses::total          196                       # number of overall misses (Count)
system.cpu3.dtb_walker_cache.demandAccesses::cpu3.mmu.dtb.walker          314                       # number of demand (read+write) accesses (Count)
system.cpu3.dtb_walker_cache.demandAccesses::total          314                       # number of demand (read+write) accesses (Count)
system.cpu3.dtb_walker_cache.overallAccesses::cpu3.mmu.dtb.walker          314                       # number of overall (read+write) accesses (Count)
system.cpu3.dtb_walker_cache.overallAccesses::total          314                       # number of overall (read+write) accesses (Count)
system.cpu3.dtb_walker_cache.demandMissRate::cpu3.mmu.dtb.walker     0.624204                       # miss rate for demand accesses (Ratio)
system.cpu3.dtb_walker_cache.demandMissRate::total     0.624204                       # miss rate for demand accesses (Ratio)
system.cpu3.dtb_walker_cache.overallMissRate::cpu3.mmu.dtb.walker     0.624204                       # miss rate for overall accesses (Ratio)
system.cpu3.dtb_walker_cache.overallMissRate::total     0.624204                       # miss rate for overall accesses (Ratio)
system.cpu3.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.writebacks::writebacks            9                       # number of writebacks (Count)
system.cpu3.dtb_walker_cache.writebacks::total            9                       # number of writebacks (Count)
system.cpu3.dtb_walker_cache.replacements          143                       # number of replacements (Count)
system.cpu3.dtb_walker_cache.ReadReq.hits::cpu3.mmu.dtb.walker          118                       # number of ReadReq hits (Count)
system.cpu3.dtb_walker_cache.ReadReq.hits::total          118                       # number of ReadReq hits (Count)
system.cpu3.dtb_walker_cache.ReadReq.misses::cpu3.mmu.dtb.walker          196                       # number of ReadReq misses (Count)
system.cpu3.dtb_walker_cache.ReadReq.misses::total          196                       # number of ReadReq misses (Count)
system.cpu3.dtb_walker_cache.ReadReq.accesses::cpu3.mmu.dtb.walker          314                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dtb_walker_cache.ReadReq.accesses::total          314                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dtb_walker_cache.ReadReq.missRate::cpu3.mmu.dtb.walker     0.624204                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dtb_walker_cache.ReadReq.missRate::total     0.624204                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dtb_walker_cache.tags.tagsInUse     6.460727                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dtb_walker_cache.tags.totalRefs          266                       # Total number of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.sampledRefs          185                       # Sample count of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.avgRefs     1.437838                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dtb_walker_cache.tags.warmupTick 351961545500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dtb_walker_cache.tags.occupancies::cpu3.mmu.dtb.walker     6.460727                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dtb_walker_cache.tags.avgOccs::cpu3.mmu.dtb.walker     0.403795                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dtb_walker_cache.tags.avgOccs::total     0.403795                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dtb_walker_cache.tags.occupanciesTaskId::1024           11                       # Occupied blocks per task id (Count)
system.cpu3.dtb_walker_cache.tags.ageTaskId_1024::0            4                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dtb_walker_cache.tags.ageTaskId_1024::1            5                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dtb_walker_cache.tags.ageTaskId_1024::4            2                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.687500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dtb_walker_cache.tags.tagAccesses          824                       # Number of tag accesses (Count)
system.cpu3.dtb_walker_cache.tags.dataAccesses          824                       # Number of data accesses (Count)
system.cpu3.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu3.exec_context.thread_0.numCallsReturns       257709                       # Number of times a function call or return occured (Count)
system.cpu3.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu3.exec_context.thread_0.numIdleCycles 9710174419.539644                       # Number of idle cycles (Cycle)
system.cpu3.exec_context.thread_0.numBusyCycles 13237640.460354                       # Number of busy cycles (Cycle)
system.cpu3.exec_context.thread_0.notIdleFraction     0.001361                       # Percentage of non-idle cycles (Ratio)
system.cpu3.exec_context.thread_0.idleFraction     0.998639                       # Percentage of idle cycles (Ratio)
system.cpu3.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu3.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu3.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu3.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu3.executeStats0.numStoreInsts       2367539                       # Number of stores executed (Count)
system.cpu3.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu3.executeStats0.numFpAluAccesses          309                       # Number of float alu accesses (Count)
system.cpu3.executeStats0.numFpRegReads           476                       # Number of times the floating registers were read (Count)
system.cpu3.executeStats0.numFpRegWrites          212                       # Number of times the floating registers were written (Count)
system.cpu3.executeStats0.numIntAluAccesses     11020920                       # Number of integer alu accesses (Count)
system.cpu3.executeStats0.numIntRegReads     14202869                       # Number of times the integer registers were read (Count)
system.cpu3.executeStats0.numIntRegWrites      8087770                       # Number of times the integer registers were written (Count)
system.cpu3.executeStats0.numMemRefs          2367539                       # Number of memory refs (Count)
system.cpu3.executeStats0.numMiscRegReads      4868732                       # Number of times the Misc registers were read (Count)
system.cpu3.executeStats0.numMiscRegWrites        57156                       # Number of times the Misc registers were written (Count)
system.cpu3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu3.fetchStats0.numInsts              5606751                       # Number of instructions fetched (thread level) (Count)
system.cpu3.fetchStats0.numOps               11246552                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu3.fetchStats0.fetchRate            0.000577                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.fetchStats0.numBranches           1173125                       # Number of branches fetched (Count)
system.cpu3.fetchStats0.branchRate           0.000121                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu3.icache.demandHits::cpu3.inst      7628931                       # number of demand (read+write) hits (Count)
system.cpu3.icache.demandHits::total          7628931                       # number of demand (read+write) hits (Count)
system.cpu3.icache.overallHits::cpu3.inst      7628931                       # number of overall hits (Count)
system.cpu3.icache.overallHits::total         7628931                       # number of overall hits (Count)
system.cpu3.icache.demandMisses::cpu3.inst         3129                       # number of demand (read+write) misses (Count)
system.cpu3.icache.demandMisses::total           3129                       # number of demand (read+write) misses (Count)
system.cpu3.icache.overallMisses::cpu3.inst         3129                       # number of overall misses (Count)
system.cpu3.icache.overallMisses::total          3129                       # number of overall misses (Count)
system.cpu3.icache.demandAccesses::cpu3.inst      7632060                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.demandAccesses::total      7632060                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::cpu3.inst      7632060                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::total      7632060                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.demandMissRate::cpu3.inst     0.000410                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.demandMissRate::total     0.000410                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.overallMissRate::cpu3.inst     0.000410                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.overallMissRate::total     0.000410                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.writebacks::writebacks          527                       # number of writebacks (Count)
system.cpu3.icache.writebacks::total              527                       # number of writebacks (Count)
system.cpu3.icache.replacements                   527                       # number of replacements (Count)
system.cpu3.icache.ReadReq.hits::cpu3.inst      7628931                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.hits::total        7628931                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.misses::cpu3.inst         3129                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.misses::total         3129                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.accesses::cpu3.inst      7632060                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.accesses::total      7632060                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.missRate::cpu3.inst     0.000410                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.missRate::total     0.000410                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse         1016.362747                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs             1717012                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs               537                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs           3197.415270                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick       351961429000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.occupancies::cpu3.inst  1016.362747                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.avgOccs::cpu3.inst     0.248135                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::total       0.248135                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.occupanciesTaskId::1024         2592                       # Occupied blocks per task id (Count)
system.cpu3.icache.tags.ageTaskId_1024::0           73                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::1          732                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::2          199                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::3          697                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::4          891                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ratioOccsTaskId::1024     0.632812                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.icache.tags.tagAccesses          15267249                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses         15267249                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu3.itb_walker_cache.demandHits::cpu3.mmu.itb.walker          120                       # number of demand (read+write) hits (Count)
system.cpu3.itb_walker_cache.demandHits::total          120                       # number of demand (read+write) hits (Count)
system.cpu3.itb_walker_cache.overallHits::cpu3.mmu.itb.walker          120                       # number of overall hits (Count)
system.cpu3.itb_walker_cache.overallHits::total          120                       # number of overall hits (Count)
system.cpu3.itb_walker_cache.demandMisses::cpu3.mmu.itb.walker          250                       # number of demand (read+write) misses (Count)
system.cpu3.itb_walker_cache.demandMisses::total          250                       # number of demand (read+write) misses (Count)
system.cpu3.itb_walker_cache.overallMisses::cpu3.mmu.itb.walker          250                       # number of overall misses (Count)
system.cpu3.itb_walker_cache.overallMisses::total          250                       # number of overall misses (Count)
system.cpu3.itb_walker_cache.demandAccesses::cpu3.mmu.itb.walker          370                       # number of demand (read+write) accesses (Count)
system.cpu3.itb_walker_cache.demandAccesses::total          370                       # number of demand (read+write) accesses (Count)
system.cpu3.itb_walker_cache.overallAccesses::cpu3.mmu.itb.walker          370                       # number of overall (read+write) accesses (Count)
system.cpu3.itb_walker_cache.overallAccesses::total          370                       # number of overall (read+write) accesses (Count)
system.cpu3.itb_walker_cache.demandMissRate::cpu3.mmu.itb.walker     0.675676                       # miss rate for demand accesses (Ratio)
system.cpu3.itb_walker_cache.demandMissRate::total     0.675676                       # miss rate for demand accesses (Ratio)
system.cpu3.itb_walker_cache.overallMissRate::cpu3.mmu.itb.walker     0.675676                       # miss rate for overall accesses (Ratio)
system.cpu3.itb_walker_cache.overallMissRate::total     0.675676                       # miss rate for overall accesses (Ratio)
system.cpu3.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.writebacks::writebacks            2                       # number of writebacks (Count)
system.cpu3.itb_walker_cache.writebacks::total            2                       # number of writebacks (Count)
system.cpu3.itb_walker_cache.replacements          191                       # number of replacements (Count)
system.cpu3.itb_walker_cache.ReadReq.hits::cpu3.mmu.itb.walker          120                       # number of ReadReq hits (Count)
system.cpu3.itb_walker_cache.ReadReq.hits::total          120                       # number of ReadReq hits (Count)
system.cpu3.itb_walker_cache.ReadReq.misses::cpu3.mmu.itb.walker          250                       # number of ReadReq misses (Count)
system.cpu3.itb_walker_cache.ReadReq.misses::total          250                       # number of ReadReq misses (Count)
system.cpu3.itb_walker_cache.ReadReq.accesses::cpu3.mmu.itb.walker          370                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.itb_walker_cache.ReadReq.accesses::total          370                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.itb_walker_cache.ReadReq.missRate::cpu3.mmu.itb.walker     0.675676                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.itb_walker_cache.ReadReq.missRate::total     0.675676                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.itb_walker_cache.tags.tagsInUse     3.710151                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.itb_walker_cache.tags.totalRefs          313                       # Total number of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.sampledRefs          242                       # Sample count of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.avgRefs     1.293388                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.itb_walker_cache.tags.warmupTick 351961543500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.itb_walker_cache.tags.occupancies::cpu3.mmu.itb.walker     3.710151                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.itb_walker_cache.tags.avgOccs::cpu3.mmu.itb.walker     0.231884                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.itb_walker_cache.tags.avgOccs::total     0.231884                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.itb_walker_cache.tags.occupanciesTaskId::1024            8                       # Occupied blocks per task id (Count)
system.cpu3.itb_walker_cache.tags.ageTaskId_1024::0            4                       # Occupied blocks per task id, per block age (Count)
system.cpu3.itb_walker_cache.tags.ageTaskId_1024::1            4                       # Occupied blocks per task id, per block age (Count)
system.cpu3.itb_walker_cache.tags.ratioOccsTaskId::1024     0.500000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.itb_walker_cache.tags.tagAccesses          990                       # Number of tag accesses (Count)
system.cpu3.itb_walker_cache.tags.dataAccesses          990                       # Number of data accesses (Count)
system.cpu3.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.dtb.rdAccesses                1579283                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                 794368                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                       55                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                       33                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                7631993                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                       95                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.numTransitions           2649                       # Number of power state transitions (Count)
system.cpu3.power_state.ticksClkGated::samples         1324                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::mean 3408692401.812689                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::stdev 1401664689.021911                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::1000-5e+10         1324    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::min_value        72000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::max_value  10000655000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::total         1324                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON 348579493000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::CLK_GATED 4513108740000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu4.numCycles                      9721732303                       # Number of cpu cycles simulated (Cycle)
system.cpu4.cpi                           1768.251590                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu4.ipc                              0.000566                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu4.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu4.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu4.commitStats0.numInsts             5497935                       # Number of instructions committed (thread level) (Count)
system.cpu4.commitStats0.numOps              10886098                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu4.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu4.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu4.commitStats0.cpi              1768.251590                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu4.commitStats0.ipc                 0.000566                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu4.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu4.commitStats0.numFpInsts              1694                       # Number of float instructions (Count)
system.cpu4.commitStats0.numIntInsts         10668695                       # Number of integer instructions (Count)
system.cpu4.commitStats0.numLoadInsts         1517062                       # Number of load instructions (Count)
system.cpu4.commitStats0.numStoreInsts         792182                       # Number of store instructions (Count)
system.cpu4.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu4.commitStats0.committedInstType::No_OpClass        21543      0.20%      0.20% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntAlu      8529250     78.35%     78.55% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntMult        25208      0.23%     78.78% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntDiv          889      0.01%     78.79% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatAdd           30      0.00%     78.79% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCmp            0      0.00%     78.79% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCvt           16      0.00%     78.79% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMult            0      0.00%     78.79% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMultAcc            0      0.00%     78.79% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatDiv            0      0.00%     78.79% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMisc            0      0.00%     78.79% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatSqrt            0      0.00%     78.79% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAdd           52      0.00%     78.79% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAddAcc            0      0.00%     78.79% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAlu          143      0.00%     78.79% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCmp            0      0.00%     78.79% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCvt          398      0.00%     78.79% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMisc          542      0.00%     78.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMult            0      0.00%     78.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMultAcc            0      0.00%     78.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     78.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShift           29      0.00%     78.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     78.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdDiv            0      0.00%     78.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSqrt            0      0.00%     78.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     78.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     78.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     78.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     78.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     78.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMult            0      0.00%     78.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     78.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAes            0      0.00%     78.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::Matrix            0      0.00%     78.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixMov            0      0.00%     78.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixOP            0      0.00%     78.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemRead      1515546     13.92%     92.72% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemWrite       792150      7.28%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemRead          270      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemWrite           32      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::total     10886098                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedControl::IsControl      1137832                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsDirectControl      1003887                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsIndirectControl       130012                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsCondControl       809310                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsUncondControl       327300                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsCall       118065                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsReturn       118021                       # Class of control type instructions committed (Count)
system.cpu4.dcache.demandHits::cpu4.data      2206995                       # number of demand (read+write) hits (Count)
system.cpu4.dcache.demandHits::total          2206995                       # number of demand (read+write) hits (Count)
system.cpu4.dcache.overallHits::cpu4.data      2215911                       # number of overall hits (Count)
system.cpu4.dcache.overallHits::total         2215911                       # number of overall hits (Count)
system.cpu4.dcache.demandMisses::cpu4.data        71049                       # number of demand (read+write) misses (Count)
system.cpu4.dcache.demandMisses::total          71049                       # number of demand (read+write) misses (Count)
system.cpu4.dcache.overallMisses::cpu4.data        72005                       # number of overall misses (Count)
system.cpu4.dcache.overallMisses::total         72005                       # number of overall misses (Count)
system.cpu4.dcache.demandAccesses::cpu4.data      2278044                       # number of demand (read+write) accesses (Count)
system.cpu4.dcache.demandAccesses::total      2278044                       # number of demand (read+write) accesses (Count)
system.cpu4.dcache.overallAccesses::cpu4.data      2287916                       # number of overall (read+write) accesses (Count)
system.cpu4.dcache.overallAccesses::total      2287916                       # number of overall (read+write) accesses (Count)
system.cpu4.dcache.demandMissRate::cpu4.data     0.031189                       # miss rate for demand accesses (Ratio)
system.cpu4.dcache.demandMissRate::total     0.031189                       # miss rate for demand accesses (Ratio)
system.cpu4.dcache.overallMissRate::cpu4.data     0.031472                       # miss rate for overall accesses (Ratio)
system.cpu4.dcache.overallMissRate::total     0.031472                       # miss rate for overall accesses (Ratio)
system.cpu4.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dcache.writebacks::writebacks         9094                       # number of writebacks (Count)
system.cpu4.dcache.writebacks::total             9094                       # number of writebacks (Count)
system.cpu4.dcache.replacements                 11094                       # number of replacements (Count)
system.cpu4.dcache.LockedRMWReadReq.hits::cpu4.data        10184                       # number of LockedRMWReadReq hits (Count)
system.cpu4.dcache.LockedRMWReadReq.hits::total        10184                       # number of LockedRMWReadReq hits (Count)
system.cpu4.dcache.LockedRMWReadReq.misses::cpu4.data         2075                       # number of LockedRMWReadReq misses (Count)
system.cpu4.dcache.LockedRMWReadReq.misses::total         2075                       # number of LockedRMWReadReq misses (Count)
system.cpu4.dcache.LockedRMWReadReq.accesses::cpu4.data        12259                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWReadReq.accesses::total        12259                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWReadReq.missRate::cpu4.data     0.169263                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.missRate::total     0.169263                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWWriteReq.hits::cpu4.data        12259                       # number of LockedRMWWriteReq hits (Count)
system.cpu4.dcache.LockedRMWWriteReq.hits::total        12259                       # number of LockedRMWWriteReq hits (Count)
system.cpu4.dcache.LockedRMWWriteReq.accesses::cpu4.data        12259                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWWriteReq.accesses::total        12259                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.hits::cpu4.data      1440857                       # number of ReadReq hits (Count)
system.cpu4.dcache.ReadReq.hits::total        1440857                       # number of ReadReq hits (Count)
system.cpu4.dcache.ReadReq.misses::cpu4.data        56344                       # number of ReadReq misses (Count)
system.cpu4.dcache.ReadReq.misses::total        56344                       # number of ReadReq misses (Count)
system.cpu4.dcache.ReadReq.accesses::cpu4.data      1497201                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.accesses::total      1497201                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.missRate::cpu4.data     0.037633                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.missRate::total     0.037633                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.SoftPFReq.hits::cpu4.data         8916                       # number of SoftPFReq hits (Count)
system.cpu4.dcache.SoftPFReq.hits::total         8916                       # number of SoftPFReq hits (Count)
system.cpu4.dcache.SoftPFReq.misses::cpu4.data          956                       # number of SoftPFReq misses (Count)
system.cpu4.dcache.SoftPFReq.misses::total          956                       # number of SoftPFReq misses (Count)
system.cpu4.dcache.SoftPFReq.accesses::cpu4.data         9872                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu4.dcache.SoftPFReq.accesses::total         9872                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu4.dcache.SoftPFReq.missRate::cpu4.data     0.096840                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu4.dcache.SoftPFReq.missRate::total     0.096840                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu4.dcache.WriteReq.hits::cpu4.data       766138                       # number of WriteReq hits (Count)
system.cpu4.dcache.WriteReq.hits::total        766138                       # number of WriteReq hits (Count)
system.cpu4.dcache.WriteReq.misses::cpu4.data        14705                       # number of WriteReq misses (Count)
system.cpu4.dcache.WriteReq.misses::total        14705                       # number of WriteReq misses (Count)
system.cpu4.dcache.WriteReq.accesses::cpu4.data       780843                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.WriteReq.accesses::total       780843                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.WriteReq.missRate::cpu4.data     0.018832                       # miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.missRate::total     0.018832                       # miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dcache.tags.tagsInUse         1242.975660                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.dcache.tags.totalRefs             2162155                       # Total number of references to valid blocks. (Count)
system.cpu4.dcache.tags.sampledRefs             65306                       # Sample count of references to valid blocks. (Count)
system.cpu4.dcache.tags.avgRefs             33.108061                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.dcache.tags.warmupTick       363505807000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.dcache.tags.occupancies::cpu4.data  1242.975660                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.dcache.tags.avgOccs::cpu4.data     0.606922                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dcache.tags.avgOccs::total       0.606922                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dcache.tags.occupanciesTaskId::1024         1440                       # Occupied blocks per task id (Count)
system.cpu4.dcache.tags.ageTaskId_1024::2            7                       # Occupied blocks per task id, per block age (Count)
system.cpu4.dcache.tags.ageTaskId_1024::3         1431                       # Occupied blocks per task id, per block age (Count)
system.cpu4.dcache.tags.ageTaskId_1024::4            2                       # Occupied blocks per task id, per block age (Count)
system.cpu4.dcache.tags.ratioOccsTaskId::1024     0.703125                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.dcache.tags.tagAccesses           4691614                       # Number of tag accesses (Count)
system.cpu4.dcache.tags.dataAccesses          4691614                       # Number of data accesses (Count)
system.cpu4.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dtb_walker_cache.demandHits::cpu4.mmu.dtb.walker          575                       # number of demand (read+write) hits (Count)
system.cpu4.dtb_walker_cache.demandHits::total          575                       # number of demand (read+write) hits (Count)
system.cpu4.dtb_walker_cache.overallHits::cpu4.mmu.dtb.walker          575                       # number of overall hits (Count)
system.cpu4.dtb_walker_cache.overallHits::total          575                       # number of overall hits (Count)
system.cpu4.dtb_walker_cache.demandMisses::cpu4.mmu.dtb.walker          364                       # number of demand (read+write) misses (Count)
system.cpu4.dtb_walker_cache.demandMisses::total          364                       # number of demand (read+write) misses (Count)
system.cpu4.dtb_walker_cache.overallMisses::cpu4.mmu.dtb.walker          364                       # number of overall misses (Count)
system.cpu4.dtb_walker_cache.overallMisses::total          364                       # number of overall misses (Count)
system.cpu4.dtb_walker_cache.demandAccesses::cpu4.mmu.dtb.walker          939                       # number of demand (read+write) accesses (Count)
system.cpu4.dtb_walker_cache.demandAccesses::total          939                       # number of demand (read+write) accesses (Count)
system.cpu4.dtb_walker_cache.overallAccesses::cpu4.mmu.dtb.walker          939                       # number of overall (read+write) accesses (Count)
system.cpu4.dtb_walker_cache.overallAccesses::total          939                       # number of overall (read+write) accesses (Count)
system.cpu4.dtb_walker_cache.demandMissRate::cpu4.mmu.dtb.walker     0.387646                       # miss rate for demand accesses (Ratio)
system.cpu4.dtb_walker_cache.demandMissRate::total     0.387646                       # miss rate for demand accesses (Ratio)
system.cpu4.dtb_walker_cache.overallMissRate::cpu4.mmu.dtb.walker     0.387646                       # miss rate for overall accesses (Ratio)
system.cpu4.dtb_walker_cache.overallMissRate::total     0.387646                       # miss rate for overall accesses (Ratio)
system.cpu4.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dtb_walker_cache.writebacks::writebacks           23                       # number of writebacks (Count)
system.cpu4.dtb_walker_cache.writebacks::total           23                       # number of writebacks (Count)
system.cpu4.dtb_walker_cache.replacements          248                       # number of replacements (Count)
system.cpu4.dtb_walker_cache.ReadReq.hits::cpu4.mmu.dtb.walker          575                       # number of ReadReq hits (Count)
system.cpu4.dtb_walker_cache.ReadReq.hits::total          575                       # number of ReadReq hits (Count)
system.cpu4.dtb_walker_cache.ReadReq.misses::cpu4.mmu.dtb.walker          364                       # number of ReadReq misses (Count)
system.cpu4.dtb_walker_cache.ReadReq.misses::total          364                       # number of ReadReq misses (Count)
system.cpu4.dtb_walker_cache.ReadReq.accesses::cpu4.mmu.dtb.walker          939                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dtb_walker_cache.ReadReq.accesses::total          939                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dtb_walker_cache.ReadReq.missRate::cpu4.mmu.dtb.walker     0.387646                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dtb_walker_cache.ReadReq.missRate::total     0.387646                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dtb_walker_cache.tags.tagsInUse     6.448152                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.dtb_walker_cache.tags.totalRefs          936                       # Total number of references to valid blocks. (Count)
system.cpu4.dtb_walker_cache.tags.sampledRefs          363                       # Sample count of references to valid blocks. (Count)
system.cpu4.dtb_walker_cache.tags.avgRefs     2.578512                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.dtb_walker_cache.tags.warmupTick 363505913000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.dtb_walker_cache.tags.occupancies::cpu4.mmu.dtb.walker     6.448152                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.dtb_walker_cache.tags.avgOccs::cpu4.mmu.dtb.walker     0.403009                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dtb_walker_cache.tags.avgOccs::total     0.403009                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dtb_walker_cache.tags.occupanciesTaskId::1024            1                       # Occupied blocks per task id (Count)
system.cpu4.dtb_walker_cache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu4.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.062500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.dtb_walker_cache.tags.tagAccesses         2242                       # Number of tag accesses (Count)
system.cpu4.dtb_walker_cache.tags.dataAccesses         2242                       # Number of data accesses (Count)
system.cpu4.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu4.exec_context.thread_0.numCallsReturns       236086                       # Number of times a function call or return occured (Count)
system.cpu4.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu4.exec_context.thread_0.numIdleCycles 9708869971.308805                       # Number of idle cycles (Cycle)
system.cpu4.exec_context.thread_0.numBusyCycles 12862331.691194                       # Number of busy cycles (Cycle)
system.cpu4.exec_context.thread_0.notIdleFraction     0.001323                       # Percentage of non-idle cycles (Ratio)
system.cpu4.exec_context.thread_0.idleFraction     0.998677                       # Percentage of idle cycles (Ratio)
system.cpu4.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu4.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu4.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu4.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu4.executeStats0.numStoreInsts       2309244                       # Number of stores executed (Count)
system.cpu4.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu4.executeStats0.numFpAluAccesses         1694                       # Number of float alu accesses (Count)
system.cpu4.executeStats0.numFpRegReads          2872                       # Number of times the floating registers were read (Count)
system.cpu4.executeStats0.numFpRegWrites         1300                       # Number of times the floating registers were written (Count)
system.cpu4.executeStats0.numIntAluAccesses     10668695                       # Number of integer alu accesses (Count)
system.cpu4.executeStats0.numIntRegReads     13822049                       # Number of times the integer registers were read (Count)
system.cpu4.executeStats0.numIntRegWrites      7785876                       # Number of times the integer registers were written (Count)
system.cpu4.executeStats0.numMemRefs          2309244                       # Number of memory refs (Count)
system.cpu4.executeStats0.numMiscRegReads      4732612                       # Number of times the Misc registers were read (Count)
system.cpu4.executeStats0.numMiscRegWrites        50747                       # Number of times the Misc registers were written (Count)
system.cpu4.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu4.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu4.fetchStats0.numInsts              5497935                       # Number of instructions fetched (thread level) (Count)
system.cpu4.fetchStats0.numOps               10886098                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu4.fetchStats0.fetchRate            0.000566                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu4.fetchStats0.numBranches           1137832                       # Number of branches fetched (Count)
system.cpu4.fetchStats0.branchRate           0.000117                       # Number of branch fetches per cycle (Ratio)
system.cpu4.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu4.icache.demandHits::cpu4.inst      7497389                       # number of demand (read+write) hits (Count)
system.cpu4.icache.demandHits::total          7497389                       # number of demand (read+write) hits (Count)
system.cpu4.icache.overallHits::cpu4.inst      7497389                       # number of overall hits (Count)
system.cpu4.icache.overallHits::total         7497389                       # number of overall hits (Count)
system.cpu4.icache.demandMisses::cpu4.inst         4280                       # number of demand (read+write) misses (Count)
system.cpu4.icache.demandMisses::total           4280                       # number of demand (read+write) misses (Count)
system.cpu4.icache.overallMisses::cpu4.inst         4280                       # number of overall misses (Count)
system.cpu4.icache.overallMisses::total          4280                       # number of overall misses (Count)
system.cpu4.icache.demandAccesses::cpu4.inst      7501669                       # number of demand (read+write) accesses (Count)
system.cpu4.icache.demandAccesses::total      7501669                       # number of demand (read+write) accesses (Count)
system.cpu4.icache.overallAccesses::cpu4.inst      7501669                       # number of overall (read+write) accesses (Count)
system.cpu4.icache.overallAccesses::total      7501669                       # number of overall (read+write) accesses (Count)
system.cpu4.icache.demandMissRate::cpu4.inst     0.000571                       # miss rate for demand accesses (Ratio)
system.cpu4.icache.demandMissRate::total     0.000571                       # miss rate for demand accesses (Ratio)
system.cpu4.icache.overallMissRate::cpu4.inst     0.000571                       # miss rate for overall accesses (Ratio)
system.cpu4.icache.overallMissRate::total     0.000571                       # miss rate for overall accesses (Ratio)
system.cpu4.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.icache.writebacks::writebacks         1367                       # number of writebacks (Count)
system.cpu4.icache.writebacks::total             1367                       # number of writebacks (Count)
system.cpu4.icache.replacements                  1367                       # number of replacements (Count)
system.cpu4.icache.ReadReq.hits::cpu4.inst      7497389                       # number of ReadReq hits (Count)
system.cpu4.icache.ReadReq.hits::total        7497389                       # number of ReadReq hits (Count)
system.cpu4.icache.ReadReq.misses::cpu4.inst         4280                       # number of ReadReq misses (Count)
system.cpu4.icache.ReadReq.misses::total         4280                       # number of ReadReq misses (Count)
system.cpu4.icache.ReadReq.accesses::cpu4.inst      7501669                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.icache.ReadReq.accesses::total      7501669                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.icache.ReadReq.missRate::cpu4.inst     0.000571                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.missRate::total     0.000571                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.icache.tags.tagsInUse         1005.141757                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.icache.tags.totalRefs             2658624                       # Total number of references to valid blocks. (Count)
system.cpu4.icache.tags.sampledRefs              1377                       # Sample count of references to valid blocks. (Count)
system.cpu4.icache.tags.avgRefs           1930.736383                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.icache.tags.warmupTick       363505796500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.icache.tags.occupancies::cpu4.inst  1005.141757                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.icache.tags.avgOccs::cpu4.inst     0.245396                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.icache.tags.avgOccs::total       0.245396                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.icache.tags.occupanciesTaskId::1024         2903                       # Occupied blocks per task id (Count)
system.cpu4.icache.tags.ageTaskId_1024::2            5                       # Occupied blocks per task id, per block age (Count)
system.cpu4.icache.tags.ageTaskId_1024::3         2201                       # Occupied blocks per task id, per block age (Count)
system.cpu4.icache.tags.ageTaskId_1024::4          697                       # Occupied blocks per task id, per block age (Count)
system.cpu4.icache.tags.ratioOccsTaskId::1024     0.708740                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.icache.tags.tagAccesses          15007618                       # Number of tag accesses (Count)
system.cpu4.icache.tags.dataAccesses         15007618                       # Number of data accesses (Count)
system.cpu4.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu4.itb_walker_cache.demandHits::cpu4.mmu.itb.walker          156                       # number of demand (read+write) hits (Count)
system.cpu4.itb_walker_cache.demandHits::total          156                       # number of demand (read+write) hits (Count)
system.cpu4.itb_walker_cache.overallHits::cpu4.mmu.itb.walker          156                       # number of overall hits (Count)
system.cpu4.itb_walker_cache.overallHits::total          156                       # number of overall hits (Count)
system.cpu4.itb_walker_cache.demandMisses::cpu4.mmu.itb.walker          267                       # number of demand (read+write) misses (Count)
system.cpu4.itb_walker_cache.demandMisses::total          267                       # number of demand (read+write) misses (Count)
system.cpu4.itb_walker_cache.overallMisses::cpu4.mmu.itb.walker          267                       # number of overall misses (Count)
system.cpu4.itb_walker_cache.overallMisses::total          267                       # number of overall misses (Count)
system.cpu4.itb_walker_cache.demandAccesses::cpu4.mmu.itb.walker          423                       # number of demand (read+write) accesses (Count)
system.cpu4.itb_walker_cache.demandAccesses::total          423                       # number of demand (read+write) accesses (Count)
system.cpu4.itb_walker_cache.overallAccesses::cpu4.mmu.itb.walker          423                       # number of overall (read+write) accesses (Count)
system.cpu4.itb_walker_cache.overallAccesses::total          423                       # number of overall (read+write) accesses (Count)
system.cpu4.itb_walker_cache.demandMissRate::cpu4.mmu.itb.walker     0.631206                       # miss rate for demand accesses (Ratio)
system.cpu4.itb_walker_cache.demandMissRate::total     0.631206                       # miss rate for demand accesses (Ratio)
system.cpu4.itb_walker_cache.overallMissRate::cpu4.mmu.itb.walker     0.631206                       # miss rate for overall accesses (Ratio)
system.cpu4.itb_walker_cache.overallMissRate::total     0.631206                       # miss rate for overall accesses (Ratio)
system.cpu4.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.itb_walker_cache.writebacks::writebacks            5                       # number of writebacks (Count)
system.cpu4.itb_walker_cache.writebacks::total            5                       # number of writebacks (Count)
system.cpu4.itb_walker_cache.replacements          216                       # number of replacements (Count)
system.cpu4.itb_walker_cache.ReadReq.hits::cpu4.mmu.itb.walker          156                       # number of ReadReq hits (Count)
system.cpu4.itb_walker_cache.ReadReq.hits::total          156                       # number of ReadReq hits (Count)
system.cpu4.itb_walker_cache.ReadReq.misses::cpu4.mmu.itb.walker          267                       # number of ReadReq misses (Count)
system.cpu4.itb_walker_cache.ReadReq.misses::total          267                       # number of ReadReq misses (Count)
system.cpu4.itb_walker_cache.ReadReq.accesses::cpu4.mmu.itb.walker          423                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.itb_walker_cache.ReadReq.accesses::total          423                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.itb_walker_cache.ReadReq.missRate::cpu4.mmu.itb.walker     0.631206                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.itb_walker_cache.ReadReq.missRate::total     0.631206                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.itb_walker_cache.tags.tagsInUse     3.701003                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.itb_walker_cache.tags.totalRefs          423                       # Total number of references to valid blocks. (Count)
system.cpu4.itb_walker_cache.tags.sampledRefs          267                       # Sample count of references to valid blocks. (Count)
system.cpu4.itb_walker_cache.tags.avgRefs     1.584270                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.itb_walker_cache.tags.warmupTick 363505911000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.itb_walker_cache.tags.occupancies::cpu4.mmu.itb.walker     3.701003                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.itb_walker_cache.tags.avgOccs::cpu4.mmu.itb.walker     0.231313                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.itb_walker_cache.tags.avgOccs::total     0.231313                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.itb_walker_cache.tags.tagAccesses         1113                       # Number of tag accesses (Count)
system.cpu4.itb_walker_cache.tags.dataAccesses         1113                       # Number of data accesses (Count)
system.cpu4.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.dtb.rdAccesses                1520600                       # TLB accesses on read requests (Count)
system.cpu4.mmu.dtb.wrAccesses                 794408                       # TLB accesses on write requests (Count)
system.cpu4.mmu.dtb.rdMisses                       89                       # TLB misses on read requests (Count)
system.cpu4.mmu.dtb.wrMisses                      158                       # TLB misses on write requests (Count)
system.cpu4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu4.mmu.itb.wrAccesses                7501590                       # TLB accesses on write requests (Count)
system.cpu4.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.itb.wrMisses                      108                       # TLB misses on write requests (Count)
system.cpu4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.numTransitions           2535                       # Number of power state transitions (Count)
system.cpu4.power_state.ticksClkGated::samples         1264                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::mean 3561511799.446203                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::stdev 1231587765.014167                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::1000-5e+10         1264    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::min_value        72000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::max_value  10000654500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::total         1264                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::ON 359937318500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::CLK_GATED 4501750914500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu4.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu4.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu5.numCycles                      9721344699                       # Number of cpu cycles simulated (Cycle)
system.cpu5.cpi                           2075.647461                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu5.ipc                              0.000482                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu5.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu5.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu5.commitStats0.numInsts             4683524                       # Number of instructions committed (thread level) (Count)
system.cpu5.commitStats0.numOps               9444259                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu5.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu5.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu5.commitStats0.cpi              2075.647461                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu5.commitStats0.ipc                 0.000482                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu5.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu5.commitStats0.numFpInsts               116                       # Number of float instructions (Count)
system.cpu5.commitStats0.numIntInsts          9250274                       # Number of integer instructions (Count)
system.cpu5.commitStats0.numLoadInsts         1326666                       # Number of load instructions (Count)
system.cpu5.commitStats0.numStoreInsts         595059                       # Number of store instructions (Count)
system.cpu5.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu5.commitStats0.committedInstType::No_OpClass        19381      0.21%      0.21% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntAlu      7482528     79.23%     79.43% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntMult        21512      0.23%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntDiv          275      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatAdd            1      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCmp            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCvt           16      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMult            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMultAcc            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatDiv            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMisc            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatSqrt            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAdd            2      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAddAcc            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAlu           10      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCmp            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCvt           14      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMisc           19      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMult            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShift            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdDiv            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAes            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::Matrix            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixMov            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixOP            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemRead      1325429     14.03%     93.70% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemWrite       595027      6.30%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemRead           13      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemWrite           32      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::total      9444259                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedControl::IsControl       986508                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsDirectControl       868320                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsIndirectControl       114489                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsCondControl       696798                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsUncondControl       288495                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsCall       103707                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsReturn       103687                       # Class of control type instructions committed (Count)
system.cpu5.dcache.demandHits::cpu5.data      1850197                       # number of demand (read+write) hits (Count)
system.cpu5.dcache.demandHits::total          1850197                       # number of demand (read+write) hits (Count)
system.cpu5.dcache.overallHits::cpu5.data      1850604                       # number of overall hits (Count)
system.cpu5.dcache.overallHits::total         1850604                       # number of overall hits (Count)
system.cpu5.dcache.demandMisses::cpu5.data        58697                       # number of demand (read+write) misses (Count)
system.cpu5.dcache.demandMisses::total          58697                       # number of demand (read+write) misses (Count)
system.cpu5.dcache.overallMisses::cpu5.data        58994                       # number of overall misses (Count)
system.cpu5.dcache.overallMisses::total         58994                       # number of overall misses (Count)
system.cpu5.dcache.demandAccesses::cpu5.data      1908894                       # number of demand (read+write) accesses (Count)
system.cpu5.dcache.demandAccesses::total      1908894                       # number of demand (read+write) accesses (Count)
system.cpu5.dcache.overallAccesses::cpu5.data      1909598                       # number of overall (read+write) accesses (Count)
system.cpu5.dcache.overallAccesses::total      1909598                       # number of overall (read+write) accesses (Count)
system.cpu5.dcache.demandMissRate::cpu5.data     0.030749                       # miss rate for demand accesses (Ratio)
system.cpu5.dcache.demandMissRate::total     0.030749                       # miss rate for demand accesses (Ratio)
system.cpu5.dcache.overallMissRate::cpu5.data     0.030893                       # miss rate for overall accesses (Ratio)
system.cpu5.dcache.overallMissRate::total     0.030893                       # miss rate for overall accesses (Ratio)
system.cpu5.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dcache.writebacks::writebacks          465                       # number of writebacks (Count)
system.cpu5.dcache.writebacks::total              465                       # number of writebacks (Count)
system.cpu5.dcache.replacements                   820                       # number of replacements (Count)
system.cpu5.dcache.LockedRMWReadReq.hits::cpu5.data         6334                       # number of LockedRMWReadReq hits (Count)
system.cpu5.dcache.LockedRMWReadReq.hits::total         6334                       # number of LockedRMWReadReq hits (Count)
system.cpu5.dcache.LockedRMWReadReq.misses::cpu5.data         1410                       # number of LockedRMWReadReq misses (Count)
system.cpu5.dcache.LockedRMWReadReq.misses::total         1410                       # number of LockedRMWReadReq misses (Count)
system.cpu5.dcache.LockedRMWReadReq.accesses::cpu5.data         7744                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWReadReq.accesses::total         7744                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWReadReq.missRate::cpu5.data     0.182076                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.missRate::total     0.182076                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWWriteReq.hits::cpu5.data         7744                       # number of LockedRMWWriteReq hits (Count)
system.cpu5.dcache.LockedRMWWriteReq.hits::total         7744                       # number of LockedRMWWriteReq hits (Count)
system.cpu5.dcache.LockedRMWWriteReq.accesses::cpu5.data         7744                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWWriteReq.accesses::total         7744                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.hits::cpu5.data      1267556                       # number of ReadReq hits (Count)
system.cpu5.dcache.ReadReq.hits::total        1267556                       # number of ReadReq hits (Count)
system.cpu5.dcache.ReadReq.misses::cpu5.data        52946                       # number of ReadReq misses (Count)
system.cpu5.dcache.ReadReq.misses::total        52946                       # number of ReadReq misses (Count)
system.cpu5.dcache.ReadReq.accesses::cpu5.data      1320502                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.accesses::total      1320502                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.missRate::cpu5.data     0.040095                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.missRate::total     0.040095                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.SoftPFReq.hits::cpu5.data          407                       # number of SoftPFReq hits (Count)
system.cpu5.dcache.SoftPFReq.hits::total          407                       # number of SoftPFReq hits (Count)
system.cpu5.dcache.SoftPFReq.misses::cpu5.data          297                       # number of SoftPFReq misses (Count)
system.cpu5.dcache.SoftPFReq.misses::total          297                       # number of SoftPFReq misses (Count)
system.cpu5.dcache.SoftPFReq.accesses::cpu5.data          704                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu5.dcache.SoftPFReq.accesses::total          704                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu5.dcache.SoftPFReq.missRate::cpu5.data     0.421875                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu5.dcache.SoftPFReq.missRate::total     0.421875                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu5.dcache.WriteReq.hits::cpu5.data       582641                       # number of WriteReq hits (Count)
system.cpu5.dcache.WriteReq.hits::total        582641                       # number of WriteReq hits (Count)
system.cpu5.dcache.WriteReq.misses::cpu5.data         5751                       # number of WriteReq misses (Count)
system.cpu5.dcache.WriteReq.misses::total         5751                       # number of WriteReq misses (Count)
system.cpu5.dcache.WriteReq.accesses::cpu5.data       588392                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.WriteReq.accesses::total       588392                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.WriteReq.missRate::cpu5.data     0.009774                       # miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.missRate::total     0.009774                       # miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dcache.tags.tagsInUse          746.223811                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.dcache.tags.totalRefs              824094                       # Total number of references to valid blocks. (Count)
system.cpu5.dcache.tags.sampledRefs             53061                       # Sample count of references to valid blocks. (Count)
system.cpu5.dcache.tags.avgRefs             15.531068                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.dcache.tags.warmupTick       375048238500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.dcache.tags.occupancies::cpu5.data   746.223811                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.dcache.tags.avgOccs::cpu5.data     0.364367                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dcache.tags.avgOccs::total       0.364367                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dcache.tags.occupanciesTaskId::1024         1099                       # Occupied blocks per task id (Count)
system.cpu5.dcache.tags.ageTaskId_1024::3          489                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dcache.tags.ageTaskId_1024::4          610                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dcache.tags.ratioOccsTaskId::1024     0.536621                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.dcache.tags.tagAccesses           3904332                       # Number of tag accesses (Count)
system.cpu5.dcache.tags.dataAccesses          3904332                       # Number of data accesses (Count)
system.cpu5.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dtb_walker_cache.demandHits::cpu5.mmu.dtb.walker           74                       # number of demand (read+write) hits (Count)
system.cpu5.dtb_walker_cache.demandHits::total           74                       # number of demand (read+write) hits (Count)
system.cpu5.dtb_walker_cache.overallHits::cpu5.mmu.dtb.walker           74                       # number of overall hits (Count)
system.cpu5.dtb_walker_cache.overallHits::total           74                       # number of overall hits (Count)
system.cpu5.dtb_walker_cache.demandMisses::cpu5.mmu.dtb.walker          101                       # number of demand (read+write) misses (Count)
system.cpu5.dtb_walker_cache.demandMisses::total          101                       # number of demand (read+write) misses (Count)
system.cpu5.dtb_walker_cache.overallMisses::cpu5.mmu.dtb.walker          101                       # number of overall misses (Count)
system.cpu5.dtb_walker_cache.overallMisses::total          101                       # number of overall misses (Count)
system.cpu5.dtb_walker_cache.demandAccesses::cpu5.mmu.dtb.walker          175                       # number of demand (read+write) accesses (Count)
system.cpu5.dtb_walker_cache.demandAccesses::total          175                       # number of demand (read+write) accesses (Count)
system.cpu5.dtb_walker_cache.overallAccesses::cpu5.mmu.dtb.walker          175                       # number of overall (read+write) accesses (Count)
system.cpu5.dtb_walker_cache.overallAccesses::total          175                       # number of overall (read+write) accesses (Count)
system.cpu5.dtb_walker_cache.demandMissRate::cpu5.mmu.dtb.walker     0.577143                       # miss rate for demand accesses (Ratio)
system.cpu5.dtb_walker_cache.demandMissRate::total     0.577143                       # miss rate for demand accesses (Ratio)
system.cpu5.dtb_walker_cache.overallMissRate::cpu5.mmu.dtb.walker     0.577143                       # miss rate for overall accesses (Ratio)
system.cpu5.dtb_walker_cache.overallMissRate::total     0.577143                       # miss rate for overall accesses (Ratio)
system.cpu5.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dtb_walker_cache.writebacks::writebacks           11                       # number of writebacks (Count)
system.cpu5.dtb_walker_cache.writebacks::total           11                       # number of writebacks (Count)
system.cpu5.dtb_walker_cache.replacements           80                       # number of replacements (Count)
system.cpu5.dtb_walker_cache.ReadReq.hits::cpu5.mmu.dtb.walker           74                       # number of ReadReq hits (Count)
system.cpu5.dtb_walker_cache.ReadReq.hits::total           74                       # number of ReadReq hits (Count)
system.cpu5.dtb_walker_cache.ReadReq.misses::cpu5.mmu.dtb.walker          101                       # number of ReadReq misses (Count)
system.cpu5.dtb_walker_cache.ReadReq.misses::total          101                       # number of ReadReq misses (Count)
system.cpu5.dtb_walker_cache.ReadReq.accesses::cpu5.mmu.dtb.walker          175                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dtb_walker_cache.ReadReq.accesses::total          175                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dtb_walker_cache.ReadReq.missRate::cpu5.mmu.dtb.walker     0.577143                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dtb_walker_cache.ReadReq.missRate::total     0.577143                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dtb_walker_cache.tags.tagsInUse     6.433062                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.dtb_walker_cache.tags.totalRefs          170                       # Total number of references to valid blocks. (Count)
system.cpu5.dtb_walker_cache.tags.sampledRefs           99                       # Sample count of references to valid blocks. (Count)
system.cpu5.dtb_walker_cache.tags.avgRefs     1.717172                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.dtb_walker_cache.tags.warmupTick 375048344500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.dtb_walker_cache.tags.occupancies::cpu5.mmu.dtb.walker     6.433062                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.dtb_walker_cache.tags.avgOccs::cpu5.mmu.dtb.walker     0.402066                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dtb_walker_cache.tags.avgOccs::total     0.402066                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dtb_walker_cache.tags.occupanciesTaskId::1024            2                       # Occupied blocks per task id (Count)
system.cpu5.dtb_walker_cache.tags.ageTaskId_1024::4            2                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.125000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.dtb_walker_cache.tags.tagAccesses          451                       # Number of tag accesses (Count)
system.cpu5.dtb_walker_cache.tags.dataAccesses          451                       # Number of data accesses (Count)
system.cpu5.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu5.exec_context.thread_0.numCallsReturns       207394                       # Number of times a function call or return occured (Count)
system.cpu5.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu5.exec_context.thread_0.numIdleCycles 9710195297.231806                       # Number of idle cycles (Cycle)
system.cpu5.exec_context.thread_0.numBusyCycles 11149401.768195                       # Number of busy cycles (Cycle)
system.cpu5.exec_context.thread_0.notIdleFraction     0.001147                       # Percentage of non-idle cycles (Ratio)
system.cpu5.exec_context.thread_0.idleFraction     0.998853                       # Percentage of idle cycles (Ratio)
system.cpu5.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu5.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu5.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu5.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu5.executeStats0.numStoreInsts       1921725                       # Number of stores executed (Count)
system.cpu5.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu5.executeStats0.numFpAluAccesses          116                       # Number of float alu accesses (Count)
system.cpu5.executeStats0.numFpRegReads           161                       # Number of times the floating registers were read (Count)
system.cpu5.executeStats0.numFpRegWrites           55                       # Number of times the floating registers were written (Count)
system.cpu5.executeStats0.numIntAluAccesses      9250274                       # Number of integer alu accesses (Count)
system.cpu5.executeStats0.numIntRegReads     11889208                       # Number of times the integer registers were read (Count)
system.cpu5.executeStats0.numIntRegWrites      6823211                       # Number of times the integer registers were written (Count)
system.cpu5.executeStats0.numMemRefs          1921725                       # Number of memory refs (Count)
system.cpu5.executeStats0.numMiscRegReads      4062305                       # Number of times the Misc registers were read (Count)
system.cpu5.executeStats0.numMiscRegWrites        44148                       # Number of times the Misc registers were written (Count)
system.cpu5.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu5.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu5.fetchStats0.numInsts              4683524                       # Number of instructions fetched (thread level) (Count)
system.cpu5.fetchStats0.numOps                9444259                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu5.fetchStats0.fetchRate            0.000482                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu5.fetchStats0.numBranches            986508                       # Number of branches fetched (Count)
system.cpu5.fetchStats0.branchRate           0.000101                       # Number of branch fetches per cycle (Ratio)
system.cpu5.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu5.icache.demandHits::cpu5.inst      6405461                       # number of demand (read+write) hits (Count)
system.cpu5.icache.demandHits::total          6405461                       # number of demand (read+write) hits (Count)
system.cpu5.icache.overallHits::cpu5.inst      6405461                       # number of overall hits (Count)
system.cpu5.icache.overallHits::total         6405461                       # number of overall hits (Count)
system.cpu5.icache.demandMisses::cpu5.inst         1298                       # number of demand (read+write) misses (Count)
system.cpu5.icache.demandMisses::total           1298                       # number of demand (read+write) misses (Count)
system.cpu5.icache.overallMisses::cpu5.inst         1298                       # number of overall misses (Count)
system.cpu5.icache.overallMisses::total          1298                       # number of overall misses (Count)
system.cpu5.icache.demandAccesses::cpu5.inst      6406759                       # number of demand (read+write) accesses (Count)
system.cpu5.icache.demandAccesses::total      6406759                       # number of demand (read+write) accesses (Count)
system.cpu5.icache.overallAccesses::cpu5.inst      6406759                       # number of overall (read+write) accesses (Count)
system.cpu5.icache.overallAccesses::total      6406759                       # number of overall (read+write) accesses (Count)
system.cpu5.icache.demandMissRate::cpu5.inst     0.000203                       # miss rate for demand accesses (Ratio)
system.cpu5.icache.demandMissRate::total     0.000203                       # miss rate for demand accesses (Ratio)
system.cpu5.icache.overallMissRate::cpu5.inst     0.000203                       # miss rate for overall accesses (Ratio)
system.cpu5.icache.overallMissRate::total     0.000203                       # miss rate for overall accesses (Ratio)
system.cpu5.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.icache.writebacks::writebacks           41                       # number of writebacks (Count)
system.cpu5.icache.writebacks::total               41                       # number of writebacks (Count)
system.cpu5.icache.replacements                    41                       # number of replacements (Count)
system.cpu5.icache.ReadReq.hits::cpu5.inst      6405461                       # number of ReadReq hits (Count)
system.cpu5.icache.ReadReq.hits::total        6405461                       # number of ReadReq hits (Count)
system.cpu5.icache.ReadReq.misses::cpu5.inst         1298                       # number of ReadReq misses (Count)
system.cpu5.icache.ReadReq.misses::total         1298                       # number of ReadReq misses (Count)
system.cpu5.icache.ReadReq.accesses::cpu5.inst      6406759                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.icache.ReadReq.accesses::total      6406759                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.icache.ReadReq.missRate::cpu5.inst     0.000203                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.missRate::total     0.000203                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.icache.tags.tagsInUse          672.807075                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.icache.tags.totalRefs              367650                       # Total number of references to valid blocks. (Count)
system.cpu5.icache.tags.sampledRefs                51                       # Sample count of references to valid blocks. (Count)
system.cpu5.icache.tags.avgRefs           7208.823529                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.icache.tags.warmupTick       375048228000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.icache.tags.occupancies::cpu5.inst   672.807075                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.icache.tags.avgOccs::cpu5.inst     0.164260                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.icache.tags.avgOccs::total       0.164260                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.icache.tags.occupanciesTaskId::1024         1247                       # Occupied blocks per task id (Count)
system.cpu5.icache.tags.ageTaskId_1024::3          464                       # Occupied blocks per task id, per block age (Count)
system.cpu5.icache.tags.ageTaskId_1024::4          783                       # Occupied blocks per task id, per block age (Count)
system.cpu5.icache.tags.ratioOccsTaskId::1024     0.304443                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.icache.tags.tagAccesses          12814816                       # Number of tag accesses (Count)
system.cpu5.icache.tags.dataAccesses         12814816                       # Number of data accesses (Count)
system.cpu5.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu5.itb_walker_cache.demandHits::cpu5.mmu.itb.walker           58                       # number of demand (read+write) hits (Count)
system.cpu5.itb_walker_cache.demandHits::total           58                       # number of demand (read+write) hits (Count)
system.cpu5.itb_walker_cache.overallHits::cpu5.mmu.itb.walker           58                       # number of overall hits (Count)
system.cpu5.itb_walker_cache.overallHits::total           58                       # number of overall hits (Count)
system.cpu5.itb_walker_cache.demandMisses::cpu5.mmu.itb.walker          102                       # number of demand (read+write) misses (Count)
system.cpu5.itb_walker_cache.demandMisses::total          102                       # number of demand (read+write) misses (Count)
system.cpu5.itb_walker_cache.overallMisses::cpu5.mmu.itb.walker          102                       # number of overall misses (Count)
system.cpu5.itb_walker_cache.overallMisses::total          102                       # number of overall misses (Count)
system.cpu5.itb_walker_cache.demandAccesses::cpu5.mmu.itb.walker          160                       # number of demand (read+write) accesses (Count)
system.cpu5.itb_walker_cache.demandAccesses::total          160                       # number of demand (read+write) accesses (Count)
system.cpu5.itb_walker_cache.overallAccesses::cpu5.mmu.itb.walker          160                       # number of overall (read+write) accesses (Count)
system.cpu5.itb_walker_cache.overallAccesses::total          160                       # number of overall (read+write) accesses (Count)
system.cpu5.itb_walker_cache.demandMissRate::cpu5.mmu.itb.walker     0.637500                       # miss rate for demand accesses (Ratio)
system.cpu5.itb_walker_cache.demandMissRate::total     0.637500                       # miss rate for demand accesses (Ratio)
system.cpu5.itb_walker_cache.overallMissRate::cpu5.mmu.itb.walker     0.637500                       # miss rate for overall accesses (Ratio)
system.cpu5.itb_walker_cache.overallMissRate::total     0.637500                       # miss rate for overall accesses (Ratio)
system.cpu5.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.itb_walker_cache.writebacks::writebacks            2                       # number of writebacks (Count)
system.cpu5.itb_walker_cache.writebacks::total            2                       # number of writebacks (Count)
system.cpu5.itb_walker_cache.replacements           76                       # number of replacements (Count)
system.cpu5.itb_walker_cache.ReadReq.hits::cpu5.mmu.itb.walker           58                       # number of ReadReq hits (Count)
system.cpu5.itb_walker_cache.ReadReq.hits::total           58                       # number of ReadReq hits (Count)
system.cpu5.itb_walker_cache.ReadReq.misses::cpu5.mmu.itb.walker          102                       # number of ReadReq misses (Count)
system.cpu5.itb_walker_cache.ReadReq.misses::total          102                       # number of ReadReq misses (Count)
system.cpu5.itb_walker_cache.ReadReq.accesses::cpu5.mmu.itb.walker          160                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.itb_walker_cache.ReadReq.accesses::total          160                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.itb_walker_cache.ReadReq.missRate::cpu5.mmu.itb.walker     0.637500                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.itb_walker_cache.ReadReq.missRate::total     0.637500                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.itb_walker_cache.tags.tagsInUse     3.690632                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.itb_walker_cache.tags.totalRefs          160                       # Total number of references to valid blocks. (Count)
system.cpu5.itb_walker_cache.tags.sampledRefs          102                       # Sample count of references to valid blocks. (Count)
system.cpu5.itb_walker_cache.tags.avgRefs     1.568627                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.itb_walker_cache.tags.warmupTick 375048342500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.itb_walker_cache.tags.occupancies::cpu5.mmu.itb.walker     3.690632                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.itb_walker_cache.tags.avgOccs::cpu5.mmu.itb.walker     0.230664                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.itb_walker_cache.tags.avgOccs::total     0.230664                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.itb_walker_cache.tags.tagAccesses          422                       # Number of tag accesses (Count)
system.cpu5.itb_walker_cache.tags.dataAccesses          422                       # Number of data accesses (Count)
system.cpu5.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.dtb.rdAccesses                1330182                       # TLB accesses on read requests (Count)
system.cpu5.mmu.dtb.wrAccesses                 597364                       # TLB accesses on write requests (Count)
system.cpu5.mmu.dtb.rdMisses                       33                       # TLB misses on read requests (Count)
system.cpu5.mmu.dtb.wrMisses                       17                       # TLB misses on write requests (Count)
system.cpu5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.itb.wrAccesses                6406666                       # TLB accesses on write requests (Count)
system.cpu5.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.itb.wrMisses                       42                       # TLB misses on write requests (Count)
system.cpu5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.numTransitions           2451                       # Number of power state transitions (Count)
system.cpu5.power_state.ticksClkGated::samples         1226                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::mean 3663185050.163132                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::stdev 1093299392.762841                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::1000-5e+10         1226    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::min_value        72000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::max_value  10000655500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::total         1226                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::ON 370623361500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::CLK_GATED 4491064871500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu5.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu5.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu6.numCycles                      9721871142                       # Number of cpu cycles simulated (Cycle)
system.cpu6.cpi                           2000.363194                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu6.ipc                              0.000500                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu6.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu6.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu6.commitStats0.numInsts             4860053                       # Number of instructions committed (thread level) (Count)
system.cpu6.commitStats0.numOps               9788062                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu6.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu6.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu6.commitStats0.cpi              2000.363194                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu6.commitStats0.ipc                 0.000500                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu6.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu6.commitStats0.numFpInsts              5751                       # Number of float instructions (Count)
system.cpu6.commitStats0.numIntInsts          9583055                       # Number of integer instructions (Count)
system.cpu6.commitStats0.numLoadInsts         1366573                       # Number of load instructions (Count)
system.cpu6.commitStats0.numStoreInsts         630977                       # Number of store instructions (Count)
system.cpu6.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu6.commitStats0.committedInstType::No_OpClass        20298      0.21%      0.21% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntAlu      7745063     79.13%     79.34% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntMult        21972      0.22%     79.56% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntDiv          352      0.00%     79.56% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatAdd           84      0.00%     79.56% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCmp            0      0.00%     79.56% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCvt           16      0.00%     79.56% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMult            0      0.00%     79.56% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMultAcc            0      0.00%     79.56% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatDiv            0      0.00%     79.56% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMisc            0      0.00%     79.56% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatSqrt            0      0.00%     79.56% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAdd          256      0.00%     79.57% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAddAcc            0      0.00%     79.57% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAlu          656      0.01%     79.57% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCmp            0      0.00%     79.57% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCvt         1358      0.01%     79.59% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMisc         1578      0.02%     79.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMult            0      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShift          100      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdDiv            0      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAes            0      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::Matrix            0      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixMov            0      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixOP            0      0.00%     79.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemRead      1364261     13.94%     93.54% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemWrite       630945      6.45%     99.99% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemRead         1091      0.01%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemWrite           32      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::total      9788062                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedControl::IsControl      1024488                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsDirectControl       902114                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsIndirectControl       118508                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsCondControl       724962                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsUncondControl       298296                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsCall       107232                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsReturn       107211                       # Class of control type instructions committed (Count)
system.cpu6.dcache.demandHits::cpu6.data      1919939                       # number of demand (read+write) hits (Count)
system.cpu6.dcache.demandHits::total          1919939                       # number of demand (read+write) hits (Count)
system.cpu6.dcache.overallHits::cpu6.data      1920480                       # number of overall hits (Count)
system.cpu6.dcache.overallHits::total         1920480                       # number of overall hits (Count)
system.cpu6.dcache.demandMisses::cpu6.data        62036                       # number of demand (read+write) misses (Count)
system.cpu6.dcache.demandMisses::total          62036                       # number of demand (read+write) misses (Count)
system.cpu6.dcache.overallMisses::cpu6.data        62404                       # number of overall misses (Count)
system.cpu6.dcache.overallMisses::total         62404                       # number of overall misses (Count)
system.cpu6.dcache.demandAccesses::cpu6.data      1981975                       # number of demand (read+write) accesses (Count)
system.cpu6.dcache.demandAccesses::total      1981975                       # number of demand (read+write) accesses (Count)
system.cpu6.dcache.overallAccesses::cpu6.data      1982884                       # number of overall (read+write) accesses (Count)
system.cpu6.dcache.overallAccesses::total      1982884                       # number of overall (read+write) accesses (Count)
system.cpu6.dcache.demandMissRate::cpu6.data     0.031300                       # miss rate for demand accesses (Ratio)
system.cpu6.dcache.demandMissRate::total     0.031300                       # miss rate for demand accesses (Ratio)
system.cpu6.dcache.overallMissRate::cpu6.data     0.031471                       # miss rate for overall accesses (Ratio)
system.cpu6.dcache.overallMissRate::total     0.031471                       # miss rate for overall accesses (Ratio)
system.cpu6.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dcache.writebacks::writebacks         2748                       # number of writebacks (Count)
system.cpu6.dcache.writebacks::total             2748                       # number of writebacks (Count)
system.cpu6.dcache.replacements                  3552                       # number of replacements (Count)
system.cpu6.dcache.LockedRMWReadReq.hits::cpu6.data         7516                       # number of LockedRMWReadReq hits (Count)
system.cpu6.dcache.LockedRMWReadReq.hits::total         7516                       # number of LockedRMWReadReq hits (Count)
system.cpu6.dcache.LockedRMWReadReq.misses::cpu6.data         1509                       # number of LockedRMWReadReq misses (Count)
system.cpu6.dcache.LockedRMWReadReq.misses::total         1509                       # number of LockedRMWReadReq misses (Count)
system.cpu6.dcache.LockedRMWReadReq.accesses::cpu6.data         9025                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWReadReq.accesses::total         9025                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWReadReq.missRate::cpu6.data     0.167202                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.missRate::total     0.167202                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWWriteReq.hits::cpu6.data         9025                       # number of LockedRMWWriteReq hits (Count)
system.cpu6.dcache.LockedRMWWriteReq.hits::total         9025                       # number of LockedRMWWriteReq hits (Count)
system.cpu6.dcache.LockedRMWWriteReq.accesses::cpu6.data         9025                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWWriteReq.accesses::total         9025                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.hits::cpu6.data      1304057                       # number of ReadReq hits (Count)
system.cpu6.dcache.ReadReq.hits::total        1304057                       # number of ReadReq hits (Count)
system.cpu6.dcache.ReadReq.misses::cpu6.data        54835                       # number of ReadReq misses (Count)
system.cpu6.dcache.ReadReq.misses::total        54835                       # number of ReadReq misses (Count)
system.cpu6.dcache.ReadReq.accesses::cpu6.data      1358892                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.accesses::total      1358892                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.missRate::cpu6.data     0.040353                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.missRate::total     0.040353                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.SoftPFReq.hits::cpu6.data          541                       # number of SoftPFReq hits (Count)
system.cpu6.dcache.SoftPFReq.hits::total          541                       # number of SoftPFReq hits (Count)
system.cpu6.dcache.SoftPFReq.misses::cpu6.data          368                       # number of SoftPFReq misses (Count)
system.cpu6.dcache.SoftPFReq.misses::total          368                       # number of SoftPFReq misses (Count)
system.cpu6.dcache.SoftPFReq.accesses::cpu6.data          909                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu6.dcache.SoftPFReq.accesses::total          909                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu6.dcache.SoftPFReq.missRate::cpu6.data     0.404840                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu6.dcache.SoftPFReq.missRate::total     0.404840                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu6.dcache.WriteReq.hits::cpu6.data       615882                       # number of WriteReq hits (Count)
system.cpu6.dcache.WriteReq.hits::total        615882                       # number of WriteReq hits (Count)
system.cpu6.dcache.WriteReq.misses::cpu6.data         7201                       # number of WriteReq misses (Count)
system.cpu6.dcache.WriteReq.misses::total         7201                       # number of WriteReq misses (Count)
system.cpu6.dcache.WriteReq.accesses::cpu6.data       623083                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.WriteReq.accesses::total       623083                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.WriteReq.missRate::cpu6.data     0.011557                       # miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.missRate::total     0.011557                       # miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dcache.tags.tagsInUse          748.119799                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.dcache.tags.totalRefs             1564951                       # Total number of references to valid blocks. (Count)
system.cpu6.dcache.tags.sampledRefs             55657                       # Sample count of references to valid blocks. (Count)
system.cpu6.dcache.tags.avgRefs             28.117775                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.dcache.tags.warmupTick       386594068500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.dcache.tags.occupancies::cpu6.data   748.119799                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.dcache.tags.avgOccs::cpu6.data     0.365293                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dcache.tags.avgOccs::total       0.365293                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dcache.tags.occupanciesTaskId::1024         1727                       # Occupied blocks per task id (Count)
system.cpu6.dcache.tags.ageTaskId_1024::2         1147                       # Occupied blocks per task id, per block age (Count)
system.cpu6.dcache.tags.ageTaskId_1024::3          416                       # Occupied blocks per task id, per block age (Count)
system.cpu6.dcache.tags.ageTaskId_1024::4          164                       # Occupied blocks per task id, per block age (Count)
system.cpu6.dcache.tags.ratioOccsTaskId::1024     0.843262                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.dcache.tags.tagAccesses           4059252                       # Number of tag accesses (Count)
system.cpu6.dcache.tags.dataAccesses          4059252                       # Number of data accesses (Count)
system.cpu6.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dtb_walker_cache.demandHits::cpu6.mmu.dtb.walker          162                       # number of demand (read+write) hits (Count)
system.cpu6.dtb_walker_cache.demandHits::total          162                       # number of demand (read+write) hits (Count)
system.cpu6.dtb_walker_cache.overallHits::cpu6.mmu.dtb.walker          162                       # number of overall hits (Count)
system.cpu6.dtb_walker_cache.overallHits::total          162                       # number of overall hits (Count)
system.cpu6.dtb_walker_cache.demandMisses::cpu6.mmu.dtb.walker          298                       # number of demand (read+write) misses (Count)
system.cpu6.dtb_walker_cache.demandMisses::total          298                       # number of demand (read+write) misses (Count)
system.cpu6.dtb_walker_cache.overallMisses::cpu6.mmu.dtb.walker          298                       # number of overall misses (Count)
system.cpu6.dtb_walker_cache.overallMisses::total          298                       # number of overall misses (Count)
system.cpu6.dtb_walker_cache.demandAccesses::cpu6.mmu.dtb.walker          460                       # number of demand (read+write) accesses (Count)
system.cpu6.dtb_walker_cache.demandAccesses::total          460                       # number of demand (read+write) accesses (Count)
system.cpu6.dtb_walker_cache.overallAccesses::cpu6.mmu.dtb.walker          460                       # number of overall (read+write) accesses (Count)
system.cpu6.dtb_walker_cache.overallAccesses::total          460                       # number of overall (read+write) accesses (Count)
system.cpu6.dtb_walker_cache.demandMissRate::cpu6.mmu.dtb.walker     0.647826                       # miss rate for demand accesses (Ratio)
system.cpu6.dtb_walker_cache.demandMissRate::total     0.647826                       # miss rate for demand accesses (Ratio)
system.cpu6.dtb_walker_cache.overallMissRate::cpu6.mmu.dtb.walker     0.647826                       # miss rate for overall accesses (Ratio)
system.cpu6.dtb_walker_cache.overallMissRate::total     0.647826                       # miss rate for overall accesses (Ratio)
system.cpu6.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dtb_walker_cache.writebacks::writebacks           13                       # number of writebacks (Count)
system.cpu6.dtb_walker_cache.writebacks::total           13                       # number of writebacks (Count)
system.cpu6.dtb_walker_cache.replacements          232                       # number of replacements (Count)
system.cpu6.dtb_walker_cache.ReadReq.hits::cpu6.mmu.dtb.walker          162                       # number of ReadReq hits (Count)
system.cpu6.dtb_walker_cache.ReadReq.hits::total          162                       # number of ReadReq hits (Count)
system.cpu6.dtb_walker_cache.ReadReq.misses::cpu6.mmu.dtb.walker          298                       # number of ReadReq misses (Count)
system.cpu6.dtb_walker_cache.ReadReq.misses::total          298                       # number of ReadReq misses (Count)
system.cpu6.dtb_walker_cache.ReadReq.accesses::cpu6.mmu.dtb.walker          460                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dtb_walker_cache.ReadReq.accesses::total          460                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dtb_walker_cache.ReadReq.missRate::cpu6.mmu.dtb.walker     0.647826                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dtb_walker_cache.ReadReq.missRate::total     0.647826                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dtb_walker_cache.tags.tagsInUse     6.419032                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.dtb_walker_cache.tags.totalRefs          457                       # Total number of references to valid blocks. (Count)
system.cpu6.dtb_walker_cache.tags.sampledRefs          297                       # Sample count of references to valid blocks. (Count)
system.cpu6.dtb_walker_cache.tags.avgRefs     1.538721                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.dtb_walker_cache.tags.warmupTick 386594174500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.dtb_walker_cache.tags.occupancies::cpu6.mmu.dtb.walker     6.419032                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.dtb_walker_cache.tags.avgOccs::cpu6.mmu.dtb.walker     0.401189                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dtb_walker_cache.tags.avgOccs::total     0.401189                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dtb_walker_cache.tags.occupanciesTaskId::1024            1                       # Occupied blocks per task id (Count)
system.cpu6.dtb_walker_cache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu6.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.062500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.dtb_walker_cache.tags.tagAccesses         1218                       # Number of tag accesses (Count)
system.cpu6.dtb_walker_cache.tags.dataAccesses         1218                       # Number of data accesses (Count)
system.cpu6.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu6.exec_context.thread_0.numCallsReturns       214443                       # Number of times a function call or return occured (Count)
system.cpu6.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu6.exec_context.thread_0.numIdleCycles 9710319063.711294                       # Number of idle cycles (Cycle)
system.cpu6.exec_context.thread_0.numBusyCycles 11552078.288705                       # Number of busy cycles (Cycle)
system.cpu6.exec_context.thread_0.notIdleFraction     0.001188                       # Percentage of non-idle cycles (Ratio)
system.cpu6.exec_context.thread_0.idleFraction     0.998812                       # Percentage of idle cycles (Ratio)
system.cpu6.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu6.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu6.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu6.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu6.executeStats0.numStoreInsts       1997550                       # Number of stores executed (Count)
system.cpu6.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu6.executeStats0.numFpAluAccesses         5751                       # Number of float alu accesses (Count)
system.cpu6.executeStats0.numFpRegReads          9684                       # Number of times the floating registers were read (Count)
system.cpu6.executeStats0.numFpRegWrites         4598                       # Number of times the floating registers were written (Count)
system.cpu6.executeStats0.numIntAluAccesses      9583055                       # Number of integer alu accesses (Count)
system.cpu6.executeStats0.numIntRegReads     12333407                       # Number of times the integer registers were read (Count)
system.cpu6.executeStats0.numIntRegWrites      7058738                       # Number of times the integer registers were written (Count)
system.cpu6.executeStats0.numMemRefs          1997550                       # Number of memory refs (Count)
system.cpu6.executeStats0.numMiscRegReads      4207910                       # Number of times the Misc registers were read (Count)
system.cpu6.executeStats0.numMiscRegWrites        46635                       # Number of times the Misc registers were written (Count)
system.cpu6.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu6.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu6.fetchStats0.numInsts              4860053                       # Number of instructions fetched (thread level) (Count)
system.cpu6.fetchStats0.numOps                9788062                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu6.fetchStats0.fetchRate            0.000500                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu6.fetchStats0.numBranches           1024488                       # Number of branches fetched (Count)
system.cpu6.fetchStats0.branchRate           0.000105                       # Number of branch fetches per cycle (Ratio)
system.cpu6.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu6.icache.demandHits::cpu6.inst      6641410                       # number of demand (read+write) hits (Count)
system.cpu6.icache.demandHits::total          6641410                       # number of demand (read+write) hits (Count)
system.cpu6.icache.overallHits::cpu6.inst      6641410                       # number of overall hits (Count)
system.cpu6.icache.overallHits::total         6641410                       # number of overall hits (Count)
system.cpu6.icache.demandMisses::cpu6.inst         2949                       # number of demand (read+write) misses (Count)
system.cpu6.icache.demandMisses::total           2949                       # number of demand (read+write) misses (Count)
system.cpu6.icache.overallMisses::cpu6.inst         2949                       # number of overall misses (Count)
system.cpu6.icache.overallMisses::total          2949                       # number of overall misses (Count)
system.cpu6.icache.demandAccesses::cpu6.inst      6644359                       # number of demand (read+write) accesses (Count)
system.cpu6.icache.demandAccesses::total      6644359                       # number of demand (read+write) accesses (Count)
system.cpu6.icache.overallAccesses::cpu6.inst      6644359                       # number of overall (read+write) accesses (Count)
system.cpu6.icache.overallAccesses::total      6644359                       # number of overall (read+write) accesses (Count)
system.cpu6.icache.demandMissRate::cpu6.inst     0.000444                       # miss rate for demand accesses (Ratio)
system.cpu6.icache.demandMissRate::total     0.000444                       # miss rate for demand accesses (Ratio)
system.cpu6.icache.overallMissRate::cpu6.inst     0.000444                       # miss rate for overall accesses (Ratio)
system.cpu6.icache.overallMissRate::total     0.000444                       # miss rate for overall accesses (Ratio)
system.cpu6.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.icache.writebacks::writebacks          510                       # number of writebacks (Count)
system.cpu6.icache.writebacks::total              510                       # number of writebacks (Count)
system.cpu6.icache.replacements                   510                       # number of replacements (Count)
system.cpu6.icache.ReadReq.hits::cpu6.inst      6641410                       # number of ReadReq hits (Count)
system.cpu6.icache.ReadReq.hits::total        6641410                       # number of ReadReq hits (Count)
system.cpu6.icache.ReadReq.misses::cpu6.inst         2949                       # number of ReadReq misses (Count)
system.cpu6.icache.ReadReq.misses::total         2949                       # number of ReadReq misses (Count)
system.cpu6.icache.ReadReq.accesses::cpu6.inst      6644359                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.icache.ReadReq.accesses::total      6644359                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.icache.ReadReq.missRate::cpu6.inst     0.000444                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.missRate::total     0.000444                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.icache.tags.tagsInUse          668.851376                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.icache.tags.totalRefs             1317564                       # Total number of references to valid blocks. (Count)
system.cpu6.icache.tags.sampledRefs               520                       # Sample count of references to valid blocks. (Count)
system.cpu6.icache.tags.avgRefs           2533.776923                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.icache.tags.warmupTick       386594058000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.icache.tags.occupancies::cpu6.inst   668.851376                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.icache.tags.avgOccs::cpu6.inst     0.163294                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.icache.tags.avgOccs::total       0.163294                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.icache.tags.occupanciesTaskId::1024         2429                       # Occupied blocks per task id (Count)
system.cpu6.icache.tags.ageTaskId_1024::2         1189                       # Occupied blocks per task id, per block age (Count)
system.cpu6.icache.tags.ageTaskId_1024::3          668                       # Occupied blocks per task id, per block age (Count)
system.cpu6.icache.tags.ageTaskId_1024::4          572                       # Occupied blocks per task id, per block age (Count)
system.cpu6.icache.tags.ratioOccsTaskId::1024     0.593018                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.icache.tags.tagAccesses          13291667                       # Number of tag accesses (Count)
system.cpu6.icache.tags.dataAccesses         13291667                       # Number of data accesses (Count)
system.cpu6.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu6.itb_walker_cache.demandHits::cpu6.mmu.itb.walker          212                       # number of demand (read+write) hits (Count)
system.cpu6.itb_walker_cache.demandHits::total          212                       # number of demand (read+write) hits (Count)
system.cpu6.itb_walker_cache.overallHits::cpu6.mmu.itb.walker          212                       # number of overall hits (Count)
system.cpu6.itb_walker_cache.overallHits::total          212                       # number of overall hits (Count)
system.cpu6.itb_walker_cache.demandMisses::cpu6.mmu.itb.walker          403                       # number of demand (read+write) misses (Count)
system.cpu6.itb_walker_cache.demandMisses::total          403                       # number of demand (read+write) misses (Count)
system.cpu6.itb_walker_cache.overallMisses::cpu6.mmu.itb.walker          403                       # number of overall misses (Count)
system.cpu6.itb_walker_cache.overallMisses::total          403                       # number of overall misses (Count)
system.cpu6.itb_walker_cache.demandAccesses::cpu6.mmu.itb.walker          615                       # number of demand (read+write) accesses (Count)
system.cpu6.itb_walker_cache.demandAccesses::total          615                       # number of demand (read+write) accesses (Count)
system.cpu6.itb_walker_cache.overallAccesses::cpu6.mmu.itb.walker          615                       # number of overall (read+write) accesses (Count)
system.cpu6.itb_walker_cache.overallAccesses::total          615                       # number of overall (read+write) accesses (Count)
system.cpu6.itb_walker_cache.demandMissRate::cpu6.mmu.itb.walker     0.655285                       # miss rate for demand accesses (Ratio)
system.cpu6.itb_walker_cache.demandMissRate::total     0.655285                       # miss rate for demand accesses (Ratio)
system.cpu6.itb_walker_cache.overallMissRate::cpu6.mmu.itb.walker     0.655285                       # miss rate for overall accesses (Ratio)
system.cpu6.itb_walker_cache.overallMissRate::total     0.655285                       # miss rate for overall accesses (Ratio)
system.cpu6.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.itb_walker_cache.writebacks::writebacks            6                       # number of writebacks (Count)
system.cpu6.itb_walker_cache.writebacks::total            6                       # number of writebacks (Count)
system.cpu6.itb_walker_cache.replacements          321                       # number of replacements (Count)
system.cpu6.itb_walker_cache.ReadReq.hits::cpu6.mmu.itb.walker          212                       # number of ReadReq hits (Count)
system.cpu6.itb_walker_cache.ReadReq.hits::total          212                       # number of ReadReq hits (Count)
system.cpu6.itb_walker_cache.ReadReq.misses::cpu6.mmu.itb.walker          403                       # number of ReadReq misses (Count)
system.cpu6.itb_walker_cache.ReadReq.misses::total          403                       # number of ReadReq misses (Count)
system.cpu6.itb_walker_cache.ReadReq.accesses::cpu6.mmu.itb.walker          615                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.itb_walker_cache.ReadReq.accesses::total          615                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.itb_walker_cache.ReadReq.missRate::cpu6.mmu.itb.walker     0.655285                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.itb_walker_cache.ReadReq.missRate::total     0.655285                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.itb_walker_cache.tags.tagsInUse     3.681527                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.itb_walker_cache.tags.totalRefs          615                       # Total number of references to valid blocks. (Count)
system.cpu6.itb_walker_cache.tags.sampledRefs          403                       # Sample count of references to valid blocks. (Count)
system.cpu6.itb_walker_cache.tags.avgRefs     1.526055                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.itb_walker_cache.tags.warmupTick 386594172500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.itb_walker_cache.tags.occupancies::cpu6.mmu.itb.walker     3.681527                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.itb_walker_cache.tags.avgOccs::cpu6.mmu.itb.walker     0.230095                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.itb_walker_cache.tags.avgOccs::total     0.230095                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.itb_walker_cache.tags.tagAccesses         1633                       # Number of tag accesses (Count)
system.cpu6.itb_walker_cache.tags.dataAccesses         1633                       # Number of data accesses (Count)
system.cpu6.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.dtb.rdAccesses                1370088                       # TLB accesses on read requests (Count)
system.cpu6.mmu.dtb.wrAccesses                 633339                       # TLB accesses on write requests (Count)
system.cpu6.mmu.dtb.rdMisses                      102                       # TLB misses on read requests (Count)
system.cpu6.mmu.dtb.wrMisses                       23                       # TLB misses on write requests (Count)
system.cpu6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.itb.wrAccesses                6644305                       # TLB accesses on write requests (Count)
system.cpu6.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.itb.wrMisses                      156                       # TLB misses on write requests (Count)
system.cpu6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.numTransitions           2445                       # Number of power state transitions (Count)
system.cpu6.power_state.ticksClkGated::samples         1223                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::mean 3662565799.264105                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::stdev 1096229208.903683                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::1000-5e+10         1223    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::min_value        72000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::max_value  10000654000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::total         1223                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::ON 382370260500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::CLK_GATED 4479317972500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu6.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu6.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu7.numCycles                      9723048920                       # Number of cpu cycles simulated (Cycle)
system.cpu7.cpi                           1970.829303                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu7.ipc                              0.000507                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu7.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu7.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu7.commitStats0.numInsts             4933481                       # Number of instructions committed (thread level) (Count)
system.cpu7.commitStats0.numOps               9928250                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu7.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu7.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu7.commitStats0.cpi              1970.829303                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu7.commitStats0.ipc                 0.000507                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu7.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu7.commitStats0.numFpInsts              4172                       # Number of float instructions (Count)
system.cpu7.commitStats0.numIntInsts          9718038                       # Number of integer instructions (Count)
system.cpu7.commitStats0.numLoadInsts         1387581                       # Number of load instructions (Count)
system.cpu7.commitStats0.numStoreInsts         654876                       # Number of store instructions (Count)
system.cpu7.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu7.commitStats0.committedInstType::No_OpClass        20397      0.21%      0.21% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntAlu      7840596     78.97%     79.18% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntMult        22291      0.22%     79.40% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntDiv          773      0.01%     79.41% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatAdd           70      0.00%     79.41% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCmp            0      0.00%     79.41% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCvt           16      0.00%     79.41% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMult            0      0.00%     79.41% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMultAcc            0      0.00%     79.41% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatDiv            0      0.00%     79.41% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMisc            0      0.00%     79.41% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatSqrt            0      0.00%     79.41% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAdd          110      0.00%     79.41% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAddAcc            0      0.00%     79.41% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAlu          399      0.00%     79.42% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCmp            0      0.00%     79.42% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCvt          974      0.01%     79.43% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMisc         1347      0.01%     79.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMult            0      0.00%     79.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShift           40      0.00%     79.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdDiv            0      0.00%     79.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAes            0      0.00%     79.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::Matrix            0      0.00%     79.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixMov            0      0.00%     79.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixOP            0      0.00%     79.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemRead      1385662     13.96%     93.40% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemWrite       654844      6.60%     99.99% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemRead          699      0.01%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemWrite           32      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::total      9928250                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedControl::IsControl      1041031                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsDirectControl       917143                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsIndirectControl       119985                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsCondControl       737690                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsUncondControl       302128                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsCall       108640                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsReturn       108622                       # Class of control type instructions committed (Count)
system.cpu7.dcache.demandHits::cpu7.data      1961616                       # number of demand (read+write) hits (Count)
system.cpu7.dcache.demandHits::total          1961616                       # number of demand (read+write) hits (Count)
system.cpu7.dcache.overallHits::cpu7.data      1962879                       # number of overall hits (Count)
system.cpu7.dcache.overallHits::total         1962879                       # number of overall hits (Count)
system.cpu7.dcache.demandMisses::cpu7.data        63198                       # number of demand (read+write) misses (Count)
system.cpu7.dcache.demandMisses::total          63198                       # number of demand (read+write) misses (Count)
system.cpu7.dcache.overallMisses::cpu7.data        64014                       # number of overall misses (Count)
system.cpu7.dcache.overallMisses::total         64014                       # number of overall misses (Count)
system.cpu7.dcache.demandAccesses::cpu7.data      2024814                       # number of demand (read+write) accesses (Count)
system.cpu7.dcache.demandAccesses::total      2024814                       # number of demand (read+write) accesses (Count)
system.cpu7.dcache.overallAccesses::cpu7.data      2026893                       # number of overall (read+write) accesses (Count)
system.cpu7.dcache.overallAccesses::total      2026893                       # number of overall (read+write) accesses (Count)
system.cpu7.dcache.demandMissRate::cpu7.data     0.031212                       # miss rate for demand accesses (Ratio)
system.cpu7.dcache.demandMissRate::total     0.031212                       # miss rate for demand accesses (Ratio)
system.cpu7.dcache.overallMissRate::cpu7.data     0.031582                       # miss rate for overall accesses (Ratio)
system.cpu7.dcache.overallMissRate::total     0.031582                       # miss rate for overall accesses (Ratio)
system.cpu7.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dcache.writebacks::writebacks         3580                       # number of writebacks (Count)
system.cpu7.dcache.writebacks::total             3580                       # number of writebacks (Count)
system.cpu7.dcache.replacements                  4779                       # number of replacements (Count)
system.cpu7.dcache.LockedRMWReadReq.hits::cpu7.data         7826                       # number of LockedRMWReadReq hits (Count)
system.cpu7.dcache.LockedRMWReadReq.hits::total         7826                       # number of LockedRMWReadReq hits (Count)
system.cpu7.dcache.LockedRMWReadReq.misses::cpu7.data         1617                       # number of LockedRMWReadReq misses (Count)
system.cpu7.dcache.LockedRMWReadReq.misses::total         1617                       # number of LockedRMWReadReq misses (Count)
system.cpu7.dcache.LockedRMWReadReq.accesses::cpu7.data         9443                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWReadReq.accesses::total         9443                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWReadReq.missRate::cpu7.data     0.171238                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.missRate::total     0.171238                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWWriteReq.hits::cpu7.data         9443                       # number of LockedRMWWriteReq hits (Count)
system.cpu7.dcache.LockedRMWWriteReq.hits::total         9443                       # number of LockedRMWWriteReq hits (Count)
system.cpu7.dcache.LockedRMWWriteReq.accesses::cpu7.data         9443                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWWriteReq.accesses::total         9443                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.hits::cpu7.data      1323774                       # number of ReadReq hits (Count)
system.cpu7.dcache.ReadReq.hits::total        1323774                       # number of ReadReq hits (Count)
system.cpu7.dcache.ReadReq.misses::cpu7.data        54522                       # number of ReadReq misses (Count)
system.cpu7.dcache.ReadReq.misses::total        54522                       # number of ReadReq misses (Count)
system.cpu7.dcache.ReadReq.accesses::cpu7.data      1378296                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.accesses::total      1378296                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.missRate::cpu7.data     0.039558                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.missRate::total     0.039558                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.SoftPFReq.hits::cpu7.data         1263                       # number of SoftPFReq hits (Count)
system.cpu7.dcache.SoftPFReq.hits::total         1263                       # number of SoftPFReq hits (Count)
system.cpu7.dcache.SoftPFReq.misses::cpu7.data          816                       # number of SoftPFReq misses (Count)
system.cpu7.dcache.SoftPFReq.misses::total          816                       # number of SoftPFReq misses (Count)
system.cpu7.dcache.SoftPFReq.accesses::cpu7.data         2079                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu7.dcache.SoftPFReq.accesses::total         2079                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu7.dcache.SoftPFReq.missRate::cpu7.data     0.392496                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu7.dcache.SoftPFReq.missRate::total     0.392496                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu7.dcache.WriteReq.hits::cpu7.data       637842                       # number of WriteReq hits (Count)
system.cpu7.dcache.WriteReq.hits::total        637842                       # number of WriteReq hits (Count)
system.cpu7.dcache.WriteReq.misses::cpu7.data         8676                       # number of WriteReq misses (Count)
system.cpu7.dcache.WriteReq.misses::total         8676                       # number of WriteReq misses (Count)
system.cpu7.dcache.WriteReq.accesses::cpu7.data       646518                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.WriteReq.accesses::total       646518                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.WriteReq.missRate::cpu7.data     0.013420                       # miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.missRate::total     0.013420                       # miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dcache.tags.tagsInUse          757.112026                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.dcache.tags.totalRefs             1871105                       # Total number of references to valid blocks. (Count)
system.cpu7.dcache.tags.sampledRefs             57641                       # Sample count of references to valid blocks. (Count)
system.cpu7.dcache.tags.avgRefs             32.461356                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.dcache.tags.warmupTick       398142925000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.dcache.tags.occupancies::cpu7.data   757.112026                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.dcache.tags.avgOccs::cpu7.data     0.369684                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dcache.tags.avgOccs::total       0.369684                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dcache.tags.occupanciesTaskId::1024         1292                       # Occupied blocks per task id (Count)
system.cpu7.dcache.tags.ageTaskId_1024::2         1239                       # Occupied blocks per task id, per block age (Count)
system.cpu7.dcache.tags.ageTaskId_1024::4           53                       # Occupied blocks per task id, per block age (Count)
system.cpu7.dcache.tags.ratioOccsTaskId::1024     0.630859                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.dcache.tags.tagAccesses           4150491                       # Number of tag accesses (Count)
system.cpu7.dcache.tags.dataAccesses          4150491                       # Number of data accesses (Count)
system.cpu7.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dtb_walker_cache.demandHits::cpu7.mmu.dtb.walker          176                       # number of demand (read+write) hits (Count)
system.cpu7.dtb_walker_cache.demandHits::total          176                       # number of demand (read+write) hits (Count)
system.cpu7.dtb_walker_cache.overallHits::cpu7.mmu.dtb.walker          176                       # number of overall hits (Count)
system.cpu7.dtb_walker_cache.overallHits::total          176                       # number of overall hits (Count)
system.cpu7.dtb_walker_cache.demandMisses::cpu7.mmu.dtb.walker          321                       # number of demand (read+write) misses (Count)
system.cpu7.dtb_walker_cache.demandMisses::total          321                       # number of demand (read+write) misses (Count)
system.cpu7.dtb_walker_cache.overallMisses::cpu7.mmu.dtb.walker          321                       # number of overall misses (Count)
system.cpu7.dtb_walker_cache.overallMisses::total          321                       # number of overall misses (Count)
system.cpu7.dtb_walker_cache.demandAccesses::cpu7.mmu.dtb.walker          497                       # number of demand (read+write) accesses (Count)
system.cpu7.dtb_walker_cache.demandAccesses::total          497                       # number of demand (read+write) accesses (Count)
system.cpu7.dtb_walker_cache.overallAccesses::cpu7.mmu.dtb.walker          497                       # number of overall (read+write) accesses (Count)
system.cpu7.dtb_walker_cache.overallAccesses::total          497                       # number of overall (read+write) accesses (Count)
system.cpu7.dtb_walker_cache.demandMissRate::cpu7.mmu.dtb.walker     0.645875                       # miss rate for demand accesses (Ratio)
system.cpu7.dtb_walker_cache.demandMissRate::total     0.645875                       # miss rate for demand accesses (Ratio)
system.cpu7.dtb_walker_cache.overallMissRate::cpu7.mmu.dtb.walker     0.645875                       # miss rate for overall accesses (Ratio)
system.cpu7.dtb_walker_cache.overallMissRate::total     0.645875                       # miss rate for overall accesses (Ratio)
system.cpu7.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dtb_walker_cache.writebacks::writebacks           17                       # number of writebacks (Count)
system.cpu7.dtb_walker_cache.writebacks::total           17                       # number of writebacks (Count)
system.cpu7.dtb_walker_cache.replacements          252                       # number of replacements (Count)
system.cpu7.dtb_walker_cache.ReadReq.hits::cpu7.mmu.dtb.walker          176                       # number of ReadReq hits (Count)
system.cpu7.dtb_walker_cache.ReadReq.hits::total          176                       # number of ReadReq hits (Count)
system.cpu7.dtb_walker_cache.ReadReq.misses::cpu7.mmu.dtb.walker          321                       # number of ReadReq misses (Count)
system.cpu7.dtb_walker_cache.ReadReq.misses::total          321                       # number of ReadReq misses (Count)
system.cpu7.dtb_walker_cache.ReadReq.accesses::cpu7.mmu.dtb.walker          497                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.dtb_walker_cache.ReadReq.accesses::total          497                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.dtb_walker_cache.ReadReq.missRate::cpu7.mmu.dtb.walker     0.645875                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.dtb_walker_cache.ReadReq.missRate::total     0.645875                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dtb_walker_cache.tags.tagsInUse     6.406482                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.dtb_walker_cache.tags.totalRefs          390                       # Total number of references to valid blocks. (Count)
system.cpu7.dtb_walker_cache.tags.sampledRefs          310                       # Sample count of references to valid blocks. (Count)
system.cpu7.dtb_walker_cache.tags.avgRefs     1.258065                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.dtb_walker_cache.tags.warmupTick 398143031000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.dtb_walker_cache.tags.occupancies::cpu7.mmu.dtb.walker     6.406482                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.dtb_walker_cache.tags.avgOccs::cpu7.mmu.dtb.walker     0.400405                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dtb_walker_cache.tags.avgOccs::total     0.400405                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dtb_walker_cache.tags.occupanciesTaskId::1024           11                       # Occupied blocks per task id (Count)
system.cpu7.dtb_walker_cache.tags.ageTaskId_1024::2           10                       # Occupied blocks per task id, per block age (Count)
system.cpu7.dtb_walker_cache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu7.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.687500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.dtb_walker_cache.tags.tagAccesses         1315                       # Number of tag accesses (Count)
system.cpu7.dtb_walker_cache.tags.dataAccesses         1315                       # Number of data accesses (Count)
system.cpu7.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu7.exec_context.thread_0.numCallsReturns       217262                       # Number of times a function call or return occured (Count)
system.cpu7.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu7.exec_context.thread_0.numIdleCycles 9711333124.676809                       # Number of idle cycles (Cycle)
system.cpu7.exec_context.thread_0.numBusyCycles 11715795.323191                       # Number of busy cycles (Cycle)
system.cpu7.exec_context.thread_0.notIdleFraction     0.001205                       # Percentage of non-idle cycles (Ratio)
system.cpu7.exec_context.thread_0.idleFraction     0.998795                       # Percentage of idle cycles (Ratio)
system.cpu7.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu7.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu7.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu7.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu7.executeStats0.numStoreInsts       2042457                       # Number of stores executed (Count)
system.cpu7.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu7.executeStats0.numFpAluAccesses         4172                       # Number of float alu accesses (Count)
system.cpu7.executeStats0.numFpRegReads          7047                       # Number of times the floating registers were read (Count)
system.cpu7.executeStats0.numFpRegWrites         3255                       # Number of times the floating registers were written (Count)
system.cpu7.executeStats0.numIntAluAccesses      9718038                       # Number of integer alu accesses (Count)
system.cpu7.executeStats0.numIntRegReads     12521884                       # Number of times the integer registers were read (Count)
system.cpu7.executeStats0.numIntRegWrites      7150254                       # Number of times the integer registers were written (Count)
system.cpu7.executeStats0.numMemRefs          2042457                       # Number of memory refs (Count)
system.cpu7.executeStats0.numMiscRegReads      4275751                       # Number of times the Misc registers were read (Count)
system.cpu7.executeStats0.numMiscRegWrites        47560                       # Number of times the Misc registers were written (Count)
system.cpu7.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu7.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu7.fetchStats0.numInsts              4933481                       # Number of instructions fetched (thread level) (Count)
system.cpu7.fetchStats0.numOps                9928250                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu7.fetchStats0.fetchRate            0.000507                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu7.fetchStats0.numBranches           1041031                       # Number of branches fetched (Count)
system.cpu7.fetchStats0.branchRate           0.000107                       # Number of branch fetches per cycle (Ratio)
system.cpu7.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu7.icache.demandHits::cpu7.inst      6737185                       # number of demand (read+write) hits (Count)
system.cpu7.icache.demandHits::total          6737185                       # number of demand (read+write) hits (Count)
system.cpu7.icache.overallHits::cpu7.inst      6737185                       # number of overall hits (Count)
system.cpu7.icache.overallHits::total         6737185                       # number of overall hits (Count)
system.cpu7.icache.demandMisses::cpu7.inst         3642                       # number of demand (read+write) misses (Count)
system.cpu7.icache.demandMisses::total           3642                       # number of demand (read+write) misses (Count)
system.cpu7.icache.overallMisses::cpu7.inst         3642                       # number of overall misses (Count)
system.cpu7.icache.overallMisses::total          3642                       # number of overall misses (Count)
system.cpu7.icache.demandAccesses::cpu7.inst      6740827                       # number of demand (read+write) accesses (Count)
system.cpu7.icache.demandAccesses::total      6740827                       # number of demand (read+write) accesses (Count)
system.cpu7.icache.overallAccesses::cpu7.inst      6740827                       # number of overall (read+write) accesses (Count)
system.cpu7.icache.overallAccesses::total      6740827                       # number of overall (read+write) accesses (Count)
system.cpu7.icache.demandMissRate::cpu7.inst     0.000540                       # miss rate for demand accesses (Ratio)
system.cpu7.icache.demandMissRate::total     0.000540                       # miss rate for demand accesses (Ratio)
system.cpu7.icache.overallMissRate::cpu7.inst     0.000540                       # miss rate for overall accesses (Ratio)
system.cpu7.icache.overallMissRate::total     0.000540                       # miss rate for overall accesses (Ratio)
system.cpu7.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.icache.writebacks::writebacks          900                       # number of writebacks (Count)
system.cpu7.icache.writebacks::total              900                       # number of writebacks (Count)
system.cpu7.icache.replacements                   900                       # number of replacements (Count)
system.cpu7.icache.ReadReq.hits::cpu7.inst      6737185                       # number of ReadReq hits (Count)
system.cpu7.icache.ReadReq.hits::total        6737185                       # number of ReadReq hits (Count)
system.cpu7.icache.ReadReq.misses::cpu7.inst         3642                       # number of ReadReq misses (Count)
system.cpu7.icache.ReadReq.misses::total         3642                       # number of ReadReq misses (Count)
system.cpu7.icache.ReadReq.accesses::cpu7.inst      6740827                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.icache.ReadReq.accesses::total      6740827                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.icache.ReadReq.missRate::cpu7.inst     0.000540                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.missRate::total     0.000540                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.icache.tags.tagsInUse          666.410966                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.icache.tags.totalRefs             2371469                       # Total number of references to valid blocks. (Count)
system.cpu7.icache.tags.sampledRefs               910                       # Sample count of references to valid blocks. (Count)
system.cpu7.icache.tags.avgRefs           2606.009890                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.icache.tags.warmupTick       398142914500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.icache.tags.occupancies::cpu7.inst   666.410966                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.icache.tags.avgOccs::cpu7.inst     0.162698                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.icache.tags.avgOccs::total       0.162698                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.icache.tags.occupanciesTaskId::1024         2732                       # Occupied blocks per task id (Count)
system.cpu7.icache.tags.ageTaskId_1024::2         2264                       # Occupied blocks per task id, per block age (Count)
system.cpu7.icache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu7.icache.tags.ageTaskId_1024::4          467                       # Occupied blocks per task id, per block age (Count)
system.cpu7.icache.tags.ratioOccsTaskId::1024     0.666992                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.icache.tags.tagAccesses          13485296                       # Number of tag accesses (Count)
system.cpu7.icache.tags.dataAccesses         13485296                       # Number of data accesses (Count)
system.cpu7.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu7.itb_walker_cache.demandHits::cpu7.mmu.itb.walker          184                       # number of demand (read+write) hits (Count)
system.cpu7.itb_walker_cache.demandHits::total          184                       # number of demand (read+write) hits (Count)
system.cpu7.itb_walker_cache.overallHits::cpu7.mmu.itb.walker          184                       # number of overall hits (Count)
system.cpu7.itb_walker_cache.overallHits::total          184                       # number of overall hits (Count)
system.cpu7.itb_walker_cache.demandMisses::cpu7.mmu.itb.walker          363                       # number of demand (read+write) misses (Count)
system.cpu7.itb_walker_cache.demandMisses::total          363                       # number of demand (read+write) misses (Count)
system.cpu7.itb_walker_cache.overallMisses::cpu7.mmu.itb.walker          363                       # number of overall misses (Count)
system.cpu7.itb_walker_cache.overallMisses::total          363                       # number of overall misses (Count)
system.cpu7.itb_walker_cache.demandAccesses::cpu7.mmu.itb.walker          547                       # number of demand (read+write) accesses (Count)
system.cpu7.itb_walker_cache.demandAccesses::total          547                       # number of demand (read+write) accesses (Count)
system.cpu7.itb_walker_cache.overallAccesses::cpu7.mmu.itb.walker          547                       # number of overall (read+write) accesses (Count)
system.cpu7.itb_walker_cache.overallAccesses::total          547                       # number of overall (read+write) accesses (Count)
system.cpu7.itb_walker_cache.demandMissRate::cpu7.mmu.itb.walker     0.663620                       # miss rate for demand accesses (Ratio)
system.cpu7.itb_walker_cache.demandMissRate::total     0.663620                       # miss rate for demand accesses (Ratio)
system.cpu7.itb_walker_cache.overallMissRate::cpu7.mmu.itb.walker     0.663620                       # miss rate for overall accesses (Ratio)
system.cpu7.itb_walker_cache.overallMissRate::total     0.663620                       # miss rate for overall accesses (Ratio)
system.cpu7.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.itb_walker_cache.writebacks::writebacks           11                       # number of writebacks (Count)
system.cpu7.itb_walker_cache.writebacks::total           11                       # number of writebacks (Count)
system.cpu7.itb_walker_cache.replacements          287                       # number of replacements (Count)
system.cpu7.itb_walker_cache.ReadReq.hits::cpu7.mmu.itb.walker          184                       # number of ReadReq hits (Count)
system.cpu7.itb_walker_cache.ReadReq.hits::total          184                       # number of ReadReq hits (Count)
system.cpu7.itb_walker_cache.ReadReq.misses::cpu7.mmu.itb.walker          363                       # number of ReadReq misses (Count)
system.cpu7.itb_walker_cache.ReadReq.misses::total          363                       # number of ReadReq misses (Count)
system.cpu7.itb_walker_cache.ReadReq.accesses::cpu7.mmu.itb.walker          547                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.itb_walker_cache.ReadReq.accesses::total          547                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.itb_walker_cache.ReadReq.missRate::cpu7.mmu.itb.walker     0.663620                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.itb_walker_cache.ReadReq.missRate::total     0.663620                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.itb_walker_cache.tags.tagsInUse     3.673831                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.itb_walker_cache.tags.totalRefs          397                       # Total number of references to valid blocks. (Count)
system.cpu7.itb_walker_cache.tags.sampledRefs          349                       # Sample count of references to valid blocks. (Count)
system.cpu7.itb_walker_cache.tags.avgRefs     1.137536                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.itb_walker_cache.tags.warmupTick 398143029000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.itb_walker_cache.tags.occupancies::cpu7.mmu.itb.walker     3.673831                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.itb_walker_cache.tags.avgOccs::cpu7.mmu.itb.walker     0.229614                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.itb_walker_cache.tags.avgOccs::total     0.229614                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.itb_walker_cache.tags.occupanciesTaskId::1024           14                       # Occupied blocks per task id (Count)
system.cpu7.itb_walker_cache.tags.ageTaskId_1024::2           14                       # Occupied blocks per task id, per block age (Count)
system.cpu7.itb_walker_cache.tags.ratioOccsTaskId::1024     0.875000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.itb_walker_cache.tags.tagAccesses         1457                       # Number of tag accesses (Count)
system.cpu7.itb_walker_cache.tags.dataAccesses         1457                       # Number of data accesses (Count)
system.cpu7.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.dtb.rdAccesses                1391078                       # TLB accesses on read requests (Count)
system.cpu7.mmu.dtb.wrAccesses                 657195                       # TLB accesses on write requests (Count)
system.cpu7.mmu.dtb.rdMisses                      100                       # TLB misses on read requests (Count)
system.cpu7.mmu.dtb.wrMisses                       33                       # TLB misses on write requests (Count)
system.cpu7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu7.mmu.itb.wrAccesses                6740778                       # TLB accesses on write requests (Count)
system.cpu7.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu7.mmu.itb.wrMisses                      139                       # TLB misses on write requests (Count)
system.cpu7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.numTransitions           2458                       # Number of power state transitions (Count)
system.cpu7.power_state.ticksClkGated::samples         1228                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::mean 3638182372.964170                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::stdev 1133468150.054700                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::1000-5e+10         1228    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::min_value        72000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::max_value  10000653500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::total         1228                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::ON 394000279000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::CLK_GATED 4467687954000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu7.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu7.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu8.numCycles                      9722562720                       # Number of cpu cycles simulated (Cycle)
system.cpu8.cpi                           1876.034291                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu8.ipc                              0.000533                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu8.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu8.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu8.commitStats0.numInsts             5182508                       # Number of instructions committed (thread level) (Count)
system.cpu8.commitStats0.numOps              10304859                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu8.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu8.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu8.commitStats0.cpi              1876.034291                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu8.commitStats0.ipc                 0.000533                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu8.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu8.commitStats0.numFpInsts                86                       # Number of float instructions (Count)
system.cpu8.commitStats0.numIntInsts         10100946                       # Number of integer instructions (Count)
system.cpu8.commitStats0.numLoadInsts         1423717                       # Number of load instructions (Count)
system.cpu8.commitStats0.numStoreInsts         648928                       # Number of store instructions (Count)
system.cpu8.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu8.commitStats0.committedInstType::No_OpClass        23026      0.22%      0.22% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntAlu      8187911     79.46%     79.68% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntMult        22120      0.21%     79.89% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntDiv          331      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatAdd            1      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatCmp            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatCvt           16      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMult            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMultAcc            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatDiv            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMisc            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatSqrt            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAdd            2      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAddAcc            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAlu            4      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdCmp            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdCvt            8      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMisc           13      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMult            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShift            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdDiv            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAes            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::Matrix            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MatrixMov            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MatrixOP            0      0.00%     79.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MemRead      1422492     13.80%     93.70% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MemWrite       648896      6.30%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMemRead            7      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMemWrite           32      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::total     10304859                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedControl::IsControl      1073059                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsDirectControl       947620                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsIndirectControl       121771                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsCondControl       766161                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsUncondControl       305692                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsCall       110691                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsReturn       110662                       # Class of control type instructions committed (Count)
system.cpu8.dcache.demandHits::cpu8.data      1990938                       # number of demand (read+write) hits (Count)
system.cpu8.dcache.demandHits::total          1990938                       # number of demand (read+write) hits (Count)
system.cpu8.dcache.overallHits::cpu8.data      1991904                       # number of overall hits (Count)
system.cpu8.dcache.overallHits::total         1991904                       # number of overall hits (Count)
system.cpu8.dcache.demandMisses::cpu8.data        65618                       # number of demand (read+write) misses (Count)
system.cpu8.dcache.demandMisses::total          65618                       # number of demand (read+write) misses (Count)
system.cpu8.dcache.overallMisses::cpu8.data        66238                       # number of overall misses (Count)
system.cpu8.dcache.overallMisses::total         66238                       # number of overall misses (Count)
system.cpu8.dcache.demandAccesses::cpu8.data      2056556                       # number of demand (read+write) accesses (Count)
system.cpu8.dcache.demandAccesses::total      2056556                       # number of demand (read+write) accesses (Count)
system.cpu8.dcache.overallAccesses::cpu8.data      2058142                       # number of overall (read+write) accesses (Count)
system.cpu8.dcache.overallAccesses::total      2058142                       # number of overall (read+write) accesses (Count)
system.cpu8.dcache.demandMissRate::cpu8.data     0.031907                       # miss rate for demand accesses (Ratio)
system.cpu8.dcache.demandMissRate::total     0.031907                       # miss rate for demand accesses (Ratio)
system.cpu8.dcache.overallMissRate::cpu8.data     0.032183                       # miss rate for overall accesses (Ratio)
system.cpu8.dcache.overallMissRate::total     0.032183                       # miss rate for overall accesses (Ratio)
system.cpu8.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu8.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu8.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu8.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu8.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.dcache.writebacks::writebacks         6298                       # number of writebacks (Count)
system.cpu8.dcache.writebacks::total             6298                       # number of writebacks (Count)
system.cpu8.dcache.replacements                  6888                       # number of replacements (Count)
system.cpu8.dcache.LockedRMWReadReq.hits::cpu8.data         7188                       # number of LockedRMWReadReq hits (Count)
system.cpu8.dcache.LockedRMWReadReq.hits::total         7188                       # number of LockedRMWReadReq hits (Count)
system.cpu8.dcache.LockedRMWReadReq.misses::cpu8.data         1716                       # number of LockedRMWReadReq misses (Count)
system.cpu8.dcache.LockedRMWReadReq.misses::total         1716                       # number of LockedRMWReadReq misses (Count)
system.cpu8.dcache.LockedRMWReadReq.accesses::cpu8.data         8904                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu8.dcache.LockedRMWReadReq.accesses::total         8904                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu8.dcache.LockedRMWReadReq.missRate::cpu8.data     0.192722                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu8.dcache.LockedRMWReadReq.missRate::total     0.192722                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu8.dcache.LockedRMWWriteReq.hits::cpu8.data         8904                       # number of LockedRMWWriteReq hits (Count)
system.cpu8.dcache.LockedRMWWriteReq.hits::total         8904                       # number of LockedRMWWriteReq hits (Count)
system.cpu8.dcache.LockedRMWWriteReq.accesses::cpu8.data         8904                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu8.dcache.LockedRMWWriteReq.accesses::total         8904                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu8.dcache.ReadReq.hits::cpu8.data      1357263                       # number of ReadReq hits (Count)
system.cpu8.dcache.ReadReq.hits::total        1357263                       # number of ReadReq hits (Count)
system.cpu8.dcache.ReadReq.misses::cpu8.data        58210                       # number of ReadReq misses (Count)
system.cpu8.dcache.ReadReq.misses::total        58210                       # number of ReadReq misses (Count)
system.cpu8.dcache.ReadReq.accesses::cpu8.data      1415473                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu8.dcache.ReadReq.accesses::total      1415473                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu8.dcache.ReadReq.missRate::cpu8.data     0.041124                       # miss rate for ReadReq accesses (Ratio)
system.cpu8.dcache.ReadReq.missRate::total     0.041124                       # miss rate for ReadReq accesses (Ratio)
system.cpu8.dcache.SoftPFReq.hits::cpu8.data          966                       # number of SoftPFReq hits (Count)
system.cpu8.dcache.SoftPFReq.hits::total          966                       # number of SoftPFReq hits (Count)
system.cpu8.dcache.SoftPFReq.misses::cpu8.data          620                       # number of SoftPFReq misses (Count)
system.cpu8.dcache.SoftPFReq.misses::total          620                       # number of SoftPFReq misses (Count)
system.cpu8.dcache.SoftPFReq.accesses::cpu8.data         1586                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu8.dcache.SoftPFReq.accesses::total         1586                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu8.dcache.SoftPFReq.missRate::cpu8.data     0.390921                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu8.dcache.SoftPFReq.missRate::total     0.390921                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu8.dcache.WriteReq.hits::cpu8.data       633675                       # number of WriteReq hits (Count)
system.cpu8.dcache.WriteReq.hits::total        633675                       # number of WriteReq hits (Count)
system.cpu8.dcache.WriteReq.misses::cpu8.data         7408                       # number of WriteReq misses (Count)
system.cpu8.dcache.WriteReq.misses::total         7408                       # number of WriteReq misses (Count)
system.cpu8.dcache.WriteReq.accesses::cpu8.data       641083                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu8.dcache.WriteReq.accesses::total       641083                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu8.dcache.WriteReq.missRate::cpu8.data     0.011555                       # miss rate for WriteReq accesses (Ratio)
system.cpu8.dcache.WriteReq.missRate::total     0.011555                       # miss rate for WriteReq accesses (Ratio)
system.cpu8.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.dcache.tags.tagsInUse          922.335532                       # Average ticks per tags in use ((Tick/Count))
system.cpu8.dcache.tags.totalRefs             1896467                       # Total number of references to valid blocks. (Count)
system.cpu8.dcache.tags.sampledRefs             59534                       # Sample count of references to valid blocks. (Count)
system.cpu8.dcache.tags.avgRefs             31.855192                       # Average number of references to valid blocks. ((Count/Count))
system.cpu8.dcache.tags.warmupTick       409686951500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu8.dcache.tags.occupancies::cpu8.data   922.335532                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu8.dcache.tags.avgOccs::cpu8.data     0.450359                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.dcache.tags.avgOccs::total       0.450359                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.dcache.tags.occupanciesTaskId::1024         1565                       # Occupied blocks per task id (Count)
system.cpu8.dcache.tags.ageTaskId_1024::2          599                       # Occupied blocks per task id, per block age (Count)
system.cpu8.dcache.tags.ageTaskId_1024::3          426                       # Occupied blocks per task id, per block age (Count)
system.cpu8.dcache.tags.ageTaskId_1024::4          540                       # Occupied blocks per task id, per block age (Count)
system.cpu8.dcache.tags.ratioOccsTaskId::1024     0.764160                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu8.dcache.tags.tagAccesses           4212999                       # Number of tag accesses (Count)
system.cpu8.dcache.tags.dataAccesses          4212999                       # Number of data accesses (Count)
system.cpu8.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.dtb_walker_cache.demandHits::cpu8.mmu.dtb.walker           92                       # number of demand (read+write) hits (Count)
system.cpu8.dtb_walker_cache.demandHits::total           92                       # number of demand (read+write) hits (Count)
system.cpu8.dtb_walker_cache.overallHits::cpu8.mmu.dtb.walker           92                       # number of overall hits (Count)
system.cpu8.dtb_walker_cache.overallHits::total           92                       # number of overall hits (Count)
system.cpu8.dtb_walker_cache.demandMisses::cpu8.mmu.dtb.walker           96                       # number of demand (read+write) misses (Count)
system.cpu8.dtb_walker_cache.demandMisses::total           96                       # number of demand (read+write) misses (Count)
system.cpu8.dtb_walker_cache.overallMisses::cpu8.mmu.dtb.walker           96                       # number of overall misses (Count)
system.cpu8.dtb_walker_cache.overallMisses::total           96                       # number of overall misses (Count)
system.cpu8.dtb_walker_cache.demandAccesses::cpu8.mmu.dtb.walker          188                       # number of demand (read+write) accesses (Count)
system.cpu8.dtb_walker_cache.demandAccesses::total          188                       # number of demand (read+write) accesses (Count)
system.cpu8.dtb_walker_cache.overallAccesses::cpu8.mmu.dtb.walker          188                       # number of overall (read+write) accesses (Count)
system.cpu8.dtb_walker_cache.overallAccesses::total          188                       # number of overall (read+write) accesses (Count)
system.cpu8.dtb_walker_cache.demandMissRate::cpu8.mmu.dtb.walker     0.510638                       # miss rate for demand accesses (Ratio)
system.cpu8.dtb_walker_cache.demandMissRate::total     0.510638                       # miss rate for demand accesses (Ratio)
system.cpu8.dtb_walker_cache.overallMissRate::cpu8.mmu.dtb.walker     0.510638                       # miss rate for overall accesses (Ratio)
system.cpu8.dtb_walker_cache.overallMissRate::total     0.510638                       # miss rate for overall accesses (Ratio)
system.cpu8.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu8.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu8.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu8.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu8.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.dtb_walker_cache.writebacks::writebacks            7                       # number of writebacks (Count)
system.cpu8.dtb_walker_cache.writebacks::total            7                       # number of writebacks (Count)
system.cpu8.dtb_walker_cache.replacements           76                       # number of replacements (Count)
system.cpu8.dtb_walker_cache.ReadReq.hits::cpu8.mmu.dtb.walker           92                       # number of ReadReq hits (Count)
system.cpu8.dtb_walker_cache.ReadReq.hits::total           92                       # number of ReadReq hits (Count)
system.cpu8.dtb_walker_cache.ReadReq.misses::cpu8.mmu.dtb.walker           96                       # number of ReadReq misses (Count)
system.cpu8.dtb_walker_cache.ReadReq.misses::total           96                       # number of ReadReq misses (Count)
system.cpu8.dtb_walker_cache.ReadReq.accesses::cpu8.mmu.dtb.walker          188                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu8.dtb_walker_cache.ReadReq.accesses::total          188                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu8.dtb_walker_cache.ReadReq.missRate::cpu8.mmu.dtb.walker     0.510638                       # miss rate for ReadReq accesses (Ratio)
system.cpu8.dtb_walker_cache.ReadReq.missRate::total     0.510638                       # miss rate for ReadReq accesses (Ratio)
system.cpu8.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.dtb_walker_cache.tags.tagsInUse     6.390920                       # Average ticks per tags in use ((Tick/Count))
system.cpu8.dtb_walker_cache.tags.totalRefs          183                       # Total number of references to valid blocks. (Count)
system.cpu8.dtb_walker_cache.tags.sampledRefs           94                       # Sample count of references to valid blocks. (Count)
system.cpu8.dtb_walker_cache.tags.avgRefs     1.946809                       # Average number of references to valid blocks. ((Count/Count))
system.cpu8.dtb_walker_cache.tags.warmupTick 409687057500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu8.dtb_walker_cache.tags.occupancies::cpu8.mmu.dtb.walker     6.390920                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu8.dtb_walker_cache.tags.avgOccs::cpu8.mmu.dtb.walker     0.399432                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.dtb_walker_cache.tags.avgOccs::total     0.399432                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.dtb_walker_cache.tags.occupanciesTaskId::1024            2                       # Occupied blocks per task id (Count)
system.cpu8.dtb_walker_cache.tags.ageTaskId_1024::4            2                       # Occupied blocks per task id, per block age (Count)
system.cpu8.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.125000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu8.dtb_walker_cache.tags.tagAccesses          472                       # Number of tag accesses (Count)
system.cpu8.dtb_walker_cache.tags.dataAccesses          472                       # Number of data accesses (Count)
system.cpu8.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu8.exec_context.thread_0.numCallsReturns       221353                       # Number of times a function call or return occured (Count)
system.cpu8.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu8.exec_context.thread_0.numIdleCycles 9710445666.156906                       # Number of idle cycles (Cycle)
system.cpu8.exec_context.thread_0.numBusyCycles 12117053.843095                       # Number of busy cycles (Cycle)
system.cpu8.exec_context.thread_0.notIdleFraction     0.001246                       # Percentage of non-idle cycles (Ratio)
system.cpu8.exec_context.thread_0.idleFraction     0.998754                       # Percentage of idle cycles (Ratio)
system.cpu8.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu8.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu8.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu8.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu8.executeStats0.numStoreInsts       2072645                       # Number of stores executed (Count)
system.cpu8.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu8.executeStats0.numFpAluAccesses           86                       # Number of float alu accesses (Count)
system.cpu8.executeStats0.numFpRegReads           113                       # Number of times the floating registers were read (Count)
system.cpu8.executeStats0.numFpRegWrites           31                       # Number of times the floating registers were written (Count)
system.cpu8.executeStats0.numIntAluAccesses     10100946                       # Number of integer alu accesses (Count)
system.cpu8.executeStats0.numIntRegReads     13132777                       # Number of times the integer registers were read (Count)
system.cpu8.executeStats0.numIntRegWrites      7477141                       # Number of times the integer registers were written (Count)
system.cpu8.executeStats0.numMemRefs          2072645                       # Number of memory refs (Count)
system.cpu8.executeStats0.numMiscRegReads      4375058                       # Number of times the Misc registers were read (Count)
system.cpu8.executeStats0.numMiscRegWrites        45013                       # Number of times the Misc registers were written (Count)
system.cpu8.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu8.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu8.fetchStats0.numInsts              5182508                       # Number of instructions fetched (thread level) (Count)
system.cpu8.fetchStats0.numOps               10304859                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu8.fetchStats0.fetchRate            0.000533                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu8.fetchStats0.numBranches           1073059                       # Number of branches fetched (Count)
system.cpu8.fetchStats0.branchRate           0.000110                       # Number of branch fetches per cycle (Ratio)
system.cpu8.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu8.icache.demandHits::cpu8.inst      7011231                       # number of demand (read+write) hits (Count)
system.cpu8.icache.demandHits::total          7011231                       # number of demand (read+write) hits (Count)
system.cpu8.icache.overallHits::cpu8.inst      7011231                       # number of overall hits (Count)
system.cpu8.icache.overallHits::total         7011231                       # number of overall hits (Count)
system.cpu8.icache.demandMisses::cpu8.inst         2654                       # number of demand (read+write) misses (Count)
system.cpu8.icache.demandMisses::total           2654                       # number of demand (read+write) misses (Count)
system.cpu8.icache.overallMisses::cpu8.inst         2654                       # number of overall misses (Count)
system.cpu8.icache.overallMisses::total          2654                       # number of overall misses (Count)
system.cpu8.icache.demandAccesses::cpu8.inst      7013885                       # number of demand (read+write) accesses (Count)
system.cpu8.icache.demandAccesses::total      7013885                       # number of demand (read+write) accesses (Count)
system.cpu8.icache.overallAccesses::cpu8.inst      7013885                       # number of overall (read+write) accesses (Count)
system.cpu8.icache.overallAccesses::total      7013885                       # number of overall (read+write) accesses (Count)
system.cpu8.icache.demandMissRate::cpu8.inst     0.000378                       # miss rate for demand accesses (Ratio)
system.cpu8.icache.demandMissRate::total     0.000378                       # miss rate for demand accesses (Ratio)
system.cpu8.icache.overallMissRate::cpu8.inst     0.000378                       # miss rate for overall accesses (Ratio)
system.cpu8.icache.overallMissRate::total     0.000378                       # miss rate for overall accesses (Ratio)
system.cpu8.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu8.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu8.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu8.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu8.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.icache.writebacks::writebacks          402                       # number of writebacks (Count)
system.cpu8.icache.writebacks::total              402                       # number of writebacks (Count)
system.cpu8.icache.replacements                   402                       # number of replacements (Count)
system.cpu8.icache.ReadReq.hits::cpu8.inst      7011231                       # number of ReadReq hits (Count)
system.cpu8.icache.ReadReq.hits::total        7011231                       # number of ReadReq hits (Count)
system.cpu8.icache.ReadReq.misses::cpu8.inst         2654                       # number of ReadReq misses (Count)
system.cpu8.icache.ReadReq.misses::total         2654                       # number of ReadReq misses (Count)
system.cpu8.icache.ReadReq.accesses::cpu8.inst      7013885                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu8.icache.ReadReq.accesses::total      7013885                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu8.icache.ReadReq.missRate::cpu8.inst     0.000378                       # miss rate for ReadReq accesses (Ratio)
system.cpu8.icache.ReadReq.missRate::total     0.000378                       # miss rate for ReadReq accesses (Ratio)
system.cpu8.icache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.icache.tags.tagsInUse          698.564950                       # Average ticks per tags in use ((Tick/Count))
system.cpu8.icache.tags.totalRefs             1404248                       # Total number of references to valid blocks. (Count)
system.cpu8.icache.tags.sampledRefs               460                       # Sample count of references to valid blocks. (Count)
system.cpu8.icache.tags.avgRefs           3052.713043                       # Average number of references to valid blocks. ((Count/Count))
system.cpu8.icache.tags.warmupTick       409686941000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu8.icache.tags.occupancies::cpu8.inst   698.564950                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu8.icache.tags.avgOccs::cpu8.inst     0.170548                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.icache.tags.avgOccs::total       0.170548                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.icache.tags.occupanciesTaskId::1024         2194                       # Occupied blocks per task id (Count)
system.cpu8.icache.tags.ageTaskId_1024::2          302                       # Occupied blocks per task id, per block age (Count)
system.cpu8.icache.tags.ageTaskId_1024::3          767                       # Occupied blocks per task id, per block age (Count)
system.cpu8.icache.tags.ageTaskId_1024::4         1125                       # Occupied blocks per task id, per block age (Count)
system.cpu8.icache.tags.ratioOccsTaskId::1024     0.535645                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu8.icache.tags.tagAccesses          14030424                       # Number of tag accesses (Count)
system.cpu8.icache.tags.dataAccesses         14030424                       # Number of data accesses (Count)
system.cpu8.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu8.itb_walker_cache.demandHits::cpu8.mmu.itb.walker           56                       # number of demand (read+write) hits (Count)
system.cpu8.itb_walker_cache.demandHits::total           56                       # number of demand (read+write) hits (Count)
system.cpu8.itb_walker_cache.overallHits::cpu8.mmu.itb.walker           56                       # number of overall hits (Count)
system.cpu8.itb_walker_cache.overallHits::total           56                       # number of overall hits (Count)
system.cpu8.itb_walker_cache.demandMisses::cpu8.mmu.itb.walker           91                       # number of demand (read+write) misses (Count)
system.cpu8.itb_walker_cache.demandMisses::total           91                       # number of demand (read+write) misses (Count)
system.cpu8.itb_walker_cache.overallMisses::cpu8.mmu.itb.walker           91                       # number of overall misses (Count)
system.cpu8.itb_walker_cache.overallMisses::total           91                       # number of overall misses (Count)
system.cpu8.itb_walker_cache.demandAccesses::cpu8.mmu.itb.walker          147                       # number of demand (read+write) accesses (Count)
system.cpu8.itb_walker_cache.demandAccesses::total          147                       # number of demand (read+write) accesses (Count)
system.cpu8.itb_walker_cache.overallAccesses::cpu8.mmu.itb.walker          147                       # number of overall (read+write) accesses (Count)
system.cpu8.itb_walker_cache.overallAccesses::total          147                       # number of overall (read+write) accesses (Count)
system.cpu8.itb_walker_cache.demandMissRate::cpu8.mmu.itb.walker     0.619048                       # miss rate for demand accesses (Ratio)
system.cpu8.itb_walker_cache.demandMissRate::total     0.619048                       # miss rate for demand accesses (Ratio)
system.cpu8.itb_walker_cache.overallMissRate::cpu8.mmu.itb.walker     0.619048                       # miss rate for overall accesses (Ratio)
system.cpu8.itb_walker_cache.overallMissRate::total     0.619048                       # miss rate for overall accesses (Ratio)
system.cpu8.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu8.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu8.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu8.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu8.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.itb_walker_cache.writebacks::writebacks            2                       # number of writebacks (Count)
system.cpu8.itb_walker_cache.writebacks::total            2                       # number of writebacks (Count)
system.cpu8.itb_walker_cache.replacements           67                       # number of replacements (Count)
system.cpu8.itb_walker_cache.ReadReq.hits::cpu8.mmu.itb.walker           56                       # number of ReadReq hits (Count)
system.cpu8.itb_walker_cache.ReadReq.hits::total           56                       # number of ReadReq hits (Count)
system.cpu8.itb_walker_cache.ReadReq.misses::cpu8.mmu.itb.walker           91                       # number of ReadReq misses (Count)
system.cpu8.itb_walker_cache.ReadReq.misses::total           91                       # number of ReadReq misses (Count)
system.cpu8.itb_walker_cache.ReadReq.accesses::cpu8.mmu.itb.walker          147                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu8.itb_walker_cache.ReadReq.accesses::total          147                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu8.itb_walker_cache.ReadReq.missRate::cpu8.mmu.itb.walker     0.619048                       # miss rate for ReadReq accesses (Ratio)
system.cpu8.itb_walker_cache.ReadReq.missRate::total     0.619048                       # miss rate for ReadReq accesses (Ratio)
system.cpu8.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.itb_walker_cache.tags.tagsInUse     3.662625                       # Average ticks per tags in use ((Tick/Count))
system.cpu8.itb_walker_cache.tags.totalRefs          147                       # Total number of references to valid blocks. (Count)
system.cpu8.itb_walker_cache.tags.sampledRefs           91                       # Sample count of references to valid blocks. (Count)
system.cpu8.itb_walker_cache.tags.avgRefs     1.615385                       # Average number of references to valid blocks. ((Count/Count))
system.cpu8.itb_walker_cache.tags.warmupTick 409687055500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu8.itb_walker_cache.tags.occupancies::cpu8.mmu.itb.walker     3.662625                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu8.itb_walker_cache.tags.avgOccs::cpu8.mmu.itb.walker     0.228914                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.itb_walker_cache.tags.avgOccs::total     0.228914                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.itb_walker_cache.tags.tagAccesses          385                       # Number of tag accesses (Count)
system.cpu8.itb_walker_cache.tags.dataAccesses          385                       # Number of data accesses (Count)
system.cpu8.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.mmu.dtb.rdAccesses                1427208                       # TLB accesses on read requests (Count)
system.cpu8.mmu.dtb.wrAccesses                 651206                       # TLB accesses on write requests (Count)
system.cpu8.mmu.dtb.rdMisses                       51                       # TLB misses on read requests (Count)
system.cpu8.mmu.dtb.wrMisses                       17                       # TLB misses on write requests (Count)
system.cpu8.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu8.mmu.itb.wrAccesses                7013790                       # TLB accesses on write requests (Count)
system.cpu8.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu8.mmu.itb.wrMisses                       39                       # TLB misses on write requests (Count)
system.cpu8.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.power_state.numTransitions           2444                       # Number of power state transitions (Count)
system.cpu8.power_state.ticksClkGated::samples         1222                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::mean 3646434524.959084                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::stdev 1121523895.269051                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::1000-5e+10         1222    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::min_value        72000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::max_value  10000654500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::total         1222                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.pwrStateResidencyTicks::ON 405745243500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.power_state.pwrStateResidencyTicks::CLK_GATED 4455942989500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu8.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu8.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq               2923037                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp              2923037                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                57315                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp               57315                       # Transaction distribution (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.south_bridge.cmos.pio          104                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.south_bridge.dma1.pio            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.south_bridge.ide.pio         5874                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.south_bridge.keyboard.pio         1376                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.south_bridge.pic1.pio           56                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.south_bridge.pic2.pio           52                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.south_bridge.pit.pio      5795590                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.south_bridge.speaker.pio            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.south_bridge.io_apic.pio         1438                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.com_1.pio        48404                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.fake_com_2.pio           12                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.fake_com_3.pio           12                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.fake_com_4.pio           12                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.fake_floppy.pio           10                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.pci_host.pio        18934                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.default_bus.cpu_side_ports[0]           64                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total      5871948                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.ide.dma::system.iocache.cpu_side_port        87280                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.ide.dma::total        87280                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.io_apic.int_request::system.apicbridge.cpu_side_port         1476                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.io_apic.int_request::total         1476                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                  5960704                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.south_bridge.cmos.pio           52                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.south_bridge.dma1.pio            3                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.south_bridge.ide.pio         3529                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.south_bridge.keyboard.pio          688                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.south_bridge.pic1.pio           28                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.south_bridge.pic2.pio           26                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.south_bridge.pit.pio      2897795                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.south_bridge.speaker.pio            2                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.south_bridge.io_apic.pio         2876                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.com_1.pio        24202                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.fake_com_2.pio            6                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.fake_com_3.pio            6                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.fake_com_4.pio            6                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.fake_floppy.pio            5                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.pci_host.pio        35715                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.default_bus.cpu_side_ports[0]           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total      2964971                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.ide.dma::system.iocache.cpu_side_port      2760256                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.ide.dma::total      2760256                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.io_apic.int_request::system.apicbridge.cpu_side_port         2952                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.io_apic.int_request::total         2952                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                   5728179                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.demandMisses::pc.south_bridge.ide        43640                       # number of demand (read+write) misses (Count)
system.iocache.demandMisses::total              43640                       # number of demand (read+write) misses (Count)
system.iocache.overallMisses::pc.south_bridge.ide        43640                       # number of overall misses (Count)
system.iocache.overallMisses::total             43640                       # number of overall misses (Count)
system.iocache.demandAccesses::pc.south_bridge.ide        43640                       # number of demand (read+write) accesses (Count)
system.iocache.demandAccesses::total            43640                       # number of demand (read+write) accesses (Count)
system.iocache.overallAccesses::pc.south_bridge.ide        43640                       # number of overall (read+write) accesses (Count)
system.iocache.overallAccesses::total           43640                       # number of overall (read+write) accesses (Count)
system.iocache.demandMissRate::pc.south_bridge.ide            1                       # miss rate for demand accesses (Ratio)
system.iocache.demandMissRate::total                1                       # miss rate for demand accesses (Ratio)
system.iocache.overallMissRate::pc.south_bridge.ide            1                       # miss rate for overall accesses (Ratio)
system.iocache.overallMissRate::total               1                       # miss rate for overall accesses (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.writebacks::writebacks           42451                       # number of writebacks (Count)
system.iocache.writebacks::total                42451                       # number of writebacks (Count)
system.iocache.replacements                     43609                       # number of replacements (Count)
system.iocache.ReadReq.misses::pc.south_bridge.ide         1160                       # number of ReadReq misses (Count)
system.iocache.ReadReq.misses::total             1160                       # number of ReadReq misses (Count)
system.iocache.ReadReq.accesses::pc.south_bridge.ide         1160                       # number of ReadReq accesses(hits+misses) (Count)
system.iocache.ReadReq.accesses::total           1160                       # number of ReadReq accesses(hits+misses) (Count)
system.iocache.ReadReq.missRate::pc.south_bridge.ide            1                       # miss rate for ReadReq accesses (Ratio)
system.iocache.ReadReq.missRate::total              1                       # miss rate for ReadReq accesses (Ratio)
system.iocache.WriteLineReq.misses::pc.south_bridge.ide        42480                       # number of WriteLineReq misses (Count)
system.iocache.WriteLineReq.misses::total        42480                       # number of WriteLineReq misses (Count)
system.iocache.WriteLineReq.accesses::pc.south_bridge.ide        42480                       # number of WriteLineReq accesses(hits+misses) (Count)
system.iocache.WriteLineReq.accesses::total        42480                       # number of WriteLineReq accesses(hits+misses) (Count)
system.iocache.WriteLineReq.missRate::pc.south_bridge.ide            1                       # miss rate for WriteLineReq accesses (Ratio)
system.iocache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                0.091830                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                   43624                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                 43624                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                         1                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick           4746778978501                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.occupancies::pc.south_bridge.ide     0.091830                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.iocache.tags.avgOccs::pc.south_bridge.ide     0.005739                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.avgOccs::total           0.005739                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
system.iocache.tags.ageTaskId_1023::2              16                       # Occupied blocks per task id, per block age (Count)
system.iocache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.iocache.tags.tagAccesses                392760                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses               392760                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu0.mmu.dtb.walker          441                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu0.mmu.itb.walker          486                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu0.inst                 21232                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu0.data                964044                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.mmu.dtb.walker          134                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.mmu.itb.walker          119                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.inst                  7720                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.data                 75153                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.mmu.dtb.walker           98                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.mmu.itb.walker           69                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.inst                  4552                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.data                 35956                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu3.mmu.dtb.walker           33                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu3.mmu.itb.walker           12                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu3.inst                  3092                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu3.data                  4475                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu4.mmu.dtb.walker          139                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu4.mmu.itb.walker          118                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu4.inst                  3961                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu4.data                  6204                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu5.mmu.dtb.walker           54                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu5.mmu.itb.walker           42                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu5.inst                  1284                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu5.data                  1110                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu6.mmu.dtb.walker           71                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu6.mmu.itb.walker           60                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu6.inst                  2872                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu6.data                  3001                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu7.mmu.dtb.walker          135                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu7.mmu.itb.walker          124                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu7.inst                  3612                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu7.data                  4227                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu8.mmu.dtb.walker           28                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu8.mmu.itb.walker            6                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu8.inst                  2307                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu8.data                  7237                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                   1154208                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu0.mmu.dtb.walker          441                       # number of overall hits (Count)
system.l2.overallHits::cpu0.mmu.itb.walker          486                       # number of overall hits (Count)
system.l2.overallHits::cpu0.inst                21232                       # number of overall hits (Count)
system.l2.overallHits::cpu0.data               964044                       # number of overall hits (Count)
system.l2.overallHits::cpu1.mmu.dtb.walker          134                       # number of overall hits (Count)
system.l2.overallHits::cpu1.mmu.itb.walker          119                       # number of overall hits (Count)
system.l2.overallHits::cpu1.inst                 7720                       # number of overall hits (Count)
system.l2.overallHits::cpu1.data                75153                       # number of overall hits (Count)
system.l2.overallHits::cpu2.mmu.dtb.walker           98                       # number of overall hits (Count)
system.l2.overallHits::cpu2.mmu.itb.walker           69                       # number of overall hits (Count)
system.l2.overallHits::cpu2.inst                 4552                       # number of overall hits (Count)
system.l2.overallHits::cpu2.data                35956                       # number of overall hits (Count)
system.l2.overallHits::cpu3.mmu.dtb.walker           33                       # number of overall hits (Count)
system.l2.overallHits::cpu3.mmu.itb.walker           12                       # number of overall hits (Count)
system.l2.overallHits::cpu3.inst                 3092                       # number of overall hits (Count)
system.l2.overallHits::cpu3.data                 4475                       # number of overall hits (Count)
system.l2.overallHits::cpu4.mmu.dtb.walker          139                       # number of overall hits (Count)
system.l2.overallHits::cpu4.mmu.itb.walker          118                       # number of overall hits (Count)
system.l2.overallHits::cpu4.inst                 3961                       # number of overall hits (Count)
system.l2.overallHits::cpu4.data                 6204                       # number of overall hits (Count)
system.l2.overallHits::cpu5.mmu.dtb.walker           54                       # number of overall hits (Count)
system.l2.overallHits::cpu5.mmu.itb.walker           42                       # number of overall hits (Count)
system.l2.overallHits::cpu5.inst                 1284                       # number of overall hits (Count)
system.l2.overallHits::cpu5.data                 1110                       # number of overall hits (Count)
system.l2.overallHits::cpu6.mmu.dtb.walker           71                       # number of overall hits (Count)
system.l2.overallHits::cpu6.mmu.itb.walker           60                       # number of overall hits (Count)
system.l2.overallHits::cpu6.inst                 2872                       # number of overall hits (Count)
system.l2.overallHits::cpu6.data                 3001                       # number of overall hits (Count)
system.l2.overallHits::cpu7.mmu.dtb.walker          135                       # number of overall hits (Count)
system.l2.overallHits::cpu7.mmu.itb.walker          124                       # number of overall hits (Count)
system.l2.overallHits::cpu7.inst                 3612                       # number of overall hits (Count)
system.l2.overallHits::cpu7.data                 4227                       # number of overall hits (Count)
system.l2.overallHits::cpu8.mmu.dtb.walker           28                       # number of overall hits (Count)
system.l2.overallHits::cpu8.mmu.itb.walker            6                       # number of overall hits (Count)
system.l2.overallHits::cpu8.inst                 2307                       # number of overall hits (Count)
system.l2.overallHits::cpu8.data                 7237                       # number of overall hits (Count)
system.l2.overallHits::total                  1154208                       # number of overall hits (Count)
system.l2.demandMisses::cpu0.mmu.itb.walker            4                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu0.inst               10759                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu0.data              279788                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.inst                 629                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.data               24049                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu2.inst                 512                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu2.data               13280                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu3.inst                  29                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu3.data                3081                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu4.inst                 311                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu4.data                4747                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu5.inst                   6                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu5.data                 261                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu6.inst                  69                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu6.data                1103                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu7.inst                  22                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu7.data                1328                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu8.inst                 339                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu8.data                1103                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  341420                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu0.mmu.itb.walker            4                       # number of overall misses (Count)
system.l2.overallMisses::cpu0.inst              10759                       # number of overall misses (Count)
system.l2.overallMisses::cpu0.data             279788                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.inst                629                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.data              24049                       # number of overall misses (Count)
system.l2.overallMisses::cpu2.inst                512                       # number of overall misses (Count)
system.l2.overallMisses::cpu2.data              13280                       # number of overall misses (Count)
system.l2.overallMisses::cpu3.inst                 29                       # number of overall misses (Count)
system.l2.overallMisses::cpu3.data               3081                       # number of overall misses (Count)
system.l2.overallMisses::cpu4.inst                311                       # number of overall misses (Count)
system.l2.overallMisses::cpu4.data               4747                       # number of overall misses (Count)
system.l2.overallMisses::cpu5.inst                  6                       # number of overall misses (Count)
system.l2.overallMisses::cpu5.data                261                       # number of overall misses (Count)
system.l2.overallMisses::cpu6.inst                 69                       # number of overall misses (Count)
system.l2.overallMisses::cpu6.data               1103                       # number of overall misses (Count)
system.l2.overallMisses::cpu7.inst                 22                       # number of overall misses (Count)
system.l2.overallMisses::cpu7.data               1328                       # number of overall misses (Count)
system.l2.overallMisses::cpu8.inst                339                       # number of overall misses (Count)
system.l2.overallMisses::cpu8.data               1103                       # number of overall misses (Count)
system.l2.overallMisses::total                 341420                       # number of overall misses (Count)
system.l2.demandAccesses::cpu0.mmu.dtb.walker          441                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu0.mmu.itb.walker          490                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu0.inst             31991                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu0.data           1243832                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.mmu.dtb.walker          134                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.mmu.itb.walker          119                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.inst              8349                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.data             99202                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.mmu.dtb.walker           98                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.mmu.itb.walker           69                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.inst              5064                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.data             49236                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu3.mmu.dtb.walker           33                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu3.mmu.itb.walker           12                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu3.inst              3121                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu3.data              7556                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu4.mmu.dtb.walker          139                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu4.mmu.itb.walker          118                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu4.inst              4272                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu4.data             10951                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu5.mmu.dtb.walker           54                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu5.mmu.itb.walker           42                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu5.inst              1290                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu5.data              1371                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu6.mmu.dtb.walker           71                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu6.mmu.itb.walker           60                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu6.inst              2941                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu6.data              4104                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu7.mmu.dtb.walker          135                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu7.mmu.itb.walker          124                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu7.inst              3634                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu7.data              5555                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu8.mmu.dtb.walker           28                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu8.mmu.itb.walker            6                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu8.inst              2646                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu8.data              8340                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               1495628                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.mmu.dtb.walker          441                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.mmu.itb.walker          490                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.inst            31991                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.data          1243832                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.mmu.dtb.walker          134                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.mmu.itb.walker          119                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.inst             8349                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.data            99202                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.mmu.dtb.walker           98                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.mmu.itb.walker           69                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.inst             5064                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.data            49236                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu3.mmu.dtb.walker           33                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu3.mmu.itb.walker           12                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu3.inst             3121                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu3.data             7556                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu4.mmu.dtb.walker          139                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu4.mmu.itb.walker          118                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu4.inst             4272                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu4.data            10951                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu5.mmu.dtb.walker           54                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu5.mmu.itb.walker           42                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu5.inst             1290                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu5.data             1371                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu6.mmu.dtb.walker           71                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu6.mmu.itb.walker           60                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu6.inst             2941                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu6.data             4104                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu7.mmu.dtb.walker          135                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu7.mmu.itb.walker          124                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu7.inst             3634                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu7.data             5555                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu8.mmu.dtb.walker           28                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu8.mmu.itb.walker            6                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu8.inst             2646                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu8.data             8340                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              1495628                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu0.mmu.itb.walker     0.008163                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu0.inst          0.336313                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu0.data          0.224940                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.inst          0.075338                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.data          0.242425                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu2.inst          0.101106                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu2.data          0.269721                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu3.inst          0.009292                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu3.data          0.407755                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu4.inst          0.072800                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu4.data          0.433476                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu5.inst          0.004651                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu5.data          0.190372                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu6.inst          0.023461                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu6.data          0.268762                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu7.inst          0.006054                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu7.data          0.239064                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu8.inst          0.128118                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu8.data          0.132254                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.228279                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu0.mmu.itb.walker     0.008163                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu0.inst         0.336313                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu0.data         0.224940                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.inst         0.075338                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.data         0.242425                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu2.inst         0.101106                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu2.data         0.269721                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu3.inst         0.009292                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu3.data         0.407755                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu4.inst         0.072800                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu4.data         0.433476                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu5.inst         0.004651                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu5.data         0.190372                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu6.inst         0.023461                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu6.data         0.268762                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu7.inst         0.006054                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu7.data         0.239064                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu8.inst         0.128118                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu8.data         0.132254                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.228279                       # miss rate for overall accesses (Ratio)
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.replacements                              1                       # number of replacements (Count)
system.l2.ReadCleanReq.hits::cpu0.inst          21232                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu1.inst           7720                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu2.inst           4552                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu3.inst           3092                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu4.inst           3961                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu5.inst           1284                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu6.inst           2872                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu7.inst           3612                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu8.inst           2307                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total              50632                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu0.inst        10759                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu1.inst          629                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu2.inst          512                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu3.inst           29                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu4.inst          311                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu5.inst            6                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu6.inst           69                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu7.inst           22                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu8.inst          339                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total            12676                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.accesses::cpu0.inst        31991                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu1.inst         8349                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu2.inst         5064                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu3.inst         3121                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu4.inst         4272                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu5.inst         1290                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu6.inst         2941                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu7.inst         3634                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu8.inst         2646                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total          63308                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu0.inst     0.336313                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu1.inst     0.075338                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu2.inst     0.101106                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu3.inst     0.009292                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu4.inst     0.072800                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu5.inst     0.004651                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu6.inst     0.023461                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu7.inst     0.006054                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu8.inst     0.128118                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.200227                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadExReq.hits::cpu0.data            169432                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu1.data             55469                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu2.data             13245                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu3.data              1390                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu4.data              3391                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu5.data               404                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu6.data               492                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu7.data              1837                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu8.data               970                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                246630                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu0.data          251198                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu1.data           22206                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu2.data           12550                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu3.data            2946                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu4.data            4503                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu5.data             258                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu6.data            1085                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu7.data            1307                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu8.data             888                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              296941                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.accesses::cpu0.data        420630                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu1.data         77675                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu2.data         25795                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu3.data          4336                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu4.data          7894                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu5.data           662                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu6.data          1577                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu7.data          3144                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu8.data          1858                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            543571                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu0.data      0.597195                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu1.data      0.285883                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu2.data      0.486528                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu3.data      0.679428                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu4.data      0.570433                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu5.data      0.389728                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu6.data      0.688015                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu7.data      0.415712                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu8.data      0.477933                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.546278                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadSharedReq.hits::cpu0.mmu.dtb.walker          441                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu0.mmu.itb.walker          486                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu0.data        794612                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu1.mmu.dtb.walker          134                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu1.mmu.itb.walker          119                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu1.data         19684                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu2.mmu.dtb.walker           98                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu2.mmu.itb.walker           69                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu2.data         22711                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu3.mmu.dtb.walker           33                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu3.mmu.itb.walker           12                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu3.data          3085                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu4.mmu.dtb.walker          139                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu4.mmu.itb.walker          118                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu4.data          2813                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu5.mmu.dtb.walker           54                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu5.mmu.itb.walker           42                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu5.data           706                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu6.mmu.dtb.walker           71                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu6.mmu.itb.walker           60                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu6.data          2509                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu7.mmu.dtb.walker          135                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu7.mmu.itb.walker          124                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu7.data          2390                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu8.mmu.dtb.walker           28                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu8.mmu.itb.walker            6                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu8.data          6267                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            856946                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu0.mmu.itb.walker            4                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu0.data        28590                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu1.data         1843                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu2.data          730                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu3.data          135                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu4.data          244                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu5.data            3                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu6.data           18                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu7.data           21                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu8.data          215                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           31803                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.accesses::cpu0.mmu.dtb.walker          441                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu0.mmu.itb.walker          490                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu0.data       823202                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu1.mmu.dtb.walker          134                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu1.mmu.itb.walker          119                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu1.data        21527                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu2.mmu.dtb.walker           98                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu2.mmu.itb.walker           69                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu2.data        23441                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu3.mmu.dtb.walker           33                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu3.mmu.itb.walker           12                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu3.data         3220                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu4.mmu.dtb.walker          139                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu4.mmu.itb.walker          118                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu4.data         3057                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu5.mmu.dtb.walker           54                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu5.mmu.itb.walker           42                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu5.data          709                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu6.mmu.dtb.walker           71                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu6.mmu.itb.walker           60                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu6.data         2527                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu7.mmu.dtb.walker          135                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu7.mmu.itb.walker          124                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu7.data         2411                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu8.mmu.dtb.walker           28                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu8.mmu.itb.walker            6                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu8.data         6482                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        888749                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu0.mmu.itb.walker     0.008163                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu0.data     0.034730                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu1.data     0.085613                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu2.data     0.031142                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu3.data     0.041925                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu4.data     0.079817                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu5.data     0.004231                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu6.data     0.007123                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu7.data     0.008710                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu8.data     0.033169                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.035784                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.UpgradeReq.hits::cpu0.data            18343                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu1.data            15666                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu2.data             8630                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu3.data             6043                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu4.data             5897                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu5.data             5703                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu6.data             5791                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu7.data             5882                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu8.data             6151                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                78106                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.misses::cpu0.data            102                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::cpu4.data              1                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::cpu7.data              2                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total                105                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.accesses::cpu0.data        18445                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu1.data        15666                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu2.data         8630                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu3.data         6043                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu4.data         5898                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu5.data         5703                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu6.data         5791                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu7.data         5884                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu8.data         6151                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total            78211                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::cpu0.data     0.005530                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::cpu4.data     0.000170                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::cpu7.data     0.000340                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total         0.001343                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.WritebackClean.hits::writebacks        16056                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total            16056                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks        16056                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total        16056                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks      1366449                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          1366449                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      1366449                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      1366449                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 288526.446470                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        29447                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      10587                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.781430                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       0.899544                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.mmu.itb.walker     3.999999                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.inst     5418.557932                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.data    249852.211538                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.inst       96.764562                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.data    19795.174780                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu2.inst      244.337892                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu2.data    10739.327284                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu3.inst        0.457813                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu3.data     1847.927352                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu4.inst        0.092521                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu4.data      297.852510                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu5.inst        2.689595                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu5.data       30.374988                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu6.inst        0.012189                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu6.data       30.497397                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu7.inst        0.002678                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu7.data       33.101509                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu8.inst       33.317872                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu8.data       98.846514                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.000002                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.mmu.itb.walker     0.000008                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.inst            0.010335                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.data            0.476555                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.inst            0.000185                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.data            0.037756                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu2.inst            0.000466                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu2.data            0.020484                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu3.inst            0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu3.data            0.003525                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu4.inst            0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu4.data            0.000568                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu5.inst            0.000005                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu5.data            0.000058                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu6.inst            0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu6.data            0.000058                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu7.inst            0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu7.data            0.000063                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu8.inst            0.000064                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu8.data            0.000189                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.550321                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024         330808                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  111                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  147                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 3195                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                21630                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4               305725                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.630966                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   48256739                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  48256739                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.priorityMinLatency      0.000000000000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000000000000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                   0                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                         0                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys                0.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys                0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                             0                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                           nan                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu0.mmu.itb.walker          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.inst       688256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.data     17886400                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.inst        40256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.data      1539072                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.inst        32768                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.data       849344                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.inst         1856                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.data       197056                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu4.inst        19520                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu4.data       303360                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu5.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu5.data        16704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu6.inst         4416                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu6.data        70592                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu7.inst         1408                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu7.data        84736                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu8.inst        21696                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu8.data        70528                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::pc.south_bridge.ide        35648                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       21864256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu0.inst       688256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu1.inst        40256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu2.inst        32768                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu3.inst         1856                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu4.inst        19520                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu5.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu6.inst         4416                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu7.inst         1408                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu8.inst        21696                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       810560                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      2716864                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      2716864                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu0.mmu.itb.walker            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.inst        10754                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.data       279475                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.inst          629                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.data        24048                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.inst          512                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.data        13271                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.inst           29                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.data         3079                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu4.inst          305                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu4.data         4740                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu5.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu5.data          261                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu6.inst           69                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu6.data         1103                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu7.inst           22                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu7.data         1324                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu8.inst          339                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu8.data         1102                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::pc.south_bridge.ide          557                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          341629                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        42451                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          42451                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu0.mmu.itb.walker           53                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.inst        141567                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.data       3679051                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.inst          8280                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.data        316572                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.inst          6740                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.data        174701                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.inst           382                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.data         40532                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu4.inst          4015                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu4.data         62398                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu5.inst            79                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu5.data          3436                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu6.inst           908                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu6.data         14520                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu7.inst           290                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu7.data         17429                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu8.inst          4463                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu8.data         14507                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::pc.south_bridge.ide         7332                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total           4497256                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu0.inst       141567                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu1.inst         8280                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu2.inst         6740                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu3.inst          382                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu4.inst         4015                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu5.inst           79                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu6.inst          908                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu7.inst          290                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu8.inst         4463                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        166724                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks       558831                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total           558831                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks       558831                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.mmu.itb.walker           53                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.inst       141567                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.data      3679051                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.inst         8280                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.data       316572                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.inst         6740                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.data       174701                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.inst          382                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.data        40532                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu4.inst         4015                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu4.data        62398                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu5.inst           79                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu5.data         3436                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu6.inst          908                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu6.data        14520                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu7.inst          290                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu7.data        17429                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu8.inst         4463                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu8.data        14507                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::pc.south_bridge.ide         7332                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total          5056087                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                    0                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                       0                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat                     0                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat                  0                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                     nan                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat                   nan                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat                nan                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                   0                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate              nan                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesRead                     0                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten                  0                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW                       0                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.00                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.00                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate                 nan                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy               0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy               0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy              0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 1866888281760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  1866888281760                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   384.000000                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 4861688233000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy               0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy               0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy              0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 1866888281760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  1866888281760                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   384.000000                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 4861688233000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq              2922947                       # Transaction distribution (Count)
system.membus.transDist::ReadResp             2968586                       # Transaction distribution (Count)
system.membus.transDist::WriteReq               28935                       # Transaction distribution (Count)
system.membus.transDist::WriteResp              28935                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         42451                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              1158                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq            106087                       # Transaction distribution (Count)
system.membus.transDist::UpgradeResp              131                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             297955                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            296915                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          45639                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq          42480                       # Transaction distribution (Count)
system.membus.transDist::InvalidateResp         42480                       # Transaction distribution (Count)
system.membus.pktCount_system.apicbridge.mem_side_port::system.cpu0.interrupts.int_responder         1476                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.apicbridge.mem_side_port::total         1476                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.iocache.mem_side_port::system.mem_ctrls.port       130889                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.iocache.mem_side_port::total       130889                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.bridge.cpu_side_port      5871948                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu0.interrupts.pio         8760                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu1.interrupts.pio         2554                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu2.interrupts.pio         2530                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu3.interrupts.pio         2508                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu4.interrupts.pio         2508                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu5.interrupts.pio         2490                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu6.interrupts.pio         2496                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu7.interrupts.pio         2484                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu8.interrupts.pio         2472                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       790046                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total      6690796                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.interrupts.int_requestor::system.cpu1.interrupts.int_responder          190                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.interrupts.int_requestor::system.cpu2.interrupts.int_responder          190                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.interrupts.int_requestor::system.cpu3.interrupts.int_responder          188                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.interrupts.int_requestor::system.cpu4.interrupts.int_responder          188                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.interrupts.int_requestor::system.cpu5.interrupts.int_responder          188                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.interrupts.int_requestor::system.cpu6.interrupts.int_responder          188                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.interrupts.int_requestor::system.cpu7.interrupts.int_responder          188                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.interrupts.int_requestor::system.cpu8.interrupts.int_responder          188                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.interrupts.int_requestor::total         1508                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.interrupts.int_requestor::system.cpu0.interrupts.int_responder            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.interrupts.int_requestor::system.cpu7.interrupts.int_responder            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.interrupts.int_requestor::system.cpu8.interrupts.int_responder            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.interrupts.int_requestor::total           12                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.interrupts.int_requestor::system.cpu0.interrupts.int_responder            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.interrupts.int_requestor::system.cpu1.interrupts.int_responder            4                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.interrupts.int_requestor::total            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.interrupts.int_requestor::system.cpu2.interrupts.int_responder            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.interrupts.int_requestor::total            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.interrupts.int_requestor::system.cpu2.interrupts.int_responder            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.interrupts.int_requestor::system.cpu3.interrupts.int_responder            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.interrupts.int_requestor::total            4                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.interrupts.int_requestor::system.cpu4.interrupts.int_responder            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.interrupts.int_requestor::system.cpu5.interrupts.int_responder            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.interrupts.int_requestor::total            4                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.interrupts.int_requestor::system.cpu6.interrupts.int_responder            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.interrupts.int_requestor::total            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 6824699                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.apicbridge.mem_side_port::system.cpu0.interrupts.int_responder         2952                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.apicbridge.mem_side_port::total         2952                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.iocache.mem_side_port::system.mem_ctrls.port      2791104                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.iocache.mem_side_port::total      2791104                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.bridge.cpu_side_port      2964971                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.cpu0.interrupts.pio        17520                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.cpu1.interrupts.pio         5108                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.cpu2.interrupts.pio         5060                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.cpu3.interrupts.pio         5016                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.cpu4.interrupts.pio         5016                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.cpu5.interrupts.pio         4980                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.cpu6.interrupts.pio         4992                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.cpu7.interrupts.pio         4968                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.cpu8.interrupts.pio         4944                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     21849216                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total     24871791                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.interrupts.int_requestor::system.cpu1.interrupts.int_responder          380                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.interrupts.int_requestor::system.cpu2.interrupts.int_responder          380                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.interrupts.int_requestor::system.cpu3.interrupts.int_responder          376                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.interrupts.int_requestor::system.cpu4.interrupts.int_responder          376                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.interrupts.int_requestor::system.cpu5.interrupts.int_responder          376                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.interrupts.int_requestor::system.cpu6.interrupts.int_responder          376                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.interrupts.int_requestor::system.cpu7.interrupts.int_responder          376                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.interrupts.int_requestor::system.cpu8.interrupts.int_responder          376                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.interrupts.int_requestor::total         3016                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.interrupts.int_requestor::system.cpu0.interrupts.int_responder           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.interrupts.int_requestor::system.cpu7.interrupts.int_responder            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.interrupts.int_requestor::system.cpu8.interrupts.int_responder            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.interrupts.int_requestor::total           24                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.interrupts.int_requestor::system.cpu0.interrupts.int_responder            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.interrupts.int_requestor::system.cpu1.interrupts.int_responder            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.interrupts.int_requestor::total           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.interrupts.int_requestor::system.cpu2.interrupts.int_responder            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.interrupts.int_requestor::total            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.interrupts.int_requestor::system.cpu2.interrupts.int_responder            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.interrupts.int_requestor::system.cpu3.interrupts.int_responder            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.interrupts.int_requestor::total            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.interrupts.int_requestor::system.cpu4.interrupts.int_responder            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.interrupts.int_requestor::system.cpu5.interrupts.int_responder            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.interrupts.int_requestor::total            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.interrupts.int_requestor::system.cpu6.interrupts.int_responder            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.interrupts.int_requestor::total            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 27668923                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            3444043                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.003346                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.057748                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  3432519     99.67%     99.67% # Request fanout histogram (Count)
system.membus.snoopFanout::1                    11524      0.33%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              3444043                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.snoop_filter.totRequests         535770                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       161319                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests          944                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.default_bus.transDist::ReadReq            1                       # Transaction distribution (Count)
system.pc.default_bus.transDist::ReadResp            1                       # Transaction distribution (Count)
system.pc.default_bus.transDist::WriteReq           31                       # Transaction distribution (Count)
system.pc.default_bus.transDist::WriteResp           31                       # Transaction distribution (Count)
system.pc.default_bus.pktCount_system.iobus.default::system.pc.empty_isa.pio           64                       # Packet count per connected requestor and responder (Count)
system.pc.default_bus.pktCount_system.iobus.default::total           64                       # Packet count per connected requestor and responder (Count)
system.pc.default_bus.pktSize_system.iobus.default::system.pc.empty_isa.pio           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.pc.default_bus.pktSize_system.iobus.default::total           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages            9                       # Number of full page size DMA reads (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes        36864                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs            9                       # Number of DMA read transactions (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages          663                       # Number of full page size DMA writes. (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes      2718720                       # Number of bytes transfered via DMA writes. (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs          667                       # Number of DMA write transactions. (Count)
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus0.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus0.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus0.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus0.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus0.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus0.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus0.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus0.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus0.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus0.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus0.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus0.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus0.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus0.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus0.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus0.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus0.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus0.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus0.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus0.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus0.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus0.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus0.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus0.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus0.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus0.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus0.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus0.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus0.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus0.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus0.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus0.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus0.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus0.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus0.mmu.dtb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus0.mmu.dtb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus0.mmu.dtb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus0.mmu.dtb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus0.mmu.itb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus0.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus0.mmu.itb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus0.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus0.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus1.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus1.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus1.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus1.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus1.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus1.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus1.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus1.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus1.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus1.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus1.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus1.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus1.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus1.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus1.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus1.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus1.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus1.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus1.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus1.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus1.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus1.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus1.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus1.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus1.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus1.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus1.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus1.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus1.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus1.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus1.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus1.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus1.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus1.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus1.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus1.mmu.dtb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus1.mmu.dtb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus1.mmu.dtb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus1.mmu.dtb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus1.mmu.itb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus1.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus1.mmu.itb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus1.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus1.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus2.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus2.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus2.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus2.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus2.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus2.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus2.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus2.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus2.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus2.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus2.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus2.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus2.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus2.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus2.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus2.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus2.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus2.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus2.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus2.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus2.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus2.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus2.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus2.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus2.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus2.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus2.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus2.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus2.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus2.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus2.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus2.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus2.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus2.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus2.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus2.mmu.dtb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus2.mmu.dtb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus2.mmu.dtb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus2.mmu.dtb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus2.mmu.itb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus2.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus2.mmu.itb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus2.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus2.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus3.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus3.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus3.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus3.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus3.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus3.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus3.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus3.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus3.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus3.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus3.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus3.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus3.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus3.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus3.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus3.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus3.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus3.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus3.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus3.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus3.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus3.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus3.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus3.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus3.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus3.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus3.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus3.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus3.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus3.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus3.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus3.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus3.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus3.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus3.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus3.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus3.mmu.dtb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus3.mmu.dtb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus3.mmu.dtb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus3.mmu.dtb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus3.mmu.itb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus3.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus3.mmu.itb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus3.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus3.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus4.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus4.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus4.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus4.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus4.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus4.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus4.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus4.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus4.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus4.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus4.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus4.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus4.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus4.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus4.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus4.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus4.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus4.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus4.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus4.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus4.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus4.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus4.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus4.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus4.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus4.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus4.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus4.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus4.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus4.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus4.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus4.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus4.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus4.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus4.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus4.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus4.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus4.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus4.mmu.dtb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus4.mmu.dtb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus4.mmu.dtb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus4.mmu.dtb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus4.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus4.mmu.itb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus4.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus4.mmu.itb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus4.power_state.pwrStateResidencyTicks::OFF 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus4.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus4.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus4.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus5.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus5.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus5.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus5.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus5.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus5.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus5.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus5.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus5.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus5.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus5.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus5.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus5.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus5.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus5.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus5.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus5.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus5.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus5.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus5.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus5.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus5.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus5.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus5.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus5.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus5.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus5.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus5.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus5.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus5.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus5.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus5.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus5.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus5.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus5.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus5.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus5.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus5.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus5.mmu.dtb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus5.mmu.dtb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus5.mmu.dtb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus5.mmu.dtb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus5.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus5.mmu.itb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus5.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus5.mmu.itb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus5.power_state.pwrStateResidencyTicks::OFF 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus5.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus5.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus5.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus6.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus6.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus6.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus6.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus6.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus6.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus6.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus6.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus6.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus6.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus6.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus6.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus6.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus6.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus6.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus6.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus6.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus6.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus6.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus6.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus6.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus6.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus6.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus6.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus6.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus6.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus6.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus6.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus6.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus6.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus6.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus6.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus6.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus6.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus6.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus6.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus6.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus6.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus6.mmu.dtb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus6.mmu.dtb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus6.mmu.dtb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus6.mmu.dtb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus6.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus6.mmu.itb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus6.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus6.mmu.itb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus6.power_state.pwrStateResidencyTicks::OFF 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus6.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus6.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus6.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus7.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus7.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus7.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus7.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus7.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus7.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus7.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus7.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus7.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus7.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus7.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus7.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus7.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus7.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus7.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus7.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus7.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus7.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus7.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus7.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus7.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus7.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus7.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus7.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus7.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus7.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus7.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus7.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus7.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus7.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus7.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus7.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus7.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus7.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus7.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus7.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus7.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus7.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus7.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus7.mmu.dtb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus7.mmu.dtb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus7.mmu.dtb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus7.mmu.dtb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus7.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus7.mmu.itb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus7.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus7.mmu.itb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus7.power_state.pwrStateResidencyTicks::OFF 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus7.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus7.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus7.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus8.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus8.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus8.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus8.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus8.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus8.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus8.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus8.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus8.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus8.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus8.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus8.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus8.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus8.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus8.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus8.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus8.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus8.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus8.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus8.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus8.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus8.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus8.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus8.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus8.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus8.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus8.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus8.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus8.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus8.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus8.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus8.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus8.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus8.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus8.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus8.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus8.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus8.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus8.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus8.mmu.dtb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus8.mmu.dtb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus8.mmu.dtb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus8.mmu.dtb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus8.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus8.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus8.mmu.itb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus8.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus8.mmu.itb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus8.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus8.power_state.pwrStateResidencyTicks::OFF 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus8.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus8.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus8.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.tol2bus.transDist::ReadReq             2922947                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadResp            4494368                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq              27428                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp             27428                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      1366449                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean        38390                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            87267                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq           184167                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp          184167                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            641743                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           641743                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq          63373                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq       1508048                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port        91554                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port      9883199                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu0.itb_walker_cache.mem_side_port::system.l2.cpu_side_port         5489                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu0.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port         4172                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port        21831                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port       644327                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.itb_walker_cache.mem_side_port::system.l2.cpu_side_port         1589                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port         1205                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.icache.mem_side_port::system.l2.cpu_side_port        12100                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.dcache.mem_side_port::system.l2.cpu_side_port       590415                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.itb_walker_cache.mem_side_port::system.l2.cpu_side_port         2014                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port         1597                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.icache.mem_side_port::system.l2.cpu_side_port         6785                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.dcache.mem_side_port::system.l2.cpu_side_port       176527                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          691                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port          535                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu4.icache.mem_side_port::system.l2.cpu_side_port         9927                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu4.dcache.mem_side_port::system.l2.cpu_side_port       162034                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu4.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          750                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu4.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port          976                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu5.icache.mem_side_port::system.l2.cpu_side_port         2637                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu5.dcache.mem_side_port::system.l2.cpu_side_port       124118                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu5.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          280                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu5.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port          282                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu6.icache.mem_side_port::system.l2.cpu_side_port         6408                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu6.dcache.mem_side_port::system.l2.cpu_side_port       133874                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu6.itb_walker_cache.mem_side_port::system.l2.cpu_side_port         1127                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu6.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port          828                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu7.icache.mem_side_port::system.l2.cpu_side_port         8184                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu7.dcache.mem_side_port::system.l2.cpu_side_port       138627                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu7.itb_walker_cache.mem_side_port::system.l2.cpu_side_port         1013                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu7.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port          894                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu8.icache.mem_side_port::system.l2.cpu_side_port         5710                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu8.dcache.mem_side_port::system.l2.cpu_side_port       145302                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu8.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          249                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu8.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port          268                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total               12187518                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port      3811968                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port    165434000                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu0.itb_walker_cache.mem_side_port::system.l2.cpu_side_port       125568                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu0.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port       100224                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port       862336                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port     17944786                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.itb_walker_cache.mem_side_port::system.l2.cpu_side_port        36736                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port        28992                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.icache.mem_side_port::system.l2.cpu_side_port       449792                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.dcache.mem_side_port::system.l2.cpu_side_port     18436909                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.itb_walker_cache.mem_side_port::system.l2.cpu_side_port        46720                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port        38144                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.icache.mem_side_port::system.l2.cpu_side_port       233984                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.dcache.mem_side_port::system.l2.cpu_side_port      5142828                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.itb_walker_cache.mem_side_port::system.l2.cpu_side_port        16128                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port        13120                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu4.icache.mem_side_port::system.l2.cpu_side_port       361408                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu4.dcache.mem_side_port::system.l2.cpu_side_port      4858936                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu4.itb_walker_cache.mem_side_port::system.l2.cpu_side_port        17408                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu4.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port        24768                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu5.icache.mem_side_port::system.l2.cpu_side_port        85696                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu5.dcache.mem_side_port::system.l2.cpu_side_port      3500980                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu5.itb_walker_cache.mem_side_port::system.l2.cpu_side_port         6656                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu5.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port         7168                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu6.icache.mem_side_port::system.l2.cpu_side_port       221376                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu6.dcache.mem_side_port::system.l2.cpu_side_port      3853440                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu6.itb_walker_cache.mem_side_port::system.l2.cpu_side_port        26176                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu6.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port        19904                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu7.icache.mem_side_port::system.l2.cpu_side_port       290688                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu7.dcache.mem_side_port::system.l2.cpu_side_port      4005860                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu7.itb_walker_cache.mem_side_port::system.l2.cpu_side_port        23936                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu7.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port        21632                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu8.icache.mem_side_port::system.l2.cpu_side_port       195584                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu8.dcache.mem_side_port::system.l2.cpu_side_port      4318372                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu8.itb_walker_cache.mem_side_port::system.l2.cpu_side_port         5952                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu8.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port         6592                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               234574767                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           12136                       # Total snoops (Count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           5358905                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.913724                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            2.411323                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 4386982     81.86%     81.86% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                  364690      6.81%     88.67% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                   27549      0.51%     89.18% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                   13818      0.26%     89.44% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                   11686      0.22%     89.66% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::5                    5999      0.11%     89.77% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::6                    6853      0.13%     89.90% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::7                   13635      0.25%     90.15% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::8                  527545      9.84%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::9                      54      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::10                     30      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::11                     11      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::12                     17      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::13                      7      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::14                      9      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::15                      4      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::16                      6      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::17                     10      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::18                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::19                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::20                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::21                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::22                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::23                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::24                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::25                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::26                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::27                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::28                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::29                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::30                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::31                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::32                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::33                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::34                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::35                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::36                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value              17                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             5358905                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 4861688233000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.snoop_filter.totRequests       3889437                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      1650773                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests       813221                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             967                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          967                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                     8053                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.003034                       # Number of seconds simulated (Second)
simTicks                                   3034446500                       # Number of ticks simulated (Tick)
finalTick                                4864922888000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      1.20                       # Real time elapsed on the host (Second)
hostTickRate                               2521060312                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    2107140                       # Number of bytes of host memory used (Byte)
simInsts                                    290578153                       # Number of instructions simulated (Count)
simOps                                      730291011                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                241405381                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                  606706506                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.apicbridge.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                           476                       # Clock period in ticks (Tick)
system.cpu0.numCycles                         6374330                       # Number of cpu cycles simulated (Cycle)
system.cpu0.cpi                              2.795321                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu0.ipc                              0.357741                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.commitStats0.numInsts             2280357                       # Number of instructions committed (thread level) (Count)
system.cpu0.commitStats0.numOps               4280223                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu0.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu0.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.commitStats0.cpi                 2.795321                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu0.commitStats0.ipc                 0.357741                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu0.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu0.commitStats0.numFpInsts              7021                       # Number of float instructions (Count)
system.cpu0.commitStats0.numIntInsts          4199488                       # Number of integer instructions (Count)
system.cpu0.commitStats0.numLoadInsts          629848                       # Number of load instructions (Count)
system.cpu0.commitStats0.numStoreInsts         363445                       # Number of store instructions (Count)
system.cpu0.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu0.commitStats0.committedInstType::No_OpClass        14041      0.33%      0.33% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntAlu      3257251     76.10%     76.43% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntMult         6497      0.15%     76.58% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntDiv         4928      0.12%     76.69% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatAdd            3      0.00%     76.70% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCmp            0      0.00%     76.70% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCvt            0      0.00%     76.70% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMult            0      0.00%     76.70% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     76.70% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatDiv            0      0.00%     76.70% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMisc            0      0.00%     76.70% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatSqrt            0      0.00%     76.70% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAdd            4      0.00%     76.70% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     76.70% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAlu         1349      0.03%     76.73% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCmp            0      0.00%     76.73% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCvt         1428      0.03%     76.76% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMisc         1445      0.03%     76.79% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMult            0      0.00%     76.79% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     76.79% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     76.79% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShift            3      0.00%     76.79% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     76.79% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdDiv            0      0.00%     76.79% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSqrt            0      0.00%     76.79% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAdd            1      0.00%     76.79% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     76.79% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     76.79% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCvt            2      0.00%     76.79% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     76.79% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     76.79% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMult            1      0.00%     76.79% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     76.79% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     76.79% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     76.79% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     76.79% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     76.79% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     76.79% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     76.79% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     76.79% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAes            0      0.00%     76.79% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAesMix            0      0.00%     76.79% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     76.79% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     76.79% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     76.79% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     76.79% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     76.79% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     76.79% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     76.79% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::Matrix            0      0.00%     76.79% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixMov            0      0.00%     76.79% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixOP            0      0.00%     76.79% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemRead       628400     14.68%     91.48% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemWrite       363438      8.49%     99.97% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemRead         1425      0.03%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemWrite            7      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::total      4280223                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedControl::IsControl       465954                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsDirectControl       406210                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsIndirectControl        58333                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCondControl       332268                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsUncondControl       133342                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCall        51622                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsReturn        51642                       # Class of control type instructions committed (Count)
system.cpu0.dcache.demandHits::cpu0.data       943824                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total           943824                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data       961866                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total          961866                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data         6201                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total           6201                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data         6487                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total          6487                       # number of overall misses (Count)
system.cpu0.dcache.demandAccesses::cpu0.data       950025                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total       950025                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data       968353                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total       968353                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.006527                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.006527                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.006699                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.006699                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks         4233                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total             4233                       # number of writebacks (Count)
system.cpu0.dcache.replacements                  5320                       # number of replacements (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::cpu0.data        11032                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::total        11032                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::cpu0.data          236                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::total          236                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::cpu0.data        11268                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::total        11268                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.missRate::cpu0.data     0.020944                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.missRate::total     0.020944                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWWriteReq.hits::cpu0.data        11268                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.hits::total        11268                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::cpu0.data        11268                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::total        11268                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.hits::cpu0.data       596582                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total         596582                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data         2260                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total         2260                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.accesses::cpu0.data       598842                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total       598842                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.003774                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.003774                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.hits::cpu0.data        18042                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.hits::total        18042                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.misses::cpu0.data          286                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.misses::total          286                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.accesses::cpu0.data        18328                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.accesses::total        18328                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.missRate::cpu0.data     0.015605                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.missRate::total     0.015605                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.WriteReq.hits::cpu0.data       347242                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total        347242                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data         3941                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total         3941                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.accesses::cpu0.data       351183                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total       351183                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.011222                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.011222                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse         1954.773383                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs              489761                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs              5589                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs             87.629451                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data  1954.773383                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.954479                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.954479                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0           19                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1           78                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::2          387                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::3         1561                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::4            3                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses           1987972                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses          1987972                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.demandHits::cpu0.mmu.dtb.walker          164                       # number of demand (read+write) hits (Count)
system.cpu0.dtb_walker_cache.demandHits::total          164                       # number of demand (read+write) hits (Count)
system.cpu0.dtb_walker_cache.overallHits::cpu0.mmu.dtb.walker          164                       # number of overall hits (Count)
system.cpu0.dtb_walker_cache.overallHits::total          164                       # number of overall hits (Count)
system.cpu0.dtb_walker_cache.demandMisses::cpu0.mmu.dtb.walker          311                       # number of demand (read+write) misses (Count)
system.cpu0.dtb_walker_cache.demandMisses::total          311                       # number of demand (read+write) misses (Count)
system.cpu0.dtb_walker_cache.overallMisses::cpu0.mmu.dtb.walker          311                       # number of overall misses (Count)
system.cpu0.dtb_walker_cache.overallMisses::total          311                       # number of overall misses (Count)
system.cpu0.dtb_walker_cache.demandAccesses::cpu0.mmu.dtb.walker          475                       # number of demand (read+write) accesses (Count)
system.cpu0.dtb_walker_cache.demandAccesses::total          475                       # number of demand (read+write) accesses (Count)
system.cpu0.dtb_walker_cache.overallAccesses::cpu0.mmu.dtb.walker          475                       # number of overall (read+write) accesses (Count)
system.cpu0.dtb_walker_cache.overallAccesses::total          475                       # number of overall (read+write) accesses (Count)
system.cpu0.dtb_walker_cache.demandMissRate::cpu0.mmu.dtb.walker     0.654737                       # miss rate for demand accesses (Ratio)
system.cpu0.dtb_walker_cache.demandMissRate::total     0.654737                       # miss rate for demand accesses (Ratio)
system.cpu0.dtb_walker_cache.overallMissRate::cpu0.mmu.dtb.walker     0.654737                       # miss rate for overall accesses (Ratio)
system.cpu0.dtb_walker_cache.overallMissRate::total     0.654737                       # miss rate for overall accesses (Ratio)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.writebacks::writebacks            3                       # number of writebacks (Count)
system.cpu0.dtb_walker_cache.writebacks::total            3                       # number of writebacks (Count)
system.cpu0.dtb_walker_cache.replacements          241                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.ReadReq.hits::cpu0.mmu.dtb.walker          164                       # number of ReadReq hits (Count)
system.cpu0.dtb_walker_cache.ReadReq.hits::total          164                       # number of ReadReq hits (Count)
system.cpu0.dtb_walker_cache.ReadReq.misses::cpu0.mmu.dtb.walker          311                       # number of ReadReq misses (Count)
system.cpu0.dtb_walker_cache.ReadReq.misses::total          311                       # number of ReadReq misses (Count)
system.cpu0.dtb_walker_cache.ReadReq.accesses::cpu0.mmu.dtb.walker          475                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dtb_walker_cache.ReadReq.accesses::total          475                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dtb_walker_cache.ReadReq.missRate::cpu0.mmu.dtb.walker     0.654737                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dtb_walker_cache.ReadReq.missRate::total     0.654737                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse    11.104194                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs          355                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs          299                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs     1.187291                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.occupancies::cpu0.mmu.dtb.walker    11.104194                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dtb_walker_cache.tags.avgOccs::cpu0.mmu.dtb.walker     0.694012                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dtb_walker_cache.tags.avgOccs::total     0.694012                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dtb_walker_cache.tags.occupanciesTaskId::1024           14                       # Occupied blocks per task id (Count)
system.cpu0.dtb_walker_cache.tags.ageTaskId_1024::0            3                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dtb_walker_cache.tags.ageTaskId_1024::2            2                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dtb_walker_cache.tags.ageTaskId_1024::3            9                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.875000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dtb_walker_cache.tags.tagAccesses         1261                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses         1261                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu0.exec_context.thread_0.numCallsReturns       103264                       # Number of times a function call or return occured (Count)
system.cpu0.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu0.exec_context.thread_0.numIdleCycles 1106568.795241                       # Number of idle cycles (Cycle)
system.cpu0.exec_context.thread_0.numBusyCycles 5267761.204759                       # Number of busy cycles (Cycle)
system.cpu0.exec_context.thread_0.notIdleFraction     0.826402                       # Percentage of non-idle cycles (Ratio)
system.cpu0.exec_context.thread_0.idleFraction     0.173598                       # Percentage of idle cycles (Ratio)
system.cpu0.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu0.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu0.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu0.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu0.executeStats0.numStoreInsts        993293                       # Number of stores executed (Count)
system.cpu0.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu0.executeStats0.numFpAluAccesses         7021                       # Number of float alu accesses (Count)
system.cpu0.executeStats0.numFpRegReads         11192                       # Number of times the floating registers were read (Count)
system.cpu0.executeStats0.numFpRegWrites         5588                       # Number of times the floating registers were written (Count)
system.cpu0.executeStats0.numIntAluAccesses      4199488                       # Number of integer alu accesses (Count)
system.cpu0.executeStats0.numIntRegReads      5727566                       # Number of times the integer registers were read (Count)
system.cpu0.executeStats0.numIntRegWrites      3028233                       # Number of times the integer registers were written (Count)
system.cpu0.executeStats0.numMemRefs           993293                       # Number of memory refs (Count)
system.cpu0.executeStats0.numMiscRegReads      1852775                       # Number of times the Misc registers were read (Count)
system.cpu0.executeStats0.numMiscRegWrites        17546                       # Number of times the Misc registers were written (Count)
system.cpu0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.fetchStats0.numInsts              2280357                       # Number of instructions fetched (thread level) (Count)
system.cpu0.fetchStats0.numOps                4280223                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu0.fetchStats0.fetchRate            0.357741                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.fetchStats0.numBranches            465954                       # Number of branches fetched (Count)
system.cpu0.fetchStats0.branchRate           0.073099                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.icache.demandHits::cpu0.inst      3036631                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total          3036631                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst      3036631                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total         3036631                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst         2968                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total           2968                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst         2968                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total          2968                       # number of overall misses (Count)
system.cpu0.icache.demandAccesses::cpu0.inst      3039599                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total      3039599                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst      3039599                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total      3039599                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.000976                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.000976                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.000976                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.000976                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks         2934                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total             2934                       # number of writebacks (Count)
system.cpu0.icache.replacements                  2934                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst      3036631                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total        3036631                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst         2968                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total         2968                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.accesses::cpu0.inst      3039599                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total      3039599                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.000976                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.000976                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse         4007.733670                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs            11675871                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs              2934                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs           3979.506135                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst  4007.733670                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.978451                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.978451                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024         4026                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0           19                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1           92                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::2            3                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::3         3057                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4          855                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024     0.982910                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses           6082166                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses          6082166                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.demandHits::cpu0.mmu.itb.walker          296                       # number of demand (read+write) hits (Count)
system.cpu0.itb_walker_cache.demandHits::total          296                       # number of demand (read+write) hits (Count)
system.cpu0.itb_walker_cache.overallHits::cpu0.mmu.itb.walker          296                       # number of overall hits (Count)
system.cpu0.itb_walker_cache.overallHits::total          296                       # number of overall hits (Count)
system.cpu0.itb_walker_cache.demandMisses::cpu0.mmu.itb.walker          611                       # number of demand (read+write) misses (Count)
system.cpu0.itb_walker_cache.demandMisses::total          611                       # number of demand (read+write) misses (Count)
system.cpu0.itb_walker_cache.overallMisses::cpu0.mmu.itb.walker          611                       # number of overall misses (Count)
system.cpu0.itb_walker_cache.overallMisses::total          611                       # number of overall misses (Count)
system.cpu0.itb_walker_cache.demandAccesses::cpu0.mmu.itb.walker          907                       # number of demand (read+write) accesses (Count)
system.cpu0.itb_walker_cache.demandAccesses::total          907                       # number of demand (read+write) accesses (Count)
system.cpu0.itb_walker_cache.overallAccesses::cpu0.mmu.itb.walker          907                       # number of overall (read+write) accesses (Count)
system.cpu0.itb_walker_cache.overallAccesses::total          907                       # number of overall (read+write) accesses (Count)
system.cpu0.itb_walker_cache.demandMissRate::cpu0.mmu.itb.walker     0.673649                       # miss rate for demand accesses (Ratio)
system.cpu0.itb_walker_cache.demandMissRate::total     0.673649                       # miss rate for demand accesses (Ratio)
system.cpu0.itb_walker_cache.overallMissRate::cpu0.mmu.itb.walker     0.673649                       # miss rate for overall accesses (Ratio)
system.cpu0.itb_walker_cache.overallMissRate::total     0.673649                       # miss rate for overall accesses (Ratio)
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.writebacks::writebacks            2                       # number of writebacks (Count)
system.cpu0.itb_walker_cache.writebacks::total            2                       # number of writebacks (Count)
system.cpu0.itb_walker_cache.replacements          491                       # number of replacements (Count)
system.cpu0.itb_walker_cache.ReadReq.hits::cpu0.mmu.itb.walker          296                       # number of ReadReq hits (Count)
system.cpu0.itb_walker_cache.ReadReq.hits::total          296                       # number of ReadReq hits (Count)
system.cpu0.itb_walker_cache.ReadReq.misses::cpu0.mmu.itb.walker          611                       # number of ReadReq misses (Count)
system.cpu0.itb_walker_cache.ReadReq.misses::total          611                       # number of ReadReq misses (Count)
system.cpu0.itb_walker_cache.ReadReq.accesses::cpu0.mmu.itb.walker          907                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.itb_walker_cache.ReadReq.accesses::total          907                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.itb_walker_cache.ReadReq.missRate::cpu0.mmu.itb.walker     0.673649                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.itb_walker_cache.ReadReq.missRate::total     0.673649                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse    12.194966                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs          666                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs          596                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs     1.117450                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.occupancies::cpu0.mmu.itb.walker    12.194966                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.itb_walker_cache.tags.avgOccs::cpu0.mmu.itb.walker     0.762185                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.itb_walker_cache.tags.avgOccs::total     0.762185                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.itb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu0.itb_walker_cache.tags.ageTaskId_1024::0            4                       # Occupied blocks per task id, per block age (Count)
system.cpu0.itb_walker_cache.tags.ageTaskId_1024::1            1                       # Occupied blocks per task id, per block age (Count)
system.cpu0.itb_walker_cache.tags.ageTaskId_1024::3           11                       # Occupied blocks per task id, per block age (Count)
system.cpu0.itb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.itb_walker_cache.tags.tagAccesses         2425                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses         2425                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.dtb.rdAccesses                 628497                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                 362823                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                       65                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                       56                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                3039703                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                      227                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions            152                       # Number of power state transitions (Count)
system.cpu0.power_state.ticksClkGated::samples           66                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::mean 10108050.348485                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::stdev 28364382.493768                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::1000-5e+10           66    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::min_value       134057                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::max_value    216741000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::total           66                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON   2507673677                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::CLK_GATED    667131323                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.numCycles                          728906                       # Number of cpu cycles simulated (Cycle)
system.cpu1.cpi                             54.197784                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu1.ipc                              0.018451                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.commitStats0.numInsts               13449                       # Number of instructions committed (thread level) (Count)
system.cpu1.commitStats0.numOps                 26858                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu1.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu1.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.commitStats0.cpi                54.197784                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu1.commitStats0.ipc                 0.018451                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu1.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu1.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu1.commitStats0.numIntInsts            26104                       # Number of integer instructions (Count)
system.cpu1.commitStats0.numLoadInsts            3917                       # Number of load instructions (Count)
system.cpu1.commitStats0.numStoreInsts           3080                       # Number of store instructions (Count)
system.cpu1.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu1.commitStats0.committedInstType::No_OpClass           53      0.20%      0.20% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntAlu        19714     73.40%     73.60% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntMult           69      0.26%     73.86% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntDiv           27      0.10%     73.96% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatAdd            0      0.00%     73.96% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCmp            0      0.00%     73.96% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCvt            0      0.00%     73.96% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMult            0      0.00%     73.96% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMultAcc            0      0.00%     73.96% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatDiv            0      0.00%     73.96% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMisc            0      0.00%     73.96% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatSqrt            0      0.00%     73.96% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAdd            0      0.00%     73.96% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAddAcc            0      0.00%     73.96% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAlu            0      0.00%     73.96% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCmp            0      0.00%     73.96% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCvt            0      0.00%     73.96% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMisc            0      0.00%     73.96% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMult            0      0.00%     73.96% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMultAcc            0      0.00%     73.96% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     73.96% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShift            0      0.00%     73.96% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     73.96% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdDiv            0      0.00%     73.96% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSqrt            0      0.00%     73.96% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     73.96% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     73.96% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     73.96% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     73.96% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     73.96% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     73.96% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMult            0      0.00%     73.96% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     73.96% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     73.96% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     73.96% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     73.96% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     73.96% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     73.96% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     73.96% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     73.96% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAes            0      0.00%     73.96% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAesMix            0      0.00%     73.96% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     73.96% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     73.96% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     73.96% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     73.96% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     73.96% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     73.96% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdPredAlu            0      0.00%     73.96% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::Matrix            0      0.00%     73.96% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixMov            0      0.00%     73.96% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixOP            0      0.00%     73.96% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemRead         3915     14.58%     88.53% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemWrite         3080     11.47%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::total        26858                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedControl::IsControl         3124                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsDirectControl         2719                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsIndirectControl          402                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCondControl         2202                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsUncondControl          921                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCall          353                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsReturn          348                       # Class of control type instructions committed (Count)
system.cpu1.dcache.demandHits::cpu1.data         6406                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total             6406                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data         6523                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total            6523                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data          311                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total            311                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data          330                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total           330                       # number of overall misses (Count)
system.cpu1.dcache.demandAccesses::cpu1.data         6717                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total         6717                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data         6853                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total         6853                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.046300                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.046300                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.048154                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.048154                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks          106                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total              106                       # number of writebacks (Count)
system.cpu1.dcache.replacements                   150                       # number of replacements (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::cpu1.data           44                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::total           44                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::cpu1.data           21                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::total           21                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::cpu1.data           65                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::total           65                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.missRate::cpu1.data     0.323077                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.missRate::total     0.323077                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWWriteReq.hits::cpu1.data           65                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.hits::total           65                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::cpu1.data           65                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::total           65                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.hits::cpu1.data         3534                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total           3534                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data          180                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total          180                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.accesses::cpu1.data         3714                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total         3714                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.048465                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.048465                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.hits::cpu1.data          117                       # number of SoftPFReq hits (Count)
system.cpu1.dcache.SoftPFReq.hits::total          117                       # number of SoftPFReq hits (Count)
system.cpu1.dcache.SoftPFReq.misses::cpu1.data           19                       # number of SoftPFReq misses (Count)
system.cpu1.dcache.SoftPFReq.misses::total           19                       # number of SoftPFReq misses (Count)
system.cpu1.dcache.SoftPFReq.accesses::cpu1.data          136                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFReq.accesses::total          136                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFReq.missRate::cpu1.data     0.139706                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.missRate::total     0.139706                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.WriteReq.hits::cpu1.data         2872                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total          2872                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu1.data          131                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total          131                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.accesses::cpu1.data         3003                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total         3003                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu1.data     0.043623                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.043623                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse         1466.316529                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs               13117                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs               399                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs             32.874687                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data  1466.316529                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.715975                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.715975                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024         1449                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::3         1404                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::4           45                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.707520                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses             14262                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses            14262                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.demandMisses::cpu1.mmu.dtb.walker            4                       # number of demand (read+write) misses (Count)
system.cpu1.dtb_walker_cache.demandMisses::total            4                       # number of demand (read+write) misses (Count)
system.cpu1.dtb_walker_cache.overallMisses::cpu1.mmu.dtb.walker            4                       # number of overall misses (Count)
system.cpu1.dtb_walker_cache.overallMisses::total            4                       # number of overall misses (Count)
system.cpu1.dtb_walker_cache.demandAccesses::cpu1.mmu.dtb.walker            4                       # number of demand (read+write) accesses (Count)
system.cpu1.dtb_walker_cache.demandAccesses::total            4                       # number of demand (read+write) accesses (Count)
system.cpu1.dtb_walker_cache.overallAccesses::cpu1.mmu.dtb.walker            4                       # number of overall (read+write) accesses (Count)
system.cpu1.dtb_walker_cache.overallAccesses::total            4                       # number of overall (read+write) accesses (Count)
system.cpu1.dtb_walker_cache.demandMissRate::cpu1.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.cpu1.dtb_walker_cache.demandMissRate::total            1                       # miss rate for demand accesses (Ratio)
system.cpu1.dtb_walker_cache.overallMissRate::cpu1.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.cpu1.dtb_walker_cache.overallMissRate::total            1                       # miss rate for overall accesses (Ratio)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements            3                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.ReadReq.misses::cpu1.mmu.dtb.walker            4                       # number of ReadReq misses (Count)
system.cpu1.dtb_walker_cache.ReadReq.misses::total            4                       # number of ReadReq misses (Count)
system.cpu1.dtb_walker_cache.ReadReq.accesses::cpu1.mmu.dtb.walker            4                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dtb_walker_cache.ReadReq.accesses::total            4                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dtb_walker_cache.ReadReq.missRate::cpu1.mmu.dtb.walker            1                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dtb_walker_cache.ReadReq.missRate::total            1                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse     6.141260                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs           27                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs            6                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs     4.500000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.occupancies::cpu1.mmu.dtb.walker     6.141260                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dtb_walker_cache.tags.avgOccs::cpu1.mmu.dtb.walker     0.383829                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dtb_walker_cache.tags.avgOccs::total     0.383829                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dtb_walker_cache.tags.occupanciesTaskId::1024            6                       # Occupied blocks per task id (Count)
system.cpu1.dtb_walker_cache.tags.ageTaskId_1024::3            5                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dtb_walker_cache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.375000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dtb_walker_cache.tags.tagAccesses           12                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses           12                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu1.exec_context.thread_0.numCallsReturns          701                       # Number of times a function call or return occured (Count)
system.cpu1.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu1.exec_context.thread_0.numIdleCycles 725159.316270                       # Number of idle cycles (Cycle)
system.cpu1.exec_context.thread_0.numBusyCycles  3746.683730                       # Number of busy cycles (Cycle)
system.cpu1.exec_context.thread_0.notIdleFraction     0.005140                       # Percentage of non-idle cycles (Ratio)
system.cpu1.exec_context.thread_0.idleFraction     0.994860                       # Percentage of idle cycles (Ratio)
system.cpu1.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu1.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu1.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu1.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu1.executeStats0.numStoreInsts          6997                       # Number of stores executed (Count)
system.cpu1.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu1.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu1.executeStats0.numIntAluAccesses        26104                       # Number of integer alu accesses (Count)
system.cpu1.executeStats0.numIntRegReads        34907                       # Number of times the integer registers were read (Count)
system.cpu1.executeStats0.numIntRegWrites        18484                       # Number of times the integer registers were written (Count)
system.cpu1.executeStats0.numMemRefs             6997                       # Number of memory refs (Count)
system.cpu1.executeStats0.numMiscRegReads        12134                       # Number of times the Misc registers were read (Count)
system.cpu1.executeStats0.numMiscRegWrites          114                       # Number of times the Misc registers were written (Count)
system.cpu1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.fetchStats0.numInsts                13449                       # Number of instructions fetched (thread level) (Count)
system.cpu1.fetchStats0.numOps                  26858                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu1.fetchStats0.fetchRate            0.018451                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.fetchStats0.numBranches              3124                       # Number of branches fetched (Count)
system.cpu1.fetchStats0.branchRate           0.004286                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.icache.demandHits::cpu1.inst        17818                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total            17818                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst        17818                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total           17818                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst          115                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total            115                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst          115                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total           115                       # number of overall misses (Count)
system.cpu1.icache.demandAccesses::cpu1.inst        17933                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total        17933                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst        17933                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total        17933                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.006413                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.006413                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.006413                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.006413                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks          115                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total              115                       # number of writebacks (Count)
system.cpu1.icache.replacements                   115                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst        17818                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total          17818                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst          115                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total          115                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.accesses::cpu1.inst        17933                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total        17933                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.006413                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.006413                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse                3231                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs               11688                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs               115                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs            101.634783                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst         3231                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.788818                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.788818                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024         3231                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::3         2427                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::4          804                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.788818                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses             35981                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses            35981                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse            9                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.occupancies::cpu1.mmu.itb.walker            9                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.itb_walker_cache.tags.avgOccs::cpu1.mmu.itb.walker     0.562500                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.itb_walker_cache.tags.avgOccs::total     0.562500                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.itb_walker_cache.tags.occupanciesTaskId::1024            9                       # Occupied blocks per task id (Count)
system.cpu1.itb_walker_cache.tags.ageTaskId_1024::3            9                       # Occupied blocks per task id, per block age (Count)
system.cpu1.itb_walker_cache.tags.ratioOccsTaskId::1024     0.562500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.dtb.rdAccesses                   3917                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                   3069                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                        1                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                  17933                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions              9                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples            5                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean    638043600                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::stdev 1238649822.855384                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value      1000000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value   2841436500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total            5                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON     15597500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED   3190218000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.numCycles                         6203736                       # Number of cpu cycles simulated (Cycle)
system.cpu2.cpi                           1746.055728                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu2.ipc                              0.000573                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.commitStats0.numInsts                3553                       # Number of instructions committed (thread level) (Count)
system.cpu2.commitStats0.numOps                  7123                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu2.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu2.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.commitStats0.cpi              1746.055728                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu2.commitStats0.ipc                 0.000573                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu2.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu2.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu2.commitStats0.numIntInsts             7031                       # Number of integer instructions (Count)
system.cpu2.commitStats0.numLoadInsts            1039                       # Number of load instructions (Count)
system.cpu2.commitStats0.numStoreInsts            536                       # Number of store instructions (Count)
system.cpu2.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu2.commitStats0.committedInstType::No_OpClass           18      0.25%      0.25% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntAlu         5505     77.28%     77.54% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntMult           19      0.27%     77.80% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntDiv            7      0.10%     77.90% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatAdd            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCmp            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCvt            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMult            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatDiv            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMisc            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAdd            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAlu            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCmp            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCvt            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMisc            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMult            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMultAcc            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShift            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdDiv            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSqrt            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMult            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAes            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAesMix            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdPredAlu            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::Matrix            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixMov            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixOP            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemRead         1038     14.57%     92.48% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemWrite          536      7.52%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::total         7123                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedControl::IsControl          727                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsDirectControl          618                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsIndirectControl          106                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCondControl          461                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsUncondControl          265                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCall           96                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsReturn           96                       # Class of control type instructions committed (Count)
system.cpu2.dcache.demandHits::cpu2.data         1501                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::total             1501                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.overallHits::cpu2.data         1501                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::total            1501                       # number of overall hits (Count)
system.cpu2.dcache.demandMisses::cpu2.data           61                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::total             61                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.overallMisses::cpu2.data           61                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::total            61                       # number of overall misses (Count)
system.cpu2.dcache.demandAccesses::cpu2.data         1562                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::total         1562                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::cpu2.data         1562                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::total         1562                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.demandMissRate::cpu2.data     0.039052                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::total     0.039052                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.overallMissRate::cpu2.data     0.039052                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::total     0.039052                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.writebacks::writebacks            8                       # number of writebacks (Count)
system.cpu2.dcache.writebacks::total                8                       # number of writebacks (Count)
system.cpu2.dcache.replacements                    14                       # number of replacements (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::cpu2.data            6                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::total            6                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::cpu2.data            2                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::total            2                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.accesses::cpu2.data            8                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.accesses::total            8                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.missRate::cpu2.data     0.250000                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.missRate::total     0.250000                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWWriteReq.hits::cpu2.data            8                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.hits::total            8                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::cpu2.data            8                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::total            8                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.hits::cpu2.data          981                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::total            981                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.misses::cpu2.data           52                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::total           52                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.accesses::cpu2.data         1033                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::total         1033                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.missRate::cpu2.data     0.050339                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::total     0.050339                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.WriteReq.hits::cpu2.data          520                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.hits::total           520                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.misses::cpu2.data            9                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.misses::total            9                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.accesses::cpu2.data          529                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.accesses::total          529                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.missRate::cpu2.data     0.017013                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.missRate::total     0.017013                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse         1148.391387                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs                3600                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs               315                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs             11.428571                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.occupancies::cpu2.data  1148.391387                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.avgOccs::cpu2.data     0.560738                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::total       0.560738                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.occupanciesTaskId::1024         1155                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.ageTaskId_1024::2           55                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::3         1096                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::4            4                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ratioOccsTaskId::1024     0.563965                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.tagAccesses              3214                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses             3214                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.tags.tagsInUse            1                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dtb_walker_cache.tags.occupancies::cpu2.mmu.dtb.walker            1                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dtb_walker_cache.tags.avgOccs::cpu2.mmu.dtb.walker     0.062500                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dtb_walker_cache.tags.avgOccs::total     0.062500                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dtb_walker_cache.tags.occupanciesTaskId::1024            1                       # Occupied blocks per task id (Count)
system.cpu2.dtb_walker_cache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.062500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu2.exec_context.thread_0.numCallsReturns          192                       # Number of times a function call or return occured (Count)
system.cpu2.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu2.exec_context.thread_0.numIdleCycles 6195146.296146                       # Number of idle cycles (Cycle)
system.cpu2.exec_context.thread_0.numBusyCycles  8589.703854                       # Number of busy cycles (Cycle)
system.cpu2.exec_context.thread_0.notIdleFraction     0.001385                       # Percentage of non-idle cycles (Ratio)
system.cpu2.exec_context.thread_0.idleFraction     0.998615                       # Percentage of idle cycles (Ratio)
system.cpu2.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu2.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu2.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu2.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu2.executeStats0.numStoreInsts          1575                       # Number of stores executed (Count)
system.cpu2.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu2.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu2.executeStats0.numIntAluAccesses         7031                       # Number of integer alu accesses (Count)
system.cpu2.executeStats0.numIntRegReads         9341                       # Number of times the integer registers were read (Count)
system.cpu2.executeStats0.numIntRegWrites         5278                       # Number of times the integer registers were written (Count)
system.cpu2.executeStats0.numMemRefs             1575                       # Number of memory refs (Count)
system.cpu2.executeStats0.numMiscRegReads         3003                       # Number of times the Misc registers were read (Count)
system.cpu2.executeStats0.numMiscRegWrites           42                       # Number of times the Misc registers were written (Count)
system.cpu2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu2.fetchStats0.numInsts                 3553                       # Number of instructions fetched (thread level) (Count)
system.cpu2.fetchStats0.numOps                   7123                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu2.fetchStats0.fetchRate            0.000573                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.fetchStats0.numBranches               727                       # Number of branches fetched (Count)
system.cpu2.fetchStats0.branchRate           0.000117                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu2.icache.demandHits::cpu2.inst         4847                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::total             4847                       # number of demand (read+write) hits (Count)
system.cpu2.icache.overallHits::cpu2.inst         4847                       # number of overall hits (Count)
system.cpu2.icache.overallHits::total            4847                       # number of overall hits (Count)
system.cpu2.icache.demandMisses::cpu2.inst            3                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::total              3                       # number of demand (read+write) misses (Count)
system.cpu2.icache.overallMisses::cpu2.inst            3                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::total             3                       # number of overall misses (Count)
system.cpu2.icache.demandAccesses::cpu2.inst         4850                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::total         4850                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::cpu2.inst         4850                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::total         4850                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.demandMissRate::cpu2.inst     0.000619                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::total     0.000619                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.overallMissRate::cpu2.inst     0.000619                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::total     0.000619                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.writebacks::writebacks            3                       # number of writebacks (Count)
system.cpu2.icache.writebacks::total                3                       # number of writebacks (Count)
system.cpu2.icache.replacements                     3                       # number of replacements (Count)
system.cpu2.icache.ReadReq.hits::cpu2.inst         4847                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::total           4847                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.misses::cpu2.inst            3                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::total            3                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.accesses::cpu2.inst         4850                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::total         4850                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.missRate::cpu2.inst     0.000619                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::total     0.000619                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse                3106                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs                  97                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs                 3                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs             32.333333                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.occupancies::cpu2.inst         3106                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.avgOccs::cpu2.inst     0.758301                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::total       0.758301                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.occupanciesTaskId::1024         3106                       # Occupied blocks per task id (Count)
system.cpu2.icache.tags.ageTaskId_1024::2            3                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::3         2364                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::4          739                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ratioOccsTaskId::1024     0.758301                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.icache.tags.tagAccesses              9703                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses             9703                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu2.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.dtb.rdAccesses                   1042                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                    538                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                   4850                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.numTransitions              2                       # Number of power state transitions (Count)
system.cpu2.power_state.ticksClkGated::samples            2                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::mean   1615226750                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::stdev 1987055261.501332                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::1000-5e+10            2    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::min_value    210166500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::max_value   3020287000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::total            2                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON      4201500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::CLK_GATED   3230453500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                         5011756                       # Number of cpu cycles simulated (Cycle)
system.cpu3.cpi                           1321.665612                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu3.ipc                              0.000757                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.commitStats0.numInsts                3792                       # Number of instructions committed (thread level) (Count)
system.cpu3.commitStats0.numOps                  7755                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu3.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu3.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.commitStats0.cpi              1321.665612                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu3.commitStats0.ipc                 0.000757                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu3.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu3.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu3.commitStats0.numIntInsts             7635                       # Number of integer instructions (Count)
system.cpu3.commitStats0.numLoadInsts            1125                       # Number of load instructions (Count)
system.cpu3.commitStats0.numStoreInsts            583                       # Number of store instructions (Count)
system.cpu3.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu3.commitStats0.committedInstType::No_OpClass           20      0.26%      0.26% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntAlu         6003     77.41%     77.67% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntMult           19      0.25%     77.91% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntDiv            7      0.09%     78.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatAdd            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCmp            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCvt            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMult            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMultAcc            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatDiv            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMisc            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatSqrt            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAdd            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAddAcc            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAlu            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCmp            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCvt            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMisc            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMult            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMultAcc            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShift            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdDiv            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSqrt            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMult            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAes            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::Matrix            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixMov            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixOP            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemRead         1123     14.48%     92.48% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemWrite          583      7.52%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::total         7755                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedControl::IsControl          796                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsDirectControl          671                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsIndirectControl          119                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsCondControl          503                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsUncondControl          291                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsCall          105                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsReturn          105                       # Class of control type instructions committed (Count)
system.cpu3.dcache.demandHits::cpu3.data         1606                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.demandHits::total             1606                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.overallHits::cpu3.data         1606                       # number of overall hits (Count)
system.cpu3.dcache.overallHits::total            1606                       # number of overall hits (Count)
system.cpu3.dcache.demandMisses::cpu3.data           86                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.demandMisses::total             86                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.overallMisses::cpu3.data           86                       # number of overall misses (Count)
system.cpu3.dcache.overallMisses::total            86                       # number of overall misses (Count)
system.cpu3.dcache.demandAccesses::cpu3.data         1692                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.demandAccesses::total         1692                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::cpu3.data         1692                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::total         1692                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.demandMissRate::cpu3.data     0.050827                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.demandMissRate::total     0.050827                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.overallMissRate::cpu3.data     0.050827                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.overallMissRate::total     0.050827                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.writebacks::writebacks           26                       # number of writebacks (Count)
system.cpu3.dcache.writebacks::total               26                       # number of writebacks (Count)
system.cpu3.dcache.replacements                    43                       # number of replacements (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::cpu3.data            6                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::total            6                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::cpu3.data            4                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::total            4                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.accesses::cpu3.data           10                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.accesses::total           10                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.missRate::cpu3.data     0.400000                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.missRate::total     0.400000                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWWriteReq.hits::cpu3.data           10                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.hits::total           10                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::cpu3.data           10                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::total           10                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.hits::cpu3.data         1053                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.hits::total           1053                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.misses::cpu3.data           65                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.misses::total           65                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.accesses::cpu3.data         1118                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.accesses::total         1118                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.missRate::cpu3.data     0.058140                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.missRate::total     0.058140                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.WriteReq.hits::cpu3.data          553                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.hits::total           553                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.misses::cpu3.data           21                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.misses::total           21                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.accesses::cpu3.data          574                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.accesses::total          574                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.missRate::cpu3.data     0.036585                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.missRate::total     0.036585                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse         1604.938580                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs                9306                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs               245                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs             37.983673                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.occupancies::cpu3.data  1604.938580                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.avgOccs::cpu3.data     0.783661                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::total       0.783661                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.occupanciesTaskId::1024         1617                       # Occupied blocks per task id (Count)
system.cpu3.dcache.tags.ageTaskId_1024::2           67                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::3         1388                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::4          162                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ratioOccsTaskId::1024     0.789551                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dcache.tags.tagAccesses              3507                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses             3507                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dtb_walker_cache.tags.tagsInUse     9.040838                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dtb_walker_cache.tags.totalRefs            2                       # Total number of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.sampledRefs            2                       # Sample count of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.avgRefs            1                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dtb_walker_cache.tags.occupancies::cpu3.mmu.dtb.walker     9.040838                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dtb_walker_cache.tags.avgOccs::cpu3.mmu.dtb.walker     0.565052                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dtb_walker_cache.tags.avgOccs::total     0.565052                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dtb_walker_cache.tags.occupanciesTaskId::1024            9                       # Occupied blocks per task id (Count)
system.cpu3.dtb_walker_cache.tags.ageTaskId_1024::3            7                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dtb_walker_cache.tags.ageTaskId_1024::4            2                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.562500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu3.exec_context.thread_0.numCallsReturns          210                       # Number of times a function call or return occured (Count)
system.cpu3.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu3.exec_context.thread_0.numIdleCycles 5004244.427039                       # Number of idle cycles (Cycle)
system.cpu3.exec_context.thread_0.numBusyCycles  7511.572961                       # Number of busy cycles (Cycle)
system.cpu3.exec_context.thread_0.notIdleFraction     0.001499                       # Percentage of non-idle cycles (Ratio)
system.cpu3.exec_context.thread_0.idleFraction     0.998501                       # Percentage of idle cycles (Ratio)
system.cpu3.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu3.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu3.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu3.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu3.executeStats0.numStoreInsts          1708                       # Number of stores executed (Count)
system.cpu3.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu3.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu3.executeStats0.numIntAluAccesses         7635                       # Number of integer alu accesses (Count)
system.cpu3.executeStats0.numIntRegReads        10055                       # Number of times the integer registers were read (Count)
system.cpu3.executeStats0.numIntRegWrites         5714                       # Number of times the integer registers were written (Count)
system.cpu3.executeStats0.numMemRefs             1708                       # Number of memory refs (Count)
system.cpu3.executeStats0.numMiscRegReads         3272                       # Number of times the Misc registers were read (Count)
system.cpu3.executeStats0.numMiscRegWrites           65                       # Number of times the Misc registers were written (Count)
system.cpu3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu3.fetchStats0.numInsts                 3792                       # Number of instructions fetched (thread level) (Count)
system.cpu3.fetchStats0.numOps                   7755                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu3.fetchStats0.fetchRate            0.000757                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.fetchStats0.numBranches               796                       # Number of branches fetched (Count)
system.cpu3.fetchStats0.branchRate           0.000159                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu3.icache.demandHits::cpu3.inst         5120                       # number of demand (read+write) hits (Count)
system.cpu3.icache.demandHits::total             5120                       # number of demand (read+write) hits (Count)
system.cpu3.icache.overallHits::cpu3.inst         5120                       # number of overall hits (Count)
system.cpu3.icache.overallHits::total            5120                       # number of overall hits (Count)
system.cpu3.icache.demandMisses::cpu3.inst           36                       # number of demand (read+write) misses (Count)
system.cpu3.icache.demandMisses::total             36                       # number of demand (read+write) misses (Count)
system.cpu3.icache.overallMisses::cpu3.inst           36                       # number of overall misses (Count)
system.cpu3.icache.overallMisses::total            36                       # number of overall misses (Count)
system.cpu3.icache.demandAccesses::cpu3.inst         5156                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.demandAccesses::total         5156                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::cpu3.inst         5156                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::total         5156                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.demandMissRate::cpu3.inst     0.006982                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.demandMissRate::total     0.006982                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.overallMissRate::cpu3.inst     0.006982                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.overallMissRate::total     0.006982                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.writebacks::writebacks           36                       # number of writebacks (Count)
system.cpu3.icache.writebacks::total               36                       # number of writebacks (Count)
system.cpu3.icache.replacements                    36                       # number of replacements (Count)
system.cpu3.icache.ReadReq.hits::cpu3.inst         5120                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.hits::total           5120                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.misses::cpu3.inst           36                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.misses::total           36                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.accesses::cpu3.inst         5156                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.accesses::total         5156                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.missRate::cpu3.inst     0.006982                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.missRate::total     0.006982                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse                2821                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs               13740                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs                36                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs            381.666667                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.occupancies::cpu3.inst         2821                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.avgOccs::cpu3.inst     0.688721                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::total       0.688721                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.occupanciesTaskId::1024         2821                       # Occupied blocks per task id (Count)
system.cpu3.icache.tags.ageTaskId_1024::2           33                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::3         2003                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::4          785                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ratioOccsTaskId::1024     0.688721                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.icache.tags.tagAccesses             10348                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses            10348                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu3.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.itb_walker_cache.tags.tagsInUse            8                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.itb_walker_cache.tags.occupancies::cpu3.mmu.itb.walker            8                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.itb_walker_cache.tags.avgOccs::cpu3.mmu.itb.walker     0.500000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.itb_walker_cache.tags.avgOccs::total     0.500000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.itb_walker_cache.tags.occupanciesTaskId::1024            8                       # Occupied blocks per task id (Count)
system.cpu3.itb_walker_cache.tags.ageTaskId_1024::3            8                       # Occupied blocks per task id, per block age (Count)
system.cpu3.itb_walker_cache.tags.ratioOccsTaskId::1024     0.500000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.dtb.rdAccesses                   1130                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                    586                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                   5156                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.numTransitions              4                       # Number of power state transitions (Count)
system.cpu3.power_state.ticksClkGated::samples            3                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::mean 1052382666.666667                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::stdev 1147118027.464517                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::1000-5e+10            3    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::min_value    156154500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::max_value   2345163000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::total            3                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON      4548000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::CLK_GATED   3157148000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu4.numCycles                         4005046                       # Number of cpu cycles simulated (Cycle)
system.cpu4.cpi                           1127.229384                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu4.ipc                              0.000887                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu4.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu4.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu4.commitStats0.numInsts                3553                       # Number of instructions committed (thread level) (Count)
system.cpu4.commitStats0.numOps                  7123                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu4.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu4.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu4.commitStats0.cpi              1127.229384                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu4.commitStats0.ipc                 0.000887                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu4.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu4.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu4.commitStats0.numIntInsts             7031                       # Number of integer instructions (Count)
system.cpu4.commitStats0.numLoadInsts            1039                       # Number of load instructions (Count)
system.cpu4.commitStats0.numStoreInsts            536                       # Number of store instructions (Count)
system.cpu4.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu4.commitStats0.committedInstType::No_OpClass           18      0.25%      0.25% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntAlu         5505     77.28%     77.54% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntMult           19      0.27%     77.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntDiv            7      0.10%     77.90% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatAdd            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCmp            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCvt            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMult            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatDiv            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMisc            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAdd            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAlu            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCmp            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCvt            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMisc            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMult            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMultAcc            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShift            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdDiv            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSqrt            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMult            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAes            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAesMix            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdPredAlu            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::Matrix            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixMov            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixOP            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemRead         1038     14.57%     92.48% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemWrite          536      7.52%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::total         7123                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedControl::IsControl          727                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsDirectControl          618                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsIndirectControl          106                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsCondControl          461                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsUncondControl          265                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsCall           96                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsReturn           96                       # Class of control type instructions committed (Count)
system.cpu4.dcache.demandHits::cpu4.data         1483                       # number of demand (read+write) hits (Count)
system.cpu4.dcache.demandHits::total             1483                       # number of demand (read+write) hits (Count)
system.cpu4.dcache.overallHits::cpu4.data         1483                       # number of overall hits (Count)
system.cpu4.dcache.overallHits::total            1483                       # number of overall hits (Count)
system.cpu4.dcache.demandMisses::cpu4.data           79                       # number of demand (read+write) misses (Count)
system.cpu4.dcache.demandMisses::total             79                       # number of demand (read+write) misses (Count)
system.cpu4.dcache.overallMisses::cpu4.data           79                       # number of overall misses (Count)
system.cpu4.dcache.overallMisses::total            79                       # number of overall misses (Count)
system.cpu4.dcache.demandAccesses::cpu4.data         1562                       # number of demand (read+write) accesses (Count)
system.cpu4.dcache.demandAccesses::total         1562                       # number of demand (read+write) accesses (Count)
system.cpu4.dcache.overallAccesses::cpu4.data         1562                       # number of overall (read+write) accesses (Count)
system.cpu4.dcache.overallAccesses::total         1562                       # number of overall (read+write) accesses (Count)
system.cpu4.dcache.demandMissRate::cpu4.data     0.050576                       # miss rate for demand accesses (Ratio)
system.cpu4.dcache.demandMissRate::total     0.050576                       # miss rate for demand accesses (Ratio)
system.cpu4.dcache.overallMissRate::cpu4.data     0.050576                       # miss rate for overall accesses (Ratio)
system.cpu4.dcache.overallMissRate::total     0.050576                       # miss rate for overall accesses (Ratio)
system.cpu4.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dcache.writebacks::writebacks           26                       # number of writebacks (Count)
system.cpu4.dcache.writebacks::total               26                       # number of writebacks (Count)
system.cpu4.dcache.replacements                    31                       # number of replacements (Count)
system.cpu4.dcache.LockedRMWReadReq.hits::cpu4.data            5                       # number of LockedRMWReadReq hits (Count)
system.cpu4.dcache.LockedRMWReadReq.hits::total            5                       # number of LockedRMWReadReq hits (Count)
system.cpu4.dcache.LockedRMWReadReq.misses::cpu4.data            3                       # number of LockedRMWReadReq misses (Count)
system.cpu4.dcache.LockedRMWReadReq.misses::total            3                       # number of LockedRMWReadReq misses (Count)
system.cpu4.dcache.LockedRMWReadReq.accesses::cpu4.data            8                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWReadReq.accesses::total            8                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWReadReq.missRate::cpu4.data     0.375000                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.missRate::total     0.375000                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWWriteReq.hits::cpu4.data            8                       # number of LockedRMWWriteReq hits (Count)
system.cpu4.dcache.LockedRMWWriteReq.hits::total            8                       # number of LockedRMWWriteReq hits (Count)
system.cpu4.dcache.LockedRMWWriteReq.accesses::cpu4.data            8                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWWriteReq.accesses::total            8                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.hits::cpu4.data          971                       # number of ReadReq hits (Count)
system.cpu4.dcache.ReadReq.hits::total            971                       # number of ReadReq hits (Count)
system.cpu4.dcache.ReadReq.misses::cpu4.data           62                       # number of ReadReq misses (Count)
system.cpu4.dcache.ReadReq.misses::total           62                       # number of ReadReq misses (Count)
system.cpu4.dcache.ReadReq.accesses::cpu4.data         1033                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.accesses::total         1033                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.missRate::cpu4.data     0.060019                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.missRate::total     0.060019                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.WriteReq.hits::cpu4.data          512                       # number of WriteReq hits (Count)
system.cpu4.dcache.WriteReq.hits::total           512                       # number of WriteReq hits (Count)
system.cpu4.dcache.WriteReq.misses::cpu4.data           17                       # number of WriteReq misses (Count)
system.cpu4.dcache.WriteReq.misses::total           17                       # number of WriteReq misses (Count)
system.cpu4.dcache.WriteReq.accesses::cpu4.data          529                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.WriteReq.accesses::total          529                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.WriteReq.missRate::cpu4.data     0.032136                       # miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.missRate::total     0.032136                       # miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dcache.tags.tagsInUse         1583.704151                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.dcache.tags.totalRefs                 815                       # Total number of references to valid blocks. (Count)
system.cpu4.dcache.tags.sampledRefs                94                       # Sample count of references to valid blocks. (Count)
system.cpu4.dcache.tags.avgRefs              8.670213                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.dcache.tags.occupancies::cpu4.data  1583.704151                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.dcache.tags.avgOccs::cpu4.data     0.773293                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dcache.tags.avgOccs::total       0.773293                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dcache.tags.occupanciesTaskId::1024         1597                       # Occupied blocks per task id (Count)
system.cpu4.dcache.tags.ageTaskId_1024::3         1595                       # Occupied blocks per task id, per block age (Count)
system.cpu4.dcache.tags.ageTaskId_1024::4            2                       # Occupied blocks per task id, per block age (Count)
system.cpu4.dcache.tags.ratioOccsTaskId::1024     0.779785                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.dcache.tags.tagAccesses              3232                       # Number of tag accesses (Count)
system.cpu4.dcache.tags.dataAccesses             3232                       # Number of data accesses (Count)
system.cpu4.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu4.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dtb_walker_cache.tags.tagsInUse            1                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu4.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu4.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.dtb_walker_cache.tags.occupancies::cpu4.mmu.dtb.walker            1                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.dtb_walker_cache.tags.avgOccs::cpu4.mmu.dtb.walker     0.062500                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dtb_walker_cache.tags.avgOccs::total     0.062500                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dtb_walker_cache.tags.occupanciesTaskId::1024            1                       # Occupied blocks per task id (Count)
system.cpu4.dtb_walker_cache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu4.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.062500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu4.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu4.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu4.exec_context.thread_0.numCallsReturns          192                       # Number of times a function call or return occured (Count)
system.cpu4.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu4.exec_context.thread_0.numIdleCycles 3999500.606215                       # Number of idle cycles (Cycle)
system.cpu4.exec_context.thread_0.numBusyCycles  5545.393785                       # Number of busy cycles (Cycle)
system.cpu4.exec_context.thread_0.notIdleFraction     0.001385                       # Percentage of non-idle cycles (Ratio)
system.cpu4.exec_context.thread_0.idleFraction     0.998615                       # Percentage of idle cycles (Ratio)
system.cpu4.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu4.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu4.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu4.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu4.executeStats0.numStoreInsts          1575                       # Number of stores executed (Count)
system.cpu4.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu4.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu4.executeStats0.numIntAluAccesses         7031                       # Number of integer alu accesses (Count)
system.cpu4.executeStats0.numIntRegReads         9341                       # Number of times the integer registers were read (Count)
system.cpu4.executeStats0.numIntRegWrites         5278                       # Number of times the integer registers were written (Count)
system.cpu4.executeStats0.numMemRefs             1575                       # Number of memory refs (Count)
system.cpu4.executeStats0.numMiscRegReads         3003                       # Number of times the Misc registers were read (Count)
system.cpu4.executeStats0.numMiscRegWrites           42                       # Number of times the Misc registers were written (Count)
system.cpu4.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu4.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu4.fetchStats0.numInsts                 3553                       # Number of instructions fetched (thread level) (Count)
system.cpu4.fetchStats0.numOps                   7123                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu4.fetchStats0.fetchRate            0.000887                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu4.fetchStats0.numBranches               727                       # Number of branches fetched (Count)
system.cpu4.fetchStats0.branchRate           0.000182                       # Number of branch fetches per cycle (Ratio)
system.cpu4.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu4.icache.demandHits::cpu4.inst         4801                       # number of demand (read+write) hits (Count)
system.cpu4.icache.demandHits::total             4801                       # number of demand (read+write) hits (Count)
system.cpu4.icache.overallHits::cpu4.inst         4801                       # number of overall hits (Count)
system.cpu4.icache.overallHits::total            4801                       # number of overall hits (Count)
system.cpu4.icache.demandMisses::cpu4.inst           49                       # number of demand (read+write) misses (Count)
system.cpu4.icache.demandMisses::total             49                       # number of demand (read+write) misses (Count)
system.cpu4.icache.overallMisses::cpu4.inst           49                       # number of overall misses (Count)
system.cpu4.icache.overallMisses::total            49                       # number of overall misses (Count)
system.cpu4.icache.demandAccesses::cpu4.inst         4850                       # number of demand (read+write) accesses (Count)
system.cpu4.icache.demandAccesses::total         4850                       # number of demand (read+write) accesses (Count)
system.cpu4.icache.overallAccesses::cpu4.inst         4850                       # number of overall (read+write) accesses (Count)
system.cpu4.icache.overallAccesses::total         4850                       # number of overall (read+write) accesses (Count)
system.cpu4.icache.demandMissRate::cpu4.inst     0.010103                       # miss rate for demand accesses (Ratio)
system.cpu4.icache.demandMissRate::total     0.010103                       # miss rate for demand accesses (Ratio)
system.cpu4.icache.overallMissRate::cpu4.inst     0.010103                       # miss rate for overall accesses (Ratio)
system.cpu4.icache.overallMissRate::total     0.010103                       # miss rate for overall accesses (Ratio)
system.cpu4.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.icache.writebacks::writebacks           49                       # number of writebacks (Count)
system.cpu4.icache.writebacks::total               49                       # number of writebacks (Count)
system.cpu4.icache.replacements                    49                       # number of replacements (Count)
system.cpu4.icache.ReadReq.hits::cpu4.inst         4801                       # number of ReadReq hits (Count)
system.cpu4.icache.ReadReq.hits::total           4801                       # number of ReadReq hits (Count)
system.cpu4.icache.ReadReq.misses::cpu4.inst           49                       # number of ReadReq misses (Count)
system.cpu4.icache.ReadReq.misses::total           49                       # number of ReadReq misses (Count)
system.cpu4.icache.ReadReq.accesses::cpu4.inst         4850                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.icache.ReadReq.accesses::total         4850                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.icache.ReadReq.missRate::cpu4.inst     0.010103                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.missRate::total     0.010103                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.icache.tags.tagsInUse                2944                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.icache.tags.totalRefs                4226                       # Total number of references to valid blocks. (Count)
system.cpu4.icache.tags.sampledRefs                49                       # Sample count of references to valid blocks. (Count)
system.cpu4.icache.tags.avgRefs             86.244898                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.icache.tags.occupancies::cpu4.inst         2944                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.icache.tags.avgOccs::cpu4.inst     0.718750                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.icache.tags.avgOccs::total       0.718750                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.icache.tags.occupanciesTaskId::1024         2944                       # Occupied blocks per task id (Count)
system.cpu4.icache.tags.ageTaskId_1024::3         2258                       # Occupied blocks per task id, per block age (Count)
system.cpu4.icache.tags.ageTaskId_1024::4          686                       # Occupied blocks per task id, per block age (Count)
system.cpu4.icache.tags.ratioOccsTaskId::1024     0.718750                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.icache.tags.tagAccesses              9749                       # Number of tag accesses (Count)
system.cpu4.icache.tags.dataAccesses             9749                       # Number of data accesses (Count)
system.cpu4.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu4.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu4.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu4.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu4.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu4.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu4.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.dtb.rdAccesses                   1042                       # TLB accesses on read requests (Count)
system.cpu4.mmu.dtb.wrAccesses                    538                       # TLB accesses on write requests (Count)
system.cpu4.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu4.mmu.itb.wrAccesses                   4850                       # TLB accesses on write requests (Count)
system.cpu4.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.numTransitions              2                       # Number of power state transitions (Count)
system.cpu4.power_state.ticksClkGated::samples            2                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::mean   1553927500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::stdev 628455293.915168                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::1000-5e+10            2    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::min_value   1109542500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::max_value   1998312500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::total            2                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::ON      4201500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::CLK_GATED   3107855000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu4.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu4.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu5.numCycles                         2939708                       # Number of cpu cycles simulated (Cycle)
system.cpu5.cpi                             37.122212                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu5.ipc                              0.026938                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu5.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu5.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu5.commitStats0.numInsts               79190                       # Number of instructions committed (thread level) (Count)
system.cpu5.commitStats0.numOps                154516                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu5.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu5.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu5.commitStats0.cpi                37.122212                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu5.commitStats0.ipc                 0.026938                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu5.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu5.commitStats0.numFpInsts              3236                       # Number of float instructions (Count)
system.cpu5.commitStats0.numIntInsts           148419                       # Number of integer instructions (Count)
system.cpu5.commitStats0.numLoadInsts           21623                       # Number of load instructions (Count)
system.cpu5.commitStats0.numStoreInsts          19148                       # Number of store instructions (Count)
system.cpu5.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu5.commitStats0.committedInstType::No_OpClass          354      0.23%      0.23% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntAlu       110721     71.66%     71.89% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntMult          269      0.17%     72.06% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntDiv           33      0.02%     72.08% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatAdd           72      0.05%     72.13% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCmp            0      0.00%     72.13% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCvt            0      0.00%     72.13% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMult            0      0.00%     72.13% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMultAcc            0      0.00%     72.13% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatDiv            0      0.00%     72.13% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMisc            0      0.00%     72.13% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatSqrt            0      0.00%     72.13% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAdd           46      0.03%     72.16% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAddAcc            0      0.00%     72.16% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAlu          193      0.12%     72.28% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCmp            0      0.00%     72.28% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCvt          796      0.52%     72.80% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMisc         1240      0.80%     73.60% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMult            0      0.00%     73.60% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMultAcc            0      0.00%     73.60% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     73.60% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShift           23      0.01%     73.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     73.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdDiv            0      0.00%     73.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSqrt            0      0.00%     73.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     73.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     73.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     73.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     73.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     73.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     73.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMult            0      0.00%     73.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     73.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     73.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     73.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     73.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     73.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     73.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     73.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     73.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAes            0      0.00%     73.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAesMix            0      0.00%     73.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     73.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     73.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     73.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     73.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     73.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     73.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdPredAlu            0      0.00%     73.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::Matrix            0      0.00%     73.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixMov            0      0.00%     73.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixOP            0      0.00%     73.62% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemRead        21177     13.71%     87.32% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemWrite        19148     12.39%     99.71% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemRead          444      0.29%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::total       154516                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedControl::IsControl        16085                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsDirectControl        14335                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsIndirectControl         1712                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsCondControl        11784                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsUncondControl         4298                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsCall         1527                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsReturn         1524                       # Class of control type instructions committed (Count)
system.cpu5.dcache.demandHits::cpu5.data        37801                       # number of demand (read+write) hits (Count)
system.cpu5.dcache.demandHits::total            37801                       # number of demand (read+write) hits (Count)
system.cpu5.dcache.overallHits::cpu5.data        37900                       # number of overall hits (Count)
system.cpu5.dcache.overallHits::total           37900                       # number of overall hits (Count)
system.cpu5.dcache.demandMisses::cpu5.data         1346                       # number of demand (read+write) misses (Count)
system.cpu5.dcache.demandMisses::total           1346                       # number of demand (read+write) misses (Count)
system.cpu5.dcache.overallMisses::cpu5.data         1741                       # number of overall misses (Count)
system.cpu5.dcache.overallMisses::total          1741                       # number of overall misses (Count)
system.cpu5.dcache.demandAccesses::cpu5.data        39147                       # number of demand (read+write) accesses (Count)
system.cpu5.dcache.demandAccesses::total        39147                       # number of demand (read+write) accesses (Count)
system.cpu5.dcache.overallAccesses::cpu5.data        39641                       # number of overall (read+write) accesses (Count)
system.cpu5.dcache.overallAccesses::total        39641                       # number of overall (read+write) accesses (Count)
system.cpu5.dcache.demandMissRate::cpu5.data     0.034383                       # miss rate for demand accesses (Ratio)
system.cpu5.dcache.demandMissRate::total     0.034383                       # miss rate for demand accesses (Ratio)
system.cpu5.dcache.overallMissRate::cpu5.data     0.043919                       # miss rate for overall accesses (Ratio)
system.cpu5.dcache.overallMissRate::total     0.043919                       # miss rate for overall accesses (Ratio)
system.cpu5.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dcache.writebacks::writebacks         1115                       # number of writebacks (Count)
system.cpu5.dcache.writebacks::total             1115                       # number of writebacks (Count)
system.cpu5.dcache.replacements                  1509                       # number of replacements (Count)
system.cpu5.dcache.LockedRMWReadReq.hits::cpu5.data          486                       # number of LockedRMWReadReq hits (Count)
system.cpu5.dcache.LockedRMWReadReq.hits::total          486                       # number of LockedRMWReadReq hits (Count)
system.cpu5.dcache.LockedRMWReadReq.misses::cpu5.data           75                       # number of LockedRMWReadReq misses (Count)
system.cpu5.dcache.LockedRMWReadReq.misses::total           75                       # number of LockedRMWReadReq misses (Count)
system.cpu5.dcache.LockedRMWReadReq.accesses::cpu5.data          561                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWReadReq.accesses::total          561                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWReadReq.missRate::cpu5.data     0.133690                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.missRate::total     0.133690                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWWriteReq.hits::cpu5.data          561                       # number of LockedRMWWriteReq hits (Count)
system.cpu5.dcache.LockedRMWWriteReq.hits::total          561                       # number of LockedRMWWriteReq hits (Count)
system.cpu5.dcache.LockedRMWWriteReq.accesses::cpu5.data          561                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWWriteReq.accesses::total          561                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.hits::cpu5.data        20013                       # number of ReadReq hits (Count)
system.cpu5.dcache.ReadReq.hits::total          20013                       # number of ReadReq hits (Count)
system.cpu5.dcache.ReadReq.misses::cpu5.data          556                       # number of ReadReq misses (Count)
system.cpu5.dcache.ReadReq.misses::total          556                       # number of ReadReq misses (Count)
system.cpu5.dcache.ReadReq.accesses::cpu5.data        20569                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.accesses::total        20569                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.missRate::cpu5.data     0.027031                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.missRate::total     0.027031                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.SoftPFReq.hits::cpu5.data           99                       # number of SoftPFReq hits (Count)
system.cpu5.dcache.SoftPFReq.hits::total           99                       # number of SoftPFReq hits (Count)
system.cpu5.dcache.SoftPFReq.misses::cpu5.data          395                       # number of SoftPFReq misses (Count)
system.cpu5.dcache.SoftPFReq.misses::total          395                       # number of SoftPFReq misses (Count)
system.cpu5.dcache.SoftPFReq.accesses::cpu5.data          494                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu5.dcache.SoftPFReq.accesses::total          494                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu5.dcache.SoftPFReq.missRate::cpu5.data     0.799595                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu5.dcache.SoftPFReq.missRate::total     0.799595                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu5.dcache.WriteReq.hits::cpu5.data        17788                       # number of WriteReq hits (Count)
system.cpu5.dcache.WriteReq.hits::total         17788                       # number of WriteReq hits (Count)
system.cpu5.dcache.WriteReq.misses::cpu5.data          790                       # number of WriteReq misses (Count)
system.cpu5.dcache.WriteReq.misses::total          790                       # number of WriteReq misses (Count)
system.cpu5.dcache.WriteReq.accesses::cpu5.data        18578                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.WriteReq.accesses::total        18578                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.WriteReq.missRate::cpu5.data     0.042523                       # miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.missRate::total     0.042523                       # miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dcache.tags.tagsInUse         1638.338267                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.dcache.tags.totalRefs               58638                       # Total number of references to valid blocks. (Count)
system.cpu5.dcache.tags.sampledRefs              1874                       # Sample count of references to valid blocks. (Count)
system.cpu5.dcache.tags.avgRefs             31.290288                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.dcache.tags.occupancies::cpu5.data  1638.338267                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.dcache.tags.avgOccs::cpu5.data     0.799970                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dcache.tags.avgOccs::total       0.799970                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dcache.tags.occupanciesTaskId::1024         1621                       # Occupied blocks per task id (Count)
system.cpu5.dcache.tags.ageTaskId_1024::3         1504                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dcache.tags.ageTaskId_1024::4          117                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dcache.tags.ratioOccsTaskId::1024     0.791504                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.dcache.tags.tagAccesses             83207                       # Number of tag accesses (Count)
system.cpu5.dcache.tags.dataAccesses            83207                       # Number of data accesses (Count)
system.cpu5.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dtb_walker_cache.demandHits::cpu5.mmu.dtb.walker           48                       # number of demand (read+write) hits (Count)
system.cpu5.dtb_walker_cache.demandHits::total           48                       # number of demand (read+write) hits (Count)
system.cpu5.dtb_walker_cache.overallHits::cpu5.mmu.dtb.walker           48                       # number of overall hits (Count)
system.cpu5.dtb_walker_cache.overallHits::total           48                       # number of overall hits (Count)
system.cpu5.dtb_walker_cache.demandMisses::cpu5.mmu.dtb.walker           80                       # number of demand (read+write) misses (Count)
system.cpu5.dtb_walker_cache.demandMisses::total           80                       # number of demand (read+write) misses (Count)
system.cpu5.dtb_walker_cache.overallMisses::cpu5.mmu.dtb.walker           80                       # number of overall misses (Count)
system.cpu5.dtb_walker_cache.overallMisses::total           80                       # number of overall misses (Count)
system.cpu5.dtb_walker_cache.demandAccesses::cpu5.mmu.dtb.walker          128                       # number of demand (read+write) accesses (Count)
system.cpu5.dtb_walker_cache.demandAccesses::total          128                       # number of demand (read+write) accesses (Count)
system.cpu5.dtb_walker_cache.overallAccesses::cpu5.mmu.dtb.walker          128                       # number of overall (read+write) accesses (Count)
system.cpu5.dtb_walker_cache.overallAccesses::total          128                       # number of overall (read+write) accesses (Count)
system.cpu5.dtb_walker_cache.demandMissRate::cpu5.mmu.dtb.walker     0.625000                       # miss rate for demand accesses (Ratio)
system.cpu5.dtb_walker_cache.demandMissRate::total     0.625000                       # miss rate for demand accesses (Ratio)
system.cpu5.dtb_walker_cache.overallMissRate::cpu5.mmu.dtb.walker     0.625000                       # miss rate for overall accesses (Ratio)
system.cpu5.dtb_walker_cache.overallMissRate::total     0.625000                       # miss rate for overall accesses (Ratio)
system.cpu5.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dtb_walker_cache.writebacks::writebacks            2                       # number of writebacks (Count)
system.cpu5.dtb_walker_cache.writebacks::total            2                       # number of writebacks (Count)
system.cpu5.dtb_walker_cache.replacements           62                       # number of replacements (Count)
system.cpu5.dtb_walker_cache.ReadReq.hits::cpu5.mmu.dtb.walker           48                       # number of ReadReq hits (Count)
system.cpu5.dtb_walker_cache.ReadReq.hits::total           48                       # number of ReadReq hits (Count)
system.cpu5.dtb_walker_cache.ReadReq.misses::cpu5.mmu.dtb.walker           80                       # number of ReadReq misses (Count)
system.cpu5.dtb_walker_cache.ReadReq.misses::total           80                       # number of ReadReq misses (Count)
system.cpu5.dtb_walker_cache.ReadReq.accesses::cpu5.mmu.dtb.walker          128                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dtb_walker_cache.ReadReq.accesses::total          128                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dtb_walker_cache.ReadReq.missRate::cpu5.mmu.dtb.walker     0.625000                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dtb_walker_cache.ReadReq.missRate::total     0.625000                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dtb_walker_cache.tags.tagsInUse    10.973064                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.dtb_walker_cache.tags.totalRefs          127                       # Total number of references to valid blocks. (Count)
system.cpu5.dtb_walker_cache.tags.sampledRefs           81                       # Sample count of references to valid blocks. (Count)
system.cpu5.dtb_walker_cache.tags.avgRefs     1.567901                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.dtb_walker_cache.tags.occupancies::cpu5.mmu.dtb.walker    10.973064                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.dtb_walker_cache.tags.avgOccs::cpu5.mmu.dtb.walker     0.685816                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dtb_walker_cache.tags.avgOccs::total     0.685816                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dtb_walker_cache.tags.occupanciesTaskId::1024           11                       # Occupied blocks per task id (Count)
system.cpu5.dtb_walker_cache.tags.ageTaskId_1024::3            9                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dtb_walker_cache.tags.ageTaskId_1024::4            2                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.687500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.dtb_walker_cache.tags.tagAccesses          336                       # Number of tag accesses (Count)
system.cpu5.dtb_walker_cache.tags.dataAccesses          336                       # Number of data accesses (Count)
system.cpu5.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu5.exec_context.thread_0.numCallsReturns         3051                       # Number of times a function call or return occured (Count)
system.cpu5.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu5.exec_context.thread_0.numIdleCycles 2852741.194944                       # Number of idle cycles (Cycle)
system.cpu5.exec_context.thread_0.numBusyCycles 86966.805056                       # Number of busy cycles (Cycle)
system.cpu5.exec_context.thread_0.notIdleFraction     0.029583                       # Percentage of non-idle cycles (Ratio)
system.cpu5.exec_context.thread_0.idleFraction     0.970417                       # Percentage of idle cycles (Ratio)
system.cpu5.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu5.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu5.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu5.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu5.executeStats0.numStoreInsts         40771                       # Number of stores executed (Count)
system.cpu5.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu5.executeStats0.numFpAluAccesses         3236                       # Number of float alu accesses (Count)
system.cpu5.executeStats0.numFpRegReads          5602                       # Number of times the floating registers were read (Count)
system.cpu5.executeStats0.numFpRegWrites         2486                       # Number of times the floating registers were written (Count)
system.cpu5.executeStats0.numIntAluAccesses       148419                       # Number of integer alu accesses (Count)
system.cpu5.executeStats0.numIntRegReads       199348                       # Number of times the integer registers were read (Count)
system.cpu5.executeStats0.numIntRegWrites       105112                       # Number of times the integer registers were written (Count)
system.cpu5.executeStats0.numMemRefs            40771                       # Number of memory refs (Count)
system.cpu5.executeStats0.numMiscRegReads        68486                       # Number of times the Misc registers were read (Count)
system.cpu5.executeStats0.numMiscRegWrites          737                       # Number of times the Misc registers were written (Count)
system.cpu5.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu5.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu5.fetchStats0.numInsts                79190                       # Number of instructions fetched (thread level) (Count)
system.cpu5.fetchStats0.numOps                 154516                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu5.fetchStats0.fetchRate            0.026938                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu5.fetchStats0.numBranches             16085                       # Number of branches fetched (Count)
system.cpu5.fetchStats0.branchRate           0.005472                       # Number of branch fetches per cycle (Ratio)
system.cpu5.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu5.icache.demandHits::cpu5.inst       104632                       # number of demand (read+write) hits (Count)
system.cpu5.icache.demandHits::total           104632                       # number of demand (read+write) hits (Count)
system.cpu5.icache.overallHits::cpu5.inst       104632                       # number of overall hits (Count)
system.cpu5.icache.overallHits::total          104632                       # number of overall hits (Count)
system.cpu5.icache.demandMisses::cpu5.inst          774                       # number of demand (read+write) misses (Count)
system.cpu5.icache.demandMisses::total            774                       # number of demand (read+write) misses (Count)
system.cpu5.icache.overallMisses::cpu5.inst          774                       # number of overall misses (Count)
system.cpu5.icache.overallMisses::total           774                       # number of overall misses (Count)
system.cpu5.icache.demandAccesses::cpu5.inst       105406                       # number of demand (read+write) accesses (Count)
system.cpu5.icache.demandAccesses::total       105406                       # number of demand (read+write) accesses (Count)
system.cpu5.icache.overallAccesses::cpu5.inst       105406                       # number of overall (read+write) accesses (Count)
system.cpu5.icache.overallAccesses::total       105406                       # number of overall (read+write) accesses (Count)
system.cpu5.icache.demandMissRate::cpu5.inst     0.007343                       # miss rate for demand accesses (Ratio)
system.cpu5.icache.demandMissRate::total     0.007343                       # miss rate for demand accesses (Ratio)
system.cpu5.icache.overallMissRate::cpu5.inst     0.007343                       # miss rate for overall accesses (Ratio)
system.cpu5.icache.overallMissRate::total     0.007343                       # miss rate for overall accesses (Ratio)
system.cpu5.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.icache.writebacks::writebacks          380                       # number of writebacks (Count)
system.cpu5.icache.writebacks::total              380                       # number of writebacks (Count)
system.cpu5.icache.replacements                   380                       # number of replacements (Count)
system.cpu5.icache.ReadReq.hits::cpu5.inst       104632                       # number of ReadReq hits (Count)
system.cpu5.icache.ReadReq.hits::total         104632                       # number of ReadReq hits (Count)
system.cpu5.icache.ReadReq.misses::cpu5.inst          774                       # number of ReadReq misses (Count)
system.cpu5.icache.ReadReq.misses::total          774                       # number of ReadReq misses (Count)
system.cpu5.icache.ReadReq.accesses::cpu5.inst       105406                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.icache.ReadReq.accesses::total       105406                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.icache.ReadReq.missRate::cpu5.inst     0.007343                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.missRate::total     0.007343                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.icache.tags.tagsInUse         2478.347242                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.icache.tags.totalRefs              471774                       # Total number of references to valid blocks. (Count)
system.cpu5.icache.tags.sampledRefs               380                       # Sample count of references to valid blocks. (Count)
system.cpu5.icache.tags.avgRefs           1241.510526                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.icache.tags.occupancies::cpu5.inst  2478.347242                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.icache.tags.avgOccs::cpu5.inst     0.605065                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.icache.tags.avgOccs::total       0.605065                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.icache.tags.occupanciesTaskId::1024         2485                       # Occupied blocks per task id (Count)
system.cpu5.icache.tags.ageTaskId_1024::3         1927                       # Occupied blocks per task id, per block age (Count)
system.cpu5.icache.tags.ageTaskId_1024::4          558                       # Occupied blocks per task id, per block age (Count)
system.cpu5.icache.tags.ratioOccsTaskId::1024     0.606689                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.icache.tags.tagAccesses            211586                       # Number of tag accesses (Count)
system.cpu5.icache.tags.dataAccesses           211586                       # Number of data accesses (Count)
system.cpu5.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu5.itb_walker_cache.demandHits::cpu5.mmu.itb.walker           73                       # number of demand (read+write) hits (Count)
system.cpu5.itb_walker_cache.demandHits::total           73                       # number of demand (read+write) hits (Count)
system.cpu5.itb_walker_cache.overallHits::cpu5.mmu.itb.walker           73                       # number of overall hits (Count)
system.cpu5.itb_walker_cache.overallHits::total           73                       # number of overall hits (Count)
system.cpu5.itb_walker_cache.demandMisses::cpu5.mmu.itb.walker          111                       # number of demand (read+write) misses (Count)
system.cpu5.itb_walker_cache.demandMisses::total          111                       # number of demand (read+write) misses (Count)
system.cpu5.itb_walker_cache.overallMisses::cpu5.mmu.itb.walker          111                       # number of overall misses (Count)
system.cpu5.itb_walker_cache.overallMisses::total          111                       # number of overall misses (Count)
system.cpu5.itb_walker_cache.demandAccesses::cpu5.mmu.itb.walker          184                       # number of demand (read+write) accesses (Count)
system.cpu5.itb_walker_cache.demandAccesses::total          184                       # number of demand (read+write) accesses (Count)
system.cpu5.itb_walker_cache.overallAccesses::cpu5.mmu.itb.walker          184                       # number of overall (read+write) accesses (Count)
system.cpu5.itb_walker_cache.overallAccesses::total          184                       # number of overall (read+write) accesses (Count)
system.cpu5.itb_walker_cache.demandMissRate::cpu5.mmu.itb.walker     0.603261                       # miss rate for demand accesses (Ratio)
system.cpu5.itb_walker_cache.demandMissRate::total     0.603261                       # miss rate for demand accesses (Ratio)
system.cpu5.itb_walker_cache.overallMissRate::cpu5.mmu.itb.walker     0.603261                       # miss rate for overall accesses (Ratio)
system.cpu5.itb_walker_cache.overallMissRate::total     0.603261                       # miss rate for overall accesses (Ratio)
system.cpu5.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.itb_walker_cache.writebacks::writebacks            3                       # number of writebacks (Count)
system.cpu5.itb_walker_cache.writebacks::total            3                       # number of writebacks (Count)
system.cpu5.itb_walker_cache.replacements           95                       # number of replacements (Count)
system.cpu5.itb_walker_cache.ReadReq.hits::cpu5.mmu.itb.walker           73                       # number of ReadReq hits (Count)
system.cpu5.itb_walker_cache.ReadReq.hits::total           73                       # number of ReadReq hits (Count)
system.cpu5.itb_walker_cache.ReadReq.misses::cpu5.mmu.itb.walker          111                       # number of ReadReq misses (Count)
system.cpu5.itb_walker_cache.ReadReq.misses::total          111                       # number of ReadReq misses (Count)
system.cpu5.itb_walker_cache.ReadReq.accesses::cpu5.mmu.itb.walker          184                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.itb_walker_cache.ReadReq.accesses::total          184                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.itb_walker_cache.ReadReq.missRate::cpu5.mmu.itb.walker     0.603261                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.itb_walker_cache.ReadReq.missRate::total     0.603261                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.itb_walker_cache.tags.tagsInUse     7.967828                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.itb_walker_cache.tags.totalRefs          155                       # Total number of references to valid blocks. (Count)
system.cpu5.itb_walker_cache.tags.sampledRefs          111                       # Sample count of references to valid blocks. (Count)
system.cpu5.itb_walker_cache.tags.avgRefs     1.396396                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.itb_walker_cache.tags.occupancies::cpu5.mmu.itb.walker     7.967828                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.itb_walker_cache.tags.avgOccs::cpu5.mmu.itb.walker     0.497989                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.itb_walker_cache.tags.avgOccs::total     0.497989                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.itb_walker_cache.tags.occupanciesTaskId::1024            8                       # Occupied blocks per task id (Count)
system.cpu5.itb_walker_cache.tags.ageTaskId_1024::3            8                       # Occupied blocks per task id, per block age (Count)
system.cpu5.itb_walker_cache.tags.ratioOccsTaskId::1024     0.500000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.itb_walker_cache.tags.tagAccesses          479                       # Number of tag accesses (Count)
system.cpu5.itb_walker_cache.tags.dataAccesses          479                       # Number of data accesses (Count)
system.cpu5.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.dtb.rdAccesses                  21627                       # TLB accesses on read requests (Count)
system.cpu5.mmu.dtb.wrAccesses                  19150                       # TLB accesses on write requests (Count)
system.cpu5.mmu.dtb.rdMisses                       22                       # TLB misses on read requests (Count)
system.cpu5.mmu.dtb.wrMisses                       10                       # TLB misses on write requests (Count)
system.cpu5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.itb.wrAccesses                 105412                       # TLB accesses on write requests (Count)
system.cpu5.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.itb.wrMisses                       46                       # TLB misses on write requests (Count)
system.cpu5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.numTransitions              3                       # Number of power state transitions (Count)
system.cpu5.power_state.ticksClkGated::samples            2                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::mean   1472338500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::stdev 131323871.401966                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::1000-5e+10            2    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::min_value   1379478500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::max_value   1565198500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::total            2                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::ON    199449500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::CLK_GATED   2944677000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu5.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu5.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu6.numCycles                         3960317                       # Number of cpu cycles simulated (Cycle)
system.cpu6.cpi                             69.941843                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu6.ipc                              0.014298                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu6.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu6.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu6.commitStats0.numInsts               56623                       # Number of instructions committed (thread level) (Count)
system.cpu6.commitStats0.numOps                107199                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu6.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu6.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu6.commitStats0.cpi                69.941843                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu6.commitStats0.ipc                 0.014298                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu6.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu6.commitStats0.numFpInsts                38                       # Number of float instructions (Count)
system.cpu6.commitStats0.numIntInsts           104608                       # Number of integer instructions (Count)
system.cpu6.commitStats0.numLoadInsts           16018                       # Number of load instructions (Count)
system.cpu6.commitStats0.numStoreInsts          12736                       # Number of store instructions (Count)
system.cpu6.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu6.commitStats0.committedInstType::No_OpClass          171      0.16%      0.16% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntAlu        77893     72.66%     72.82% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntMult          335      0.31%     73.13% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntDiv           21      0.02%     73.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatAdd            1      0.00%     73.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCmp            0      0.00%     73.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCvt            0      0.00%     73.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMult            0      0.00%     73.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMultAcc            0      0.00%     73.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatDiv            0      0.00%     73.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMisc            0      0.00%     73.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatSqrt            0      0.00%     73.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAdd            2      0.00%     73.16% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAddAcc            0      0.00%     73.16% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAlu            4      0.00%     73.16% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCmp            0      0.00%     73.16% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCvt            8      0.01%     73.17% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMisc           13      0.01%     73.18% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMult            0      0.00%     73.18% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMultAcc            0      0.00%     73.18% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     73.18% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShift            0      0.00%     73.18% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     73.18% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdDiv            0      0.00%     73.18% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSqrt            0      0.00%     73.18% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     73.18% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     73.18% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     73.18% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     73.18% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     73.18% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     73.18% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMult            0      0.00%     73.18% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     73.18% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     73.18% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     73.18% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     73.18% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     73.18% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     73.18% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     73.18% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     73.18% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAes            0      0.00%     73.18% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAesMix            0      0.00%     73.18% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     73.18% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     73.18% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     73.18% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     73.18% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     73.18% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     73.18% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdPredAlu            0      0.00%     73.18% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::Matrix            0      0.00%     73.18% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixMov            0      0.00%     73.18% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixOP            0      0.00%     73.18% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemRead        16008     14.93%     88.11% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemWrite        12736     11.88%     99.99% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemRead            7      0.01%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::total       107199                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedControl::IsControl        11703                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsDirectControl        10345                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsIndirectControl         1295                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsCondControl         8287                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsUncondControl         3413                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsCall         1190                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsReturn         1169                       # Class of control type instructions committed (Count)
system.cpu6.dcache.demandHits::cpu6.data        26644                       # number of demand (read+write) hits (Count)
system.cpu6.dcache.demandHits::total            26644                       # number of demand (read+write) hits (Count)
system.cpu6.dcache.overallHits::cpu6.data        26888                       # number of overall hits (Count)
system.cpu6.dcache.overallHits::total           26888                       # number of overall hits (Count)
system.cpu6.dcache.demandMisses::cpu6.data          988                       # number of demand (read+write) misses (Count)
system.cpu6.dcache.demandMisses::total            988                       # number of demand (read+write) misses (Count)
system.cpu6.dcache.overallMisses::cpu6.data         1215                       # number of overall misses (Count)
system.cpu6.dcache.overallMisses::total          1215                       # number of overall misses (Count)
system.cpu6.dcache.demandAccesses::cpu6.data        27632                       # number of demand (read+write) accesses (Count)
system.cpu6.dcache.demandAccesses::total        27632                       # number of demand (read+write) accesses (Count)
system.cpu6.dcache.overallAccesses::cpu6.data        28103                       # number of overall (read+write) accesses (Count)
system.cpu6.dcache.overallAccesses::total        28103                       # number of overall (read+write) accesses (Count)
system.cpu6.dcache.demandMissRate::cpu6.data     0.035756                       # miss rate for demand accesses (Ratio)
system.cpu6.dcache.demandMissRate::total     0.035756                       # miss rate for demand accesses (Ratio)
system.cpu6.dcache.overallMissRate::cpu6.data     0.043234                       # miss rate for overall accesses (Ratio)
system.cpu6.dcache.overallMissRate::total     0.043234                       # miss rate for overall accesses (Ratio)
system.cpu6.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dcache.writebacks::writebacks          618                       # number of writebacks (Count)
system.cpu6.dcache.writebacks::total              618                       # number of writebacks (Count)
system.cpu6.dcache.replacements                   948                       # number of replacements (Count)
system.cpu6.dcache.LockedRMWReadReq.hits::cpu6.data          248                       # number of LockedRMWReadReq hits (Count)
system.cpu6.dcache.LockedRMWReadReq.hits::total          248                       # number of LockedRMWReadReq hits (Count)
system.cpu6.dcache.LockedRMWReadReq.misses::cpu6.data           67                       # number of LockedRMWReadReq misses (Count)
system.cpu6.dcache.LockedRMWReadReq.misses::total           67                       # number of LockedRMWReadReq misses (Count)
system.cpu6.dcache.LockedRMWReadReq.accesses::cpu6.data          315                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWReadReq.accesses::total          315                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWReadReq.missRate::cpu6.data     0.212698                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.missRate::total     0.212698                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWWriteReq.hits::cpu6.data          315                       # number of LockedRMWWriteReq hits (Count)
system.cpu6.dcache.LockedRMWWriteReq.hits::total          315                       # number of LockedRMWWriteReq hits (Count)
system.cpu6.dcache.LockedRMWWriteReq.accesses::cpu6.data          315                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWWriteReq.accesses::total          315                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.hits::cpu6.data        14764                       # number of ReadReq hits (Count)
system.cpu6.dcache.ReadReq.hits::total          14764                       # number of ReadReq hits (Count)
system.cpu6.dcache.ReadReq.misses::cpu6.data          466                       # number of ReadReq misses (Count)
system.cpu6.dcache.ReadReq.misses::total          466                       # number of ReadReq misses (Count)
system.cpu6.dcache.ReadReq.accesses::cpu6.data        15230                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.accesses::total        15230                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.missRate::cpu6.data     0.030598                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.missRate::total     0.030598                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.SoftPFReq.hits::cpu6.data          244                       # number of SoftPFReq hits (Count)
system.cpu6.dcache.SoftPFReq.hits::total          244                       # number of SoftPFReq hits (Count)
system.cpu6.dcache.SoftPFReq.misses::cpu6.data          227                       # number of SoftPFReq misses (Count)
system.cpu6.dcache.SoftPFReq.misses::total          227                       # number of SoftPFReq misses (Count)
system.cpu6.dcache.SoftPFReq.accesses::cpu6.data          471                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu6.dcache.SoftPFReq.accesses::total          471                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu6.dcache.SoftPFReq.missRate::cpu6.data     0.481953                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu6.dcache.SoftPFReq.missRate::total     0.481953                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu6.dcache.WriteReq.hits::cpu6.data        11880                       # number of WriteReq hits (Count)
system.cpu6.dcache.WriteReq.hits::total         11880                       # number of WriteReq hits (Count)
system.cpu6.dcache.WriteReq.misses::cpu6.data          522                       # number of WriteReq misses (Count)
system.cpu6.dcache.WriteReq.misses::total          522                       # number of WriteReq misses (Count)
system.cpu6.dcache.WriteReq.accesses::cpu6.data        12402                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.WriteReq.accesses::total        12402                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.WriteReq.missRate::cpu6.data     0.042090                       # miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.missRate::total     0.042090                       # miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dcache.tags.tagsInUse         1670.259048                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.dcache.tags.totalRefs               55709                       # Total number of references to valid blocks. (Count)
system.cpu6.dcache.tags.sampledRefs              1239                       # Sample count of references to valid blocks. (Count)
system.cpu6.dcache.tags.avgRefs             44.962873                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.dcache.tags.occupancies::cpu6.data  1670.259048                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.dcache.tags.avgOccs::cpu6.data     0.815556                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dcache.tags.avgOccs::total       0.815556                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dcache.tags.occupanciesTaskId::1024         1650                       # Occupied blocks per task id (Count)
system.cpu6.dcache.tags.ageTaskId_1024::3         1555                       # Occupied blocks per task id, per block age (Count)
system.cpu6.dcache.tags.ageTaskId_1024::4           95                       # Occupied blocks per task id, per block age (Count)
system.cpu6.dcache.tags.ratioOccsTaskId::1024     0.805664                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.dcache.tags.tagAccesses             58640                       # Number of tag accesses (Count)
system.cpu6.dcache.tags.dataAccesses            58640                       # Number of data accesses (Count)
system.cpu6.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dtb_walker_cache.demandHits::cpu6.mmu.dtb.walker           27                       # number of demand (read+write) hits (Count)
system.cpu6.dtb_walker_cache.demandHits::total           27                       # number of demand (read+write) hits (Count)
system.cpu6.dtb_walker_cache.overallHits::cpu6.mmu.dtb.walker           27                       # number of overall hits (Count)
system.cpu6.dtb_walker_cache.overallHits::total           27                       # number of overall hits (Count)
system.cpu6.dtb_walker_cache.demandMisses::cpu6.mmu.dtb.walker           57                       # number of demand (read+write) misses (Count)
system.cpu6.dtb_walker_cache.demandMisses::total           57                       # number of demand (read+write) misses (Count)
system.cpu6.dtb_walker_cache.overallMisses::cpu6.mmu.dtb.walker           57                       # number of overall misses (Count)
system.cpu6.dtb_walker_cache.overallMisses::total           57                       # number of overall misses (Count)
system.cpu6.dtb_walker_cache.demandAccesses::cpu6.mmu.dtb.walker           84                       # number of demand (read+write) accesses (Count)
system.cpu6.dtb_walker_cache.demandAccesses::total           84                       # number of demand (read+write) accesses (Count)
system.cpu6.dtb_walker_cache.overallAccesses::cpu6.mmu.dtb.walker           84                       # number of overall (read+write) accesses (Count)
system.cpu6.dtb_walker_cache.overallAccesses::total           84                       # number of overall (read+write) accesses (Count)
system.cpu6.dtb_walker_cache.demandMissRate::cpu6.mmu.dtb.walker     0.678571                       # miss rate for demand accesses (Ratio)
system.cpu6.dtb_walker_cache.demandMissRate::total     0.678571                       # miss rate for demand accesses (Ratio)
system.cpu6.dtb_walker_cache.overallMissRate::cpu6.mmu.dtb.walker     0.678571                       # miss rate for overall accesses (Ratio)
system.cpu6.dtb_walker_cache.overallMissRate::total     0.678571                       # miss rate for overall accesses (Ratio)
system.cpu6.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dtb_walker_cache.replacements           39                       # number of replacements (Count)
system.cpu6.dtb_walker_cache.ReadReq.hits::cpu6.mmu.dtb.walker           27                       # number of ReadReq hits (Count)
system.cpu6.dtb_walker_cache.ReadReq.hits::total           27                       # number of ReadReq hits (Count)
system.cpu6.dtb_walker_cache.ReadReq.misses::cpu6.mmu.dtb.walker           57                       # number of ReadReq misses (Count)
system.cpu6.dtb_walker_cache.ReadReq.misses::total           57                       # number of ReadReq misses (Count)
system.cpu6.dtb_walker_cache.ReadReq.accesses::cpu6.mmu.dtb.walker           84                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dtb_walker_cache.ReadReq.accesses::total           84                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dtb_walker_cache.ReadReq.missRate::cpu6.mmu.dtb.walker     0.678571                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dtb_walker_cache.ReadReq.missRate::total     0.678571                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dtb_walker_cache.tags.tagsInUse     1.269090                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.dtb_walker_cache.tags.totalRefs           84                       # Total number of references to valid blocks. (Count)
system.cpu6.dtb_walker_cache.tags.sampledRefs           57                       # Sample count of references to valid blocks. (Count)
system.cpu6.dtb_walker_cache.tags.avgRefs     1.473684                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.dtb_walker_cache.tags.occupancies::cpu6.mmu.dtb.walker     1.269090                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.dtb_walker_cache.tags.avgOccs::cpu6.mmu.dtb.walker     0.079318                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dtb_walker_cache.tags.avgOccs::total     0.079318                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dtb_walker_cache.tags.occupanciesTaskId::1024            1                       # Occupied blocks per task id (Count)
system.cpu6.dtb_walker_cache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu6.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.062500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.dtb_walker_cache.tags.tagAccesses          225                       # Number of tag accesses (Count)
system.cpu6.dtb_walker_cache.tags.dataAccesses          225                       # Number of data accesses (Count)
system.cpu6.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu6.exec_context.thread_0.numCallsReturns         2359                       # Number of times a function call or return occured (Count)
system.cpu6.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu6.exec_context.thread_0.numIdleCycles 3878528.388629                       # Number of idle cycles (Cycle)
system.cpu6.exec_context.thread_0.numBusyCycles 81788.611371                       # Number of busy cycles (Cycle)
system.cpu6.exec_context.thread_0.notIdleFraction     0.020652                       # Percentage of non-idle cycles (Ratio)
system.cpu6.exec_context.thread_0.idleFraction     0.979348                       # Percentage of idle cycles (Ratio)
system.cpu6.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu6.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu6.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu6.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu6.executeStats0.numStoreInsts         28754                       # Number of stores executed (Count)
system.cpu6.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu6.executeStats0.numFpAluAccesses           38                       # Number of float alu accesses (Count)
system.cpu6.executeStats0.numFpRegReads            65                       # Number of times the floating registers were read (Count)
system.cpu6.executeStats0.numFpRegWrites           31                       # Number of times the floating registers were written (Count)
system.cpu6.executeStats0.numIntAluAccesses       104608                       # Number of integer alu accesses (Count)
system.cpu6.executeStats0.numIntRegReads       139750                       # Number of times the integer registers were read (Count)
system.cpu6.executeStats0.numIntRegWrites        73393                       # Number of times the integer registers were written (Count)
system.cpu6.executeStats0.numMemRefs            28754                       # Number of memory refs (Count)
system.cpu6.executeStats0.numMiscRegReads        49514                       # Number of times the Misc registers were read (Count)
system.cpu6.executeStats0.numMiscRegWrites         1022                       # Number of times the Misc registers were written (Count)
system.cpu6.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu6.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu6.fetchStats0.numInsts                56623                       # Number of instructions fetched (thread level) (Count)
system.cpu6.fetchStats0.numOps                 107199                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu6.fetchStats0.fetchRate            0.014298                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu6.fetchStats0.numBranches             11703                       # Number of branches fetched (Count)
system.cpu6.fetchStats0.branchRate           0.002955                       # Number of branch fetches per cycle (Ratio)
system.cpu6.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu6.icache.demandHits::cpu6.inst        74856                       # number of demand (read+write) hits (Count)
system.cpu6.icache.demandHits::total            74856                       # number of demand (read+write) hits (Count)
system.cpu6.icache.overallHits::cpu6.inst        74856                       # number of overall hits (Count)
system.cpu6.icache.overallHits::total           74856                       # number of overall hits (Count)
system.cpu6.icache.demandMisses::cpu6.inst          581                       # number of demand (read+write) misses (Count)
system.cpu6.icache.demandMisses::total            581                       # number of demand (read+write) misses (Count)
system.cpu6.icache.overallMisses::cpu6.inst          581                       # number of overall misses (Count)
system.cpu6.icache.overallMisses::total           581                       # number of overall misses (Count)
system.cpu6.icache.demandAccesses::cpu6.inst        75437                       # number of demand (read+write) accesses (Count)
system.cpu6.icache.demandAccesses::total        75437                       # number of demand (read+write) accesses (Count)
system.cpu6.icache.overallAccesses::cpu6.inst        75437                       # number of overall (read+write) accesses (Count)
system.cpu6.icache.overallAccesses::total        75437                       # number of overall (read+write) accesses (Count)
system.cpu6.icache.demandMissRate::cpu6.inst     0.007702                       # miss rate for demand accesses (Ratio)
system.cpu6.icache.demandMissRate::total     0.007702                       # miss rate for demand accesses (Ratio)
system.cpu6.icache.overallMissRate::cpu6.inst     0.007702                       # miss rate for overall accesses (Ratio)
system.cpu6.icache.overallMissRate::total     0.007702                       # miss rate for overall accesses (Ratio)
system.cpu6.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.icache.writebacks::writebacks          281                       # number of writebacks (Count)
system.cpu6.icache.writebacks::total              281                       # number of writebacks (Count)
system.cpu6.icache.replacements                   281                       # number of replacements (Count)
system.cpu6.icache.ReadReq.hits::cpu6.inst        74856                       # number of ReadReq hits (Count)
system.cpu6.icache.ReadReq.hits::total          74856                       # number of ReadReq hits (Count)
system.cpu6.icache.ReadReq.misses::cpu6.inst          581                       # number of ReadReq misses (Count)
system.cpu6.icache.ReadReq.misses::total          581                       # number of ReadReq misses (Count)
system.cpu6.icache.ReadReq.accesses::cpu6.inst        75437                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.icache.ReadReq.accesses::total        75437                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.icache.ReadReq.missRate::cpu6.inst     0.007702                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.missRate::total     0.007702                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.icache.tags.tagsInUse         2716.745936                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.icache.tags.totalRefs              970023                       # Total number of references to valid blocks. (Count)
system.cpu6.icache.tags.sampledRefs               281                       # Sample count of references to valid blocks. (Count)
system.cpu6.icache.tags.avgRefs           3452.039146                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.icache.tags.occupancies::cpu6.inst  2716.745936                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.icache.tags.avgOccs::cpu6.inst     0.663268                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.icache.tags.avgOccs::total       0.663268                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.icache.tags.occupanciesTaskId::1024         2729                       # Occupied blocks per task id (Count)
system.cpu6.icache.tags.ageTaskId_1024::3         2223                       # Occupied blocks per task id, per block age (Count)
system.cpu6.icache.tags.ageTaskId_1024::4          506                       # Occupied blocks per task id, per block age (Count)
system.cpu6.icache.tags.ratioOccsTaskId::1024     0.666260                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.icache.tags.tagAccesses            151455                       # Number of tag accesses (Count)
system.cpu6.icache.tags.dataAccesses           151455                       # Number of data accesses (Count)
system.cpu6.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu6.itb_walker_cache.demandHits::cpu6.mmu.itb.walker           36                       # number of demand (read+write) hits (Count)
system.cpu6.itb_walker_cache.demandHits::total           36                       # number of demand (read+write) hits (Count)
system.cpu6.itb_walker_cache.overallHits::cpu6.mmu.itb.walker           36                       # number of overall hits (Count)
system.cpu6.itb_walker_cache.overallHits::total           36                       # number of overall hits (Count)
system.cpu6.itb_walker_cache.demandMisses::cpu6.mmu.itb.walker           83                       # number of demand (read+write) misses (Count)
system.cpu6.itb_walker_cache.demandMisses::total           83                       # number of demand (read+write) misses (Count)
system.cpu6.itb_walker_cache.overallMisses::cpu6.mmu.itb.walker           83                       # number of overall misses (Count)
system.cpu6.itb_walker_cache.overallMisses::total           83                       # number of overall misses (Count)
system.cpu6.itb_walker_cache.demandAccesses::cpu6.mmu.itb.walker          119                       # number of demand (read+write) accesses (Count)
system.cpu6.itb_walker_cache.demandAccesses::total          119                       # number of demand (read+write) accesses (Count)
system.cpu6.itb_walker_cache.overallAccesses::cpu6.mmu.itb.walker          119                       # number of overall (read+write) accesses (Count)
system.cpu6.itb_walker_cache.overallAccesses::total          119                       # number of overall (read+write) accesses (Count)
system.cpu6.itb_walker_cache.demandMissRate::cpu6.mmu.itb.walker     0.697479                       # miss rate for demand accesses (Ratio)
system.cpu6.itb_walker_cache.demandMissRate::total     0.697479                       # miss rate for demand accesses (Ratio)
system.cpu6.itb_walker_cache.overallMissRate::cpu6.mmu.itb.walker     0.697479                       # miss rate for overall accesses (Ratio)
system.cpu6.itb_walker_cache.overallMissRate::total     0.697479                       # miss rate for overall accesses (Ratio)
system.cpu6.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.itb_walker_cache.replacements           59                       # number of replacements (Count)
system.cpu6.itb_walker_cache.ReadReq.hits::cpu6.mmu.itb.walker           36                       # number of ReadReq hits (Count)
system.cpu6.itb_walker_cache.ReadReq.hits::total           36                       # number of ReadReq hits (Count)
system.cpu6.itb_walker_cache.ReadReq.misses::cpu6.mmu.itb.walker           83                       # number of ReadReq misses (Count)
system.cpu6.itb_walker_cache.ReadReq.misses::total           83                       # number of ReadReq misses (Count)
system.cpu6.itb_walker_cache.ReadReq.accesses::cpu6.mmu.itb.walker          119                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.itb_walker_cache.ReadReq.accesses::total          119                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.itb_walker_cache.ReadReq.missRate::cpu6.mmu.itb.walker     0.697479                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.itb_walker_cache.ReadReq.missRate::total     0.697479                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.itb_walker_cache.tags.tagsInUse     0.304596                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.itb_walker_cache.tags.totalRefs          119                       # Total number of references to valid blocks. (Count)
system.cpu6.itb_walker_cache.tags.sampledRefs           83                       # Sample count of references to valid blocks. (Count)
system.cpu6.itb_walker_cache.tags.avgRefs     1.433735                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.itb_walker_cache.tags.occupancies::cpu6.mmu.itb.walker     0.304596                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.itb_walker_cache.tags.avgOccs::cpu6.mmu.itb.walker     0.019037                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.itb_walker_cache.tags.avgOccs::total     0.019037                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.itb_walker_cache.tags.tagAccesses          321                       # Number of tag accesses (Count)
system.cpu6.itb_walker_cache.tags.dataAccesses          321                       # Number of data accesses (Count)
system.cpu6.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.dtb.rdAccesses                  16021                       # TLB accesses on read requests (Count)
system.cpu6.mmu.dtb.wrAccesses                  12727                       # TLB accesses on write requests (Count)
system.cpu6.mmu.dtb.rdMisses                        7                       # TLB misses on read requests (Count)
system.cpu6.mmu.dtb.wrMisses                       14                       # TLB misses on write requests (Count)
system.cpu6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.itb.wrAccesses                  75452                       # TLB accesses on write requests (Count)
system.cpu6.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.itb.wrMisses                       30                       # TLB misses on write requests (Count)
system.cpu6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.numTransitions             11                       # Number of power state transitions (Count)
system.cpu6.power_state.ticksClkGated::samples            6                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::mean 528664583.333333                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::stdev 792675029.782534                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::min_value      1000000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::max_value   2017438500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::total            6                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::ON     62667500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::CLK_GATED   3171987500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu6.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu6.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu7.numCycles                         1884312                       # Number of cpu cycles simulated (Cycle)
system.cpu7.cpi                            530.343935                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu7.ipc                              0.001886                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu7.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu7.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu7.commitStats0.numInsts                3553                       # Number of instructions committed (thread level) (Count)
system.cpu7.commitStats0.numOps                  7123                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu7.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu7.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu7.commitStats0.cpi               530.343935                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu7.commitStats0.ipc                 0.001886                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu7.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu7.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu7.commitStats0.numIntInsts             7031                       # Number of integer instructions (Count)
system.cpu7.commitStats0.numLoadInsts            1039                       # Number of load instructions (Count)
system.cpu7.commitStats0.numStoreInsts            536                       # Number of store instructions (Count)
system.cpu7.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu7.commitStats0.committedInstType::No_OpClass           18      0.25%      0.25% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntAlu         5505     77.28%     77.54% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntMult           19      0.27%     77.80% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntDiv            7      0.10%     77.90% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatAdd            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCmp            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCvt            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMult            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatDiv            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMisc            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAdd            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAlu            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCmp            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCvt            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMisc            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMult            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMultAcc            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShift            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdDiv            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSqrt            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMult            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAes            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAesMix            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdPredAlu            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::Matrix            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixMov            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixOP            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemRead         1038     14.57%     92.48% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemWrite          536      7.52%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::total         7123                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedControl::IsControl          727                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsDirectControl          618                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsIndirectControl          106                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsCondControl          461                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsUncondControl          265                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsCall           96                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsReturn           96                       # Class of control type instructions committed (Count)
system.cpu7.dcache.demandHits::cpu7.data         1478                       # number of demand (read+write) hits (Count)
system.cpu7.dcache.demandHits::total             1478                       # number of demand (read+write) hits (Count)
system.cpu7.dcache.overallHits::cpu7.data         1478                       # number of overall hits (Count)
system.cpu7.dcache.overallHits::total            1478                       # number of overall hits (Count)
system.cpu7.dcache.demandMisses::cpu7.data           84                       # number of demand (read+write) misses (Count)
system.cpu7.dcache.demandMisses::total             84                       # number of demand (read+write) misses (Count)
system.cpu7.dcache.overallMisses::cpu7.data           84                       # number of overall misses (Count)
system.cpu7.dcache.overallMisses::total            84                       # number of overall misses (Count)
system.cpu7.dcache.demandAccesses::cpu7.data         1562                       # number of demand (read+write) accesses (Count)
system.cpu7.dcache.demandAccesses::total         1562                       # number of demand (read+write) accesses (Count)
system.cpu7.dcache.overallAccesses::cpu7.data         1562                       # number of overall (read+write) accesses (Count)
system.cpu7.dcache.overallAccesses::total         1562                       # number of overall (read+write) accesses (Count)
system.cpu7.dcache.demandMissRate::cpu7.data     0.053777                       # miss rate for demand accesses (Ratio)
system.cpu7.dcache.demandMissRate::total     0.053777                       # miss rate for demand accesses (Ratio)
system.cpu7.dcache.overallMissRate::cpu7.data     0.053777                       # miss rate for overall accesses (Ratio)
system.cpu7.dcache.overallMissRate::total     0.053777                       # miss rate for overall accesses (Ratio)
system.cpu7.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dcache.writebacks::writebacks            9                       # number of writebacks (Count)
system.cpu7.dcache.writebacks::total                9                       # number of writebacks (Count)
system.cpu7.dcache.replacements                    16                       # number of replacements (Count)
system.cpu7.dcache.LockedRMWReadReq.hits::cpu7.data            6                       # number of LockedRMWReadReq hits (Count)
system.cpu7.dcache.LockedRMWReadReq.hits::total            6                       # number of LockedRMWReadReq hits (Count)
system.cpu7.dcache.LockedRMWReadReq.misses::cpu7.data            2                       # number of LockedRMWReadReq misses (Count)
system.cpu7.dcache.LockedRMWReadReq.misses::total            2                       # number of LockedRMWReadReq misses (Count)
system.cpu7.dcache.LockedRMWReadReq.accesses::cpu7.data            8                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWReadReq.accesses::total            8                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWReadReq.missRate::cpu7.data     0.250000                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.missRate::total     0.250000                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWWriteReq.hits::cpu7.data            8                       # number of LockedRMWWriteReq hits (Count)
system.cpu7.dcache.LockedRMWWriteReq.hits::total            8                       # number of LockedRMWWriteReq hits (Count)
system.cpu7.dcache.LockedRMWWriteReq.accesses::cpu7.data            8                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWWriteReq.accesses::total            8                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.hits::cpu7.data          967                       # number of ReadReq hits (Count)
system.cpu7.dcache.ReadReq.hits::total            967                       # number of ReadReq hits (Count)
system.cpu7.dcache.ReadReq.misses::cpu7.data           66                       # number of ReadReq misses (Count)
system.cpu7.dcache.ReadReq.misses::total           66                       # number of ReadReq misses (Count)
system.cpu7.dcache.ReadReq.accesses::cpu7.data         1033                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.accesses::total         1033                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.missRate::cpu7.data     0.063892                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.missRate::total     0.063892                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.WriteReq.hits::cpu7.data          511                       # number of WriteReq hits (Count)
system.cpu7.dcache.WriteReq.hits::total           511                       # number of WriteReq hits (Count)
system.cpu7.dcache.WriteReq.misses::cpu7.data           18                       # number of WriteReq misses (Count)
system.cpu7.dcache.WriteReq.misses::total           18                       # number of WriteReq misses (Count)
system.cpu7.dcache.WriteReq.accesses::cpu7.data          529                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.WriteReq.accesses::total          529                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.WriteReq.missRate::cpu7.data     0.034026                       # miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.missRate::total     0.034026                       # miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dcache.tags.tagsInUse         1301.131506                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.dcache.tags.totalRefs                 628                       # Total number of references to valid blocks. (Count)
system.cpu7.dcache.tags.sampledRefs                81                       # Sample count of references to valid blocks. (Count)
system.cpu7.dcache.tags.avgRefs              7.753086                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.dcache.tags.occupancies::cpu7.data  1301.131506                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.dcache.tags.avgOccs::cpu7.data     0.635318                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dcache.tags.avgOccs::total       0.635318                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dcache.tags.occupanciesTaskId::1024         1289                       # Occupied blocks per task id (Count)
system.cpu7.dcache.tags.ageTaskId_1024::3         1236                       # Occupied blocks per task id, per block age (Count)
system.cpu7.dcache.tags.ageTaskId_1024::4           53                       # Occupied blocks per task id, per block age (Count)
system.cpu7.dcache.tags.ratioOccsTaskId::1024     0.629395                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.dcache.tags.tagAccesses              3237                       # Number of tag accesses (Count)
system.cpu7.dcache.tags.dataAccesses             3237                       # Number of data accesses (Count)
system.cpu7.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu7.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dtb_walker_cache.tags.tagsInUse           11                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu7.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu7.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.dtb_walker_cache.tags.occupancies::cpu7.mmu.dtb.walker           11                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.dtb_walker_cache.tags.avgOccs::cpu7.mmu.dtb.walker     0.687500                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dtb_walker_cache.tags.avgOccs::total     0.687500                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dtb_walker_cache.tags.occupanciesTaskId::1024           11                       # Occupied blocks per task id (Count)
system.cpu7.dtb_walker_cache.tags.ageTaskId_1024::3           10                       # Occupied blocks per task id, per block age (Count)
system.cpu7.dtb_walker_cache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu7.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.687500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu7.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu7.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu7.exec_context.thread_0.numCallsReturns          192                       # Number of times a function call or return occured (Count)
system.cpu7.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu7.exec_context.thread_0.numIdleCycles 1881702.978267                       # Number of idle cycles (Cycle)
system.cpu7.exec_context.thread_0.numBusyCycles  2609.021733                       # Number of busy cycles (Cycle)
system.cpu7.exec_context.thread_0.notIdleFraction     0.001385                       # Percentage of non-idle cycles (Ratio)
system.cpu7.exec_context.thread_0.idleFraction     0.998615                       # Percentage of idle cycles (Ratio)
system.cpu7.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu7.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu7.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu7.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu7.executeStats0.numStoreInsts          1575                       # Number of stores executed (Count)
system.cpu7.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu7.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu7.executeStats0.numIntAluAccesses         7031                       # Number of integer alu accesses (Count)
system.cpu7.executeStats0.numIntRegReads         9341                       # Number of times the integer registers were read (Count)
system.cpu7.executeStats0.numIntRegWrites         5278                       # Number of times the integer registers were written (Count)
system.cpu7.executeStats0.numMemRefs             1575                       # Number of memory refs (Count)
system.cpu7.executeStats0.numMiscRegReads         3003                       # Number of times the Misc registers were read (Count)
system.cpu7.executeStats0.numMiscRegWrites           42                       # Number of times the Misc registers were written (Count)
system.cpu7.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu7.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu7.fetchStats0.numInsts                 3553                       # Number of instructions fetched (thread level) (Count)
system.cpu7.fetchStats0.numOps                   7123                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu7.fetchStats0.fetchRate            0.001886                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu7.fetchStats0.numBranches               727                       # Number of branches fetched (Count)
system.cpu7.fetchStats0.branchRate           0.000386                       # Number of branch fetches per cycle (Ratio)
system.cpu7.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu7.icache.demandHits::cpu7.inst         4809                       # number of demand (read+write) hits (Count)
system.cpu7.icache.demandHits::total             4809                       # number of demand (read+write) hits (Count)
system.cpu7.icache.overallHits::cpu7.inst         4809                       # number of overall hits (Count)
system.cpu7.icache.overallHits::total            4809                       # number of overall hits (Count)
system.cpu7.icache.demandMisses::cpu7.inst           41                       # number of demand (read+write) misses (Count)
system.cpu7.icache.demandMisses::total             41                       # number of demand (read+write) misses (Count)
system.cpu7.icache.overallMisses::cpu7.inst           41                       # number of overall misses (Count)
system.cpu7.icache.overallMisses::total            41                       # number of overall misses (Count)
system.cpu7.icache.demandAccesses::cpu7.inst         4850                       # number of demand (read+write) accesses (Count)
system.cpu7.icache.demandAccesses::total         4850                       # number of demand (read+write) accesses (Count)
system.cpu7.icache.overallAccesses::cpu7.inst         4850                       # number of overall (read+write) accesses (Count)
system.cpu7.icache.overallAccesses::total         4850                       # number of overall (read+write) accesses (Count)
system.cpu7.icache.demandMissRate::cpu7.inst     0.008454                       # miss rate for demand accesses (Ratio)
system.cpu7.icache.demandMissRate::total     0.008454                       # miss rate for demand accesses (Ratio)
system.cpu7.icache.overallMissRate::cpu7.inst     0.008454                       # miss rate for overall accesses (Ratio)
system.cpu7.icache.overallMissRate::total     0.008454                       # miss rate for overall accesses (Ratio)
system.cpu7.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.icache.writebacks::writebacks           38                       # number of writebacks (Count)
system.cpu7.icache.writebacks::total               38                       # number of writebacks (Count)
system.cpu7.icache.replacements                    38                       # number of replacements (Count)
system.cpu7.icache.ReadReq.hits::cpu7.inst         4809                       # number of ReadReq hits (Count)
system.cpu7.icache.ReadReq.hits::total           4809                       # number of ReadReq hits (Count)
system.cpu7.icache.ReadReq.misses::cpu7.inst           41                       # number of ReadReq misses (Count)
system.cpu7.icache.ReadReq.misses::total           41                       # number of ReadReq misses (Count)
system.cpu7.icache.ReadReq.accesses::cpu7.inst         4850                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.icache.ReadReq.accesses::total         4850                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.icache.ReadReq.missRate::cpu7.inst     0.008454                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.missRate::total     0.008454                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.icache.tags.tagsInUse         2734.438994                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.icache.tags.totalRefs                3381                       # Total number of references to valid blocks. (Count)
system.cpu7.icache.tags.sampledRefs                38                       # Sample count of references to valid blocks. (Count)
system.cpu7.icache.tags.avgRefs             88.973684                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.icache.tags.occupancies::cpu7.inst  2734.438994                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.icache.tags.avgOccs::cpu7.inst     0.667588                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.icache.tags.avgOccs::total       0.667588                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.icache.tags.occupanciesTaskId::1024         2735                       # Occupied blocks per task id (Count)
system.cpu7.icache.tags.ageTaskId_1024::3         2268                       # Occupied blocks per task id, per block age (Count)
system.cpu7.icache.tags.ageTaskId_1024::4          467                       # Occupied blocks per task id, per block age (Count)
system.cpu7.icache.tags.ratioOccsTaskId::1024     0.667725                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.icache.tags.tagAccesses              9741                       # Number of tag accesses (Count)
system.cpu7.icache.tags.dataAccesses             9741                       # Number of data accesses (Count)
system.cpu7.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu7.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu7.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.itb_walker_cache.tags.tagsInUse           14                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu7.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu7.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.itb_walker_cache.tags.occupancies::cpu7.mmu.itb.walker           14                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.itb_walker_cache.tags.avgOccs::cpu7.mmu.itb.walker     0.875000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.itb_walker_cache.tags.avgOccs::total     0.875000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.itb_walker_cache.tags.occupanciesTaskId::1024           14                       # Occupied blocks per task id (Count)
system.cpu7.itb_walker_cache.tags.ageTaskId_1024::3           14                       # Occupied blocks per task id, per block age (Count)
system.cpu7.itb_walker_cache.tags.ratioOccsTaskId::1024     0.875000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu7.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu7.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.dtb.rdAccesses                   1042                       # TLB accesses on read requests (Count)
system.cpu7.mmu.dtb.wrAccesses                    538                       # TLB accesses on write requests (Count)
system.cpu7.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu7.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu7.mmu.itb.wrAccesses                   4850                       # TLB accesses on write requests (Count)
system.cpu7.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu7.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.numTransitions              2                       # Number of power state transitions (Count)
system.cpu7.power_state.ticksClkGated::samples            2                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::mean   1615226750                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::stdev 1204111985.139308                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::1000-5e+10            2    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::min_value    763791000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::max_value   2466662500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::total            2                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::ON      4201500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::CLK_GATED   3230453500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu7.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu7.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu8.numCycles                         1461056                       # Number of cpu cycles simulated (Cycle)
system.cpu8.cpi                            410.755131                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu8.ipc                              0.002435                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu8.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu8.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu8.commitStats0.numInsts                3557                       # Number of instructions committed (thread level) (Count)
system.cpu8.commitStats0.numOps                  7130                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu8.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu8.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu8.commitStats0.cpi               410.755131                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu8.commitStats0.ipc                 0.002435                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu8.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu8.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu8.commitStats0.numIntInsts             7037                       # Number of integer instructions (Count)
system.cpu8.commitStats0.numLoadInsts            1040                       # Number of load instructions (Count)
system.cpu8.commitStats0.numStoreInsts            537                       # Number of store instructions (Count)
system.cpu8.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu8.commitStats0.committedInstType::No_OpClass           18      0.25%      0.25% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntAlu         5510     77.28%     77.53% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntMult           19      0.27%     77.80% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntDiv            7      0.10%     77.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatAdd            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatCmp            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatCvt            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMult            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatDiv            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMisc            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAdd            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAlu            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdCmp            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdCvt            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMisc            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMult            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMultAcc            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShift            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdDiv            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSqrt            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMult            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAes            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAesMix            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdPredAlu            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::Matrix            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MatrixMov            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MatrixOP            0      0.00%     77.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MemRead         1039     14.57%     92.47% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MemWrite          537      7.53%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::total         7130                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedControl::IsControl          728                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsDirectControl          619                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsIndirectControl          106                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsCondControl          462                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsUncondControl          265                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsCall           96                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsReturn           96                       # Class of control type instructions committed (Count)
system.cpu8.dcache.demandHits::cpu8.data         1510                       # number of demand (read+write) hits (Count)
system.cpu8.dcache.demandHits::total             1510                       # number of demand (read+write) hits (Count)
system.cpu8.dcache.overallHits::cpu8.data         1510                       # number of overall hits (Count)
system.cpu8.dcache.overallHits::total            1510                       # number of overall hits (Count)
system.cpu8.dcache.demandMisses::cpu8.data           54                       # number of demand (read+write) misses (Count)
system.cpu8.dcache.demandMisses::total             54                       # number of demand (read+write) misses (Count)
system.cpu8.dcache.overallMisses::cpu8.data           54                       # number of overall misses (Count)
system.cpu8.dcache.overallMisses::total            54                       # number of overall misses (Count)
system.cpu8.dcache.demandAccesses::cpu8.data         1564                       # number of demand (read+write) accesses (Count)
system.cpu8.dcache.demandAccesses::total         1564                       # number of demand (read+write) accesses (Count)
system.cpu8.dcache.overallAccesses::cpu8.data         1564                       # number of overall (read+write) accesses (Count)
system.cpu8.dcache.overallAccesses::total         1564                       # number of overall (read+write) accesses (Count)
system.cpu8.dcache.demandMissRate::cpu8.data     0.034527                       # miss rate for demand accesses (Ratio)
system.cpu8.dcache.demandMissRate::total     0.034527                       # miss rate for demand accesses (Ratio)
system.cpu8.dcache.overallMissRate::cpu8.data     0.034527                       # miss rate for overall accesses (Ratio)
system.cpu8.dcache.overallMissRate::total     0.034527                       # miss rate for overall accesses (Ratio)
system.cpu8.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu8.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu8.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu8.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu8.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.dcache.writebacks::writebacks            8                       # number of writebacks (Count)
system.cpu8.dcache.writebacks::total                8                       # number of writebacks (Count)
system.cpu8.dcache.replacements                     9                       # number of replacements (Count)
system.cpu8.dcache.LockedRMWReadReq.hits::cpu8.data            6                       # number of LockedRMWReadReq hits (Count)
system.cpu8.dcache.LockedRMWReadReq.hits::total            6                       # number of LockedRMWReadReq hits (Count)
system.cpu8.dcache.LockedRMWReadReq.misses::cpu8.data            2                       # number of LockedRMWReadReq misses (Count)
system.cpu8.dcache.LockedRMWReadReq.misses::total            2                       # number of LockedRMWReadReq misses (Count)
system.cpu8.dcache.LockedRMWReadReq.accesses::cpu8.data            8                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu8.dcache.LockedRMWReadReq.accesses::total            8                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu8.dcache.LockedRMWReadReq.missRate::cpu8.data     0.250000                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu8.dcache.LockedRMWReadReq.missRate::total     0.250000                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu8.dcache.LockedRMWWriteReq.hits::cpu8.data            8                       # number of LockedRMWWriteReq hits (Count)
system.cpu8.dcache.LockedRMWWriteReq.hits::total            8                       # number of LockedRMWWriteReq hits (Count)
system.cpu8.dcache.LockedRMWWriteReq.accesses::cpu8.data            8                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu8.dcache.LockedRMWWriteReq.accesses::total            8                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu8.dcache.ReadReq.hits::cpu8.data          991                       # number of ReadReq hits (Count)
system.cpu8.dcache.ReadReq.hits::total            991                       # number of ReadReq hits (Count)
system.cpu8.dcache.ReadReq.misses::cpu8.data           43                       # number of ReadReq misses (Count)
system.cpu8.dcache.ReadReq.misses::total           43                       # number of ReadReq misses (Count)
system.cpu8.dcache.ReadReq.accesses::cpu8.data         1034                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu8.dcache.ReadReq.accesses::total         1034                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu8.dcache.ReadReq.missRate::cpu8.data     0.041586                       # miss rate for ReadReq accesses (Ratio)
system.cpu8.dcache.ReadReq.missRate::total     0.041586                       # miss rate for ReadReq accesses (Ratio)
system.cpu8.dcache.WriteReq.hits::cpu8.data          519                       # number of WriteReq hits (Count)
system.cpu8.dcache.WriteReq.hits::total           519                       # number of WriteReq hits (Count)
system.cpu8.dcache.WriteReq.misses::cpu8.data           11                       # number of WriteReq misses (Count)
system.cpu8.dcache.WriteReq.misses::total           11                       # number of WriteReq misses (Count)
system.cpu8.dcache.WriteReq.accesses::cpu8.data          530                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu8.dcache.WriteReq.accesses::total          530                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu8.dcache.WriteReq.missRate::cpu8.data     0.020755                       # miss rate for WriteReq accesses (Ratio)
system.cpu8.dcache.WriteReq.missRate::total     0.020755                       # miss rate for WriteReq accesses (Ratio)
system.cpu8.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.dcache.tags.tagsInUse         1558.441510                       # Average ticks per tags in use ((Tick/Count))
system.cpu8.dcache.tags.totalRefs                 465                       # Total number of references to valid blocks. (Count)
system.cpu8.dcache.tags.sampledRefs                68                       # Sample count of references to valid blocks. (Count)
system.cpu8.dcache.tags.avgRefs              6.838235                       # Average number of references to valid blocks. ((Count/Count))
system.cpu8.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu8.dcache.tags.occupancies::cpu8.data  1558.441510                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu8.dcache.tags.avgOccs::cpu8.data     0.760958                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.dcache.tags.avgOccs::total       0.760958                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.dcache.tags.occupanciesTaskId::1024         1542                       # Occupied blocks per task id (Count)
system.cpu8.dcache.tags.ageTaskId_1024::3          586                       # Occupied blocks per task id, per block age (Count)
system.cpu8.dcache.tags.ageTaskId_1024::4          956                       # Occupied blocks per task id, per block age (Count)
system.cpu8.dcache.tags.ratioOccsTaskId::1024     0.752930                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu8.dcache.tags.tagAccesses              3211                       # Number of tag accesses (Count)
system.cpu8.dcache.tags.dataAccesses             3211                       # Number of data accesses (Count)
system.cpu8.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu8.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu8.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu8.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu8.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu8.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.dtb_walker_cache.tags.tagsInUse            2                       # Average ticks per tags in use ((Tick/Count))
system.cpu8.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu8.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu8.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu8.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu8.dtb_walker_cache.tags.occupancies::cpu8.mmu.dtb.walker            2                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu8.dtb_walker_cache.tags.avgOccs::cpu8.mmu.dtb.walker     0.125000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.dtb_walker_cache.tags.avgOccs::total     0.125000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.dtb_walker_cache.tags.occupanciesTaskId::1024            2                       # Occupied blocks per task id (Count)
system.cpu8.dtb_walker_cache.tags.ageTaskId_1024::4            2                       # Occupied blocks per task id, per block age (Count)
system.cpu8.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.125000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu8.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu8.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu8.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu8.exec_context.thread_0.numCallsReturns          192                       # Number of times a function call or return occured (Count)
system.cpu8.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu8.exec_context.thread_0.numIdleCycles 1459031.093314                       # Number of idle cycles (Cycle)
system.cpu8.exec_context.thread_0.numBusyCycles  2024.906686                       # Number of busy cycles (Cycle)
system.cpu8.exec_context.thread_0.notIdleFraction     0.001386                       # Percentage of non-idle cycles (Ratio)
system.cpu8.exec_context.thread_0.idleFraction     0.998614                       # Percentage of idle cycles (Ratio)
system.cpu8.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu8.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu8.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu8.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu8.executeStats0.numStoreInsts          1577                       # Number of stores executed (Count)
system.cpu8.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu8.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu8.executeStats0.numIntAluAccesses         7037                       # Number of integer alu accesses (Count)
system.cpu8.executeStats0.numIntRegReads         9348                       # Number of times the integer registers were read (Count)
system.cpu8.executeStats0.numIntRegWrites         5281                       # Number of times the integer registers were written (Count)
system.cpu8.executeStats0.numMemRefs             1577                       # Number of memory refs (Count)
system.cpu8.executeStats0.numMiscRegReads         3007                       # Number of times the Misc registers were read (Count)
system.cpu8.executeStats0.numMiscRegWrites           42                       # Number of times the Misc registers were written (Count)
system.cpu8.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu8.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu8.fetchStats0.numInsts                 3557                       # Number of instructions fetched (thread level) (Count)
system.cpu8.fetchStats0.numOps                   7130                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu8.fetchStats0.fetchRate            0.002435                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu8.fetchStats0.numBranches               728                       # Number of branches fetched (Count)
system.cpu8.fetchStats0.branchRate           0.000498                       # Number of branch fetches per cycle (Ratio)
system.cpu8.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu8.icache.demandHits::cpu8.inst         4850                       # number of demand (read+write) hits (Count)
system.cpu8.icache.demandHits::total             4850                       # number of demand (read+write) hits (Count)
system.cpu8.icache.overallHits::cpu8.inst         4850                       # number of overall hits (Count)
system.cpu8.icache.overallHits::total            4850                       # number of overall hits (Count)
system.cpu8.icache.demandMisses::cpu8.inst            5                       # number of demand (read+write) misses (Count)
system.cpu8.icache.demandMisses::total              5                       # number of demand (read+write) misses (Count)
system.cpu8.icache.overallMisses::cpu8.inst            5                       # number of overall misses (Count)
system.cpu8.icache.overallMisses::total             5                       # number of overall misses (Count)
system.cpu8.icache.demandAccesses::cpu8.inst         4855                       # number of demand (read+write) accesses (Count)
system.cpu8.icache.demandAccesses::total         4855                       # number of demand (read+write) accesses (Count)
system.cpu8.icache.overallAccesses::cpu8.inst         4855                       # number of overall (read+write) accesses (Count)
system.cpu8.icache.overallAccesses::total         4855                       # number of overall (read+write) accesses (Count)
system.cpu8.icache.demandMissRate::cpu8.inst     0.001030                       # miss rate for demand accesses (Ratio)
system.cpu8.icache.demandMissRate::total     0.001030                       # miss rate for demand accesses (Ratio)
system.cpu8.icache.overallMissRate::cpu8.inst     0.001030                       # miss rate for overall accesses (Ratio)
system.cpu8.icache.overallMissRate::total     0.001030                       # miss rate for overall accesses (Ratio)
system.cpu8.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu8.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu8.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu8.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu8.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.icache.writebacks::writebacks            5                       # number of writebacks (Count)
system.cpu8.icache.writebacks::total                5                       # number of writebacks (Count)
system.cpu8.icache.replacements                     5                       # number of replacements (Count)
system.cpu8.icache.ReadReq.hits::cpu8.inst         4850                       # number of ReadReq hits (Count)
system.cpu8.icache.ReadReq.hits::total           4850                       # number of ReadReq hits (Count)
system.cpu8.icache.ReadReq.misses::cpu8.inst            5                       # number of ReadReq misses (Count)
system.cpu8.icache.ReadReq.misses::total            5                       # number of ReadReq misses (Count)
system.cpu8.icache.ReadReq.accesses::cpu8.inst         4855                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu8.icache.ReadReq.accesses::total         4855                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu8.icache.ReadReq.missRate::cpu8.inst     0.001030                       # miss rate for ReadReq accesses (Ratio)
system.cpu8.icache.ReadReq.missRate::total     0.001030                       # miss rate for ReadReq accesses (Ratio)
system.cpu8.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.icache.tags.tagsInUse                2194                       # Average ticks per tags in use ((Tick/Count))
system.cpu8.icache.tags.totalRefs                 126                       # Total number of references to valid blocks. (Count)
system.cpu8.icache.tags.sampledRefs                 5                       # Sample count of references to valid blocks. (Count)
system.cpu8.icache.tags.avgRefs             25.200000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu8.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu8.icache.tags.occupancies::cpu8.inst         2194                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu8.icache.tags.avgOccs::cpu8.inst     0.535645                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.icache.tags.avgOccs::total       0.535645                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.icache.tags.occupanciesTaskId::1024         2194                       # Occupied blocks per task id (Count)
system.cpu8.icache.tags.ageTaskId_1024::3          309                       # Occupied blocks per task id, per block age (Count)
system.cpu8.icache.tags.ageTaskId_1024::4         1885                       # Occupied blocks per task id, per block age (Count)
system.cpu8.icache.tags.ratioOccsTaskId::1024     0.535645                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu8.icache.tags.tagAccesses              9715                       # Number of tag accesses (Count)
system.cpu8.icache.tags.dataAccesses             9715                       # Number of data accesses (Count)
system.cpu8.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu8.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu8.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu8.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu8.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu8.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu8.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu8.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu8.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu8.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu8.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu8.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu8.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu8.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.mmu.dtb.rdAccesses                   1043                       # TLB accesses on read requests (Count)
system.cpu8.mmu.dtb.wrAccesses                    539                       # TLB accesses on write requests (Count)
system.cpu8.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu8.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu8.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu8.mmu.itb.wrAccesses                   4855                       # TLB accesses on write requests (Count)
system.cpu8.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu8.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu8.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.power_state.numTransitions              2                       # Number of power state transitions (Count)
system.cpu8.power_state.ticksClkGated::samples            2                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::mean   1615224750                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::stdev 1846241309.989061                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::1000-5e+10            2    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::min_value    309735000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::max_value   2920714500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::total            2                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.pwrStateResidencyTicks::ON      4205500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.power_state.pwrStateResidencyTicks::CLK_GATED   3230449500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu8.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu8.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq                  1792                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                 1792                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                23060                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp               23060                       # Transaction distribution (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.south_bridge.ide.pio         1058                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.com_1.pio         3248                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total         4306                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.ide.dma::system.iocache.cpu_side_port        44720                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.ide.dma::total        44720                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.io_apic.int_request::system.apicbridge.cpu_side_port          678                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.io_apic.int_request::total          678                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                    49704                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.south_bridge.ide.pio          598                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.com_1.pio         1624                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total         2222                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.ide.dma::system.iocache.cpu_side_port      1411776                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.ide.dma::total      1411776                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.io_apic.int_request::system.apicbridge.cpu_side_port         1356                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.io_apic.int_request::total         1356                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                   1415354                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.demandMisses::pc.south_bridge.ide        22360                       # number of demand (read+write) misses (Count)
system.iocache.demandMisses::total              22360                       # number of demand (read+write) misses (Count)
system.iocache.overallMisses::pc.south_bridge.ide        22360                       # number of overall misses (Count)
system.iocache.overallMisses::total             22360                       # number of overall misses (Count)
system.iocache.demandAccesses::pc.south_bridge.ide        22360                       # number of demand (read+write) accesses (Count)
system.iocache.demandAccesses::total            22360                       # number of demand (read+write) accesses (Count)
system.iocache.overallAccesses::pc.south_bridge.ide        22360                       # number of overall (read+write) accesses (Count)
system.iocache.overallAccesses::total           22360                       # number of overall (read+write) accesses (Count)
system.iocache.demandMissRate::pc.south_bridge.ide            1                       # miss rate for demand accesses (Ratio)
system.iocache.demandMissRate::total                1                       # miss rate for demand accesses (Ratio)
system.iocache.overallMissRate::pc.south_bridge.ide            1                       # miss rate for overall accesses (Ratio)
system.iocache.overallMissRate::total               1                       # miss rate for overall accesses (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.writebacks::writebacks           22016                       # number of writebacks (Count)
system.iocache.writebacks::total                22016                       # number of writebacks (Count)
system.iocache.replacements                     22360                       # number of replacements (Count)
system.iocache.ReadReq.misses::pc.south_bridge.ide          344                       # number of ReadReq misses (Count)
system.iocache.ReadReq.misses::total              344                       # number of ReadReq misses (Count)
system.iocache.ReadReq.accesses::pc.south_bridge.ide          344                       # number of ReadReq accesses(hits+misses) (Count)
system.iocache.ReadReq.accesses::total            344                       # number of ReadReq accesses(hits+misses) (Count)
system.iocache.ReadReq.missRate::pc.south_bridge.ide            1                       # miss rate for ReadReq accesses (Ratio)
system.iocache.ReadReq.missRate::total              1                       # miss rate for ReadReq accesses (Ratio)
system.iocache.WriteLineReq.misses::pc.south_bridge.ide        22016                       # number of WriteLineReq misses (Count)
system.iocache.WriteLineReq.misses::total        22016                       # number of WriteLineReq misses (Count)
system.iocache.WriteLineReq.accesses::pc.south_bridge.ide        22016                       # number of WriteLineReq accesses(hits+misses) (Count)
system.iocache.WriteLineReq.accesses::total        22016                       # number of WriteLineReq accesses(hits+misses) (Count)
system.iocache.WriteLineReq.missRate::pc.south_bridge.ide            1                       # miss rate for WriteLineReq accesses (Ratio)
system.iocache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                      16                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                   22360                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                 22360                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                         1                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.occupancies::pc.south_bridge.ide           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.iocache.tags.avgOccs::pc.south_bridge.ide            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
system.iocache.tags.ageTaskId_1023::3              16                       # Occupied blocks per task id, per block age (Count)
system.iocache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.iocache.tags.tagAccesses                201240                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses               201240                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu0.mmu.dtb.walker          130                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu0.mmu.itb.walker          234                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu0.inst                  1863                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu0.data                  3061                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.mmu.dtb.walker            2                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.inst                   115                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.data                   148                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.inst                     3                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.data                    18                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu3.inst                    36                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu3.data                    40                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu4.inst                    49                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu4.data                    42                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu5.mmu.dtb.walker           39                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu5.mmu.itb.walker           85                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu5.inst                   774                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu5.data                   950                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu6.mmu.dtb.walker           14                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu6.mmu.itb.walker            1                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu6.inst                   581                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu6.data                   541                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu7.inst                    41                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu7.data                    45                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu8.inst                     5                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu8.data                    14                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                      8831                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu0.mmu.dtb.walker          130                       # number of overall hits (Count)
system.l2.overallHits::cpu0.mmu.itb.walker          234                       # number of overall hits (Count)
system.l2.overallHits::cpu0.inst                 1863                       # number of overall hits (Count)
system.l2.overallHits::cpu0.data                 3061                       # number of overall hits (Count)
system.l2.overallHits::cpu1.mmu.dtb.walker            2                       # number of overall hits (Count)
system.l2.overallHits::cpu1.inst                  115                       # number of overall hits (Count)
system.l2.overallHits::cpu1.data                  148                       # number of overall hits (Count)
system.l2.overallHits::cpu2.inst                    3                       # number of overall hits (Count)
system.l2.overallHits::cpu2.data                   18                       # number of overall hits (Count)
system.l2.overallHits::cpu3.inst                   36                       # number of overall hits (Count)
system.l2.overallHits::cpu3.data                   40                       # number of overall hits (Count)
system.l2.overallHits::cpu4.inst                   49                       # number of overall hits (Count)
system.l2.overallHits::cpu4.data                   42                       # number of overall hits (Count)
system.l2.overallHits::cpu5.mmu.dtb.walker           39                       # number of overall hits (Count)
system.l2.overallHits::cpu5.mmu.itb.walker           85                       # number of overall hits (Count)
system.l2.overallHits::cpu5.inst                  774                       # number of overall hits (Count)
system.l2.overallHits::cpu5.data                  950                       # number of overall hits (Count)
system.l2.overallHits::cpu6.mmu.dtb.walker           14                       # number of overall hits (Count)
system.l2.overallHits::cpu6.mmu.itb.walker            1                       # number of overall hits (Count)
system.l2.overallHits::cpu6.inst                  581                       # number of overall hits (Count)
system.l2.overallHits::cpu6.data                  541                       # number of overall hits (Count)
system.l2.overallHits::cpu7.inst                   41                       # number of overall hits (Count)
system.l2.overallHits::cpu7.data                   45                       # number of overall hits (Count)
system.l2.overallHits::cpu8.inst                    5                       # number of overall hits (Count)
system.l2.overallHits::cpu8.data                   14                       # number of overall hits (Count)
system.l2.overallHits::total                     8831                       # number of overall hits (Count)
system.l2.demandMisses::cpu0.inst                1105                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu0.data                2178                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.data                   7                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu5.data                   5                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu6.data                 165                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                    3460                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu0.inst               1105                       # number of overall misses (Count)
system.l2.overallMisses::cpu0.data               2178                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.data                  7                       # number of overall misses (Count)
system.l2.overallMisses::cpu5.data                  5                       # number of overall misses (Count)
system.l2.overallMisses::cpu6.data                165                       # number of overall misses (Count)
system.l2.overallMisses::total                   3460                       # number of overall misses (Count)
system.l2.demandAccesses::cpu0.mmu.dtb.walker          130                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu0.mmu.itb.walker          234                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu0.inst              2968                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu0.data              5239                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.mmu.dtb.walker            2                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.inst               115                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.data               155                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.inst                 3                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.data                18                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu3.inst                36                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu3.data                40                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu4.inst                49                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu4.data                42                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu5.mmu.dtb.walker           39                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu5.mmu.itb.walker           85                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu5.inst               774                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu5.data               955                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu6.mmu.dtb.walker           14                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu6.mmu.itb.walker            1                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu6.inst               581                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu6.data               706                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu7.inst                41                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu7.data                45                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu8.inst                 5                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu8.data                14                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 12291                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.mmu.dtb.walker          130                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.mmu.itb.walker          234                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.inst             2968                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.data             5239                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.mmu.dtb.walker            2                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.inst              115                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.data              155                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.inst                3                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.data               18                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu3.inst               36                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu3.data               40                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu4.inst               49                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu4.data               42                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu5.mmu.dtb.walker           39                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu5.mmu.itb.walker           85                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu5.inst              774                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu5.data              955                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu6.mmu.dtb.walker           14                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu6.mmu.itb.walker            1                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu6.inst              581                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu6.data              706                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu7.inst               41                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu7.data               45                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu8.inst                5                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu8.data               14                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                12291                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu0.inst          0.372305                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu0.data          0.415728                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.data          0.045161                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu5.data          0.005236                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu6.data          0.233711                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.281507                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu0.inst         0.372305                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu0.data         0.415728                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.data         0.045161                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu5.data         0.005236                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu6.data         0.233711                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.281507                       # miss rate for overall accesses (Ratio)
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.replacements                              0                       # number of replacements (Count)
system.l2.ReadCleanReq.hits::cpu0.inst           1863                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu1.inst            115                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu2.inst              3                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu3.inst             36                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu4.inst             49                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu5.inst            774                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu6.inst            581                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu7.inst             41                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu8.inst              5                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total               3467                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu0.inst         1105                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1105                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.accesses::cpu0.inst         2968                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu1.inst          115                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu2.inst            3                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu3.inst           36                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu4.inst           49                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu5.inst          774                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu6.inst          581                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu7.inst           41                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu8.inst            5                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           4572                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu0.inst     0.372305                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.241689                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadExReq.hits::cpu0.data              1435                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu1.data                48                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu2.data                 4                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu3.data                15                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu4.data                12                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu5.data               663                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu6.data               270                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu7.data                12                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu8.data                 6                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                  2465                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu0.data            1865                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu1.data               5                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu5.data               5                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu6.data             163                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                2038                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.accesses::cpu0.data          3300                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu1.data            53                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu2.data             4                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu3.data            15                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu4.data            12                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu5.data           668                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu6.data           433                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu7.data            12                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu8.data             6                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              4503                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu0.data      0.565152                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu1.data      0.094340                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu5.data      0.007485                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu6.data      0.376443                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.452587                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadSharedReq.hits::cpu0.mmu.dtb.walker          130                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu0.mmu.itb.walker          234                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu0.data          1626                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu1.mmu.dtb.walker            2                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu1.data           100                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu2.data            14                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu3.data            25                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu4.data            30                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu5.mmu.dtb.walker           39                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu5.mmu.itb.walker           85                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu5.data           287                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu6.mmu.dtb.walker           14                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu6.mmu.itb.walker            1                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu6.data           271                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu7.data            33                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu8.data             8                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              2899                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu0.data          313                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu1.data            2                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu6.data            2                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total             317                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.accesses::cpu0.mmu.dtb.walker          130                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu0.mmu.itb.walker          234                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu0.data         1939                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu1.mmu.dtb.walker            2                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu1.data          102                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu2.data           14                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu3.data           25                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu4.data           30                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu5.mmu.dtb.walker           39                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu5.mmu.itb.walker           85                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu5.data          287                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu6.mmu.dtb.walker           14                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu6.mmu.itb.walker            1                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu6.data          273                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu7.data           33                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu8.data            8                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total          3216                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu0.data     0.161423                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu1.data     0.019608                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu6.data     0.007326                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.098570                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.UpgradeReq.hits::cpu0.data              200                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu1.data                4                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu2.data                5                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu3.data                6                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu4.data                5                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu5.data               42                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu6.data               33                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu7.data                5                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu8.data                5                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                  305                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.misses::cpu0.data             48                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total                 48                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.accesses::cpu0.data          248                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu1.data            4                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu2.data            5                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu3.data            6                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu4.data            5                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu5.data           42                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu6.data           33                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu7.data            5                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu8.data            5                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total              353                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::cpu0.data     0.193548                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total         0.135977                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.WritebackClean.hits::writebacks         1026                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             1026                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         1026                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         1026                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks         6159                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total             6159                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks         6159                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total         6159                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 330421.933699                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                         9209                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       3362                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.739143                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks              1                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.mmu.itb.walker            4                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.inst    11297.383170                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.data    274563.935364                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.inst             629                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.data    21184.714757                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu2.inst             512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu2.data     9020.901007                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu3.inst              30                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu3.data            3081                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu4.inst             312                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu4.data            4808                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu5.inst               8                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu5.data      975.904397                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu6.inst              69                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu6.data     1262.095004                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu7.inst              22                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu7.data            1328                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu8.inst             339                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu8.data             974                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.000002                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.mmu.itb.walker     0.000008                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.inst            0.021548                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.data            0.523689                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.inst            0.001200                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.data            0.040407                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu2.inst            0.000977                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu2.data            0.017206                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu3.inst            0.000057                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu3.data            0.005877                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu4.inst            0.000595                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu4.data            0.009171                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu5.inst            0.000015                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu5.data            0.001861                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu6.inst            0.000132                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu6.data            0.002407                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu7.inst            0.000042                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu7.data            0.002533                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu8.inst            0.000647                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu8.data            0.001858                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.630230                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024         331664                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                    4                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                   70                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  384                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                24320                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4               306886                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.632599                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                     330690                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                    330690                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.priorityMinLatency      0.000000000000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000000000000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                   0                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                         0                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys                0.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys                0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                             0                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                           nan                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu0.inst        70720                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.data       137664                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.data          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu5.data          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu6.data        10560                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         219712                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu0.inst        70720                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        70720                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      1409024                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      1409024                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu0.inst         1105                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.data         2151                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.data            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu5.data            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu6.data          165                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            3433                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        22016                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          22016                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu0.inst      23305733                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.data      45367088                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.data        147638                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu5.data        105456                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu6.data       3480042                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          72405956                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu0.inst     23305733                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total      23305733                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    464343003                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        464343003                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    464343003                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.inst     23305733                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.data     45367088                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.data       147638                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu5.data       105456                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu6.data      3480042                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        536748959                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                    0                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                       0                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat                     0                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat                  0                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                     nan                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat                   nan                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat                nan                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                   0                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate              nan                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesRead                     0                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten                  0                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW                       0                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.00                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.00                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate                 nan                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy               0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy               0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy              0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   1165227360                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    1165227360                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   383.999968                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3234655000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy               0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy               0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy              0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   1165227360                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    1165227360                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   383.999968                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   3234655000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                 1451                       # Transaction distribution (Count)
system.membus.transDist::ReadResp                3217                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                1403                       # Transaction distribution (Count)
system.membus.transDist::WriteResp               1403                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         22016                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               344                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq               552                       # Transaction distribution (Count)
system.membus.transDist::UpgradeResp               50                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               2066                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              2036                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           1766                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq          22016                       # Transaction distribution (Count)
system.membus.transDist::InvalidateResp         22016                       # Transaction distribution (Count)
system.membus.pktCount_system.apicbridge.mem_side_port::system.cpu0.interrupts.int_responder          678                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.apicbridge.mem_side_port::total          678                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.iocache.mem_side_port::system.mem_ctrls.port        67080                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.iocache.mem_side_port::total        67080                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.bridge.cpu_side_port         4306                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu0.interrupts.pio          692                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu1.interrupts.pio            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu2.interrupts.pio            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu3.interrupts.pio            4                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu4.interrupts.pio            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu5.interrupts.pio            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu6.interrupts.pio            4                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu7.interrupts.pio            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu8.interrupts.pio            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port         7548                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total        12572                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.interrupts.int_requestor::system.cpu1.interrupts.int_responder            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.interrupts.int_requestor::system.cpu6.interrupts.int_responder            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.interrupts.int_requestor::total            4                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.interrupts.int_requestor::system.cpu3.interrupts.int_responder            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.interrupts.int_requestor::total            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   80336                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.apicbridge.mem_side_port::system.cpu0.interrupts.int_responder         1356                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.apicbridge.mem_side_port::total         1356                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.iocache.mem_side_port::system.mem_ctrls.port      1431040                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.iocache.mem_side_port::total      1431040                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.bridge.cpu_side_port         2222                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.cpu0.interrupts.pio         1384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.cpu1.interrupts.pio            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.cpu2.interrupts.pio            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.cpu3.interrupts.pio            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.cpu4.interrupts.pio            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.cpu5.interrupts.pio           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.cpu6.interrupts.pio            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.cpu7.interrupts.pio            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.cpu8.interrupts.pio            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port       221312                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total       224970                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.interrupts.int_requestor::system.cpu1.interrupts.int_responder            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.interrupts.int_requestor::system.cpu6.interrupts.int_responder            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.interrupts.int_requestor::total            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.interrupts.int_requestor::system.cpu3.interrupts.int_responder            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.interrupts.int_requestor::total            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  1657378                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              29254                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.127538                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.333580                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    25523     87.25%     87.25% # Request fanout histogram (Count)
system.membus.snoopFanout::1                     3731     12.75%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                29254                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.snoop_filter.totRequests          48760                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        26318                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests          355                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs            0                       # Number of DMA read transactions (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages          344                       # Number of full page size DMA writes. (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes      1409024                       # Number of bytes transfered via DMA writes. (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs          344                       # Number of DMA write transactions. (Count)
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus0.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus0.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus0.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus0.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus0.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus0.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus0.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus0.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus0.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus0.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus0.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus0.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus0.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus0.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus0.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus0.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus0.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus0.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus0.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus0.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus0.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus0.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus0.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus0.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus0.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus0.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus0.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus0.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus0.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus0.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus0.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus0.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus0.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus0.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus0.mmu.dtb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus0.mmu.dtb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus0.mmu.dtb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus0.mmu.dtb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus0.mmu.itb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus0.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus0.mmu.itb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus0.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus0.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus1.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus1.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus1.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus1.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus1.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus1.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus1.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus1.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus1.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus1.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus1.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus1.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus1.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus1.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus1.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus1.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus1.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus1.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus1.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus1.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus1.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus1.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus1.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus1.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus1.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus1.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus1.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus1.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus1.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus1.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus1.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus1.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus1.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus1.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus1.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus1.mmu.dtb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus1.mmu.dtb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus1.mmu.dtb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus1.mmu.dtb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus1.mmu.itb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus1.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus1.mmu.itb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus1.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus1.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus2.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus2.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus2.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus2.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus2.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus2.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus2.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus2.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus2.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus2.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus2.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus2.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus2.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus2.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus2.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus2.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus2.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus2.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus2.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus2.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus2.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus2.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus2.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus2.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus2.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus2.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus2.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus2.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus2.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus2.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus2.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus2.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus2.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus2.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus2.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus2.mmu.dtb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus2.mmu.dtb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus2.mmu.dtb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus2.mmu.dtb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus2.mmu.itb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus2.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus2.mmu.itb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus2.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus2.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus3.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus3.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus3.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus3.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus3.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus3.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus3.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus3.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus3.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus3.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus3.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus3.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus3.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus3.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus3.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus3.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus3.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus3.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus3.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus3.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus3.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus3.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus3.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus3.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus3.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus3.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus3.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus3.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus3.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus3.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus3.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus3.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus3.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus3.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus3.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus3.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus3.mmu.dtb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus3.mmu.dtb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus3.mmu.dtb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus3.mmu.dtb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus3.mmu.itb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus3.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus3.mmu.itb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus3.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus3.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus4.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus4.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus4.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus4.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus4.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus4.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus4.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus4.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus4.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus4.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus4.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus4.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus4.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus4.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus4.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus4.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus4.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus4.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus4.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus4.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus4.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus4.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus4.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus4.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus4.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus4.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus4.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus4.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus4.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus4.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus4.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus4.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus4.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus4.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus4.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus4.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus4.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus4.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus4.mmu.dtb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus4.mmu.dtb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus4.mmu.dtb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus4.mmu.dtb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus4.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus4.mmu.itb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus4.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus4.mmu.itb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus4.power_state.pwrStateResidencyTicks::OFF   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus4.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus4.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus4.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus5.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus5.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus5.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus5.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus5.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus5.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus5.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus5.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus5.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus5.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus5.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus5.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus5.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus5.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus5.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus5.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus5.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus5.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus5.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus5.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus5.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus5.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus5.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus5.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus5.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus5.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus5.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus5.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus5.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus5.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus5.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus5.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus5.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus5.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus5.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus5.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus5.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus5.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus5.mmu.dtb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus5.mmu.dtb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus5.mmu.dtb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus5.mmu.dtb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus5.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus5.mmu.itb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus5.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus5.mmu.itb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus5.power_state.pwrStateResidencyTicks::OFF   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus5.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus5.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus5.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus6.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus6.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus6.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus6.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus6.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus6.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus6.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus6.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus6.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus6.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus6.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus6.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus6.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus6.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus6.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus6.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus6.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus6.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus6.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus6.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus6.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus6.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus6.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus6.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus6.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus6.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus6.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus6.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus6.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus6.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus6.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus6.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus6.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus6.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus6.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus6.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus6.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus6.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus6.mmu.dtb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus6.mmu.dtb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus6.mmu.dtb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus6.mmu.dtb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus6.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus6.mmu.itb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus6.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus6.mmu.itb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus6.power_state.pwrStateResidencyTicks::OFF   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus6.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus6.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus6.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus7.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus7.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus7.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus7.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus7.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus7.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus7.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus7.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus7.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus7.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus7.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus7.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus7.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus7.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus7.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus7.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus7.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus7.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus7.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus7.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus7.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus7.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus7.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus7.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus7.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus7.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus7.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus7.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus7.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus7.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus7.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus7.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus7.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus7.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus7.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus7.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus7.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus7.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus7.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus7.mmu.dtb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus7.mmu.dtb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus7.mmu.dtb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus7.mmu.dtb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus7.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus7.mmu.itb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus7.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus7.mmu.itb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus7.power_state.pwrStateResidencyTicks::OFF   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus7.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus7.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus7.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus8.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus8.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus8.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus8.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus8.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus8.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus8.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus8.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus8.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus8.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus8.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus8.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus8.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus8.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus8.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus8.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus8.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus8.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus8.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus8.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus8.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus8.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus8.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus8.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus8.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus8.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus8.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus8.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus8.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus8.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus8.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus8.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus8.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus8.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus8.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus8.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus8.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus8.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus8.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus8.mmu.dtb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus8.mmu.dtb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus8.mmu.dtb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus8.mmu.dtb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus8.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus8.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus8.mmu.itb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus8.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus8.mmu.itb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus8.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus8.power_state.pwrStateResidencyTicks::OFF   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus8.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus8.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus8.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.tol2bus.transDist::ReadReq                1451                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadResp              11957                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq               1061                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp              1061                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty         6159                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         3841                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict             2871                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq              855                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp             855                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              5017                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             5017                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           4572                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq          5934                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port         8870                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port        23696                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu0.itb_walker_cache.mem_side_port::system.l2.cpu_side_port         1713                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu0.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port          863                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port          345                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port          888                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port           11                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.icache.mem_side_port::system.l2.cpu_side_port            9                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.dcache.mem_side_port::system.l2.cpu_side_port          142                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.icache.mem_side_port::system.l2.cpu_side_port          108                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.dcache.mem_side_port::system.l2.cpu_side_port          227                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu4.icache.mem_side_port::system.l2.cpu_side_port          147                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu4.dcache.mem_side_port::system.l2.cpu_side_port          197                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu5.icache.mem_side_port::system.l2.cpu_side_port         1928                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu5.dcache.mem_side_port::system.l2.cpu_side_port         5149                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu5.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          317                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu5.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port          222                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu6.icache.mem_side_port::system.l2.cpu_side_port         1443                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu6.dcache.mem_side_port::system.l2.cpu_side_port         3550                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu6.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          225                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu6.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port          153                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu7.icache.mem_side_port::system.l2.cpu_side_port          120                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu7.dcache.mem_side_port::system.l2.cpu_side_port          190                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu8.icache.mem_side_port::system.l2.cpu_side_port           15                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu8.dcache.mem_side_port::system.l2.cpu_side_port          123                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                  50651                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port       377728                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port       670894                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu0.itb_walker_cache.mem_side_port::system.l2.cpu_side_port        39232                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu0.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port        20096                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port        14720                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port        25752                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.icache.mem_side_port::system.l2.cpu_side_port          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.dcache.mem_side_port::system.l2.cpu_side_port         4228                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.icache.mem_side_port::system.l2.cpu_side_port         4608                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.dcache.mem_side_port::system.l2.cpu_side_port         6984                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu4.icache.mem_side_port::system.l2.cpu_side_port         6272                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu4.dcache.mem_side_port::system.l2.cpu_side_port         6532                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu5.icache.mem_side_port::system.l2.cpu_side_port        73856                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu5.dcache.mem_side_port::system.l2.cpu_side_port       178960                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu5.itb_walker_cache.mem_side_port::system.l2.cpu_side_port         7296                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu5.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port         5248                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu6.icache.mem_side_port::system.l2.cpu_side_port        55168                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu6.dcache.mem_side_port::system.l2.cpu_side_port       114716                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu6.itb_walker_cache.mem_side_port::system.l2.cpu_side_port         5312                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu6.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port         3648                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu7.icache.mem_side_port::system.l2.cpu_side_port         5056                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu7.dcache.mem_side_port::system.l2.cpu_side_port         5764                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu8.icache.mem_side_port::system.l2.cpu_side_port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu8.dcache.mem_side_port::system.l2.cpu_side_port         3780                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 1637130                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                            4298                       # Total snoops (Count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples             22596                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             1.273588                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            2.199345                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                   13484     59.67%     59.67% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    3829     16.95%     76.62% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                    1371      6.07%     82.69% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                     621      2.75%     85.44% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                     437      1.93%     87.37% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::5                     492      2.18%     89.55% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::6                     965      4.27%     93.82% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::7                     857      3.79%     97.61% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::8                     513      2.27%     99.88% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::9                      27      0.12%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::10                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::11                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::12                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::13                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::14                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::15                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::16                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::17                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::18                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::19                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::20                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::21                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::22                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::23                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::24                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::25                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::26                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::27                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::28                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::29                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::30                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::31                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::32                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::33                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::34                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::35                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::36                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               9                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total               22596                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3234655000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.snoop_filter.totRequests         29249                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests         9943                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests        11379                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             719                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          593                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops          126                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                       69                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000333                       # Number of seconds simulated (Second)
simTicks                                    332607000                       # Number of ticks simulated (Tick)
finalTick                                4865255495000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.39                       # Real time elapsed on the host (Second)
hostTickRate                                843471798                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    2127620                       # Number of bytes of host memory used (Byte)
simInsts                                    291205687                       # Number of instructions simulated (Count)
simOps                                      731408834                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                738387469                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                 1854559747                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.apicbridge.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                           476                       # Clock period in ticks (Tick)
system.cpu0.numCycles                          667358                       # Number of cpu cycles simulated (Cycle)
system.cpu0.cpi                              3.870380                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu0.ipc                              0.258373                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.commitStats0.numInsts              172427                       # Number of instructions committed (thread level) (Count)
system.cpu0.commitStats0.numOps                326627                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu0.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu0.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.commitStats0.cpi                 3.870380                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu0.commitStats0.ipc                 0.258373                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu0.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu0.commitStats0.numFpInsts                10                       # Number of float instructions (Count)
system.cpu0.commitStats0.numIntInsts           320053                       # Number of integer instructions (Count)
system.cpu0.commitStats0.numLoadInsts           39925                       # Number of load instructions (Count)
system.cpu0.commitStats0.numStoreInsts          39022                       # Number of store instructions (Count)
system.cpu0.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu0.commitStats0.committedInstType::No_OpClass          644      0.20%      0.20% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntAlu       246298     75.41%     75.60% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntMult          534      0.16%     75.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntDiv          209      0.06%     75.83% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatAdd            0      0.00%     75.83% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCmp            0      0.00%     75.83% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCvt            0      0.00%     75.83% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMult            0      0.00%     75.83% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     75.83% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatDiv            0      0.00%     75.83% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMisc            0      0.00%     75.83% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatSqrt            0      0.00%     75.83% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAdd            0      0.00%     75.83% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     75.83% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAlu            2      0.00%     75.83% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCmp            0      0.00%     75.83% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCvt            0      0.00%     75.83% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMisc            0      0.00%     75.83% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMult            0      0.00%     75.83% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     75.83% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     75.83% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShift            0      0.00%     75.83% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     75.83% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdDiv            0      0.00%     75.83% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSqrt            0      0.00%     75.83% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     75.83% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     75.83% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     75.83% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     75.83% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     75.83% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     75.83% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMult            0      0.00%     75.83% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     75.83% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     75.83% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     75.83% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     75.83% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     75.83% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     75.83% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     75.83% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     75.83% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAes            0      0.00%     75.83% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAesMix            0      0.00%     75.83% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     75.83% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     75.83% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     75.83% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     75.83% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     75.83% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     75.83% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     75.83% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::Matrix            0      0.00%     75.83% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixMov            0      0.00%     75.83% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixOP            0      0.00%     75.83% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemRead        39918     12.22%     88.05% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemWrite        39014     11.94%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::total       326627                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedControl::IsControl        37414                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsDirectControl        33908                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsIndirectControl         3388                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCondControl        28191                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsUncondControl         9223                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCall         3144                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsReturn         3144                       # Class of control type instructions committed (Count)
system.cpu0.dcache.demandHits::cpu0.data        73074                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total            73074                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data        73298                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total           73298                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data         3546                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total           3546                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data         3621                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total          3621                       # number of overall misses (Count)
system.cpu0.dcache.demandAccesses::cpu0.data        76620                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total        76620                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data        76919                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total        76919                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.046280                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.046280                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.047075                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.047075                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks         2266                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total             2266                       # number of writebacks (Count)
system.cpu0.dcache.replacements                  2528                       # number of replacements (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::cpu0.data          755                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::total          755                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::cpu0.data          218                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::total          218                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::cpu0.data          973                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::total          973                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.missRate::cpu0.data     0.224049                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.missRate::total     0.224049                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWWriteReq.hits::cpu0.data          973                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.hits::total          973                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::cpu0.data          973                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::total          973                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.hits::cpu0.data        37696                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total          37696                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data          938                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total          938                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.accesses::cpu0.data        38634                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total        38634                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.024279                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.024279                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.hits::cpu0.data          224                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.hits::total          224                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.misses::cpu0.data           75                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.misses::total           75                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.accesses::cpu0.data          299                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.accesses::total          299                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.missRate::cpu0.data     0.250836                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.missRate::total     0.250836                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.WriteReq.hits::cpu0.data        35378                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total         35378                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data         2608                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total         2608                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.accesses::cpu0.data        37986                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total        37986                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.068657                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.068657                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse         1868.838092                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs              566686                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs              3623                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs            156.413470                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data  1868.838092                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.912519                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.912519                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024         1798                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0           22                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          236                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::2         1297                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::3          241                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::4            2                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024     0.877930                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses            161103                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses           161103                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.demandHits::cpu0.mmu.dtb.walker          436                       # number of demand (read+write) hits (Count)
system.cpu0.dtb_walker_cache.demandHits::total          436                       # number of demand (read+write) hits (Count)
system.cpu0.dtb_walker_cache.overallHits::cpu0.mmu.dtb.walker          436                       # number of overall hits (Count)
system.cpu0.dtb_walker_cache.overallHits::total          436                       # number of overall hits (Count)
system.cpu0.dtb_walker_cache.demandMisses::cpu0.mmu.dtb.walker          515                       # number of demand (read+write) misses (Count)
system.cpu0.dtb_walker_cache.demandMisses::total          515                       # number of demand (read+write) misses (Count)
system.cpu0.dtb_walker_cache.overallMisses::cpu0.mmu.dtb.walker          515                       # number of overall misses (Count)
system.cpu0.dtb_walker_cache.overallMisses::total          515                       # number of overall misses (Count)
system.cpu0.dtb_walker_cache.demandAccesses::cpu0.mmu.dtb.walker          951                       # number of demand (read+write) accesses (Count)
system.cpu0.dtb_walker_cache.demandAccesses::total          951                       # number of demand (read+write) accesses (Count)
system.cpu0.dtb_walker_cache.overallAccesses::cpu0.mmu.dtb.walker          951                       # number of overall (read+write) accesses (Count)
system.cpu0.dtb_walker_cache.overallAccesses::total          951                       # number of overall (read+write) accesses (Count)
system.cpu0.dtb_walker_cache.demandMissRate::cpu0.mmu.dtb.walker     0.541535                       # miss rate for demand accesses (Ratio)
system.cpu0.dtb_walker_cache.demandMissRate::total     0.541535                       # miss rate for demand accesses (Ratio)
system.cpu0.dtb_walker_cache.overallMissRate::cpu0.mmu.dtb.walker     0.541535                       # miss rate for overall accesses (Ratio)
system.cpu0.dtb_walker_cache.overallMissRate::total     0.541535                       # miss rate for overall accesses (Ratio)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.writebacks::writebacks           50                       # number of writebacks (Count)
system.cpu0.dtb_walker_cache.writebacks::total           50                       # number of writebacks (Count)
system.cpu0.dtb_walker_cache.replacements          491                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.ReadReq.hits::cpu0.mmu.dtb.walker          436                       # number of ReadReq hits (Count)
system.cpu0.dtb_walker_cache.ReadReq.hits::total          436                       # number of ReadReq hits (Count)
system.cpu0.dtb_walker_cache.ReadReq.misses::cpu0.mmu.dtb.walker          515                       # number of ReadReq misses (Count)
system.cpu0.dtb_walker_cache.ReadReq.misses::total          515                       # number of ReadReq misses (Count)
system.cpu0.dtb_walker_cache.ReadReq.accesses::cpu0.mmu.dtb.walker          951                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dtb_walker_cache.ReadReq.accesses::total          951                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dtb_walker_cache.ReadReq.missRate::cpu0.mmu.dtb.walker     0.541535                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dtb_walker_cache.ReadReq.missRate::total     0.541535                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse    13.904450                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs          930                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs          516                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs     1.802326                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.occupancies::cpu0.mmu.dtb.walker    13.904450                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dtb_walker_cache.tags.avgOccs::cpu0.mmu.dtb.walker     0.869028                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dtb_walker_cache.tags.avgOccs::total     0.869028                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dtb_walker_cache.tags.occupanciesTaskId::1024           13                       # Occupied blocks per task id (Count)
system.cpu0.dtb_walker_cache.tags.ageTaskId_1024::0            5                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dtb_walker_cache.tags.ageTaskId_1024::1            3                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dtb_walker_cache.tags.ageTaskId_1024::3            5                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.812500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dtb_walker_cache.tags.tagAccesses         2417                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses         2417                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu0.exec_context.thread_0.numCallsReturns         6288                       # Number of times a function call or return occured (Count)
system.cpu0.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu0.exec_context.thread_0.numIdleCycles 279063.537791                       # Number of idle cycles (Cycle)
system.cpu0.exec_context.thread_0.numBusyCycles 388294.462209                       # Number of busy cycles (Cycle)
system.cpu0.exec_context.thread_0.notIdleFraction     0.581838                       # Percentage of non-idle cycles (Ratio)
system.cpu0.exec_context.thread_0.idleFraction     0.418162                       # Percentage of idle cycles (Ratio)
system.cpu0.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu0.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu0.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu0.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu0.executeStats0.numStoreInsts         78947                       # Number of stores executed (Count)
system.cpu0.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu0.executeStats0.numFpAluAccesses           10                       # Number of float alu accesses (Count)
system.cpu0.executeStats0.numFpRegReads            12                       # Number of times the floating registers were read (Count)
system.cpu0.executeStats0.numFpRegWrites            2                       # Number of times the floating registers were written (Count)
system.cpu0.executeStats0.numIntAluAccesses       320053                       # Number of integer alu accesses (Count)
system.cpu0.executeStats0.numIntRegReads       414477                       # Number of times the integer registers were read (Count)
system.cpu0.executeStats0.numIntRegWrites       220055                       # Number of times the integer registers were written (Count)
system.cpu0.executeStats0.numMemRefs            78947                       # Number of memory refs (Count)
system.cpu0.executeStats0.numMiscRegReads       148893                       # Number of times the Misc registers were read (Count)
system.cpu0.executeStats0.numMiscRegWrites         2150                       # Number of times the Misc registers were written (Count)
system.cpu0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.fetchStats0.numInsts               172427                       # Number of instructions fetched (thread level) (Count)
system.cpu0.fetchStats0.numOps                 326627                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu0.fetchStats0.fetchRate            0.258373                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.fetchStats0.numBranches             37414                       # Number of branches fetched (Count)
system.cpu0.fetchStats0.branchRate           0.056063                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.icache.demandHits::cpu0.inst       234508                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total           234508                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst       234508                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total          234508                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst          460                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total            460                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst          460                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total           460                       # number of overall misses (Count)
system.cpu0.icache.demandAccesses::cpu0.inst       234968                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total       234968                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst       234968                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total       234968                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.001958                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.001958                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.001958                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.001958                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks          457                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total              457                       # number of writebacks (Count)
system.cpu0.icache.replacements                   457                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst       234508                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total         234508                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst          460                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total          460                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.accesses::cpu0.inst       234968                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total       234968                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.001958                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.001958                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse         4028.100802                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs              529464                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs               457                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs           1158.564551                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst  4028.100802                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.983423                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.983423                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024         4029                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0            2                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1           46                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::2          463                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::3         2478                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4         1040                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024     0.983643                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses            470396                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses           470396                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.demandHits::cpu0.mmu.itb.walker          285                       # number of demand (read+write) hits (Count)
system.cpu0.itb_walker_cache.demandHits::total          285                       # number of demand (read+write) hits (Count)
system.cpu0.itb_walker_cache.overallHits::cpu0.mmu.itb.walker          285                       # number of overall hits (Count)
system.cpu0.itb_walker_cache.overallHits::total          285                       # number of overall hits (Count)
system.cpu0.itb_walker_cache.demandMisses::cpu0.mmu.itb.walker          327                       # number of demand (read+write) misses (Count)
system.cpu0.itb_walker_cache.demandMisses::total          327                       # number of demand (read+write) misses (Count)
system.cpu0.itb_walker_cache.overallMisses::cpu0.mmu.itb.walker          327                       # number of overall misses (Count)
system.cpu0.itb_walker_cache.overallMisses::total          327                       # number of overall misses (Count)
system.cpu0.itb_walker_cache.demandAccesses::cpu0.mmu.itb.walker          612                       # number of demand (read+write) accesses (Count)
system.cpu0.itb_walker_cache.demandAccesses::total          612                       # number of demand (read+write) accesses (Count)
system.cpu0.itb_walker_cache.overallAccesses::cpu0.mmu.itb.walker          612                       # number of overall (read+write) accesses (Count)
system.cpu0.itb_walker_cache.overallAccesses::total          612                       # number of overall (read+write) accesses (Count)
system.cpu0.itb_walker_cache.demandMissRate::cpu0.mmu.itb.walker     0.534314                       # miss rate for demand accesses (Ratio)
system.cpu0.itb_walker_cache.demandMissRate::total     0.534314                       # miss rate for demand accesses (Ratio)
system.cpu0.itb_walker_cache.overallMissRate::cpu0.mmu.itb.walker     0.534314                       # miss rate for overall accesses (Ratio)
system.cpu0.itb_walker_cache.overallMissRate::total     0.534314                       # miss rate for overall accesses (Ratio)
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.writebacks::writebacks           11                       # number of writebacks (Count)
system.cpu0.itb_walker_cache.writebacks::total           11                       # number of writebacks (Count)
system.cpu0.itb_walker_cache.replacements          324                       # number of replacements (Count)
system.cpu0.itb_walker_cache.ReadReq.hits::cpu0.mmu.itb.walker          285                       # number of ReadReq hits (Count)
system.cpu0.itb_walker_cache.ReadReq.hits::total          285                       # number of ReadReq hits (Count)
system.cpu0.itb_walker_cache.ReadReq.misses::cpu0.mmu.itb.walker          327                       # number of ReadReq misses (Count)
system.cpu0.itb_walker_cache.ReadReq.misses::total          327                       # number of ReadReq misses (Count)
system.cpu0.itb_walker_cache.ReadReq.accesses::cpu0.mmu.itb.walker          612                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.itb_walker_cache.ReadReq.accesses::total          612                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.itb_walker_cache.ReadReq.missRate::cpu0.mmu.itb.walker     0.534314                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.itb_walker_cache.ReadReq.missRate::total     0.534314                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse    15.957224                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs          553                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs          327                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs     1.691131                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.occupancies::cpu0.mmu.itb.walker    15.957224                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.itb_walker_cache.tags.avgOccs::cpu0.mmu.itb.walker     0.997327                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.itb_walker_cache.tags.avgOccs::total     0.997327                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.itb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu0.itb_walker_cache.tags.ageTaskId_1024::0            1                       # Occupied blocks per task id, per block age (Count)
system.cpu0.itb_walker_cache.tags.ageTaskId_1024::2            7                       # Occupied blocks per task id, per block age (Count)
system.cpu0.itb_walker_cache.tags.ageTaskId_1024::3            8                       # Occupied blocks per task id, per block age (Count)
system.cpu0.itb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.itb_walker_cache.tags.tagAccesses         1551                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses         1551                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.dtb.rdAccesses                  39939                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                  39029                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                      159                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                       81                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                 234969                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                      153                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions             14                       # Number of power state transitions (Count)
system.cpu0.power_state.ticksClkGated::samples            7                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::mean 19869071.428571                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::stdev 47452629.605243                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::min_value       336500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::max_value    127395500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::total            7                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON    193523500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::CLK_GATED    139083500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.numCycles                         6323133                       # Number of cpu cycles simulated (Cycle)
system.cpu1.cpi                             29.954110                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu1.ipc                              0.033384                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.commitStats0.numInsts              211094                       # Number of instructions committed (thread level) (Count)
system.cpu1.commitStats0.numOps                368602                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu1.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu1.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.commitStats0.cpi                29.954110                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu1.commitStats0.ipc                 0.033384                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu1.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu1.commitStats0.numFpInsts             23027                       # Number of float instructions (Count)
system.cpu1.commitStats0.numIntInsts           344126                       # Number of integer instructions (Count)
system.cpu1.commitStats0.numLoadInsts           48879                       # Number of load instructions (Count)
system.cpu1.commitStats0.numStoreInsts          28084                       # Number of store instructions (Count)
system.cpu1.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu1.commitStats0.committedInstType::No_OpClass         1174      0.32%      0.32% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntAlu       268880     72.95%     73.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntMult         2712      0.74%     74.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntDiv          156      0.04%     74.04% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatAdd          925      0.25%     74.29% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCmp            0      0.00%     74.29% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCvt            0      0.00%     74.29% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMult            0      0.00%     74.29% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMultAcc            0      0.00%     74.29% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatDiv            0      0.00%     74.29% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMisc            0      0.00%     74.29% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatSqrt            0      0.00%     74.29% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAdd            0      0.00%     74.29% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAddAcc            0      0.00%     74.29% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAlu         6754      1.83%     76.13% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCmp            0      0.00%     76.13% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCvt            0      0.00%     76.13% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMisc         3044      0.83%     76.95% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMult            0      0.00%     76.95% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMultAcc            0      0.00%     76.95% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     76.95% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShift            0      0.00%     76.95% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     76.95% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdDiv            0      0.00%     76.95% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSqrt            0      0.00%     76.95% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAdd         3912      1.06%     78.01% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCvt         3388      0.92%     78.93% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatDiv           80      0.02%     78.95% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.95% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMult          632      0.17%     79.13% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.13% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.13% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.13% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.13% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.13% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.13% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.13% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.13% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAes            0      0.00%     79.13% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.13% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.13% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.13% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.13% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.13% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.13% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.13% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.13% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::Matrix            0      0.00%     79.13% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixMov            0      0.00%     79.13% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixOP            0      0.00%     79.13% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemRead        47263     12.82%     91.95% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemWrite        27472      7.45%     99.40% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemRead         1598      0.43%     99.83% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemWrite          612      0.17%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::total       368602                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedControl::IsControl        28236                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsDirectControl        24808                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsIndirectControl         3298                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCondControl        20119                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsUncondControl         8109                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCall         2943                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsReturn         2927                       # Class of control type instructions committed (Count)
system.cpu1.dcache.demandHits::cpu1.data        69330                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total            69330                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data        69829                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total           69829                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data         2822                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total           2822                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data         2963                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total          2963                       # number of overall misses (Count)
system.cpu1.dcache.demandAccesses::cpu1.data        72152                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total        72152                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data        72792                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total        72792                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.039112                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.039112                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.040705                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.040705                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks          961                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total              961                       # number of writebacks (Count)
system.cpu1.dcache.replacements                  1332                       # number of replacements (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::cpu1.data         1422                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::total         1422                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::cpu1.data          652                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::total          652                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::cpu1.data         2074                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::total         2074                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.missRate::cpu1.data     0.314368                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.missRate::total     0.314368                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWWriteReq.hits::cpu1.data         2074                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.hits::total         2074                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::cpu1.data         2074                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::total         2074                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.hits::cpu1.data        44571                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total          44571                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data         1602                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total         1602                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.accesses::cpu1.data        46173                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total        46173                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.034696                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.034696                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.hits::cpu1.data          499                       # number of SoftPFReq hits (Count)
system.cpu1.dcache.SoftPFReq.hits::total          499                       # number of SoftPFReq hits (Count)
system.cpu1.dcache.SoftPFReq.misses::cpu1.data          141                       # number of SoftPFReq misses (Count)
system.cpu1.dcache.SoftPFReq.misses::total          141                       # number of SoftPFReq misses (Count)
system.cpu1.dcache.SoftPFReq.accesses::cpu1.data          640                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFReq.accesses::total          640                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFReq.missRate::cpu1.data     0.220312                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.missRate::total     0.220312                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.WriteReq.hits::cpu1.data        24759                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total         24759                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu1.data         1220                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total         1220                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.accesses::cpu1.data        25979                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total        25979                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu1.data     0.046961                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.046961                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse         1665.177730                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs               48465                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs              2477                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs             19.566007                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data  1665.177730                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.813075                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.813075                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024         1763                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::1          443                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::2          660                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::3          605                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::4           55                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.860840                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses            156671                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses           156671                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.demandHits::cpu1.mmu.dtb.walker          300                       # number of demand (read+write) hits (Count)
system.cpu1.dtb_walker_cache.demandHits::total          300                       # number of demand (read+write) hits (Count)
system.cpu1.dtb_walker_cache.overallHits::cpu1.mmu.dtb.walker          300                       # number of overall hits (Count)
system.cpu1.dtb_walker_cache.overallHits::total          300                       # number of overall hits (Count)
system.cpu1.dtb_walker_cache.demandMisses::cpu1.mmu.dtb.walker          436                       # number of demand (read+write) misses (Count)
system.cpu1.dtb_walker_cache.demandMisses::total          436                       # number of demand (read+write) misses (Count)
system.cpu1.dtb_walker_cache.overallMisses::cpu1.mmu.dtb.walker          436                       # number of overall misses (Count)
system.cpu1.dtb_walker_cache.overallMisses::total          436                       # number of overall misses (Count)
system.cpu1.dtb_walker_cache.demandAccesses::cpu1.mmu.dtb.walker          736                       # number of demand (read+write) accesses (Count)
system.cpu1.dtb_walker_cache.demandAccesses::total          736                       # number of demand (read+write) accesses (Count)
system.cpu1.dtb_walker_cache.overallAccesses::cpu1.mmu.dtb.walker          736                       # number of overall (read+write) accesses (Count)
system.cpu1.dtb_walker_cache.overallAccesses::total          736                       # number of overall (read+write) accesses (Count)
system.cpu1.dtb_walker_cache.demandMissRate::cpu1.mmu.dtb.walker     0.592391                       # miss rate for demand accesses (Ratio)
system.cpu1.dtb_walker_cache.demandMissRate::total     0.592391                       # miss rate for demand accesses (Ratio)
system.cpu1.dtb_walker_cache.overallMissRate::cpu1.mmu.dtb.walker     0.592391                       # miss rate for overall accesses (Ratio)
system.cpu1.dtb_walker_cache.overallMissRate::total     0.592391                       # miss rate for overall accesses (Ratio)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.writebacks::writebacks           15                       # number of writebacks (Count)
system.cpu1.dtb_walker_cache.writebacks::total           15                       # number of writebacks (Count)
system.cpu1.dtb_walker_cache.replacements          419                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.ReadReq.hits::cpu1.mmu.dtb.walker          300                       # number of ReadReq hits (Count)
system.cpu1.dtb_walker_cache.ReadReq.hits::total          300                       # number of ReadReq hits (Count)
system.cpu1.dtb_walker_cache.ReadReq.misses::cpu1.mmu.dtb.walker          436                       # number of ReadReq misses (Count)
system.cpu1.dtb_walker_cache.ReadReq.misses::total          436                       # number of ReadReq misses (Count)
system.cpu1.dtb_walker_cache.ReadReq.accesses::cpu1.mmu.dtb.walker          736                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dtb_walker_cache.ReadReq.accesses::total          736                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dtb_walker_cache.ReadReq.missRate::cpu1.mmu.dtb.walker     0.592391                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dtb_walker_cache.ReadReq.missRate::total     0.592391                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse    11.042047                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs          530                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs          432                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs     1.226852                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.occupancies::cpu1.mmu.dtb.walker    11.042047                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dtb_walker_cache.tags.avgOccs::cpu1.mmu.dtb.walker     0.690128                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dtb_walker_cache.tags.avgOccs::total     0.690128                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dtb_walker_cache.tags.occupanciesTaskId::1024           10                       # Occupied blocks per task id (Count)
system.cpu1.dtb_walker_cache.tags.ageTaskId_1024::1            3                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dtb_walker_cache.tags.ageTaskId_1024::2            5                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dtb_walker_cache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.625000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dtb_walker_cache.tags.tagAccesses         1908                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses         1908                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu1.exec_context.thread_0.numCallsReturns         5870                       # Number of times a function call or return occured (Count)
system.cpu1.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu1.exec_context.thread_0.numIdleCycles 2129231.264907                       # Number of idle cycles (Cycle)
system.cpu1.exec_context.thread_0.numBusyCycles 4193901.735093                       # Number of busy cycles (Cycle)
system.cpu1.exec_context.thread_0.notIdleFraction     0.663263                       # Percentage of non-idle cycles (Ratio)
system.cpu1.exec_context.thread_0.idleFraction     0.336737                       # Percentage of idle cycles (Ratio)
system.cpu1.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu1.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu1.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu1.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu1.executeStats0.numStoreInsts         76963                       # Number of stores executed (Count)
system.cpu1.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu1.executeStats0.numFpAluAccesses        23027                       # Number of float alu accesses (Count)
system.cpu1.executeStats0.numFpRegReads         41976                       # Number of times the floating registers were read (Count)
system.cpu1.executeStats0.numFpRegWrites        22067                       # Number of times the floating registers were written (Count)
system.cpu1.executeStats0.numIntAluAccesses       344126                       # Number of integer alu accesses (Count)
system.cpu1.executeStats0.numIntRegReads       476144                       # Number of times the integer registers were read (Count)
system.cpu1.executeStats0.numIntRegWrites       260722                       # Number of times the integer registers were written (Count)
system.cpu1.executeStats0.numMemRefs            76963                       # Number of memory refs (Count)
system.cpu1.executeStats0.numMiscRegReads       134789                       # Number of times the Misc registers were read (Count)
system.cpu1.executeStats0.numMiscRegWrites         2220                       # Number of times the Misc registers were written (Count)
system.cpu1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.fetchStats0.numInsts               211094                       # Number of instructions fetched (thread level) (Count)
system.cpu1.fetchStats0.numOps                 368602                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu1.fetchStats0.fetchRate            0.033384                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.fetchStats0.numBranches             28236                       # Number of branches fetched (Count)
system.cpu1.fetchStats0.branchRate           0.004466                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.icache.demandHits::cpu1.inst       288783                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total           288783                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst       288783                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total          288783                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst          379                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total            379                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst          379                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total           379                       # number of overall misses (Count)
system.cpu1.icache.demandAccesses::cpu1.inst       289162                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total       289162                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst       289162                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total       289162                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.001311                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.001311                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.001311                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.001311                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks          299                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total              299                       # number of writebacks (Count)
system.cpu1.icache.replacements                   299                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst       288783                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total         288783                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst          379                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total          379                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.accesses::cpu1.inst       289162                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total       289162                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.001311                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.001311                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse         3288.760820                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs              345037                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs               299                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs           1153.969900                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst  3288.760820                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.802920                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.802920                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024         3311                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::1          132                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::2          220                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::3         1921                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::4         1038                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.808350                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses            578703                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses           578703                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.demandHits::cpu1.mmu.itb.walker          176                       # number of demand (read+write) hits (Count)
system.cpu1.itb_walker_cache.demandHits::total          176                       # number of demand (read+write) hits (Count)
system.cpu1.itb_walker_cache.overallHits::cpu1.mmu.itb.walker          176                       # number of overall hits (Count)
system.cpu1.itb_walker_cache.overallHits::total          176                       # number of overall hits (Count)
system.cpu1.itb_walker_cache.demandMisses::cpu1.mmu.itb.walker          236                       # number of demand (read+write) misses (Count)
system.cpu1.itb_walker_cache.demandMisses::total          236                       # number of demand (read+write) misses (Count)
system.cpu1.itb_walker_cache.overallMisses::cpu1.mmu.itb.walker          236                       # number of overall misses (Count)
system.cpu1.itb_walker_cache.overallMisses::total          236                       # number of overall misses (Count)
system.cpu1.itb_walker_cache.demandAccesses::cpu1.mmu.itb.walker          412                       # number of demand (read+write) accesses (Count)
system.cpu1.itb_walker_cache.demandAccesses::total          412                       # number of demand (read+write) accesses (Count)
system.cpu1.itb_walker_cache.overallAccesses::cpu1.mmu.itb.walker          412                       # number of overall (read+write) accesses (Count)
system.cpu1.itb_walker_cache.overallAccesses::total          412                       # number of overall (read+write) accesses (Count)
system.cpu1.itb_walker_cache.demandMissRate::cpu1.mmu.itb.walker     0.572816                       # miss rate for demand accesses (Ratio)
system.cpu1.itb_walker_cache.demandMissRate::total     0.572816                       # miss rate for demand accesses (Ratio)
system.cpu1.itb_walker_cache.overallMissRate::cpu1.mmu.itb.walker     0.572816                       # miss rate for overall accesses (Ratio)
system.cpu1.itb_walker_cache.overallMissRate::total     0.572816                       # miss rate for overall accesses (Ratio)
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.writebacks::writebacks           12                       # number of writebacks (Count)
system.cpu1.itb_walker_cache.writebacks::total           12                       # number of writebacks (Count)
system.cpu1.itb_walker_cache.replacements          226                       # number of replacements (Count)
system.cpu1.itb_walker_cache.ReadReq.hits::cpu1.mmu.itb.walker          176                       # number of ReadReq hits (Count)
system.cpu1.itb_walker_cache.ReadReq.hits::total          176                       # number of ReadReq hits (Count)
system.cpu1.itb_walker_cache.ReadReq.misses::cpu1.mmu.itb.walker          236                       # number of ReadReq misses (Count)
system.cpu1.itb_walker_cache.ReadReq.misses::total          236                       # number of ReadReq misses (Count)
system.cpu1.itb_walker_cache.ReadReq.accesses::cpu1.mmu.itb.walker          412                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.itb_walker_cache.ReadReq.accesses::total          412                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.itb_walker_cache.ReadReq.missRate::cpu1.mmu.itb.walker     0.572816                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.itb_walker_cache.ReadReq.missRate::total     0.572816                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse    13.963541                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs          274                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs          230                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs     1.191304                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.occupancies::cpu1.mmu.itb.walker    13.963541                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.itb_walker_cache.tags.avgOccs::cpu1.mmu.itb.walker     0.872721                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.itb_walker_cache.tags.avgOccs::total     0.872721                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.itb_walker_cache.tags.occupanciesTaskId::1024           15                       # Occupied blocks per task id (Count)
system.cpu1.itb_walker_cache.tags.ageTaskId_1024::1            3                       # Occupied blocks per task id, per block age (Count)
system.cpu1.itb_walker_cache.tags.ageTaskId_1024::2            8                       # Occupied blocks per task id, per block age (Count)
system.cpu1.itb_walker_cache.tags.ageTaskId_1024::3            4                       # Occupied blocks per task id, per block age (Count)
system.cpu1.itb_walker_cache.tags.ratioOccsTaskId::1024     0.937500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.itb_walker_cache.tags.tagAccesses         1060                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses         1060                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.dtb.rdAccesses                  48915                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                  28076                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                      161                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                       23                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                 289166                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                      103                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions             36                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples           19                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean 5894789.473684                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::stdev 5418391.651782                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1000-5e+10           19    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value       331500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value     18558000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total           19                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON    220606000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED    112001000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.numCycles                         1034695                       # Number of cpu cycles simulated (Cycle)
system.cpu2.cpi                              5.446050                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu2.ipc                              0.183619                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.commitStats0.numInsts              189990                       # Number of instructions committed (thread level) (Count)
system.cpu2.commitStats0.numOps                328632                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu2.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu2.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.commitStats0.cpi                 5.446050                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu2.commitStats0.ipc                 0.183619                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu2.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu2.commitStats0.numFpInsts             21228                       # Number of float instructions (Count)
system.cpu2.commitStats0.numIntInsts           306282                       # Number of integer instructions (Count)
system.cpu2.commitStats0.numLoadInsts           41144                       # Number of load instructions (Count)
system.cpu2.commitStats0.numStoreInsts          22860                       # Number of store instructions (Count)
system.cpu2.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu2.commitStats0.committedInstType::No_OpClass         1065      0.32%      0.32% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntAlu       243573     74.12%     74.44% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntMult         2639      0.80%     75.24% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntDiv           49      0.01%     75.26% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatAdd          827      0.25%     75.51% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCmp            0      0.00%     75.51% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCvt            0      0.00%     75.51% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMult            0      0.00%     75.51% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMultAcc            0      0.00%     75.51% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatDiv            0      0.00%     75.51% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMisc            0      0.00%     75.51% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatSqrt            0      0.00%     75.51% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAdd            0      0.00%     75.51% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAddAcc            0      0.00%     75.51% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAlu         6324      1.92%     77.44% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCmp            0      0.00%     77.44% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCvt            0      0.00%     77.44% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMisc         2837      0.86%     78.30% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMult            0      0.00%     78.30% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMultAcc            0      0.00%     78.30% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     78.30% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShift            0      0.00%     78.30% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     78.30% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdDiv            0      0.00%     78.30% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSqrt            0      0.00%     78.30% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAdd         3572      1.09%     79.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCvt         3164      0.96%     80.35% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatDiv           77      0.02%     80.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     80.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMult          517      0.16%     80.53% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     80.53% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     80.53% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     80.53% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     80.53% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     80.53% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     80.53% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     80.53% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     80.53% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAes            0      0.00%     80.53% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAesMix            0      0.00%     80.53% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     80.53% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     80.53% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     80.53% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     80.53% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     80.53% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     80.53% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdPredAlu            0      0.00%     80.53% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::Matrix            0      0.00%     80.53% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixMov            0      0.00%     80.53% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixOP            0      0.00%     80.53% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemRead        39682     12.07%     92.60% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemWrite        22282      6.78%     99.38% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemRead         1446      0.44%     99.82% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemWrite          578      0.18%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::total       328632                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedControl::IsControl        25167                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsDirectControl        22424                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsIndirectControl         2639                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCondControl        18454                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsUncondControl         6707                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCall         2380                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsReturn         2364                       # Class of control type instructions committed (Count)
system.cpu2.dcache.demandHits::cpu2.data        57401                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::total            57401                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.overallHits::cpu2.data        57912                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::total           57912                       # number of overall hits (Count)
system.cpu2.dcache.demandMisses::cpu2.data         2247                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::total           2247                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.overallMisses::cpu2.data         2381                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::total          2381                       # number of overall misses (Count)
system.cpu2.dcache.demandAccesses::cpu2.data        59648                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::total        59648                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::cpu2.data        60293                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::total        60293                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.demandMissRate::cpu2.data     0.037671                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::total     0.037671                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.overallMissRate::cpu2.data     0.039490                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::total     0.039490                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.writebacks::writebacks          623                       # number of writebacks (Count)
system.cpu2.dcache.writebacks::total              623                       # number of writebacks (Count)
system.cpu2.dcache.replacements                   824                       # number of replacements (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::cpu2.data         1277                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::total         1277                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::cpu2.data          573                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::total          573                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.accesses::cpu2.data         1850                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.accesses::total         1850                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.missRate::cpu2.data     0.309730                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.missRate::total     0.309730                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWWriteReq.hits::cpu2.data         1850                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.hits::total         1850                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::cpu2.data         1850                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::total         1850                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.hits::cpu2.data        37438                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::total          37438                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.misses::cpu2.data         1225                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::total         1225                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.accesses::cpu2.data        38663                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::total        38663                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.missRate::cpu2.data     0.031684                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::total     0.031684                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.hits::cpu2.data          511                       # number of SoftPFReq hits (Count)
system.cpu2.dcache.SoftPFReq.hits::total          511                       # number of SoftPFReq hits (Count)
system.cpu2.dcache.SoftPFReq.misses::cpu2.data          134                       # number of SoftPFReq misses (Count)
system.cpu2.dcache.SoftPFReq.misses::total          134                       # number of SoftPFReq misses (Count)
system.cpu2.dcache.SoftPFReq.accesses::cpu2.data          645                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu2.dcache.SoftPFReq.accesses::total          645                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu2.dcache.SoftPFReq.missRate::cpu2.data     0.207752                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.missRate::total     0.207752                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.WriteReq.hits::cpu2.data        19963                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.hits::total         19963                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.misses::cpu2.data         1022                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.misses::total         1022                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.accesses::cpu2.data        20985                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.accesses::total        20985                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.missRate::cpu2.data     0.048701                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.missRate::total     0.048701                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse         1411.524783                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs               30156                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs              1826                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs             16.514786                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.occupancies::cpu2.data  1411.524783                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.avgOccs::cpu2.data     0.689221                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::total       0.689221                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.occupanciesTaskId::1024         1546                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.ageTaskId_1024::1          411                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::2          620                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::3          511                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::4            4                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ratioOccsTaskId::1024     0.754883                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.tagAccesses            130203                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses           130203                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.demandHits::cpu2.mmu.dtb.walker          212                       # number of demand (read+write) hits (Count)
system.cpu2.dtb_walker_cache.demandHits::total          212                       # number of demand (read+write) hits (Count)
system.cpu2.dtb_walker_cache.overallHits::cpu2.mmu.dtb.walker          212                       # number of overall hits (Count)
system.cpu2.dtb_walker_cache.overallHits::total          212                       # number of overall hits (Count)
system.cpu2.dtb_walker_cache.demandMisses::cpu2.mmu.dtb.walker          312                       # number of demand (read+write) misses (Count)
system.cpu2.dtb_walker_cache.demandMisses::total          312                       # number of demand (read+write) misses (Count)
system.cpu2.dtb_walker_cache.overallMisses::cpu2.mmu.dtb.walker          312                       # number of overall misses (Count)
system.cpu2.dtb_walker_cache.overallMisses::total          312                       # number of overall misses (Count)
system.cpu2.dtb_walker_cache.demandAccesses::cpu2.mmu.dtb.walker          524                       # number of demand (read+write) accesses (Count)
system.cpu2.dtb_walker_cache.demandAccesses::total          524                       # number of demand (read+write) accesses (Count)
system.cpu2.dtb_walker_cache.overallAccesses::cpu2.mmu.dtb.walker          524                       # number of overall (read+write) accesses (Count)
system.cpu2.dtb_walker_cache.overallAccesses::total          524                       # number of overall (read+write) accesses (Count)
system.cpu2.dtb_walker_cache.demandMissRate::cpu2.mmu.dtb.walker     0.595420                       # miss rate for demand accesses (Ratio)
system.cpu2.dtb_walker_cache.demandMissRate::total     0.595420                       # miss rate for demand accesses (Ratio)
system.cpu2.dtb_walker_cache.overallMissRate::cpu2.mmu.dtb.walker     0.595420                       # miss rate for overall accesses (Ratio)
system.cpu2.dtb_walker_cache.overallMissRate::total     0.595420                       # miss rate for overall accesses (Ratio)
system.cpu2.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.writebacks::writebacks            7                       # number of writebacks (Count)
system.cpu2.dtb_walker_cache.writebacks::total            7                       # number of writebacks (Count)
system.cpu2.dtb_walker_cache.replacements          297                       # number of replacements (Count)
system.cpu2.dtb_walker_cache.ReadReq.hits::cpu2.mmu.dtb.walker          212                       # number of ReadReq hits (Count)
system.cpu2.dtb_walker_cache.ReadReq.hits::total          212                       # number of ReadReq hits (Count)
system.cpu2.dtb_walker_cache.ReadReq.misses::cpu2.mmu.dtb.walker          312                       # number of ReadReq misses (Count)
system.cpu2.dtb_walker_cache.ReadReq.misses::total          312                       # number of ReadReq misses (Count)
system.cpu2.dtb_walker_cache.ReadReq.accesses::cpu2.mmu.dtb.walker          524                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dtb_walker_cache.ReadReq.accesses::total          524                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dtb_walker_cache.ReadReq.missRate::cpu2.mmu.dtb.walker     0.595420                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dtb_walker_cache.ReadReq.missRate::total     0.595420                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.tags.tagsInUse     8.151267                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dtb_walker_cache.tags.totalRefs          355                       # Total number of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.sampledRefs          304                       # Sample count of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.avgRefs     1.167763                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dtb_walker_cache.tags.occupancies::cpu2.mmu.dtb.walker     8.151267                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dtb_walker_cache.tags.avgOccs::cpu2.mmu.dtb.walker     0.509454                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dtb_walker_cache.tags.avgOccs::total     0.509454                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dtb_walker_cache.tags.occupanciesTaskId::1024            9                       # Occupied blocks per task id (Count)
system.cpu2.dtb_walker_cache.tags.ageTaskId_1024::1            4                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dtb_walker_cache.tags.ageTaskId_1024::2            5                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.562500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dtb_walker_cache.tags.tagAccesses         1360                       # Number of tag accesses (Count)
system.cpu2.dtb_walker_cache.tags.dataAccesses         1360                       # Number of data accesses (Count)
system.cpu2.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu2.exec_context.thread_0.numCallsReturns         4744                       # Number of times a function call or return occured (Count)
system.cpu2.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu2.exec_context.thread_0.numIdleCycles 419999.248098                       # Number of idle cycles (Cycle)
system.cpu2.exec_context.thread_0.numBusyCycles 614695.751902                       # Number of busy cycles (Cycle)
system.cpu2.exec_context.thread_0.notIdleFraction     0.594084                       # Percentage of non-idle cycles (Ratio)
system.cpu2.exec_context.thread_0.idleFraction     0.405916                       # Percentage of idle cycles (Ratio)
system.cpu2.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu2.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu2.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu2.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu2.executeStats0.numStoreInsts         64004                       # Number of stores executed (Count)
system.cpu2.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu2.executeStats0.numFpAluAccesses        21228                       # Number of float alu accesses (Count)
system.cpu2.executeStats0.numFpRegReads         38661                       # Number of times the floating registers were read (Count)
system.cpu2.executeStats0.numFpRegWrites        20323                       # Number of times the floating registers were written (Count)
system.cpu2.executeStats0.numIntAluAccesses       306282                       # Number of integer alu accesses (Count)
system.cpu2.executeStats0.numIntRegReads       421800                       # Number of times the integer registers were read (Count)
system.cpu2.executeStats0.numIntRegWrites       233047                       # Number of times the integer registers were written (Count)
system.cpu2.executeStats0.numMemRefs            64004                       # Number of memory refs (Count)
system.cpu2.executeStats0.numMiscRegReads       115506                       # Number of times the Misc registers were read (Count)
system.cpu2.executeStats0.numMiscRegWrites         1765                       # Number of times the Misc registers were written (Count)
system.cpu2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu2.fetchStats0.numInsts               189990                       # Number of instructions fetched (thread level) (Count)
system.cpu2.fetchStats0.numOps                 328632                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu2.fetchStats0.fetchRate            0.183619                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.fetchStats0.numBranches             25167                       # Number of branches fetched (Count)
system.cpu2.fetchStats0.branchRate           0.024323                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu2.icache.demandHits::cpu2.inst       261204                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::total           261204                       # number of demand (read+write) hits (Count)
system.cpu2.icache.overallHits::cpu2.inst       261204                       # number of overall hits (Count)
system.cpu2.icache.overallHits::total          261204                       # number of overall hits (Count)
system.cpu2.icache.demandMisses::cpu2.inst          285                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::total            285                       # number of demand (read+write) misses (Count)
system.cpu2.icache.overallMisses::cpu2.inst          285                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::total           285                       # number of overall misses (Count)
system.cpu2.icache.demandAccesses::cpu2.inst       261489                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::total       261489                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::cpu2.inst       261489                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::total       261489                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.demandMissRate::cpu2.inst     0.001090                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::total     0.001090                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.overallMissRate::cpu2.inst     0.001090                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::total     0.001090                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.writebacks::writebacks          186                       # number of writebacks (Count)
system.cpu2.icache.writebacks::total              186                       # number of writebacks (Count)
system.cpu2.icache.replacements                   186                       # number of replacements (Count)
system.cpu2.icache.ReadReq.hits::cpu2.inst       261204                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::total         261204                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.misses::cpu2.inst          285                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::total          285                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.accesses::cpu2.inst       261489                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::total       261489                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.missRate::cpu2.inst     0.001090                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::total     0.001090                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse         3177.095965                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs              197510                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs               186                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs           1061.881720                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.occupancies::cpu2.inst  3177.095965                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.avgOccs::cpu2.inst     0.775658                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::total       0.775658                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.occupanciesTaskId::1024         3205                       # Occupied blocks per task id (Count)
system.cpu2.icache.tags.ageTaskId_1024::1           72                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::2          201                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::3         2224                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::4          708                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ratioOccsTaskId::1024     0.782471                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.icache.tags.tagAccesses            523263                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses           523263                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu2.itb_walker_cache.demandHits::cpu2.mmu.itb.walker          153                       # number of demand (read+write) hits (Count)
system.cpu2.itb_walker_cache.demandHits::total          153                       # number of demand (read+write) hits (Count)
system.cpu2.itb_walker_cache.overallHits::cpu2.mmu.itb.walker          153                       # number of overall hits (Count)
system.cpu2.itb_walker_cache.overallHits::total          153                       # number of overall hits (Count)
system.cpu2.itb_walker_cache.demandMisses::cpu2.mmu.itb.walker          199                       # number of demand (read+write) misses (Count)
system.cpu2.itb_walker_cache.demandMisses::total          199                       # number of demand (read+write) misses (Count)
system.cpu2.itb_walker_cache.overallMisses::cpu2.mmu.itb.walker          199                       # number of overall misses (Count)
system.cpu2.itb_walker_cache.overallMisses::total          199                       # number of overall misses (Count)
system.cpu2.itb_walker_cache.demandAccesses::cpu2.mmu.itb.walker          352                       # number of demand (read+write) accesses (Count)
system.cpu2.itb_walker_cache.demandAccesses::total          352                       # number of demand (read+write) accesses (Count)
system.cpu2.itb_walker_cache.overallAccesses::cpu2.mmu.itb.walker          352                       # number of overall (read+write) accesses (Count)
system.cpu2.itb_walker_cache.overallAccesses::total          352                       # number of overall (read+write) accesses (Count)
system.cpu2.itb_walker_cache.demandMissRate::cpu2.mmu.itb.walker     0.565341                       # miss rate for demand accesses (Ratio)
system.cpu2.itb_walker_cache.demandMissRate::total     0.565341                       # miss rate for demand accesses (Ratio)
system.cpu2.itb_walker_cache.overallMissRate::cpu2.mmu.itb.walker     0.565341                       # miss rate for overall accesses (Ratio)
system.cpu2.itb_walker_cache.overallMissRate::total     0.565341                       # miss rate for overall accesses (Ratio)
system.cpu2.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.writebacks::writebacks           11                       # number of writebacks (Count)
system.cpu2.itb_walker_cache.writebacks::total           11                       # number of writebacks (Count)
system.cpu2.itb_walker_cache.replacements          188                       # number of replacements (Count)
system.cpu2.itb_walker_cache.ReadReq.hits::cpu2.mmu.itb.walker          153                       # number of ReadReq hits (Count)
system.cpu2.itb_walker_cache.ReadReq.hits::total          153                       # number of ReadReq hits (Count)
system.cpu2.itb_walker_cache.ReadReq.misses::cpu2.mmu.itb.walker          199                       # number of ReadReq misses (Count)
system.cpu2.itb_walker_cache.ReadReq.misses::total          199                       # number of ReadReq misses (Count)
system.cpu2.itb_walker_cache.ReadReq.accesses::cpu2.mmu.itb.walker          352                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.itb_walker_cache.ReadReq.accesses::total          352                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.itb_walker_cache.ReadReq.missRate::cpu2.mmu.itb.walker     0.565341                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.itb_walker_cache.ReadReq.missRate::total     0.565341                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.itb_walker_cache.tags.tagsInUse     9.004057                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.itb_walker_cache.tags.totalRefs          191                       # Total number of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.sampledRefs          188                       # Sample count of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.avgRefs     1.015957                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.itb_walker_cache.tags.occupancies::cpu2.mmu.itb.walker     9.004057                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.itb_walker_cache.tags.avgOccs::cpu2.mmu.itb.walker     0.562754                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.itb_walker_cache.tags.avgOccs::total     0.562754                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.itb_walker_cache.tags.occupanciesTaskId::1024           11                       # Occupied blocks per task id (Count)
system.cpu2.itb_walker_cache.tags.ageTaskId_1024::1            3                       # Occupied blocks per task id, per block age (Count)
system.cpu2.itb_walker_cache.tags.ageTaskId_1024::2            8                       # Occupied blocks per task id, per block age (Count)
system.cpu2.itb_walker_cache.tags.ratioOccsTaskId::1024     0.687500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.itb_walker_cache.tags.tagAccesses          903                       # Number of tag accesses (Count)
system.cpu2.itb_walker_cache.tags.dataAccesses          903                       # Number of data accesses (Count)
system.cpu2.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.dtb.rdAccesses                  41176                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                  22853                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                      114                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                       17                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                 261489                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                       88                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.numTransitions             32                       # Number of power state transitions (Count)
system.cpu2.power_state.ticksClkGated::samples           17                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::mean 7941794.117647                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::stdev 10279495.152759                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::1000-5e+10           17    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::min_value       332500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::max_value     38166000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::total           17                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON    197596500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::CLK_GATED    135010500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                         1885468                       # Number of cpu cycles simulated (Cycle)
system.cpu3.cpi                             34.878612                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu3.ipc                              0.028671                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.commitStats0.numInsts               54058                       # Number of instructions committed (thread level) (Count)
system.cpu3.commitStats0.numOps                 93998                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu3.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu3.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.commitStats0.cpi                34.878612                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu3.commitStats0.ipc                 0.028671                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu3.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu3.commitStats0.numFpInsts              7209                       # Number of float instructions (Count)
system.cpu3.commitStats0.numIntInsts            86526                       # Number of integer instructions (Count)
system.cpu3.commitStats0.numLoadInsts           12273                       # Number of load instructions (Count)
system.cpu3.commitStats0.numStoreInsts           6380                       # Number of store instructions (Count)
system.cpu3.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu3.commitStats0.committedInstType::No_OpClass          328      0.35%      0.35% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntAlu        68084     72.43%     72.78% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntMult          684      0.73%     73.51% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntDiv           21      0.02%     73.53% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatAdd          220      0.23%     73.76% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCmp            0      0.00%     73.76% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCvt            0      0.00%     73.76% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMult            0      0.00%     73.76% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMultAcc            0      0.00%     73.76% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatDiv            0      0.00%     73.76% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMisc            0      0.00%     73.76% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatSqrt            0      0.00%     73.76% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAdd            0      0.00%     73.76% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAddAcc            0      0.00%     73.76% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAlu         2338      2.49%     76.25% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCmp            0      0.00%     76.25% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCvt            0      0.00%     76.25% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMisc         1080      1.15%     77.40% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMult            0      0.00%     77.40% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMultAcc            0      0.00%     77.40% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     77.40% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShift            0      0.00%     77.40% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     77.40% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdDiv            0      0.00%     77.40% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSqrt            0      0.00%     77.40% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAdd         1283      1.36%     78.77% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     78.77% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     78.77% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCvt         1156      1.23%     80.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatDiv           17      0.02%     80.01% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     80.01% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMult          141      0.15%     80.16% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     80.16% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     80.16% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     80.16% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     80.16% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     80.16% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     80.16% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     80.16% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     80.16% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAes            0      0.00%     80.16% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAesMix            0      0.00%     80.16% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     80.16% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     80.16% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     80.16% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     80.16% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     80.16% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     80.16% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdPredAlu            0      0.00%     80.16% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::Matrix            0      0.00%     80.16% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixMov            0      0.00%     80.16% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixOP            0      0.00%     80.16% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemRead        11903     12.66%     92.83% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemWrite         6247      6.65%     99.47% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemRead          363      0.39%     99.86% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemWrite          133      0.14%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::total        93998                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedControl::IsControl         7053                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsDirectControl         6257                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsIndirectControl          764                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsCondControl         5184                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsUncondControl         1867                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsCall          675                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsReturn          671                       # Class of control type instructions committed (Count)
system.cpu3.dcache.demandHits::cpu3.data        16613                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.demandHits::total            16613                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.overallHits::cpu3.data        16749                       # number of overall hits (Count)
system.cpu3.dcache.overallHits::total           16749                       # number of overall hits (Count)
system.cpu3.dcache.demandMisses::cpu3.data          706                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.demandMisses::total            706                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.overallMisses::cpu3.data          732                       # number of overall misses (Count)
system.cpu3.dcache.overallMisses::total           732                       # number of overall misses (Count)
system.cpu3.dcache.demandAccesses::cpu3.data        17319                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.demandAccesses::total        17319                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::cpu3.data        17481                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::total        17481                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.demandMissRate::cpu3.data     0.040764                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.demandMissRate::total     0.040764                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.overallMissRate::cpu3.data     0.041874                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.overallMissRate::total     0.041874                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.writebacks::writebacks          182                       # number of writebacks (Count)
system.cpu3.dcache.writebacks::total              182                       # number of writebacks (Count)
system.cpu3.dcache.replacements                   305                       # number of replacements (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::cpu3.data          356                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::total          356                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::cpu3.data          230                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::total          230                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.accesses::cpu3.data          586                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.accesses::total          586                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.missRate::cpu3.data     0.392491                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.missRate::total     0.392491                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWWriteReq.hits::cpu3.data          586                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.hits::total          586                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::cpu3.data          586                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::total          586                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.hits::cpu3.data        11075                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.hits::total          11075                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.misses::cpu3.data          455                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.misses::total          455                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.accesses::cpu3.data        11530                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.accesses::total        11530                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.missRate::cpu3.data     0.039462                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.missRate::total     0.039462                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.hits::cpu3.data          136                       # number of SoftPFReq hits (Count)
system.cpu3.dcache.SoftPFReq.hits::total          136                       # number of SoftPFReq hits (Count)
system.cpu3.dcache.SoftPFReq.misses::cpu3.data           26                       # number of SoftPFReq misses (Count)
system.cpu3.dcache.SoftPFReq.misses::total           26                       # number of SoftPFReq misses (Count)
system.cpu3.dcache.SoftPFReq.accesses::cpu3.data          162                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu3.dcache.SoftPFReq.accesses::total          162                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu3.dcache.SoftPFReq.missRate::cpu3.data     0.160494                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.missRate::total     0.160494                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.WriteReq.hits::cpu3.data         5538                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.hits::total          5538                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.misses::cpu3.data          251                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.misses::total          251                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.accesses::cpu3.data         5789                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.accesses::total         5789                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.missRate::cpu3.data     0.043358                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.missRate::total     0.043358                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse         1656.036231                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs                8270                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs               711                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs             11.631505                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.occupancies::cpu3.data  1656.036231                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.avgOccs::cpu3.data     0.808611                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::total       0.808611                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.occupanciesTaskId::1024         1675                       # Occupied blocks per task id (Count)
system.cpu3.dcache.tags.ageTaskId_1024::1          145                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::2          269                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::3         1110                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::4          151                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ratioOccsTaskId::1024     0.817871                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dcache.tags.tagAccesses             38075                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses            38075                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dtb_walker_cache.demandHits::cpu3.mmu.dtb.walker          124                       # number of demand (read+write) hits (Count)
system.cpu3.dtb_walker_cache.demandHits::total          124                       # number of demand (read+write) hits (Count)
system.cpu3.dtb_walker_cache.overallHits::cpu3.mmu.dtb.walker          124                       # number of overall hits (Count)
system.cpu3.dtb_walker_cache.overallHits::total          124                       # number of overall hits (Count)
system.cpu3.dtb_walker_cache.demandMisses::cpu3.mmu.dtb.walker          176                       # number of demand (read+write) misses (Count)
system.cpu3.dtb_walker_cache.demandMisses::total          176                       # number of demand (read+write) misses (Count)
system.cpu3.dtb_walker_cache.overallMisses::cpu3.mmu.dtb.walker          176                       # number of overall misses (Count)
system.cpu3.dtb_walker_cache.overallMisses::total          176                       # number of overall misses (Count)
system.cpu3.dtb_walker_cache.demandAccesses::cpu3.mmu.dtb.walker          300                       # number of demand (read+write) accesses (Count)
system.cpu3.dtb_walker_cache.demandAccesses::total          300                       # number of demand (read+write) accesses (Count)
system.cpu3.dtb_walker_cache.overallAccesses::cpu3.mmu.dtb.walker          300                       # number of overall (read+write) accesses (Count)
system.cpu3.dtb_walker_cache.overallAccesses::total          300                       # number of overall (read+write) accesses (Count)
system.cpu3.dtb_walker_cache.demandMissRate::cpu3.mmu.dtb.walker     0.586667                       # miss rate for demand accesses (Ratio)
system.cpu3.dtb_walker_cache.demandMissRate::total     0.586667                       # miss rate for demand accesses (Ratio)
system.cpu3.dtb_walker_cache.overallMissRate::cpu3.mmu.dtb.walker     0.586667                       # miss rate for overall accesses (Ratio)
system.cpu3.dtb_walker_cache.overallMissRate::total     0.586667                       # miss rate for overall accesses (Ratio)
system.cpu3.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.writebacks::writebacks            4                       # number of writebacks (Count)
system.cpu3.dtb_walker_cache.writebacks::total            4                       # number of writebacks (Count)
system.cpu3.dtb_walker_cache.replacements          169                       # number of replacements (Count)
system.cpu3.dtb_walker_cache.ReadReq.hits::cpu3.mmu.dtb.walker          124                       # number of ReadReq hits (Count)
system.cpu3.dtb_walker_cache.ReadReq.hits::total          124                       # number of ReadReq hits (Count)
system.cpu3.dtb_walker_cache.ReadReq.misses::cpu3.mmu.dtb.walker          176                       # number of ReadReq misses (Count)
system.cpu3.dtb_walker_cache.ReadReq.misses::total          176                       # number of ReadReq misses (Count)
system.cpu3.dtb_walker_cache.ReadReq.accesses::cpu3.mmu.dtb.walker          300                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dtb_walker_cache.ReadReq.accesses::total          300                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dtb_walker_cache.ReadReq.missRate::cpu3.mmu.dtb.walker     0.586667                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dtb_walker_cache.ReadReq.missRate::total     0.586667                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dtb_walker_cache.tags.tagsInUse    11.600362                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dtb_walker_cache.tags.totalRefs          232                       # Total number of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.sampledRefs          174                       # Sample count of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.avgRefs     1.333333                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dtb_walker_cache.tags.occupancies::cpu3.mmu.dtb.walker    11.600362                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dtb_walker_cache.tags.avgOccs::cpu3.mmu.dtb.walker     0.725023                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dtb_walker_cache.tags.avgOccs::total     0.725023                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dtb_walker_cache.tags.occupanciesTaskId::1024           11                       # Occupied blocks per task id (Count)
system.cpu3.dtb_walker_cache.tags.ageTaskId_1024::1            3                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dtb_walker_cache.tags.ageTaskId_1024::2            5                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dtb_walker_cache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dtb_walker_cache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.687500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dtb_walker_cache.tags.tagAccesses          776                       # Number of tag accesses (Count)
system.cpu3.dtb_walker_cache.tags.dataAccesses          776                       # Number of data accesses (Count)
system.cpu3.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu3.exec_context.thread_0.numCallsReturns         1346                       # Number of times a function call or return occured (Count)
system.cpu3.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu3.exec_context.thread_0.numIdleCycles 1565951.391010                       # Number of idle cycles (Cycle)
system.cpu3.exec_context.thread_0.numBusyCycles 319516.608990                       # Number of busy cycles (Cycle)
system.cpu3.exec_context.thread_0.notIdleFraction     0.169463                       # Percentage of non-idle cycles (Ratio)
system.cpu3.exec_context.thread_0.idleFraction     0.830537                       # Percentage of idle cycles (Ratio)
system.cpu3.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu3.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu3.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu3.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu3.executeStats0.numStoreInsts         18653                       # Number of stores executed (Count)
system.cpu3.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu3.executeStats0.numFpAluAccesses         7209                       # Number of float alu accesses (Count)
system.cpu3.executeStats0.numFpRegReads         13480                       # Number of times the floating registers were read (Count)
system.cpu3.executeStats0.numFpRegWrites         6999                       # Number of times the floating registers were written (Count)
system.cpu3.executeStats0.numIntAluAccesses        86526                       # Number of integer alu accesses (Count)
system.cpu3.executeStats0.numIntRegReads       118743                       # Number of times the integer registers were read (Count)
system.cpu3.executeStats0.numIntRegWrites        65664                       # Number of times the integer registers were written (Count)
system.cpu3.executeStats0.numMemRefs            18653                       # Number of memory refs (Count)
system.cpu3.executeStats0.numMiscRegReads        33164                       # Number of times the Misc registers were read (Count)
system.cpu3.executeStats0.numMiscRegWrites          567                       # Number of times the Misc registers were written (Count)
system.cpu3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu3.fetchStats0.numInsts                54058                       # Number of instructions fetched (thread level) (Count)
system.cpu3.fetchStats0.numOps                  93998                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu3.fetchStats0.fetchRate            0.028671                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.fetchStats0.numBranches              7053                       # Number of branches fetched (Count)
system.cpu3.fetchStats0.branchRate           0.003741                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu3.icache.demandHits::cpu3.inst        74115                       # number of demand (read+write) hits (Count)
system.cpu3.icache.demandHits::total            74115                       # number of demand (read+write) hits (Count)
system.cpu3.icache.overallHits::cpu3.inst        74115                       # number of overall hits (Count)
system.cpu3.icache.overallHits::total           74115                       # number of overall hits (Count)
system.cpu3.icache.demandMisses::cpu3.inst          255                       # number of demand (read+write) misses (Count)
system.cpu3.icache.demandMisses::total            255                       # number of demand (read+write) misses (Count)
system.cpu3.icache.overallMisses::cpu3.inst          255                       # number of overall misses (Count)
system.cpu3.icache.overallMisses::total           255                       # number of overall misses (Count)
system.cpu3.icache.demandAccesses::cpu3.inst        74370                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.demandAccesses::total        74370                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::cpu3.inst        74370                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::total        74370                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.demandMissRate::cpu3.inst     0.003429                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.demandMissRate::total     0.003429                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.overallMissRate::cpu3.inst     0.003429                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.overallMissRate::total     0.003429                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.writebacks::writebacks          138                       # number of writebacks (Count)
system.cpu3.icache.writebacks::total              138                       # number of writebacks (Count)
system.cpu3.icache.replacements                   138                       # number of replacements (Count)
system.cpu3.icache.ReadReq.hits::cpu3.inst        74115                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.hits::total          74115                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.misses::cpu3.inst          255                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.misses::total          255                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.accesses::cpu3.inst        74370                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.accesses::total        74370                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.missRate::cpu3.inst     0.003429                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.missRate::total     0.003429                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse         2900.506553                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs               31065                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs               138                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs            225.108696                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.occupancies::cpu3.inst  2900.506553                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.avgOccs::cpu3.inst     0.708131                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::total       0.708131                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.occupanciesTaskId::1024         2938                       # Occupied blocks per task id (Count)
system.cpu3.icache.tags.ageTaskId_1024::1           67                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::2          216                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::3         1899                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::4          756                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ratioOccsTaskId::1024     0.717285                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.icache.tags.tagAccesses            148995                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses           148995                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu3.itb_walker_cache.demandHits::cpu3.mmu.itb.walker           66                       # number of demand (read+write) hits (Count)
system.cpu3.itb_walker_cache.demandHits::total           66                       # number of demand (read+write) hits (Count)
system.cpu3.itb_walker_cache.overallHits::cpu3.mmu.itb.walker           66                       # number of overall hits (Count)
system.cpu3.itb_walker_cache.overallHits::total           66                       # number of overall hits (Count)
system.cpu3.itb_walker_cache.demandMisses::cpu3.mmu.itb.walker          102                       # number of demand (read+write) misses (Count)
system.cpu3.itb_walker_cache.demandMisses::total          102                       # number of demand (read+write) misses (Count)
system.cpu3.itb_walker_cache.overallMisses::cpu3.mmu.itb.walker          102                       # number of overall misses (Count)
system.cpu3.itb_walker_cache.overallMisses::total          102                       # number of overall misses (Count)
system.cpu3.itb_walker_cache.demandAccesses::cpu3.mmu.itb.walker          168                       # number of demand (read+write) accesses (Count)
system.cpu3.itb_walker_cache.demandAccesses::total          168                       # number of demand (read+write) accesses (Count)
system.cpu3.itb_walker_cache.overallAccesses::cpu3.mmu.itb.walker          168                       # number of overall (read+write) accesses (Count)
system.cpu3.itb_walker_cache.overallAccesses::total          168                       # number of overall (read+write) accesses (Count)
system.cpu3.itb_walker_cache.demandMissRate::cpu3.mmu.itb.walker     0.607143                       # miss rate for demand accesses (Ratio)
system.cpu3.itb_walker_cache.demandMissRate::total     0.607143                       # miss rate for demand accesses (Ratio)
system.cpu3.itb_walker_cache.overallMissRate::cpu3.mmu.itb.walker     0.607143                       # miss rate for overall accesses (Ratio)
system.cpu3.itb_walker_cache.overallMissRate::total     0.607143                       # miss rate for overall accesses (Ratio)
system.cpu3.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.writebacks::writebacks            6                       # number of writebacks (Count)
system.cpu3.itb_walker_cache.writebacks::total            6                       # number of writebacks (Count)
system.cpu3.itb_walker_cache.replacements           96                       # number of replacements (Count)
system.cpu3.itb_walker_cache.ReadReq.hits::cpu3.mmu.itb.walker           66                       # number of ReadReq hits (Count)
system.cpu3.itb_walker_cache.ReadReq.hits::total           66                       # number of ReadReq hits (Count)
system.cpu3.itb_walker_cache.ReadReq.misses::cpu3.mmu.itb.walker          102                       # number of ReadReq misses (Count)
system.cpu3.itb_walker_cache.ReadReq.misses::total          102                       # number of ReadReq misses (Count)
system.cpu3.itb_walker_cache.ReadReq.accesses::cpu3.mmu.itb.walker          168                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.itb_walker_cache.ReadReq.accesses::total          168                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.itb_walker_cache.ReadReq.missRate::cpu3.mmu.itb.walker     0.607143                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.itb_walker_cache.ReadReq.missRate::total     0.607143                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.itb_walker_cache.tags.tagsInUse    12.408344                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.itb_walker_cache.tags.totalRefs          135                       # Total number of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.sampledRefs           96                       # Sample count of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.avgRefs     1.406250                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.itb_walker_cache.tags.occupancies::cpu3.mmu.itb.walker    12.408344                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.itb_walker_cache.tags.avgOccs::cpu3.mmu.itb.walker     0.775521                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.itb_walker_cache.tags.avgOccs::total     0.775521                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.itb_walker_cache.tags.occupanciesTaskId::1024           14                       # Occupied blocks per task id (Count)
system.cpu3.itb_walker_cache.tags.ageTaskId_1024::1            3                       # Occupied blocks per task id, per block age (Count)
system.cpu3.itb_walker_cache.tags.ageTaskId_1024::2            8                       # Occupied blocks per task id, per block age (Count)
system.cpu3.itb_walker_cache.tags.ageTaskId_1024::3            3                       # Occupied blocks per task id, per block age (Count)
system.cpu3.itb_walker_cache.tags.ratioOccsTaskId::1024     0.875000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.itb_walker_cache.tags.tagAccesses          438                       # Number of tag accesses (Count)
system.cpu3.itb_walker_cache.tags.dataAccesses          438                       # Number of data accesses (Count)
system.cpu3.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.dtb.rdAccesses                  12287                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                   6382                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                       70                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                        5                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                  74370                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                       42                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.numTransitions             14                       # Number of power state transitions (Count)
system.cpu3.power_state.ticksClkGated::samples            8                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::mean 34530312.500000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::stdev 31845558.619394                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::min_value      1260500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::max_value     97754500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::total            8                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON     56364500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::CLK_GATED    276242500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu4.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu4.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu4.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu4.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu4.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu4.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu4.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu4.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu4.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu4.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu4.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu4.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu4.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu4.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu4.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu4.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu4.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu4.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dcache.replacements                     0                       # number of replacements (Count)
system.cpu4.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dcache.tags.tagsInUse         1565.612723                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.dcache.tags.totalRefs                 433                       # Total number of references to valid blocks. (Count)
system.cpu4.dcache.tags.sampledRefs                55                       # Sample count of references to valid blocks. (Count)
system.cpu4.dcache.tags.avgRefs              7.872727                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.dcache.tags.occupancies::cpu4.data  1565.612723                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.dcache.tags.avgOccs::cpu4.data     0.764459                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dcache.tags.avgOccs::total       0.764459                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dcache.tags.occupanciesTaskId::1024         1542                       # Occupied blocks per task id (Count)
system.cpu4.dcache.tags.ageTaskId_1024::3         1540                       # Occupied blocks per task id, per block age (Count)
system.cpu4.dcache.tags.ageTaskId_1024::4            2                       # Occupied blocks per task id, per block age (Count)
system.cpu4.dcache.tags.ratioOccsTaskId::1024     0.752930                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.dcache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu4.dcache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu4.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu4.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dtb_walker_cache.tags.tagsInUse            1                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu4.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu4.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.dtb_walker_cache.tags.occupancies::cpu4.mmu.dtb.walker            1                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.dtb_walker_cache.tags.avgOccs::cpu4.mmu.dtb.walker     0.062500                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dtb_walker_cache.tags.avgOccs::total     0.062500                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dtb_walker_cache.tags.occupanciesTaskId::1024            1                       # Occupied blocks per task id (Count)
system.cpu4.dtb_walker_cache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu4.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.062500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu4.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu4.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu4.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu4.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu4.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu4.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu4.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu4.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu4.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu4.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu4.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu4.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu4.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu4.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu4.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu4.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu4.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu4.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu4.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu4.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu4.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu4.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu4.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu4.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.icache.replacements                     0                       # number of replacements (Count)
system.cpu4.icache.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.icache.tags.tagsInUse                2944                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.icache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu4.icache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu4.icache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.icache.tags.occupancies::cpu4.inst         2944                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.icache.tags.avgOccs::cpu4.inst     0.718750                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.icache.tags.avgOccs::total       0.718750                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.icache.tags.occupanciesTaskId::1024         2944                       # Occupied blocks per task id (Count)
system.cpu4.icache.tags.ageTaskId_1024::3         2258                       # Occupied blocks per task id, per block age (Count)
system.cpu4.icache.tags.ageTaskId_1024::4          686                       # Occupied blocks per task id, per block age (Count)
system.cpu4.icache.tags.ratioOccsTaskId::1024     0.718750                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.icache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu4.icache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu4.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu4.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu4.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu4.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu4.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu4.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu4.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu4.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu4.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu4.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu4.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::mean    332607000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::min_value    332607000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::max_value    332607000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::CLK_GATED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu4.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu4.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu5.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu5.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu5.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu5.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu5.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu5.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu5.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu5.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu5.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu5.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu5.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu5.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu5.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu5.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu5.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu5.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu5.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu5.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dcache.replacements                     0                       # number of replacements (Count)
system.cpu5.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dcache.tags.tagsInUse         1599.785165                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.dcache.tags.totalRefs                 337                       # Total number of references to valid blocks. (Count)
system.cpu5.dcache.tags.sampledRefs                25                       # Sample count of references to valid blocks. (Count)
system.cpu5.dcache.tags.avgRefs             13.480000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.dcache.tags.occupancies::cpu5.data  1599.785165                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.dcache.tags.avgOccs::cpu5.data     0.781145                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dcache.tags.avgOccs::total       0.781145                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dcache.tags.occupanciesTaskId::1024         1596                       # Occupied blocks per task id (Count)
system.cpu5.dcache.tags.ageTaskId_1024::3         1479                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dcache.tags.ageTaskId_1024::4          117                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dcache.tags.ratioOccsTaskId::1024     0.779297                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.dcache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu5.dcache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu5.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu5.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dtb_walker_cache.tags.tagsInUse           11                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu5.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu5.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.dtb_walker_cache.tags.occupancies::cpu5.mmu.dtb.walker           11                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.dtb_walker_cache.tags.avgOccs::cpu5.mmu.dtb.walker     0.687500                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dtb_walker_cache.tags.avgOccs::total     0.687500                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dtb_walker_cache.tags.occupanciesTaskId::1024           11                       # Occupied blocks per task id (Count)
system.cpu5.dtb_walker_cache.tags.ageTaskId_1024::3            9                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dtb_walker_cache.tags.ageTaskId_1024::4            2                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.687500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu5.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu5.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu5.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu5.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu5.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu5.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu5.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu5.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu5.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu5.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu5.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu5.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu5.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu5.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu5.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu5.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu5.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu5.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu5.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu5.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu5.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu5.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu5.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu5.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.icache.replacements                     0                       # number of replacements (Count)
system.cpu5.icache.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.icache.tags.tagsInUse                2485                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.icache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu5.icache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu5.icache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.icache.tags.occupancies::cpu5.inst         2485                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.icache.tags.avgOccs::cpu5.inst     0.606689                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.icache.tags.avgOccs::total       0.606689                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.icache.tags.occupanciesTaskId::1024         2485                       # Occupied blocks per task id (Count)
system.cpu5.icache.tags.ageTaskId_1024::3         1927                       # Occupied blocks per task id, per block age (Count)
system.cpu5.icache.tags.ageTaskId_1024::4          558                       # Occupied blocks per task id, per block age (Count)
system.cpu5.icache.tags.ratioOccsTaskId::1024     0.606689                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.icache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu5.icache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu5.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu5.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu5.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.itb_walker_cache.tags.tagsInUse            8                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu5.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu5.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.itb_walker_cache.tags.occupancies::cpu5.mmu.itb.walker            8                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.itb_walker_cache.tags.avgOccs::cpu5.mmu.itb.walker     0.500000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.itb_walker_cache.tags.avgOccs::total     0.500000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.itb_walker_cache.tags.occupanciesTaskId::1024            8                       # Occupied blocks per task id (Count)
system.cpu5.itb_walker_cache.tags.ageTaskId_1024::3            8                       # Occupied blocks per task id, per block age (Count)
system.cpu5.itb_walker_cache.tags.ratioOccsTaskId::1024     0.500000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu5.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu5.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu5.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu5.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::mean    332607000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::min_value    332607000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::max_value    332607000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::CLK_GATED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu5.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu5.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu6.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu6.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu6.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu6.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu6.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu6.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu6.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu6.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu6.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu6.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu6.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu6.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu6.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu6.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu6.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu6.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu6.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu6.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dcache.replacements                     0                       # number of replacements (Count)
system.cpu6.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dcache.tags.tagsInUse         1640.036133                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.dcache.tags.totalRefs                  51                       # Total number of references to valid blocks. (Count)
system.cpu6.dcache.tags.sampledRefs                13                       # Sample count of references to valid blocks. (Count)
system.cpu6.dcache.tags.avgRefs              3.923077                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.dcache.tags.occupancies::cpu6.data  1640.036133                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.dcache.tags.avgOccs::cpu6.data     0.800799                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dcache.tags.avgOccs::total       0.800799                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dcache.tags.occupanciesTaskId::1024         1637                       # Occupied blocks per task id (Count)
system.cpu6.dcache.tags.ageTaskId_1024::3         1542                       # Occupied blocks per task id, per block age (Count)
system.cpu6.dcache.tags.ageTaskId_1024::4           95                       # Occupied blocks per task id, per block age (Count)
system.cpu6.dcache.tags.ratioOccsTaskId::1024     0.799316                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.dcache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu6.dcache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu6.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu6.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dtb_walker_cache.tags.tagsInUse            1                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu6.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu6.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.dtb_walker_cache.tags.occupancies::cpu6.mmu.dtb.walker            1                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.dtb_walker_cache.tags.avgOccs::cpu6.mmu.dtb.walker     0.062500                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dtb_walker_cache.tags.avgOccs::total     0.062500                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dtb_walker_cache.tags.occupanciesTaskId::1024            1                       # Occupied blocks per task id (Count)
system.cpu6.dtb_walker_cache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu6.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.062500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu6.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu6.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu6.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu6.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu6.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu6.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu6.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu6.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu6.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu6.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu6.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu6.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu6.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu6.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu6.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu6.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu6.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu6.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu6.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu6.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu6.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu6.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu6.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu6.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.icache.replacements                     0                       # number of replacements (Count)
system.cpu6.icache.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.icache.tags.tagsInUse                2729                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.icache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu6.icache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu6.icache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.icache.tags.occupancies::cpu6.inst         2729                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.icache.tags.avgOccs::cpu6.inst     0.666260                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.icache.tags.avgOccs::total       0.666260                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.icache.tags.occupanciesTaskId::1024         2729                       # Occupied blocks per task id (Count)
system.cpu6.icache.tags.ageTaskId_1024::3         2223                       # Occupied blocks per task id, per block age (Count)
system.cpu6.icache.tags.ageTaskId_1024::4          506                       # Occupied blocks per task id, per block age (Count)
system.cpu6.icache.tags.ratioOccsTaskId::1024     0.666260                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.icache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu6.icache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu6.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu6.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu6.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu6.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu6.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu6.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu6.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu6.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu6.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::mean    332607000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::min_value    332607000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::max_value    332607000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::CLK_GATED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu6.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu6.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu7.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu7.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu7.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu7.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu7.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu7.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu7.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu7.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu7.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu7.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu7.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu7.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu7.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu7.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu7.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu7.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu7.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu7.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dcache.replacements                     0                       # number of replacements (Count)
system.cpu7.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dcache.tags.tagsInUse         1252.811016                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.dcache.tags.totalRefs                 692                       # Total number of references to valid blocks. (Count)
system.cpu7.dcache.tags.sampledRefs                68                       # Sample count of references to valid blocks. (Count)
system.cpu7.dcache.tags.avgRefs             10.176471                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.dcache.tags.occupancies::cpu7.data  1252.811016                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.dcache.tags.avgOccs::cpu7.data     0.611724                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dcache.tags.avgOccs::total       0.611724                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dcache.tags.occupanciesTaskId::1024         1221                       # Occupied blocks per task id (Count)
system.cpu7.dcache.tags.ageTaskId_1024::3         1168                       # Occupied blocks per task id, per block age (Count)
system.cpu7.dcache.tags.ageTaskId_1024::4           53                       # Occupied blocks per task id, per block age (Count)
system.cpu7.dcache.tags.ratioOccsTaskId::1024     0.596191                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.dcache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu7.dcache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu7.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu7.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dtb_walker_cache.tags.tagsInUse           11                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu7.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu7.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.dtb_walker_cache.tags.occupancies::cpu7.mmu.dtb.walker           11                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.dtb_walker_cache.tags.avgOccs::cpu7.mmu.dtb.walker     0.687500                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dtb_walker_cache.tags.avgOccs::total     0.687500                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dtb_walker_cache.tags.occupanciesTaskId::1024           11                       # Occupied blocks per task id (Count)
system.cpu7.dtb_walker_cache.tags.ageTaskId_1024::3           10                       # Occupied blocks per task id, per block age (Count)
system.cpu7.dtb_walker_cache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu7.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.687500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu7.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu7.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu7.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu7.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu7.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu7.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu7.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu7.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu7.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu7.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu7.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu7.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu7.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu7.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu7.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu7.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu7.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu7.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu7.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu7.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu7.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu7.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu7.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu7.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.icache.replacements                     0                       # number of replacements (Count)
system.cpu7.icache.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.icache.tags.tagsInUse                2735                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.icache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu7.icache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu7.icache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.icache.tags.occupancies::cpu7.inst         2735                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.icache.tags.avgOccs::cpu7.inst     0.667725                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.icache.tags.avgOccs::total       0.667725                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.icache.tags.occupanciesTaskId::1024         2735                       # Occupied blocks per task id (Count)
system.cpu7.icache.tags.ageTaskId_1024::3         2268                       # Occupied blocks per task id, per block age (Count)
system.cpu7.icache.tags.ageTaskId_1024::4          467                       # Occupied blocks per task id, per block age (Count)
system.cpu7.icache.tags.ratioOccsTaskId::1024     0.667725                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.icache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu7.icache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu7.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu7.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu7.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.itb_walker_cache.tags.tagsInUse           14                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu7.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu7.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.itb_walker_cache.tags.occupancies::cpu7.mmu.itb.walker           14                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.itb_walker_cache.tags.avgOccs::cpu7.mmu.itb.walker     0.875000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.itb_walker_cache.tags.avgOccs::total     0.875000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.itb_walker_cache.tags.occupanciesTaskId::1024           14                       # Occupied blocks per task id (Count)
system.cpu7.itb_walker_cache.tags.ageTaskId_1024::3           14                       # Occupied blocks per task id, per block age (Count)
system.cpu7.itb_walker_cache.tags.ratioOccsTaskId::1024     0.875000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu7.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu7.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu7.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu7.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu7.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu7.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu7.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu7.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::mean    332607000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::min_value    332607000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::max_value    332607000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::CLK_GATED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu7.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu7.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu8.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu8.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu8.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu8.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu8.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu8.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu8.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu8.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu8.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu8.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu8.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu8.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu8.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu8.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu8.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu8.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu8.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu8.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu8.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu8.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu8.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu8.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.dcache.replacements                     0                       # number of replacements (Count)
system.cpu8.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.dcache.tags.tagsInUse         1537.710747                       # Average ticks per tags in use ((Tick/Count))
system.cpu8.dcache.tags.totalRefs                  35                       # Total number of references to valid blocks. (Count)
system.cpu8.dcache.tags.sampledRefs                 9                       # Sample count of references to valid blocks. (Count)
system.cpu8.dcache.tags.avgRefs              3.888889                       # Average number of references to valid blocks. ((Count/Count))
system.cpu8.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu8.dcache.tags.occupancies::cpu8.data  1537.710747                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu8.dcache.tags.avgOccs::cpu8.data     0.750835                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.dcache.tags.avgOccs::total       0.750835                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.dcache.tags.occupanciesTaskId::1024         1533                       # Occupied blocks per task id (Count)
system.cpu8.dcache.tags.ageTaskId_1024::3          577                       # Occupied blocks per task id, per block age (Count)
system.cpu8.dcache.tags.ageTaskId_1024::4          956                       # Occupied blocks per task id, per block age (Count)
system.cpu8.dcache.tags.ratioOccsTaskId::1024     0.748535                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu8.dcache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu8.dcache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu8.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu8.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu8.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu8.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu8.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu8.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.dtb_walker_cache.tags.tagsInUse            2                       # Average ticks per tags in use ((Tick/Count))
system.cpu8.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu8.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu8.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu8.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu8.dtb_walker_cache.tags.occupancies::cpu8.mmu.dtb.walker            2                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu8.dtb_walker_cache.tags.avgOccs::cpu8.mmu.dtb.walker     0.125000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.dtb_walker_cache.tags.avgOccs::total     0.125000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.dtb_walker_cache.tags.occupanciesTaskId::1024            2                       # Occupied blocks per task id (Count)
system.cpu8.dtb_walker_cache.tags.ageTaskId_1024::4            2                       # Occupied blocks per task id, per block age (Count)
system.cpu8.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.125000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu8.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu8.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu8.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu8.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu8.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu8.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu8.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu8.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu8.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu8.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu8.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu8.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu8.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu8.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu8.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu8.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu8.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu8.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu8.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu8.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu8.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu8.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu8.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu8.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu8.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu8.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu8.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu8.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu8.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.icache.replacements                     0                       # number of replacements (Count)
system.cpu8.icache.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.icache.tags.tagsInUse                2194                       # Average ticks per tags in use ((Tick/Count))
system.cpu8.icache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu8.icache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu8.icache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu8.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu8.icache.tags.occupancies::cpu8.inst         2194                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu8.icache.tags.avgOccs::cpu8.inst     0.535645                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.icache.tags.avgOccs::total       0.535645                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.icache.tags.occupanciesTaskId::1024         2194                       # Occupied blocks per task id (Count)
system.cpu8.icache.tags.ageTaskId_1024::3          309                       # Occupied blocks per task id, per block age (Count)
system.cpu8.icache.tags.ageTaskId_1024::4         1885                       # Occupied blocks per task id, per block age (Count)
system.cpu8.icache.tags.ratioOccsTaskId::1024     0.535645                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu8.icache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu8.icache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu8.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu8.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu8.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu8.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu8.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu8.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu8.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu8.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu8.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu8.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu8.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu8.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu8.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu8.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu8.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu8.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu8.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu8.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu8.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu8.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu8.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu8.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::mean    332607000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::min_value    332607000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::max_value    332607000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.pwrStateResidencyTicks::CLK_GATED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu8.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu8.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                      16                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.occupancies::pc.south_bridge.ide           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.iocache.tags.avgOccs::pc.south_bridge.ide            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
system.iocache.tags.ageTaskId_1023::3              16                       # Occupied blocks per task id, per block age (Count)
system.iocache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu0.mmu.dtb.walker          326                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu0.mmu.itb.walker          314                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu0.inst                   308                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu0.data                   926                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.mmu.dtb.walker          282                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.mmu.itb.walker          193                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.inst                   269                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.data                   860                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.mmu.dtb.walker          192                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.mmu.itb.walker          167                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.inst                   246                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.data                   676                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu3.mmu.dtb.walker          134                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu3.mmu.itb.walker           82                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu3.inst                   248                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu3.data                   220                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                      5443                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu0.mmu.dtb.walker          326                       # number of overall hits (Count)
system.l2.overallHits::cpu0.mmu.itb.walker          314                       # number of overall hits (Count)
system.l2.overallHits::cpu0.inst                  308                       # number of overall hits (Count)
system.l2.overallHits::cpu0.data                  926                       # number of overall hits (Count)
system.l2.overallHits::cpu1.mmu.dtb.walker          282                       # number of overall hits (Count)
system.l2.overallHits::cpu1.mmu.itb.walker          193                       # number of overall hits (Count)
system.l2.overallHits::cpu1.inst                  269                       # number of overall hits (Count)
system.l2.overallHits::cpu1.data                  860                       # number of overall hits (Count)
system.l2.overallHits::cpu2.mmu.dtb.walker          192                       # number of overall hits (Count)
system.l2.overallHits::cpu2.mmu.itb.walker          167                       # number of overall hits (Count)
system.l2.overallHits::cpu2.inst                  246                       # number of overall hits (Count)
system.l2.overallHits::cpu2.data                  676                       # number of overall hits (Count)
system.l2.overallHits::cpu3.mmu.dtb.walker          134                       # number of overall hits (Count)
system.l2.overallHits::cpu3.mmu.itb.walker           82                       # number of overall hits (Count)
system.l2.overallHits::cpu3.inst                  248                       # number of overall hits (Count)
system.l2.overallHits::cpu3.data                  220                       # number of overall hits (Count)
system.l2.overallHits::total                     5443                       # number of overall hits (Count)
system.l2.demandMisses::cpu0.inst                 152                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu0.data                1707                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.inst                 110                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.data                  47                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu2.inst                  39                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu2.data                  38                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu3.inst                   7                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu3.data                  12                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                    2112                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu0.inst                152                       # number of overall misses (Count)
system.l2.overallMisses::cpu0.data               1707                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.inst                110                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.data                 47                       # number of overall misses (Count)
system.l2.overallMisses::cpu2.inst                 39                       # number of overall misses (Count)
system.l2.overallMisses::cpu2.data                 38                       # number of overall misses (Count)
system.l2.overallMisses::cpu3.inst                  7                       # number of overall misses (Count)
system.l2.overallMisses::cpu3.data                 12                       # number of overall misses (Count)
system.l2.overallMisses::total                   2112                       # number of overall misses (Count)
system.l2.demandAccesses::cpu0.mmu.dtb.walker          326                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu0.mmu.itb.walker          314                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu0.inst               460                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu0.data              2633                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.mmu.dtb.walker          282                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.mmu.itb.walker          193                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.inst               379                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.data               907                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.mmu.dtb.walker          192                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.mmu.itb.walker          167                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.inst               285                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.data               714                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu3.mmu.dtb.walker          134                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu3.mmu.itb.walker           82                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu3.inst               255                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu3.data               232                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                  7555                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.mmu.dtb.walker          326                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.mmu.itb.walker          314                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.inst              460                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.data             2633                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.mmu.dtb.walker          282                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.mmu.itb.walker          193                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.inst              379                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.data              907                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.mmu.dtb.walker          192                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.mmu.itb.walker          167                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.inst              285                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.data              714                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu3.mmu.dtb.walker          134                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu3.mmu.itb.walker           82                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu3.inst              255                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu3.data              232                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                 7555                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu0.inst          0.330435                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu0.data          0.648310                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.inst          0.290237                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.data          0.051819                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu2.inst          0.136842                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu2.data          0.053221                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu3.inst          0.027451                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu3.data          0.051724                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.279550                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu0.inst         0.330435                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu0.data         0.648310                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.inst         0.290237                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.data         0.051819                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu2.inst         0.136842                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu2.data         0.053221                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu3.inst         0.027451                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu3.data         0.051724                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.279550                       # miss rate for overall accesses (Ratio)
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.replacements                              0                       # number of replacements (Count)
system.l2.ReadCleanReq.hits::cpu0.inst            308                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu1.inst            269                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu2.inst            246                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu3.inst            248                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total               1071                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu0.inst          152                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu1.inst          110                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu2.inst           39                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu3.inst            7                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              308                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.accesses::cpu0.inst          460                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu1.inst          379                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu2.inst          285                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu3.inst          255                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           1379                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu0.inst     0.330435                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu1.inst     0.290237                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu2.inst     0.136842                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu3.inst     0.027451                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.223350                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadExReq.hits::cpu0.data               556                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu1.data               423                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu2.data               352                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu3.data                91                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                  1422                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu0.data            1675                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                1675                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.accesses::cpu0.data          2231                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu1.data           423                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu2.data           352                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu3.data            91                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              3097                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu0.data      0.750784                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.540846                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadSharedReq.hits::cpu0.mmu.dtb.walker          326                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu0.mmu.itb.walker          314                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu0.data           370                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu1.mmu.dtb.walker          282                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu1.mmu.itb.walker          193                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu1.data           437                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu2.mmu.dtb.walker          192                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu2.mmu.itb.walker          167                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu2.data           324                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu3.mmu.dtb.walker          134                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu3.mmu.itb.walker           82                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu3.data           129                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              2950                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu0.data           32                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu1.data           47                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu2.data           38                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu3.data           12                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total             129                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.accesses::cpu0.mmu.dtb.walker          326                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu0.mmu.itb.walker          314                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu0.data          402                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu1.mmu.dtb.walker          282                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu1.mmu.itb.walker          193                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu1.data          484                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu2.mmu.dtb.walker          192                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu2.mmu.itb.walker          167                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu2.data          362                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu3.mmu.dtb.walker          134                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu3.mmu.itb.walker           82                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu3.data          141                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total          3079                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu0.data     0.079602                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu1.data     0.097107                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu2.data     0.104972                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu3.data     0.085106                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.041897                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.UpgradeReq.hits::cpu0.data              181                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu1.data              119                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu2.data              196                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu3.data               38                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                  534                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.accesses::cpu0.data          181                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu1.data          119                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu2.data          196                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu3.data           38                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total              534                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.WritebackClean.hits::writebacks          287                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              287                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          287                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          287                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks         4148                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total             4148                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks         4148                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total         4148                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 333289.972935                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                            0                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                          0                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                            nan                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks              1                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.mmu.itb.walker            4                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.inst    11995.377904                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.data    276603.466792                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.inst      721.704176                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.data    21191.787419                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu2.inst      526.226318                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu2.data     9016.777852                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu3.inst       35.817298                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu3.data     3089.815175                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu4.inst             312                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu4.data            4808                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu5.inst               8                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu5.data             976                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu6.inst              69                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu6.data            1268                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu7.inst              22                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu7.data            1328                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu8.inst             339                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu8.data             974                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.000002                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.mmu.itb.walker     0.000008                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.inst            0.022879                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.data            0.527579                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.inst            0.001377                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.data            0.040420                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu2.inst            0.001004                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu2.data            0.017198                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu3.inst            0.000068                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu3.data            0.005893                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu4.inst            0.000595                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu4.data            0.009171                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu5.inst            0.000015                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu5.data            0.001862                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu6.inst            0.000132                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu6.data            0.002419                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu7.inst            0.000042                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu7.data            0.002533                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu8.inst            0.000647                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu8.data            0.001858                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.635700                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024         333776                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                    1                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                   59                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 2382                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                22418                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4               308916                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.636627                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                     205648                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                    205648                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.priorityMinLatency      0.000000000000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000000000000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                   0                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                         0                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys                0.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys                0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                             0                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                           nan                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu0.inst         9728                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.data       109248                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.inst         7040                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.data         3008                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.inst         2496                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.data         2432                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.data          768                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         135168                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu0.inst         9728                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu1.inst         7040                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu2.inst         2496                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu3.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        19712                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.numReads::cpu0.inst          152                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.data         1707                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.inst          110                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.data           47                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.inst           39                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.data           38                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.data           12                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            2112                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu0.inst      29247731                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.data     328459714                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.inst      21166121                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.data       9043706                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.inst       7504352                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.data       7311933                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.inst       1346935                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.data       2309031                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         406389523                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu0.inst     29247731                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu1.inst     21166121                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu2.inst      7504352                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu3.inst      1346935                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total      59265139                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.inst     29247731                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.data    328459714                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.inst     21166121                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.data      9043706                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.inst      7504352                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.data      7311933                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.inst      1346935                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.data      2309031                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        406389523                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                    0                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                       0                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat                     0                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat                  0                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                     nan                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat                   nan                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat                nan                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                   0                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate              nan                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesRead                     0                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten                  0                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW                       0                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.00                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.00                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate                 nan                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy               0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy               0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy              0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    127720800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy     127720800                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   383.999134                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    332607000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy               0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy               0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy              0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    127720800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy     127720800                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   383.999134                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    332607000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                   29                       # Transaction distribution (Count)
system.membus.transDist::ReadResp                 466                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                 117                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                117                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq              1686                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               1719                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              1675                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            437                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu0.interrupts.pio          150                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu1.interrupts.pio           38                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu2.interrupts.pio           32                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu3.interrupts.pio           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port         5954                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total         6188                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.interrupts.int_requestor::system.cpu1.interrupts.int_responder           24                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.interrupts.int_requestor::system.cpu2.interrupts.int_responder           18                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.interrupts.int_requestor::system.cpu3.interrupts.int_responder            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.interrupts.int_requestor::total           50                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.interrupts.int_requestor::system.cpu2.interrupts.int_responder            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.interrupts.int_requestor::total            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.interrupts.int_requestor::system.cpu1.interrupts.int_responder            4                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.interrupts.int_requestor::total            4                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.interrupts.int_requestor::system.cpu1.interrupts.int_responder            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.interrupts.int_requestor::total            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    6246                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.cpu0.interrupts.pio          300                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.cpu1.interrupts.pio           76                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.cpu2.interrupts.pio           64                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.cpu3.interrupts.pio           28                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port       135168                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total       135636                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.interrupts.int_requestor::system.cpu1.interrupts.int_responder           48                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.interrupts.int_requestor::system.cpu2.interrupts.int_responder           36                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.interrupts.int_requestor::system.cpu3.interrupts.int_responder           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.interrupts.int_requestor::total          100                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.interrupts.int_requestor::system.cpu2.interrupts.int_responder            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.interrupts.int_requestor::total            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.interrupts.int_requestor::system.cpu1.interrupts.int_responder            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.interrupts.int_requestor::total            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.interrupts.int_requestor::system.cpu1.interrupts.int_responder            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.interrupts.int_requestor::total            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   135752                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               3988                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     3988    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 3988                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.snoop_filter.totRequests           3842                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         1730                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs            0                       # Number of DMA read transactions (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages            0                       # Number of full page size DMA writes. (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes            0                       # Number of bytes transfered via DMA writes. (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs            0                       # Number of DMA write transactions. (Count)
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus0.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus0.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus0.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus0.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus0.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus0.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus0.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus0.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus0.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus0.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus0.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus0.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus0.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus0.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus0.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus0.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus0.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus0.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus0.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus0.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus0.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus0.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus0.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus0.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus0.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus0.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus0.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus0.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus0.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus0.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus0.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus0.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus0.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus0.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus0.mmu.dtb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus0.mmu.dtb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus0.mmu.dtb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus0.mmu.dtb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus0.mmu.itb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus0.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus0.mmu.itb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus0.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus0.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus1.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus1.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus1.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus1.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus1.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus1.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus1.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus1.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus1.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus1.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus1.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus1.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus1.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus1.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus1.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus1.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus1.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus1.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus1.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus1.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus1.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus1.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus1.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus1.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus1.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus1.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus1.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus1.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus1.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus1.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus1.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus1.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus1.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus1.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus1.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus1.mmu.dtb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus1.mmu.dtb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus1.mmu.dtb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus1.mmu.dtb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus1.mmu.itb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus1.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus1.mmu.itb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus1.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus1.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus2.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus2.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus2.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus2.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus2.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus2.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus2.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus2.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus2.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus2.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus2.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus2.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus2.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus2.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus2.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus2.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus2.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus2.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus2.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus2.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus2.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus2.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus2.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus2.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus2.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus2.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus2.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus2.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus2.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus2.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus2.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus2.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus2.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus2.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus2.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus2.mmu.dtb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus2.mmu.dtb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus2.mmu.dtb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus2.mmu.dtb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus2.mmu.itb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus2.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus2.mmu.itb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus2.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus2.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus3.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus3.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus3.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus3.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus3.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus3.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus3.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus3.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus3.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus3.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus3.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus3.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus3.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus3.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus3.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus3.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus3.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus3.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus3.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus3.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus3.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus3.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus3.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus3.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus3.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus3.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus3.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus3.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus3.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus3.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus3.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus3.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus3.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus3.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus3.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus3.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus3.mmu.dtb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus3.mmu.dtb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus3.mmu.dtb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus3.mmu.dtb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus3.mmu.itb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus3.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus3.mmu.itb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus3.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus3.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus4.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus4.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus4.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus4.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus4.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus4.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus4.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus4.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus4.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus4.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus4.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus4.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus4.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus4.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus4.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus4.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus4.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus4.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus4.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus4.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus4.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus4.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus4.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus4.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus4.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus4.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus4.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus4.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus4.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus4.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus4.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus4.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus4.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus4.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus4.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus4.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus4.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus4.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus4.mmu.dtb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus4.mmu.dtb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus4.mmu.dtb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus4.mmu.dtb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus4.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus4.mmu.itb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus4.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus4.mmu.itb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus4.power_state.pwrStateResidencyTicks::OFF    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus4.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus4.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus4.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus5.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus5.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus5.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus5.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus5.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus5.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus5.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus5.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus5.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus5.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus5.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus5.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus5.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus5.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus5.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus5.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus5.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus5.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus5.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus5.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus5.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus5.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus5.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus5.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus5.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus5.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus5.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus5.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus5.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus5.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus5.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus5.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus5.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus5.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus5.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus5.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus5.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus5.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus5.mmu.dtb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus5.mmu.dtb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus5.mmu.dtb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus5.mmu.dtb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus5.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus5.mmu.itb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus5.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus5.mmu.itb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus5.power_state.pwrStateResidencyTicks::OFF    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus5.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus5.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus5.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus6.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus6.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus6.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus6.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus6.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus6.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus6.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus6.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus6.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus6.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus6.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus6.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus6.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus6.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus6.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus6.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus6.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus6.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus6.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus6.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus6.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus6.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus6.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus6.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus6.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus6.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus6.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus6.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus6.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus6.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus6.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus6.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus6.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus6.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus6.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus6.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus6.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus6.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus6.mmu.dtb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus6.mmu.dtb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus6.mmu.dtb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus6.mmu.dtb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus6.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus6.mmu.itb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus6.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus6.mmu.itb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus6.power_state.pwrStateResidencyTicks::OFF    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus6.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus6.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus6.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus7.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus7.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus7.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus7.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus7.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus7.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus7.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus7.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus7.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus7.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus7.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus7.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus7.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus7.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus7.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus7.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus7.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus7.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus7.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus7.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus7.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus7.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus7.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus7.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus7.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus7.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus7.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus7.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus7.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus7.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus7.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus7.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus7.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus7.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus7.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus7.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus7.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus7.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus7.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus7.mmu.dtb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus7.mmu.dtb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus7.mmu.dtb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus7.mmu.dtb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus7.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus7.mmu.itb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus7.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus7.mmu.itb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus7.power_state.pwrStateResidencyTicks::OFF    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus7.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus7.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus7.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus8.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus8.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus8.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus8.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus8.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus8.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus8.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus8.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus8.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus8.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus8.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus8.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus8.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus8.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus8.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus8.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus8.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus8.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus8.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus8.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus8.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus8.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus8.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus8.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus8.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus8.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus8.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus8.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus8.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus8.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus8.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus8.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus8.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus8.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus8.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus8.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus8.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus8.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus8.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus8.mmu.dtb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus8.mmu.dtb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus8.mmu.dtb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus8.mmu.dtb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus8.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus8.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus8.mmu.itb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus8.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus8.mmu.itb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus8.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus8.power_state.pwrStateResidencyTicks::OFF    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus8.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus8.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus8.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.tol2bus.transDist::ReadReq                  29                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadResp               8307                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq                 88                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp                88                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty         4148                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         1080                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict             3051                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq             2220                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp            2220                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              4554                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             4554                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           1379                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq          6899                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port         1377                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port        10356                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu0.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          978                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu0.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port         1521                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port         1057                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port         8600                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          698                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port         1291                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.icache.mem_side_port::system.l2.cpu_side_port          756                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.dcache.mem_side_port::system.l2.cpu_side_port         6764                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          586                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port          921                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.icache.mem_side_port::system.l2.cpu_side_port          648                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.dcache.mem_side_port::system.l2.cpu_side_port         2243                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          300                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port          521                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                  38617                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port        58688                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port       361196                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu0.itb_walker_cache.mem_side_port::system.l2.cpu_side_port        21632                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu0.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port        36160                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port        43392                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port       240204                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.itb_walker_cache.mem_side_port::system.l2.cpu_side_port        15872                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port        28864                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.icache.mem_side_port::system.l2.cpu_side_port        30144                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.dcache.mem_side_port::system.l2.cpu_side_port       181824                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.itb_walker_cache.mem_side_port::system.l2.cpu_side_port        13440                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port        20416                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.icache.mem_side_port::system.l2.cpu_side_port        25152                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.dcache.mem_side_port::system.l2.cpu_side_port        60892                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.itb_walker_cache.mem_side_port::system.l2.cpu_side_port         6912                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port        11520                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 1156308                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                               0                       # Total snoops (Count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples             15169                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             1.640583                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            2.216351                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                    4734     31.21%     31.21% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    6563     43.27%     74.47% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                     916      6.04%     80.51% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                     713      4.70%     85.21% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                     503      3.32%     88.53% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::5                     253      1.67%     90.20% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::6                     349      2.30%     92.50% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::7                     410      2.70%     95.20% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::8                     538      3.55%     98.75% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::9                      93      0.61%     99.36% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::10                     97      0.64%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::11                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::12                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::13                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::14                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::15                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::16                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::17                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::18                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::19                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::20                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::21                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::22                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::23                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::24                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::25                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::26                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::27                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::28                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::29                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::30                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::31                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::32                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::33                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::34                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::35                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::36                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value              10                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total               15169                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    332607000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.snoop_filter.totRequests         23331                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests         8661                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests        10079                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.002328                       # Number of seconds simulated (Second)
simTicks                                   2328428500                       # Number of ticks simulated (Tick)
finalTick                                4868082573000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.26                       # Real time elapsed on the host (Second)
hostTickRate                               8816077694                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    2266884                       # Number of bytes of host memory used (Byte)
simInsts                                    291888515                       # Number of instructions simulated (Count)
simOps                                      732718842                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                               1104956318                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                 2773701592                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.apicbridge.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                           476                       # Clock period in ticks (Tick)
system.cpu0.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu0.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu0.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu0.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu0.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu0.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu0.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu0.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu0.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu0.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu0.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu0.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu0.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu0.dcache.demandHits::switch_cpus0.data         2112                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total             2112                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::switch_cpus0.data         2113                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total            2113                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::switch_cpus0.data          117                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total            117                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::switch_cpus0.data          125                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total           125                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::switch_cpus0.data      1163500                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total      1163500                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::switch_cpus0.data      1163500                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total      1163500                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::switch_cpus0.data         2229                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total         2229                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::switch_cpus0.data         2238                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total         2238                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::switch_cpus0.data     0.052490                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.052490                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::switch_cpus0.data     0.055853                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.055853                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::switch_cpus0.data  9944.444444                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total  9944.444444                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::switch_cpus0.data         9308                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total         9308                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks           56                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total               56                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::switch_cpus0.data            8                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total            8                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::switch_cpus0.data            8                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total            8                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::switch_cpus0.data          109                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total          109                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::switch_cpus0.data          117                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total          117                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrUncacheable::switch_cpus0.data            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu0.dcache.overallMshrUncacheable::total            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu0.dcache.demandMshrMissLatency::switch_cpus0.data      1005500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total      1005500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::switch_cpus0.data      1102500                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total      1102500                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::switch_cpus0.data     0.048901                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.048901                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::switch_cpus0.data     0.052279                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.052279                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::switch_cpus0.data  9224.770642                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total  9224.770642                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::switch_cpus0.data  9423.076923                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total  9423.076923                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements                    74                       # number of replacements (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::switch_cpus0.data            6                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::total            6                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::switch_cpus0.data            7                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::total            7                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.missLatency::switch_cpus0.data        74000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.missLatency::total        74000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.accesses::switch_cpus0.data           13                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::total           13                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.missRate::switch_cpus0.data     0.538462                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.missRate::total     0.538462                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::switch_cpus0.data 10571.428571                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::total 10571.428571                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::switch_cpus0.data            7                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::total            7                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::switch_cpus0.data       147000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::total       147000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::switch_cpus0.data     0.538462                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::total     0.538462                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::switch_cpus0.data        21000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::total        21000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWWriteReq.hits::switch_cpus0.data           13                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.hits::total           13                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::switch_cpus0.data           13                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::total           13                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.hits::switch_cpus0.data         1368                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total           1368                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::switch_cpus0.data           88                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total           88                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::switch_cpus0.data       802500                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total       802500                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::switch_cpus0.data         1456                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total         1456                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::switch_cpus0.data     0.060440                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.060440                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::switch_cpus0.data  9119.318182                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total  9119.318182                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::switch_cpus0.data            8                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total            8                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::switch_cpus0.data           80                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total           80                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::switch_cpus0.data       673500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total       673500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::switch_cpus0.data     0.054945                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.054945                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::switch_cpus0.data  8418.750000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total  8418.750000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SoftPFReq.hits::switch_cpus0.data            1                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.hits::total            1                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.misses::switch_cpus0.data            8                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.misses::total            8                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.accesses::switch_cpus0.data            9                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.accesses::total            9                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.missRate::switch_cpus0.data     0.888889                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.missRate::total     0.888889                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.mshrMisses::switch_cpus0.data            8                       # number of SoftPFReq MSHR misses (Count)
system.cpu0.dcache.SoftPFReq.mshrMisses::total            8                       # number of SoftPFReq MSHR misses (Count)
system.cpu0.dcache.SoftPFReq.mshrMissLatency::switch_cpus0.data        97000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFReq.mshrMissLatency::total        97000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFReq.mshrMissRate::switch_cpus0.data     0.888889                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.mshrMissRate::total     0.888889                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.avgMshrMissLatency::switch_cpus0.data        12125                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SoftPFReq.avgMshrMissLatency::total        12125                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::switch_cpus0.data          744                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total           744                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::switch_cpus0.data           29                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total           29                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::switch_cpus0.data       361000                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total       361000                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::switch_cpus0.data          773                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total          773                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::switch_cpus0.data     0.037516                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.037516                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::switch_cpus0.data 12448.275862                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 12448.275862                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrMisses::switch_cpus0.data           29                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total           29                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrUncacheable::switch_cpus0.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu0.dcache.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::switch_cpus0.data       332000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total       332000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::switch_cpus0.data     0.037516                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.037516                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::switch_cpus0.data 11448.275862                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 11448.275862                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse         1728.104467                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs               68711                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs              2037                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs             33.731468                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data  1640.975853                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.occupancies::switch_cpus0.data    87.128614                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.801258                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::switch_cpus0.data     0.042543                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.843801                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024         1312                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::3         1311                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024     0.640625                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses              4638                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses             4638                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.demandHits::switch_cpus0.mmu.dtb.walker            7                       # number of demand (read+write) hits (Count)
system.cpu0.dtb_walker_cache.demandHits::total            7                       # number of demand (read+write) hits (Count)
system.cpu0.dtb_walker_cache.overallHits::switch_cpus0.mmu.dtb.walker            7                       # number of overall hits (Count)
system.cpu0.dtb_walker_cache.overallHits::total            7                       # number of overall hits (Count)
system.cpu0.dtb_walker_cache.demandMisses::switch_cpus0.mmu.dtb.walker           16                       # number of demand (read+write) misses (Count)
system.cpu0.dtb_walker_cache.demandMisses::total           16                       # number of demand (read+write) misses (Count)
system.cpu0.dtb_walker_cache.overallMisses::switch_cpus0.mmu.dtb.walker           16                       # number of overall misses (Count)
system.cpu0.dtb_walker_cache.overallMisses::total           16                       # number of overall misses (Count)
system.cpu0.dtb_walker_cache.demandMissLatency::switch_cpus0.mmu.dtb.walker       178000                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dtb_walker_cache.demandMissLatency::total       178000                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dtb_walker_cache.overallMissLatency::switch_cpus0.mmu.dtb.walker       178000                       # number of overall miss ticks (Tick)
system.cpu0.dtb_walker_cache.overallMissLatency::total       178000                       # number of overall miss ticks (Tick)
system.cpu0.dtb_walker_cache.demandAccesses::switch_cpus0.mmu.dtb.walker           23                       # number of demand (read+write) accesses (Count)
system.cpu0.dtb_walker_cache.demandAccesses::total           23                       # number of demand (read+write) accesses (Count)
system.cpu0.dtb_walker_cache.overallAccesses::switch_cpus0.mmu.dtb.walker           23                       # number of overall (read+write) accesses (Count)
system.cpu0.dtb_walker_cache.overallAccesses::total           23                       # number of overall (read+write) accesses (Count)
system.cpu0.dtb_walker_cache.demandMissRate::switch_cpus0.mmu.dtb.walker     0.695652                       # miss rate for demand accesses (Ratio)
system.cpu0.dtb_walker_cache.demandMissRate::total     0.695652                       # miss rate for demand accesses (Ratio)
system.cpu0.dtb_walker_cache.overallMissRate::switch_cpus0.mmu.dtb.walker     0.695652                       # miss rate for overall accesses (Ratio)
system.cpu0.dtb_walker_cache.overallMissRate::total     0.695652                       # miss rate for overall accesses (Ratio)
system.cpu0.dtb_walker_cache.demandAvgMissLatency::switch_cpus0.mmu.dtb.walker        11125                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dtb_walker_cache.demandAvgMissLatency::total        11125                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dtb_walker_cache.overallAvgMissLatency::switch_cpus0.mmu.dtb.walker        11125                       # average overall miss latency ((Tick/Count))
system.cpu0.dtb_walker_cache.overallAvgMissLatency::total        11125                       # average overall miss latency ((Tick/Count))
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.writebacks::writebacks            1                       # number of writebacks (Count)
system.cpu0.dtb_walker_cache.writebacks::total            1                       # number of writebacks (Count)
system.cpu0.dtb_walker_cache.demandMshrMisses::switch_cpus0.mmu.dtb.walker           16                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dtb_walker_cache.demandMshrMisses::total           16                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dtb_walker_cache.overallMshrMisses::switch_cpus0.mmu.dtb.walker           16                       # number of overall MSHR misses (Count)
system.cpu0.dtb_walker_cache.overallMshrMisses::total           16                       # number of overall MSHR misses (Count)
system.cpu0.dtb_walker_cache.demandMshrMissLatency::switch_cpus0.mmu.dtb.walker       162000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dtb_walker_cache.demandMshrMissLatency::total       162000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dtb_walker_cache.overallMshrMissLatency::switch_cpus0.mmu.dtb.walker       162000                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dtb_walker_cache.overallMshrMissLatency::total       162000                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dtb_walker_cache.demandMshrMissRate::switch_cpus0.mmu.dtb.walker     0.695652                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dtb_walker_cache.demandMshrMissRate::total     0.695652                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dtb_walker_cache.overallMshrMissRate::switch_cpus0.mmu.dtb.walker     0.695652                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dtb_walker_cache.overallMshrMissRate::total     0.695652                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dtb_walker_cache.demandAvgMshrMissLatency::switch_cpus0.mmu.dtb.walker        10125                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dtb_walker_cache.demandAvgMshrMissLatency::total        10125                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dtb_walker_cache.overallAvgMshrMissLatency::switch_cpus0.mmu.dtb.walker        10125                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dtb_walker_cache.overallAvgMshrMissLatency::total        10125                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dtb_walker_cache.replacements           13                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.ReadReq.hits::switch_cpus0.mmu.dtb.walker            7                       # number of ReadReq hits (Count)
system.cpu0.dtb_walker_cache.ReadReq.hits::total            7                       # number of ReadReq hits (Count)
system.cpu0.dtb_walker_cache.ReadReq.misses::switch_cpus0.mmu.dtb.walker           16                       # number of ReadReq misses (Count)
system.cpu0.dtb_walker_cache.ReadReq.misses::total           16                       # number of ReadReq misses (Count)
system.cpu0.dtb_walker_cache.ReadReq.missLatency::switch_cpus0.mmu.dtb.walker       178000                       # number of ReadReq miss ticks (Tick)
system.cpu0.dtb_walker_cache.ReadReq.missLatency::total       178000                       # number of ReadReq miss ticks (Tick)
system.cpu0.dtb_walker_cache.ReadReq.accesses::switch_cpus0.mmu.dtb.walker           23                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dtb_walker_cache.ReadReq.accesses::total           23                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dtb_walker_cache.ReadReq.missRate::switch_cpus0.mmu.dtb.walker     0.695652                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dtb_walker_cache.ReadReq.missRate::total     0.695652                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dtb_walker_cache.ReadReq.avgMissLatency::switch_cpus0.mmu.dtb.walker        11125                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dtb_walker_cache.ReadReq.avgMissLatency::total        11125                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dtb_walker_cache.ReadReq.mshrMisses::switch_cpus0.mmu.dtb.walker           16                       # number of ReadReq MSHR misses (Count)
system.cpu0.dtb_walker_cache.ReadReq.mshrMisses::total           16                       # number of ReadReq MSHR misses (Count)
system.cpu0.dtb_walker_cache.ReadReq.mshrMissLatency::switch_cpus0.mmu.dtb.walker       162000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dtb_walker_cache.ReadReq.mshrMissLatency::total       162000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dtb_walker_cache.ReadReq.mshrMissRate::switch_cpus0.mmu.dtb.walker     0.695652                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dtb_walker_cache.ReadReq.mshrMissRate::total     0.695652                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dtb_walker_cache.ReadReq.avgMshrMissLatency::switch_cpus0.mmu.dtb.walker        10125                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dtb_walker_cache.ReadReq.avgMshrMissLatency::total        10125                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse    11.936716                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs           47                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs           27                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs     1.740741                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.occupancies::cpu0.mmu.dtb.walker     4.177374                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dtb_walker_cache.tags.occupancies::switch_cpus0.mmu.dtb.walker     7.759342                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dtb_walker_cache.tags.avgOccs::cpu0.mmu.dtb.walker     0.261086                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dtb_walker_cache.tags.avgOccs::switch_cpus0.mmu.dtb.walker     0.484959                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dtb_walker_cache.tags.avgOccs::total     0.746045                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dtb_walker_cache.tags.occupanciesTaskId::1024           12                       # Occupied blocks per task id (Count)
system.cpu0.dtb_walker_cache.tags.ageTaskId_1024::3           12                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.750000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dtb_walker_cache.tags.tagAccesses           62                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses           62                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu0.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu0.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu0.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu0.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu0.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu0.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu0.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu0.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu0.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu0.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu0.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu0.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu0.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu0.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu0.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu0.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.icache.demandHits::switch_cpus0.inst         6360                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total             6360                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::switch_cpus0.inst         6360                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total            6360                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::switch_cpus0.inst           97                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total             97                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::switch_cpus0.inst           97                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total            97                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::switch_cpus0.inst      1409500                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total      1409500                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::switch_cpus0.inst      1409500                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total      1409500                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::switch_cpus0.inst         6457                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total         6457                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::switch_cpus0.inst         6457                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total         6457                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::switch_cpus0.inst     0.015022                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.015022                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::switch_cpus0.inst     0.015022                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.015022                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::switch_cpus0.inst 14530.927835                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 14530.927835                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::switch_cpus0.inst 14530.927835                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 14530.927835                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks           97                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total               97                       # number of writebacks (Count)
system.cpu0.icache.demandMshrMisses::switch_cpus0.inst           97                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total           97                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::switch_cpus0.inst           97                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total           97                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::switch_cpus0.inst      1312500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total      1312500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::switch_cpus0.inst      1312500                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total      1312500                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::switch_cpus0.inst     0.015022                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.015022                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::switch_cpus0.inst     0.015022                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.015022                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::switch_cpus0.inst 13530.927835                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 13530.927835                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::switch_cpus0.inst 13530.927835                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 13530.927835                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                    97                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::switch_cpus0.inst         6360                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total           6360                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::switch_cpus0.inst           97                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total           97                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::switch_cpus0.inst      1409500                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total      1409500                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::switch_cpus0.inst         6457                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total         6457                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::switch_cpus0.inst     0.015022                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.015022                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::switch_cpus0.inst 14530.927835                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 14530.927835                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrMisses::switch_cpus0.inst           97                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total           97                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::switch_cpus0.inst      1312500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total      1312500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::switch_cpus0.inst     0.015022                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.015022                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::switch_cpus0.inst 13530.927835                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 13530.927835                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse                4033                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs            19331125                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs              4130                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs           4680.659806                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst  3944.686684                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.occupancies::switch_cpus0.inst    88.313316                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.963058                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::switch_cpus0.inst     0.021561                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.984619                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024         4033                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::3         2425                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4         1608                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024     0.984619                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses             13011                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses            13011                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.demandHits::switch_cpus0.mmu.itb.walker            2                       # number of demand (read+write) hits (Count)
system.cpu0.itb_walker_cache.demandHits::total            2                       # number of demand (read+write) hits (Count)
system.cpu0.itb_walker_cache.overallHits::switch_cpus0.mmu.itb.walker            2                       # number of overall hits (Count)
system.cpu0.itb_walker_cache.overallHits::total            2                       # number of overall hits (Count)
system.cpu0.itb_walker_cache.demandMisses::switch_cpus0.mmu.itb.walker            4                       # number of demand (read+write) misses (Count)
system.cpu0.itb_walker_cache.demandMisses::total            4                       # number of demand (read+write) misses (Count)
system.cpu0.itb_walker_cache.overallMisses::switch_cpus0.mmu.itb.walker            4                       # number of overall misses (Count)
system.cpu0.itb_walker_cache.overallMisses::total            4                       # number of overall misses (Count)
system.cpu0.itb_walker_cache.demandMissLatency::switch_cpus0.mmu.itb.walker        36000                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.itb_walker_cache.demandMissLatency::total        36000                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.itb_walker_cache.overallMissLatency::switch_cpus0.mmu.itb.walker        36000                       # number of overall miss ticks (Tick)
system.cpu0.itb_walker_cache.overallMissLatency::total        36000                       # number of overall miss ticks (Tick)
system.cpu0.itb_walker_cache.demandAccesses::switch_cpus0.mmu.itb.walker            6                       # number of demand (read+write) accesses (Count)
system.cpu0.itb_walker_cache.demandAccesses::total            6                       # number of demand (read+write) accesses (Count)
system.cpu0.itb_walker_cache.overallAccesses::switch_cpus0.mmu.itb.walker            6                       # number of overall (read+write) accesses (Count)
system.cpu0.itb_walker_cache.overallAccesses::total            6                       # number of overall (read+write) accesses (Count)
system.cpu0.itb_walker_cache.demandMissRate::switch_cpus0.mmu.itb.walker     0.666667                       # miss rate for demand accesses (Ratio)
system.cpu0.itb_walker_cache.demandMissRate::total     0.666667                       # miss rate for demand accesses (Ratio)
system.cpu0.itb_walker_cache.overallMissRate::switch_cpus0.mmu.itb.walker     0.666667                       # miss rate for overall accesses (Ratio)
system.cpu0.itb_walker_cache.overallMissRate::total     0.666667                       # miss rate for overall accesses (Ratio)
system.cpu0.itb_walker_cache.demandAvgMissLatency::switch_cpus0.mmu.itb.walker         9000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.itb_walker_cache.demandAvgMissLatency::total         9000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.itb_walker_cache.overallAvgMissLatency::switch_cpus0.mmu.itb.walker         9000                       # average overall miss latency ((Tick/Count))
system.cpu0.itb_walker_cache.overallAvgMissLatency::total         9000                       # average overall miss latency ((Tick/Count))
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.demandMshrMisses::switch_cpus0.mmu.itb.walker            4                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.itb_walker_cache.demandMshrMisses::total            4                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.itb_walker_cache.overallMshrMisses::switch_cpus0.mmu.itb.walker            4                       # number of overall MSHR misses (Count)
system.cpu0.itb_walker_cache.overallMshrMisses::total            4                       # number of overall MSHR misses (Count)
system.cpu0.itb_walker_cache.demandMshrMissLatency::switch_cpus0.mmu.itb.walker        32000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.itb_walker_cache.demandMshrMissLatency::total        32000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.itb_walker_cache.overallMshrMissLatency::switch_cpus0.mmu.itb.walker        32000                       # number of overall MSHR miss ticks (Tick)
system.cpu0.itb_walker_cache.overallMshrMissLatency::total        32000                       # number of overall MSHR miss ticks (Tick)
system.cpu0.itb_walker_cache.demandMshrMissRate::switch_cpus0.mmu.itb.walker     0.666667                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.itb_walker_cache.demandMshrMissRate::total     0.666667                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.itb_walker_cache.overallMshrMissRate::switch_cpus0.mmu.itb.walker     0.666667                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.itb_walker_cache.overallMshrMissRate::total     0.666667                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.itb_walker_cache.demandAvgMshrMissLatency::switch_cpus0.mmu.itb.walker         8000                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.itb_walker_cache.demandAvgMshrMissLatency::total         8000                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.itb_walker_cache.overallAvgMshrMissLatency::switch_cpus0.mmu.itb.walker         8000                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.itb_walker_cache.overallAvgMshrMissLatency::total         8000                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.itb_walker_cache.replacements            4                       # number of replacements (Count)
system.cpu0.itb_walker_cache.ReadReq.hits::switch_cpus0.mmu.itb.walker            2                       # number of ReadReq hits (Count)
system.cpu0.itb_walker_cache.ReadReq.hits::total            2                       # number of ReadReq hits (Count)
system.cpu0.itb_walker_cache.ReadReq.misses::switch_cpus0.mmu.itb.walker            4                       # number of ReadReq misses (Count)
system.cpu0.itb_walker_cache.ReadReq.misses::total            4                       # number of ReadReq misses (Count)
system.cpu0.itb_walker_cache.ReadReq.missLatency::switch_cpus0.mmu.itb.walker        36000                       # number of ReadReq miss ticks (Tick)
system.cpu0.itb_walker_cache.ReadReq.missLatency::total        36000                       # number of ReadReq miss ticks (Tick)
system.cpu0.itb_walker_cache.ReadReq.accesses::switch_cpus0.mmu.itb.walker            6                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.itb_walker_cache.ReadReq.accesses::total            6                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.itb_walker_cache.ReadReq.missRate::switch_cpus0.mmu.itb.walker     0.666667                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.itb_walker_cache.ReadReq.missRate::total     0.666667                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.itb_walker_cache.ReadReq.avgMissLatency::switch_cpus0.mmu.itb.walker         9000                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.itb_walker_cache.ReadReq.avgMissLatency::total         9000                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.itb_walker_cache.ReadReq.mshrMisses::switch_cpus0.mmu.itb.walker            4                       # number of ReadReq MSHR misses (Count)
system.cpu0.itb_walker_cache.ReadReq.mshrMisses::total            4                       # number of ReadReq MSHR misses (Count)
system.cpu0.itb_walker_cache.ReadReq.mshrMissLatency::switch_cpus0.mmu.itb.walker        32000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.itb_walker_cache.ReadReq.mshrMissLatency::total        32000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.itb_walker_cache.ReadReq.mshrMissRate::switch_cpus0.mmu.itb.walker     0.666667                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.itb_walker_cache.ReadReq.mshrMissRate::total     0.666667                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.itb_walker_cache.ReadReq.avgMshrMissLatency::switch_cpus0.mmu.itb.walker         8000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.itb_walker_cache.ReadReq.avgMshrMissLatency::total         8000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse           11                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs           96                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs           15                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs     6.400000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.occupancies::cpu0.mmu.itb.walker     8.062877                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.itb_walker_cache.tags.occupancies::switch_cpus0.mmu.itb.walker     2.937123                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.itb_walker_cache.tags.avgOccs::cpu0.mmu.itb.walker     0.503930                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.itb_walker_cache.tags.avgOccs::switch_cpus0.mmu.itb.walker     0.183570                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.itb_walker_cache.tags.avgOccs::total     0.687500                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.itb_walker_cache.tags.occupanciesTaskId::1024           11                       # Occupied blocks per task id (Count)
system.cpu0.itb_walker_cache.tags.ageTaskId_1024::3           11                       # Occupied blocks per task id, per block age (Count)
system.cpu0.itb_walker_cache.tags.ratioOccsTaskId::1024     0.687500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.itb_walker_cache.tags.tagAccesses           16                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses           16                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::OFF   2328428500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu1.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu1.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu1.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu1.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu1.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu1.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu1.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu1.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu1.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu1.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu1.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu1.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu1.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.replacements                     0                       # number of replacements (Count)
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse         1292.546650                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs              371390                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs              1298                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs            286.124807                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data  1292.546650                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.631126                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.631126                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024         1292                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::3         1208                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::4           84                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.630859                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse            2                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs            4                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs            2                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs            2                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.occupancies::cpu1.mmu.dtb.walker            2                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dtb_walker_cache.tags.avgOccs::cpu1.mmu.dtb.walker     0.125000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dtb_walker_cache.tags.avgOccs::total     0.125000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dtb_walker_cache.tags.occupanciesTaskId::1024            2                       # Occupied blocks per task id (Count)
system.cpu1.dtb_walker_cache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dtb_walker_cache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.125000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu1.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu1.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu1.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu1.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu1.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu1.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu1.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu1.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu1.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu1.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu1.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu1.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu1.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu1.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu1.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu1.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.replacements                     0                       # number of replacements (Count)
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse                3311                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs            11720594                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs              3311                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs           3539.895500                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst         3311                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.808350                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.808350                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024         3311                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::3         1704                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::4         1607                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.808350                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse            3                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs           11                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs            3                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs     3.666667                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.occupancies::cpu1.mmu.itb.walker            3                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.itb_walker_cache.tags.avgOccs::cpu1.mmu.itb.walker     0.187500                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.itb_walker_cache.tags.avgOccs::total     0.187500                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.itb_walker_cache.tags.occupanciesTaskId::1024            3                       # Occupied blocks per task id (Count)
system.cpu1.itb_walker_cache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu1.itb_walker_cache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu1.itb_walker_cache.tags.ratioOccsTaskId::1024     0.187500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::OFF   2328428500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu2.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu2.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu2.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu2.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu2.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu2.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu2.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu2.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu2.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu2.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu2.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu2.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu2.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.replacements                     0                       # number of replacements (Count)
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse         1407.945945                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs              268635                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs              1445                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs            185.906574                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.occupancies::cpu2.data  1407.945945                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.avgOccs::cpu2.data     0.687474                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::total       0.687474                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.occupanciesTaskId::1024         1221                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.ageTaskId_1024::3         1176                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::4           45                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ratioOccsTaskId::1024     0.596191                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu2.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu2.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu2.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu2.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu2.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu2.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu2.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu2.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu2.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu2.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu2.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu2.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu2.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu2.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu2.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu2.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu2.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu2.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.replacements                     0                       # number of replacements (Count)
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse                3205                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs             9540184                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs              3205                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs           2976.656474                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.occupancies::cpu2.inst         3205                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.avgOccs::cpu2.inst     0.782471                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::total       0.782471                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.occupanciesTaskId::1024         3205                       # Occupied blocks per task id (Count)
system.cpu2.icache.tags.ageTaskId_1024::3         1596                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::4         1609                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ratioOccsTaskId::1024     0.782471                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.icache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu2.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::OFF   2328428500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu3.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu3.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu3.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu3.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu3.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu3.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu3.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu3.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu3.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu3.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu3.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu3.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu3.dcache.demandHits::switch_cpus3.data        34021                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.demandHits::total            34021                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.overallHits::switch_cpus3.data        34129                       # number of overall hits (Count)
system.cpu3.dcache.overallHits::total           34129                       # number of overall hits (Count)
system.cpu3.dcache.demandMisses::switch_cpus3.data         1161                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.demandMisses::total           1161                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.overallMisses::switch_cpus3.data         1560                       # number of overall misses (Count)
system.cpu3.dcache.overallMisses::total          1560                       # number of overall misses (Count)
system.cpu3.dcache.demandMissLatency::switch_cpus3.data     11868500                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.demandMissLatency::total     11868500                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::switch_cpus3.data     11868500                       # number of overall miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::total     11868500                       # number of overall miss ticks (Tick)
system.cpu3.dcache.demandAccesses::switch_cpus3.data        35182                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.demandAccesses::total        35182                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::switch_cpus3.data        35689                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::total        35689                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.demandMissRate::switch_cpus3.data     0.033000                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.demandMissRate::total     0.033000                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.overallMissRate::switch_cpus3.data     0.043711                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.overallMissRate::total     0.043711                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMissLatency::switch_cpus3.data 10222.652885                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.demandAvgMissLatency::total 10222.652885                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::switch_cpus3.data  7608.012821                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::total  7608.012821                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.writebacks::writebacks         1062                       # number of writebacks (Count)
system.cpu3.dcache.writebacks::total             1062                       # number of writebacks (Count)
system.cpu3.dcache.demandMshrHits::switch_cpus3.data            3                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.demandMshrHits::total            3                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::switch_cpus3.data            3                       # number of overall MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::total            3                       # number of overall MSHR hits (Count)
system.cpu3.dcache.demandMshrMisses::switch_cpus3.data         1158                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.demandMshrMisses::total         1158                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::switch_cpus3.data         1557                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::total         1557                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrUncacheable::switch_cpus3.data            3                       # number of overall MSHR uncacheable misses (Count)
system.cpu3.dcache.overallMshrUncacheable::total            3                       # number of overall MSHR uncacheable misses (Count)
system.cpu3.dcache.demandMshrMissLatency::switch_cpus3.data     10700500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissLatency::total     10700500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::switch_cpus3.data     12699500                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::total     12699500                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrUncacheableLatency::switch_cpus3.data       128000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu3.dcache.overallMshrUncacheableLatency::total       128000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu3.dcache.demandMshrMissRate::switch_cpus3.data     0.032915                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.demandMshrMissRate::total     0.032915                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::switch_cpus3.data     0.043627                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::total     0.043627                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMshrMissLatency::switch_cpus3.data  9240.500864                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.demandAvgMshrMissLatency::total  9240.500864                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::switch_cpus3.data  8156.390495                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::total  8156.390495                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrUncacheableLatency::switch_cpus3.data 42666.666667                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrUncacheableLatency::total 42666.666667                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu3.dcache.replacements                  1461                       # number of replacements (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::switch_cpus3.data          482                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::total          482                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::switch_cpus3.data           66                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::total           66                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.missLatency::switch_cpus3.data       515500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.missLatency::total       515500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.accesses::switch_cpus3.data          548                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.accesses::total          548                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.missRate::switch_cpus3.data     0.120438                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.missRate::total     0.120438                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.avgMissLatency::switch_cpus3.data  7810.606061                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.avgMissLatency::total  7810.606061                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.mshrMisses::switch_cpus3.data           66                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMisses::total           66                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMissLatency::switch_cpus3.data      1447000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.mshrMissLatency::total      1447000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.mshrMissRate::switch_cpus3.data     0.120438                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.mshrMissRate::total     0.120438                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.avgMshrMissLatency::switch_cpus3.data 21924.242424                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.avgMshrMissLatency::total 21924.242424                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWWriteReq.hits::switch_cpus3.data          548                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.hits::total          548                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::switch_cpus3.data          548                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::total          548                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.hits::switch_cpus3.data        16822                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.hits::total          16822                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.misses::switch_cpus3.data          469                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.misses::total          469                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.missLatency::switch_cpus3.data      4308000                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.missLatency::total      4308000                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.accesses::switch_cpus3.data        17291                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.accesses::total        17291                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.missRate::switch_cpus3.data     0.027124                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.missRate::total     0.027124                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMissLatency::switch_cpus3.data  9185.501066                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMissLatency::total  9185.501066                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.mshrHits::switch_cpus3.data            1                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrHits::total            1                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrMisses::switch_cpus3.data          468                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMisses::total          468                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrUncacheable::switch_cpus3.data            1                       # number of ReadReq MSHR uncacheable (Count)
system.cpu3.dcache.ReadReq.mshrUncacheable::total            1                       # number of ReadReq MSHR uncacheable (Count)
system.cpu3.dcache.ReadReq.mshrMissLatency::switch_cpus3.data      3836000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissLatency::total      3836000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrUncacheableLatency::switch_cpus3.data       128000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu3.dcache.ReadReq.mshrUncacheableLatency::total       128000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissRate::switch_cpus3.data     0.027066                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.mshrMissRate::total     0.027066                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMshrMissLatency::switch_cpus3.data  8196.581197                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrMissLatency::total  8196.581197                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrUncacheableLatency::switch_cpus3.data       128000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrUncacheableLatency::total       128000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu3.dcache.SoftPFReq.hits::switch_cpus3.data          108                       # number of SoftPFReq hits (Count)
system.cpu3.dcache.SoftPFReq.hits::total          108                       # number of SoftPFReq hits (Count)
system.cpu3.dcache.SoftPFReq.misses::switch_cpus3.data          399                       # number of SoftPFReq misses (Count)
system.cpu3.dcache.SoftPFReq.misses::total          399                       # number of SoftPFReq misses (Count)
system.cpu3.dcache.SoftPFReq.accesses::switch_cpus3.data          507                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu3.dcache.SoftPFReq.accesses::total          507                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu3.dcache.SoftPFReq.missRate::switch_cpus3.data     0.786982                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.missRate::total     0.786982                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.mshrMisses::switch_cpus3.data          399                       # number of SoftPFReq MSHR misses (Count)
system.cpu3.dcache.SoftPFReq.mshrMisses::total          399                       # number of SoftPFReq MSHR misses (Count)
system.cpu3.dcache.SoftPFReq.mshrMissLatency::switch_cpus3.data      1999000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu3.dcache.SoftPFReq.mshrMissLatency::total      1999000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu3.dcache.SoftPFReq.mshrMissRate::switch_cpus3.data     0.786982                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.mshrMissRate::total     0.786982                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.avgMshrMissLatency::switch_cpus3.data  5010.025063                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.SoftPFReq.avgMshrMissLatency::total  5010.025063                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.hits::switch_cpus3.data        17199                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.hits::total         17199                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.misses::switch_cpus3.data          692                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.misses::total          692                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.missLatency::switch_cpus3.data      7560500                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.missLatency::total      7560500                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.accesses::switch_cpus3.data        17891                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.accesses::total        17891                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.missRate::switch_cpus3.data     0.038679                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.missRate::total     0.038679                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMissLatency::switch_cpus3.data 10925.578035                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMissLatency::total 10925.578035                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.mshrHits::switch_cpus3.data            2                       # number of WriteReq MSHR hits (Count)
system.cpu3.dcache.WriteReq.mshrHits::total            2                       # number of WriteReq MSHR hits (Count)
system.cpu3.dcache.WriteReq.mshrMisses::switch_cpus3.data          690                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMisses::total          690                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrUncacheable::switch_cpus3.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu3.dcache.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu3.dcache.WriteReq.mshrMissLatency::switch_cpus3.data      6864500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissLatency::total      6864500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissRate::switch_cpus3.data     0.038567                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.mshrMissRate::total     0.038567                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMshrMissLatency::switch_cpus3.data  9948.550725                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMshrMissLatency::total  9948.550725                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse         1984.128896                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs              258502                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs              3478                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs             74.324899                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.occupancies::cpu3.data   989.316445                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.occupancies::switch_cpus3.data   994.812451                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.avgOccs::cpu3.data     0.483065                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::switch_cpus3.data     0.485748                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::total       0.968813                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.occupanciesTaskId::1024         1679                       # Occupied blocks per task id (Count)
system.cpu3.dcache.tags.ageTaskId_1024::3         1632                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::4           47                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ratioOccsTaskId::1024     0.819824                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dcache.tags.tagAccesses             75073                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses            75073                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dtb_walker_cache.demandHits::switch_cpus3.mmu.dtb.walker           44                       # number of demand (read+write) hits (Count)
system.cpu3.dtb_walker_cache.demandHits::total           44                       # number of demand (read+write) hits (Count)
system.cpu3.dtb_walker_cache.overallHits::switch_cpus3.mmu.dtb.walker           44                       # number of overall hits (Count)
system.cpu3.dtb_walker_cache.overallHits::total           44                       # number of overall hits (Count)
system.cpu3.dtb_walker_cache.demandMisses::switch_cpus3.mmu.dtb.walker          155                       # number of demand (read+write) misses (Count)
system.cpu3.dtb_walker_cache.demandMisses::total          155                       # number of demand (read+write) misses (Count)
system.cpu3.dtb_walker_cache.overallMisses::switch_cpus3.mmu.dtb.walker          155                       # number of overall misses (Count)
system.cpu3.dtb_walker_cache.overallMisses::total          155                       # number of overall misses (Count)
system.cpu3.dtb_walker_cache.demandMissLatency::switch_cpus3.mmu.dtb.walker      1535500                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dtb_walker_cache.demandMissLatency::total      1535500                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dtb_walker_cache.overallMissLatency::switch_cpus3.mmu.dtb.walker      1535500                       # number of overall miss ticks (Tick)
system.cpu3.dtb_walker_cache.overallMissLatency::total      1535500                       # number of overall miss ticks (Tick)
system.cpu3.dtb_walker_cache.demandAccesses::switch_cpus3.mmu.dtb.walker          199                       # number of demand (read+write) accesses (Count)
system.cpu3.dtb_walker_cache.demandAccesses::total          199                       # number of demand (read+write) accesses (Count)
system.cpu3.dtb_walker_cache.overallAccesses::switch_cpus3.mmu.dtb.walker          199                       # number of overall (read+write) accesses (Count)
system.cpu3.dtb_walker_cache.overallAccesses::total          199                       # number of overall (read+write) accesses (Count)
system.cpu3.dtb_walker_cache.demandMissRate::switch_cpus3.mmu.dtb.walker     0.778894                       # miss rate for demand accesses (Ratio)
system.cpu3.dtb_walker_cache.demandMissRate::total     0.778894                       # miss rate for demand accesses (Ratio)
system.cpu3.dtb_walker_cache.overallMissRate::switch_cpus3.mmu.dtb.walker     0.778894                       # miss rate for overall accesses (Ratio)
system.cpu3.dtb_walker_cache.overallMissRate::total     0.778894                       # miss rate for overall accesses (Ratio)
system.cpu3.dtb_walker_cache.demandAvgMissLatency::switch_cpus3.mmu.dtb.walker  9906.451613                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dtb_walker_cache.demandAvgMissLatency::total  9906.451613                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dtb_walker_cache.overallAvgMissLatency::switch_cpus3.mmu.dtb.walker  9906.451613                       # average overall miss latency ((Tick/Count))
system.cpu3.dtb_walker_cache.overallAvgMissLatency::total  9906.451613                       # average overall miss latency ((Tick/Count))
system.cpu3.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.writebacks::writebacks           16                       # number of writebacks (Count)
system.cpu3.dtb_walker_cache.writebacks::total           16                       # number of writebacks (Count)
system.cpu3.dtb_walker_cache.demandMshrMisses::switch_cpus3.mmu.dtb.walker          155                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dtb_walker_cache.demandMshrMisses::total          155                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dtb_walker_cache.overallMshrMisses::switch_cpus3.mmu.dtb.walker          155                       # number of overall MSHR misses (Count)
system.cpu3.dtb_walker_cache.overallMshrMisses::total          155                       # number of overall MSHR misses (Count)
system.cpu3.dtb_walker_cache.demandMshrMissLatency::switch_cpus3.mmu.dtb.walker      1380500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dtb_walker_cache.demandMshrMissLatency::total      1380500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dtb_walker_cache.overallMshrMissLatency::switch_cpus3.mmu.dtb.walker      1380500                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dtb_walker_cache.overallMshrMissLatency::total      1380500                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dtb_walker_cache.demandMshrMissRate::switch_cpus3.mmu.dtb.walker     0.778894                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dtb_walker_cache.demandMshrMissRate::total     0.778894                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dtb_walker_cache.overallMshrMissRate::switch_cpus3.mmu.dtb.walker     0.778894                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dtb_walker_cache.overallMshrMissRate::total     0.778894                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dtb_walker_cache.demandAvgMshrMissLatency::switch_cpus3.mmu.dtb.walker  8906.451613                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dtb_walker_cache.demandAvgMshrMissLatency::total  8906.451613                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dtb_walker_cache.overallAvgMshrMissLatency::switch_cpus3.mmu.dtb.walker  8906.451613                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dtb_walker_cache.overallAvgMshrMissLatency::total  8906.451613                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dtb_walker_cache.replacements          140                       # number of replacements (Count)
system.cpu3.dtb_walker_cache.ReadReq.hits::switch_cpus3.mmu.dtb.walker           44                       # number of ReadReq hits (Count)
system.cpu3.dtb_walker_cache.ReadReq.hits::total           44                       # number of ReadReq hits (Count)
system.cpu3.dtb_walker_cache.ReadReq.misses::switch_cpus3.mmu.dtb.walker          155                       # number of ReadReq misses (Count)
system.cpu3.dtb_walker_cache.ReadReq.misses::total          155                       # number of ReadReq misses (Count)
system.cpu3.dtb_walker_cache.ReadReq.missLatency::switch_cpus3.mmu.dtb.walker      1535500                       # number of ReadReq miss ticks (Tick)
system.cpu3.dtb_walker_cache.ReadReq.missLatency::total      1535500                       # number of ReadReq miss ticks (Tick)
system.cpu3.dtb_walker_cache.ReadReq.accesses::switch_cpus3.mmu.dtb.walker          199                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dtb_walker_cache.ReadReq.accesses::total          199                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dtb_walker_cache.ReadReq.missRate::switch_cpus3.mmu.dtb.walker     0.778894                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dtb_walker_cache.ReadReq.missRate::total     0.778894                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dtb_walker_cache.ReadReq.avgMissLatency::switch_cpus3.mmu.dtb.walker  9906.451613                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dtb_walker_cache.ReadReq.avgMissLatency::total  9906.451613                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dtb_walker_cache.ReadReq.mshrMisses::switch_cpus3.mmu.dtb.walker          155                       # number of ReadReq MSHR misses (Count)
system.cpu3.dtb_walker_cache.ReadReq.mshrMisses::total          155                       # number of ReadReq MSHR misses (Count)
system.cpu3.dtb_walker_cache.ReadReq.mshrMissLatency::switch_cpus3.mmu.dtb.walker      1380500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dtb_walker_cache.ReadReq.mshrMissLatency::total      1380500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dtb_walker_cache.ReadReq.mshrMissRate::switch_cpus3.mmu.dtb.walker     0.778894                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dtb_walker_cache.ReadReq.mshrMissRate::total     0.778894                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dtb_walker_cache.ReadReq.avgMshrMissLatency::switch_cpus3.mmu.dtb.walker  8906.451613                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dtb_walker_cache.ReadReq.avgMshrMissLatency::total  8906.451613                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dtb_walker_cache.tags.tagsInUse    10.983630                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dtb_walker_cache.tags.totalRefs          243                       # Total number of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.sampledRefs          167                       # Sample count of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.avgRefs     1.455090                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dtb_walker_cache.tags.occupancies::cpu3.mmu.dtb.walker     2.048612                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dtb_walker_cache.tags.occupancies::switch_cpus3.mmu.dtb.walker     8.935017                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dtb_walker_cache.tags.avgOccs::cpu3.mmu.dtb.walker     0.128038                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dtb_walker_cache.tags.avgOccs::switch_cpus3.mmu.dtb.walker     0.558439                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dtb_walker_cache.tags.avgOccs::total     0.686477                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dtb_walker_cache.tags.occupanciesTaskId::1024           11                       # Occupied blocks per task id (Count)
system.cpu3.dtb_walker_cache.tags.ageTaskId_1024::3           10                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dtb_walker_cache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.687500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dtb_walker_cache.tags.tagAccesses          553                       # Number of tag accesses (Count)
system.cpu3.dtb_walker_cache.tags.dataAccesses          553                       # Number of data accesses (Count)
system.cpu3.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu3.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu3.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu3.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu3.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu3.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu3.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu3.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu3.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu3.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu3.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu3.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu3.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu3.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu3.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu3.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu3.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu3.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu3.icache.demandHits::switch_cpus3.inst        92287                       # number of demand (read+write) hits (Count)
system.cpu3.icache.demandHits::total            92287                       # number of demand (read+write) hits (Count)
system.cpu3.icache.overallHits::switch_cpus3.inst        92287                       # number of overall hits (Count)
system.cpu3.icache.overallHits::total           92287                       # number of overall hits (Count)
system.cpu3.icache.demandMisses::switch_cpus3.inst          292                       # number of demand (read+write) misses (Count)
system.cpu3.icache.demandMisses::total            292                       # number of demand (read+write) misses (Count)
system.cpu3.icache.overallMisses::switch_cpus3.inst          292                       # number of overall misses (Count)
system.cpu3.icache.overallMisses::total           292                       # number of overall misses (Count)
system.cpu3.icache.demandMissLatency::switch_cpus3.inst      4068000                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.demandMissLatency::total      4068000                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.overallMissLatency::switch_cpus3.inst      4068000                       # number of overall miss ticks (Tick)
system.cpu3.icache.overallMissLatency::total      4068000                       # number of overall miss ticks (Tick)
system.cpu3.icache.demandAccesses::switch_cpus3.inst        92579                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.demandAccesses::total        92579                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::switch_cpus3.inst        92579                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::total        92579                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.demandMissRate::switch_cpus3.inst     0.003154                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.demandMissRate::total     0.003154                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.overallMissRate::switch_cpus3.inst     0.003154                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.overallMissRate::total     0.003154                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.demandAvgMissLatency::switch_cpus3.inst 13931.506849                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.demandAvgMissLatency::total 13931.506849                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::switch_cpus3.inst 13931.506849                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::total 13931.506849                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.writebacks::writebacks          292                       # number of writebacks (Count)
system.cpu3.icache.writebacks::total              292                       # number of writebacks (Count)
system.cpu3.icache.demandMshrMisses::switch_cpus3.inst          292                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.demandMshrMisses::total          292                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::switch_cpus3.inst          292                       # number of overall MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::total          292                       # number of overall MSHR misses (Count)
system.cpu3.icache.demandMshrMissLatency::switch_cpus3.inst      3776000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissLatency::total      3776000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::switch_cpus3.inst      3776000                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::total      3776000                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissRate::switch_cpus3.inst     0.003154                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.demandMshrMissRate::total     0.003154                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::switch_cpus3.inst     0.003154                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::total     0.003154                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.demandAvgMshrMissLatency::switch_cpus3.inst 12931.506849                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.demandAvgMshrMissLatency::total 12931.506849                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::switch_cpus3.inst 12931.506849                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::total 12931.506849                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.replacements                   292                       # number of replacements (Count)
system.cpu3.icache.ReadReq.hits::switch_cpus3.inst        92287                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.hits::total          92287                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.misses::switch_cpus3.inst          292                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.misses::total          292                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.missLatency::switch_cpus3.inst      4068000                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.missLatency::total      4068000                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.accesses::switch_cpus3.inst        92579                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.accesses::total        92579                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.missRate::switch_cpus3.inst     0.003154                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.missRate::total     0.003154                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMissLatency::switch_cpus3.inst 13931.506849                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMissLatency::total 13931.506849                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.mshrMisses::switch_cpus3.inst          292                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMisses::total          292                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMissLatency::switch_cpus3.inst      3776000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissLatency::total      3776000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissRate::switch_cpus3.inst     0.003154                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.mshrMissRate::total     0.003154                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMshrMissLatency::switch_cpus3.inst 12931.506849                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMshrMissLatency::total 12931.506849                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse                2938                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs             5739857                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs              3230                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs           1777.045511                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.occupancies::cpu3.inst  2685.322283                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.occupancies::switch_cpus3.inst   252.677717                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.avgOccs::cpu3.inst     0.655596                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::switch_cpus3.inst     0.061689                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::total       0.717285                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.occupanciesTaskId::1024         2938                       # Occupied blocks per task id (Count)
system.cpu3.icache.tags.ageTaskId_1024::3         2186                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::4          752                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ratioOccsTaskId::1024     0.717285                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.icache.tags.tagAccesses            185450                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses           185450                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu3.itb_walker_cache.demandHits::switch_cpus3.mmu.itb.walker           31                       # number of demand (read+write) hits (Count)
system.cpu3.itb_walker_cache.demandHits::total           31                       # number of demand (read+write) hits (Count)
system.cpu3.itb_walker_cache.overallHits::switch_cpus3.mmu.itb.walker           31                       # number of overall hits (Count)
system.cpu3.itb_walker_cache.overallHits::total           31                       # number of overall hits (Count)
system.cpu3.itb_walker_cache.demandMisses::switch_cpus3.mmu.itb.walker          155                       # number of demand (read+write) misses (Count)
system.cpu3.itb_walker_cache.demandMisses::total          155                       # number of demand (read+write) misses (Count)
system.cpu3.itb_walker_cache.overallMisses::switch_cpus3.mmu.itb.walker          155                       # number of overall misses (Count)
system.cpu3.itb_walker_cache.overallMisses::total          155                       # number of overall misses (Count)
system.cpu3.itb_walker_cache.demandMissLatency::switch_cpus3.mmu.itb.walker      1515500                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.itb_walker_cache.demandMissLatency::total      1515500                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.itb_walker_cache.overallMissLatency::switch_cpus3.mmu.itb.walker      1515500                       # number of overall miss ticks (Tick)
system.cpu3.itb_walker_cache.overallMissLatency::total      1515500                       # number of overall miss ticks (Tick)
system.cpu3.itb_walker_cache.demandAccesses::switch_cpus3.mmu.itb.walker          186                       # number of demand (read+write) accesses (Count)
system.cpu3.itb_walker_cache.demandAccesses::total          186                       # number of demand (read+write) accesses (Count)
system.cpu3.itb_walker_cache.overallAccesses::switch_cpus3.mmu.itb.walker          186                       # number of overall (read+write) accesses (Count)
system.cpu3.itb_walker_cache.overallAccesses::total          186                       # number of overall (read+write) accesses (Count)
system.cpu3.itb_walker_cache.demandMissRate::switch_cpus3.mmu.itb.walker     0.833333                       # miss rate for demand accesses (Ratio)
system.cpu3.itb_walker_cache.demandMissRate::total     0.833333                       # miss rate for demand accesses (Ratio)
system.cpu3.itb_walker_cache.overallMissRate::switch_cpus3.mmu.itb.walker     0.833333                       # miss rate for overall accesses (Ratio)
system.cpu3.itb_walker_cache.overallMissRate::total     0.833333                       # miss rate for overall accesses (Ratio)
system.cpu3.itb_walker_cache.demandAvgMissLatency::switch_cpus3.mmu.itb.walker  9777.419355                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.itb_walker_cache.demandAvgMissLatency::total  9777.419355                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.itb_walker_cache.overallAvgMissLatency::switch_cpus3.mmu.itb.walker  9777.419355                       # average overall miss latency ((Tick/Count))
system.cpu3.itb_walker_cache.overallAvgMissLatency::total  9777.419355                       # average overall miss latency ((Tick/Count))
system.cpu3.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.writebacks::writebacks            8                       # number of writebacks (Count)
system.cpu3.itb_walker_cache.writebacks::total            8                       # number of writebacks (Count)
system.cpu3.itb_walker_cache.demandMshrMisses::switch_cpus3.mmu.itb.walker          155                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.itb_walker_cache.demandMshrMisses::total          155                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.itb_walker_cache.overallMshrMisses::switch_cpus3.mmu.itb.walker          155                       # number of overall MSHR misses (Count)
system.cpu3.itb_walker_cache.overallMshrMisses::total          155                       # number of overall MSHR misses (Count)
system.cpu3.itb_walker_cache.demandMshrMissLatency::switch_cpus3.mmu.itb.walker      1360500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.itb_walker_cache.demandMshrMissLatency::total      1360500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.itb_walker_cache.overallMshrMissLatency::switch_cpus3.mmu.itb.walker      1360500                       # number of overall MSHR miss ticks (Tick)
system.cpu3.itb_walker_cache.overallMshrMissLatency::total      1360500                       # number of overall MSHR miss ticks (Tick)
system.cpu3.itb_walker_cache.demandMshrMissRate::switch_cpus3.mmu.itb.walker     0.833333                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.itb_walker_cache.demandMshrMissRate::total     0.833333                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.itb_walker_cache.overallMshrMissRate::switch_cpus3.mmu.itb.walker     0.833333                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.itb_walker_cache.overallMshrMissRate::total     0.833333                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.itb_walker_cache.demandAvgMshrMissLatency::switch_cpus3.mmu.itb.walker  8777.419355                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.itb_walker_cache.demandAvgMshrMissLatency::total  8777.419355                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.itb_walker_cache.overallAvgMshrMissLatency::switch_cpus3.mmu.itb.walker  8777.419355                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.itb_walker_cache.overallAvgMshrMissLatency::total  8777.419355                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.itb_walker_cache.replacements          141                       # number of replacements (Count)
system.cpu3.itb_walker_cache.ReadReq.hits::switch_cpus3.mmu.itb.walker           31                       # number of ReadReq hits (Count)
system.cpu3.itb_walker_cache.ReadReq.hits::total           31                       # number of ReadReq hits (Count)
system.cpu3.itb_walker_cache.ReadReq.misses::switch_cpus3.mmu.itb.walker          155                       # number of ReadReq misses (Count)
system.cpu3.itb_walker_cache.ReadReq.misses::total          155                       # number of ReadReq misses (Count)
system.cpu3.itb_walker_cache.ReadReq.missLatency::switch_cpus3.mmu.itb.walker      1515500                       # number of ReadReq miss ticks (Tick)
system.cpu3.itb_walker_cache.ReadReq.missLatency::total      1515500                       # number of ReadReq miss ticks (Tick)
system.cpu3.itb_walker_cache.ReadReq.accesses::switch_cpus3.mmu.itb.walker          186                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.itb_walker_cache.ReadReq.accesses::total          186                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.itb_walker_cache.ReadReq.missRate::switch_cpus3.mmu.itb.walker     0.833333                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.itb_walker_cache.ReadReq.missRate::total     0.833333                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.itb_walker_cache.ReadReq.avgMissLatency::switch_cpus3.mmu.itb.walker  9777.419355                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.itb_walker_cache.ReadReq.avgMissLatency::total  9777.419355                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.itb_walker_cache.ReadReq.mshrMisses::switch_cpus3.mmu.itb.walker          155                       # number of ReadReq MSHR misses (Count)
system.cpu3.itb_walker_cache.ReadReq.mshrMisses::total          155                       # number of ReadReq MSHR misses (Count)
system.cpu3.itb_walker_cache.ReadReq.mshrMissLatency::switch_cpus3.mmu.itb.walker      1360500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.itb_walker_cache.ReadReq.mshrMissLatency::total      1360500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.itb_walker_cache.ReadReq.mshrMissRate::switch_cpus3.mmu.itb.walker     0.833333                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.itb_walker_cache.ReadReq.mshrMissRate::total     0.833333                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.itb_walker_cache.ReadReq.avgMshrMissLatency::switch_cpus3.mmu.itb.walker  8777.419355                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.itb_walker_cache.ReadReq.avgMshrMissLatency::total  8777.419355                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.itb_walker_cache.tags.tagsInUse     8.938448                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.itb_walker_cache.tags.totalRefs          253                       # Total number of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.sampledRefs          165                       # Sample count of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.avgRefs     1.533333                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.itb_walker_cache.tags.occupancies::cpu3.mmu.itb.walker     2.026326                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.itb_walker_cache.tags.occupancies::switch_cpus3.mmu.itb.walker     6.912122                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.itb_walker_cache.tags.avgOccs::cpu3.mmu.itb.walker     0.126645                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.itb_walker_cache.tags.avgOccs::switch_cpus3.mmu.itb.walker     0.432008                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.itb_walker_cache.tags.avgOccs::total     0.558653                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.itb_walker_cache.tags.occupanciesTaskId::1024            9                       # Occupied blocks per task id (Count)
system.cpu3.itb_walker_cache.tags.ageTaskId_1024::3            9                       # Occupied blocks per task id, per block age (Count)
system.cpu3.itb_walker_cache.tags.ratioOccsTaskId::1024     0.562500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.itb_walker_cache.tags.tagAccesses          527                       # Number of tag accesses (Count)
system.cpu3.itb_walker_cache.tags.dataAccesses          527                       # Number of data accesses (Count)
system.cpu3.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::OFF   2328428500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu4.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu4.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu4.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu4.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu4.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu4.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu4.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu4.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu4.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu4.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu4.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu4.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu4.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu4.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu4.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu4.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu4.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu4.dcache.demandHits::switch_cpus4.data        15167                       # number of demand (read+write) hits (Count)
system.cpu4.dcache.demandHits::total            15167                       # number of demand (read+write) hits (Count)
system.cpu4.dcache.overallHits::switch_cpus4.data        15336                       # number of overall hits (Count)
system.cpu4.dcache.overallHits::total           15336                       # number of overall hits (Count)
system.cpu4.dcache.demandMisses::switch_cpus4.data          552                       # number of demand (read+write) misses (Count)
system.cpu4.dcache.demandMisses::total            552                       # number of demand (read+write) misses (Count)
system.cpu4.dcache.overallMisses::switch_cpus4.data          580                       # number of overall misses (Count)
system.cpu4.dcache.overallMisses::total           580                       # number of overall misses (Count)
system.cpu4.dcache.demandMissLatency::switch_cpus4.data      5152500                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.dcache.demandMissLatency::total      5152500                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.dcache.overallMissLatency::switch_cpus4.data      5152500                       # number of overall miss ticks (Tick)
system.cpu4.dcache.overallMissLatency::total      5152500                       # number of overall miss ticks (Tick)
system.cpu4.dcache.demandAccesses::switch_cpus4.data        15719                       # number of demand (read+write) accesses (Count)
system.cpu4.dcache.demandAccesses::total        15719                       # number of demand (read+write) accesses (Count)
system.cpu4.dcache.overallAccesses::switch_cpus4.data        15916                       # number of overall (read+write) accesses (Count)
system.cpu4.dcache.overallAccesses::total        15916                       # number of overall (read+write) accesses (Count)
system.cpu4.dcache.demandMissRate::switch_cpus4.data     0.035117                       # miss rate for demand accesses (Ratio)
system.cpu4.dcache.demandMissRate::total     0.035117                       # miss rate for demand accesses (Ratio)
system.cpu4.dcache.overallMissRate::switch_cpus4.data     0.036441                       # miss rate for overall accesses (Ratio)
system.cpu4.dcache.overallMissRate::total     0.036441                       # miss rate for overall accesses (Ratio)
system.cpu4.dcache.demandAvgMissLatency::switch_cpus4.data  9334.239130                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.dcache.demandAvgMissLatency::total  9334.239130                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.dcache.overallAvgMissLatency::switch_cpus4.data  8883.620690                       # average overall miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMissLatency::total  8883.620690                       # average overall miss latency ((Tick/Count))
system.cpu4.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dcache.writebacks::writebacks          173                       # number of writebacks (Count)
system.cpu4.dcache.writebacks::total              173                       # number of writebacks (Count)
system.cpu4.dcache.demandMshrHits::switch_cpus4.data           22                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.dcache.demandMshrHits::total           22                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.dcache.overallMshrHits::switch_cpus4.data           22                       # number of overall MSHR hits (Count)
system.cpu4.dcache.overallMshrHits::total           22                       # number of overall MSHR hits (Count)
system.cpu4.dcache.demandMshrMisses::switch_cpus4.data          530                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.dcache.demandMshrMisses::total          530                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.dcache.overallMshrMisses::switch_cpus4.data          558                       # number of overall MSHR misses (Count)
system.cpu4.dcache.overallMshrMisses::total          558                       # number of overall MSHR misses (Count)
system.cpu4.dcache.overallMshrUncacheable::switch_cpus4.data            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu4.dcache.overallMshrUncacheable::total            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu4.dcache.demandMshrMissLatency::switch_cpus4.data      4487500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.dcache.demandMshrMissLatency::total      4487500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.dcache.overallMshrMissLatency::switch_cpus4.data      4941500                       # number of overall MSHR miss ticks (Tick)
system.cpu4.dcache.overallMshrMissLatency::total      4941500                       # number of overall MSHR miss ticks (Tick)
system.cpu4.dcache.demandMshrMissRate::switch_cpus4.data     0.033717                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.dcache.demandMshrMissRate::total     0.033717                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.dcache.overallMshrMissRate::switch_cpus4.data     0.035059                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.dcache.overallMshrMissRate::total     0.035059                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.dcache.demandAvgMshrMissLatency::switch_cpus4.data  8466.981132                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.demandAvgMshrMissLatency::total  8466.981132                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMshrMissLatency::switch_cpus4.data  8855.734767                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMshrMissLatency::total  8855.734767                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.replacements                   250                       # number of replacements (Count)
system.cpu4.dcache.LockedRMWReadReq.hits::switch_cpus4.data          231                       # number of LockedRMWReadReq hits (Count)
system.cpu4.dcache.LockedRMWReadReq.hits::total          231                       # number of LockedRMWReadReq hits (Count)
system.cpu4.dcache.LockedRMWReadReq.misses::switch_cpus4.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu4.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu4.dcache.LockedRMWReadReq.missLatency::switch_cpus4.data       278000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.missLatency::total       278000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.accesses::switch_cpus4.data          273                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWReadReq.accesses::total          273                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWReadReq.missRate::switch_cpus4.data     0.153846                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.missRate::total     0.153846                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.avgMissLatency::switch_cpus4.data  6619.047619                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.avgMissLatency::total  6619.047619                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.mshrMisses::switch_cpus4.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu4.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu4.dcache.LockedRMWReadReq.mshrMissLatency::switch_cpus4.data       745000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.mshrMissLatency::total       745000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.mshrMissRate::switch_cpus4.data     0.153846                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.mshrMissRate::total     0.153846                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.avgMshrMissLatency::switch_cpus4.data 17738.095238                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.avgMshrMissLatency::total 17738.095238                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWWriteReq.hits::switch_cpus4.data          273                       # number of LockedRMWWriteReq hits (Count)
system.cpu4.dcache.LockedRMWWriteReq.hits::total          273                       # number of LockedRMWWriteReq hits (Count)
system.cpu4.dcache.LockedRMWWriteReq.accesses::switch_cpus4.data          273                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWWriteReq.accesses::total          273                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.hits::switch_cpus4.data         8836                       # number of ReadReq hits (Count)
system.cpu4.dcache.ReadReq.hits::total           8836                       # number of ReadReq hits (Count)
system.cpu4.dcache.ReadReq.misses::switch_cpus4.data          257                       # number of ReadReq misses (Count)
system.cpu4.dcache.ReadReq.misses::total          257                       # number of ReadReq misses (Count)
system.cpu4.dcache.ReadReq.missLatency::switch_cpus4.data      1713000                       # number of ReadReq miss ticks (Tick)
system.cpu4.dcache.ReadReq.missLatency::total      1713000                       # number of ReadReq miss ticks (Tick)
system.cpu4.dcache.ReadReq.accesses::switch_cpus4.data         9093                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.accesses::total         9093                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.missRate::switch_cpus4.data     0.028263                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.missRate::total     0.028263                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.avgMissLatency::switch_cpus4.data  6665.369650                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.avgMissLatency::total  6665.369650                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.mshrHits::switch_cpus4.data           21                       # number of ReadReq MSHR hits (Count)
system.cpu4.dcache.ReadReq.mshrHits::total           21                       # number of ReadReq MSHR hits (Count)
system.cpu4.dcache.ReadReq.mshrMisses::switch_cpus4.data          236                       # number of ReadReq MSHR misses (Count)
system.cpu4.dcache.ReadReq.mshrMisses::total          236                       # number of ReadReq MSHR misses (Count)
system.cpu4.dcache.ReadReq.mshrMissLatency::switch_cpus4.data      1393000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.ReadReq.mshrMissLatency::total      1393000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.ReadReq.mshrMissRate::switch_cpus4.data     0.025954                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.mshrMissRate::total     0.025954                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.avgMshrMissLatency::switch_cpus4.data  5902.542373                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.avgMshrMissLatency::total  5902.542373                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.SoftPFReq.hits::switch_cpus4.data          169                       # number of SoftPFReq hits (Count)
system.cpu4.dcache.SoftPFReq.hits::total          169                       # number of SoftPFReq hits (Count)
system.cpu4.dcache.SoftPFReq.misses::switch_cpus4.data           28                       # number of SoftPFReq misses (Count)
system.cpu4.dcache.SoftPFReq.misses::total           28                       # number of SoftPFReq misses (Count)
system.cpu4.dcache.SoftPFReq.accesses::switch_cpus4.data          197                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu4.dcache.SoftPFReq.accesses::total          197                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu4.dcache.SoftPFReq.missRate::switch_cpus4.data     0.142132                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu4.dcache.SoftPFReq.missRate::total     0.142132                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu4.dcache.SoftPFReq.mshrMisses::switch_cpus4.data           28                       # number of SoftPFReq MSHR misses (Count)
system.cpu4.dcache.SoftPFReq.mshrMisses::total           28                       # number of SoftPFReq MSHR misses (Count)
system.cpu4.dcache.SoftPFReq.mshrMissLatency::switch_cpus4.data       454000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu4.dcache.SoftPFReq.mshrMissLatency::total       454000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu4.dcache.SoftPFReq.mshrMissRate::switch_cpus4.data     0.142132                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu4.dcache.SoftPFReq.mshrMissRate::total     0.142132                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu4.dcache.SoftPFReq.avgMshrMissLatency::switch_cpus4.data 16214.285714                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.SoftPFReq.avgMshrMissLatency::total 16214.285714                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.hits::switch_cpus4.data         6331                       # number of WriteReq hits (Count)
system.cpu4.dcache.WriteReq.hits::total          6331                       # number of WriteReq hits (Count)
system.cpu4.dcache.WriteReq.misses::switch_cpus4.data          295                       # number of WriteReq misses (Count)
system.cpu4.dcache.WriteReq.misses::total          295                       # number of WriteReq misses (Count)
system.cpu4.dcache.WriteReq.missLatency::switch_cpus4.data      3439500                       # number of WriteReq miss ticks (Tick)
system.cpu4.dcache.WriteReq.missLatency::total      3439500                       # number of WriteReq miss ticks (Tick)
system.cpu4.dcache.WriteReq.accesses::switch_cpus4.data         6626                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.WriteReq.accesses::total         6626                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.WriteReq.missRate::switch_cpus4.data     0.044522                       # miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.missRate::total     0.044522                       # miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.avgMissLatency::switch_cpus4.data 11659.322034                       # average WriteReq miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.avgMissLatency::total 11659.322034                       # average WriteReq miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.mshrHits::switch_cpus4.data            1                       # number of WriteReq MSHR hits (Count)
system.cpu4.dcache.WriteReq.mshrHits::total            1                       # number of WriteReq MSHR hits (Count)
system.cpu4.dcache.WriteReq.mshrMisses::switch_cpus4.data          294                       # number of WriteReq MSHR misses (Count)
system.cpu4.dcache.WriteReq.mshrMisses::total          294                       # number of WriteReq MSHR misses (Count)
system.cpu4.dcache.WriteReq.mshrUncacheable::switch_cpus4.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu4.dcache.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu4.dcache.WriteReq.mshrMissLatency::switch_cpus4.data      3094500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu4.dcache.WriteReq.mshrMissLatency::total      3094500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu4.dcache.WriteReq.mshrMissRate::switch_cpus4.data     0.044371                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.mshrMissRate::total     0.044371                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.avgMshrMissLatency::switch_cpus4.data 10525.510204                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.avgMshrMissLatency::total 10525.510204                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dcache.tags.tagsInUse         1427.430758                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.dcache.tags.totalRefs              158669                       # Total number of references to valid blocks. (Count)
system.cpu4.dcache.tags.sampledRefs              1961                       # Sample count of references to valid blocks. (Count)
system.cpu4.dcache.tags.avgRefs             80.912290                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.dcache.tags.occupancies::cpu4.data  1384.986360                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.dcache.tags.occupancies::switch_cpus4.data    42.444398                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.dcache.tags.avgOccs::cpu4.data     0.676263                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dcache.tags.avgOccs::switch_cpus4.data     0.020725                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dcache.tags.avgOccs::total       0.696988                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dcache.tags.occupanciesTaskId::1024         1509                       # Occupied blocks per task id (Count)
system.cpu4.dcache.tags.ageTaskId_1024::2          336                       # Occupied blocks per task id, per block age (Count)
system.cpu4.dcache.tags.ageTaskId_1024::3         1171                       # Occupied blocks per task id, per block age (Count)
system.cpu4.dcache.tags.ageTaskId_1024::4            2                       # Occupied blocks per task id, per block age (Count)
system.cpu4.dcache.tags.ratioOccsTaskId::1024     0.736816                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.dcache.tags.tagAccesses             33453                       # Number of tag accesses (Count)
system.cpu4.dcache.tags.dataAccesses            33453                       # Number of data accesses (Count)
system.cpu4.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dtb_walker_cache.demandHits::switch_cpus4.mmu.dtb.walker           21                       # number of demand (read+write) hits (Count)
system.cpu4.dtb_walker_cache.demandHits::total           21                       # number of demand (read+write) hits (Count)
system.cpu4.dtb_walker_cache.overallHits::switch_cpus4.mmu.dtb.walker           21                       # number of overall hits (Count)
system.cpu4.dtb_walker_cache.overallHits::total           21                       # number of overall hits (Count)
system.cpu4.dtb_walker_cache.demandMisses::switch_cpus4.mmu.dtb.walker          106                       # number of demand (read+write) misses (Count)
system.cpu4.dtb_walker_cache.demandMisses::total          106                       # number of demand (read+write) misses (Count)
system.cpu4.dtb_walker_cache.overallMisses::switch_cpus4.mmu.dtb.walker          106                       # number of overall misses (Count)
system.cpu4.dtb_walker_cache.overallMisses::total          106                       # number of overall misses (Count)
system.cpu4.dtb_walker_cache.demandMissLatency::switch_cpus4.mmu.dtb.walker       608000                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.dtb_walker_cache.demandMissLatency::total       608000                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.dtb_walker_cache.overallMissLatency::switch_cpus4.mmu.dtb.walker       608000                       # number of overall miss ticks (Tick)
system.cpu4.dtb_walker_cache.overallMissLatency::total       608000                       # number of overall miss ticks (Tick)
system.cpu4.dtb_walker_cache.demandAccesses::switch_cpus4.mmu.dtb.walker          127                       # number of demand (read+write) accesses (Count)
system.cpu4.dtb_walker_cache.demandAccesses::total          127                       # number of demand (read+write) accesses (Count)
system.cpu4.dtb_walker_cache.overallAccesses::switch_cpus4.mmu.dtb.walker          127                       # number of overall (read+write) accesses (Count)
system.cpu4.dtb_walker_cache.overallAccesses::total          127                       # number of overall (read+write) accesses (Count)
system.cpu4.dtb_walker_cache.demandMissRate::switch_cpus4.mmu.dtb.walker     0.834646                       # miss rate for demand accesses (Ratio)
system.cpu4.dtb_walker_cache.demandMissRate::total     0.834646                       # miss rate for demand accesses (Ratio)
system.cpu4.dtb_walker_cache.overallMissRate::switch_cpus4.mmu.dtb.walker     0.834646                       # miss rate for overall accesses (Ratio)
system.cpu4.dtb_walker_cache.overallMissRate::total     0.834646                       # miss rate for overall accesses (Ratio)
system.cpu4.dtb_walker_cache.demandAvgMissLatency::switch_cpus4.mmu.dtb.walker  5735.849057                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.dtb_walker_cache.demandAvgMissLatency::total  5735.849057                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.dtb_walker_cache.overallAvgMissLatency::switch_cpus4.mmu.dtb.walker  5735.849057                       # average overall miss latency ((Tick/Count))
system.cpu4.dtb_walker_cache.overallAvgMissLatency::total  5735.849057                       # average overall miss latency ((Tick/Count))
system.cpu4.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dtb_walker_cache.writebacks::writebacks            5                       # number of writebacks (Count)
system.cpu4.dtb_walker_cache.writebacks::total            5                       # number of writebacks (Count)
system.cpu4.dtb_walker_cache.demandMshrMisses::switch_cpus4.mmu.dtb.walker          106                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.dtb_walker_cache.demandMshrMisses::total          106                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.dtb_walker_cache.overallMshrMisses::switch_cpus4.mmu.dtb.walker          106                       # number of overall MSHR misses (Count)
system.cpu4.dtb_walker_cache.overallMshrMisses::total          106                       # number of overall MSHR misses (Count)
system.cpu4.dtb_walker_cache.demandMshrMissLatency::switch_cpus4.mmu.dtb.walker       502000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.dtb_walker_cache.demandMshrMissLatency::total       502000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.dtb_walker_cache.overallMshrMissLatency::switch_cpus4.mmu.dtb.walker       502000                       # number of overall MSHR miss ticks (Tick)
system.cpu4.dtb_walker_cache.overallMshrMissLatency::total       502000                       # number of overall MSHR miss ticks (Tick)
system.cpu4.dtb_walker_cache.demandMshrMissRate::switch_cpus4.mmu.dtb.walker     0.834646                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.dtb_walker_cache.demandMshrMissRate::total     0.834646                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.dtb_walker_cache.overallMshrMissRate::switch_cpus4.mmu.dtb.walker     0.834646                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.dtb_walker_cache.overallMshrMissRate::total     0.834646                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.dtb_walker_cache.demandAvgMshrMissLatency::switch_cpus4.mmu.dtb.walker  4735.849057                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dtb_walker_cache.demandAvgMshrMissLatency::total  4735.849057                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dtb_walker_cache.overallAvgMshrMissLatency::switch_cpus4.mmu.dtb.walker  4735.849057                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dtb_walker_cache.overallAvgMshrMissLatency::total  4735.849057                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dtb_walker_cache.replacements           87                       # number of replacements (Count)
system.cpu4.dtb_walker_cache.ReadReq.hits::switch_cpus4.mmu.dtb.walker           21                       # number of ReadReq hits (Count)
system.cpu4.dtb_walker_cache.ReadReq.hits::total           21                       # number of ReadReq hits (Count)
system.cpu4.dtb_walker_cache.ReadReq.misses::switch_cpus4.mmu.dtb.walker          106                       # number of ReadReq misses (Count)
system.cpu4.dtb_walker_cache.ReadReq.misses::total          106                       # number of ReadReq misses (Count)
system.cpu4.dtb_walker_cache.ReadReq.missLatency::switch_cpus4.mmu.dtb.walker       608000                       # number of ReadReq miss ticks (Tick)
system.cpu4.dtb_walker_cache.ReadReq.missLatency::total       608000                       # number of ReadReq miss ticks (Tick)
system.cpu4.dtb_walker_cache.ReadReq.accesses::switch_cpus4.mmu.dtb.walker          127                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dtb_walker_cache.ReadReq.accesses::total          127                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dtb_walker_cache.ReadReq.missRate::switch_cpus4.mmu.dtb.walker     0.834646                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dtb_walker_cache.ReadReq.missRate::total     0.834646                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dtb_walker_cache.ReadReq.avgMissLatency::switch_cpus4.mmu.dtb.walker  5735.849057                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.dtb_walker_cache.ReadReq.avgMissLatency::total  5735.849057                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.dtb_walker_cache.ReadReq.mshrMisses::switch_cpus4.mmu.dtb.walker          106                       # number of ReadReq MSHR misses (Count)
system.cpu4.dtb_walker_cache.ReadReq.mshrMisses::total          106                       # number of ReadReq MSHR misses (Count)
system.cpu4.dtb_walker_cache.ReadReq.mshrMissLatency::switch_cpus4.mmu.dtb.walker       502000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.dtb_walker_cache.ReadReq.mshrMissLatency::total       502000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.dtb_walker_cache.ReadReq.mshrMissRate::switch_cpus4.mmu.dtb.walker     0.834646                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.dtb_walker_cache.ReadReq.mshrMissRate::total     0.834646                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.dtb_walker_cache.ReadReq.avgMshrMissLatency::switch_cpus4.mmu.dtb.walker  4735.849057                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.dtb_walker_cache.ReadReq.avgMshrMissLatency::total  4735.849057                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dtb_walker_cache.tags.tagsInUse     1.594571                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.dtb_walker_cache.tags.totalRefs          130                       # Total number of references to valid blocks. (Count)
system.cpu4.dtb_walker_cache.tags.sampledRefs          107                       # Sample count of references to valid blocks. (Count)
system.cpu4.dtb_walker_cache.tags.avgRefs     1.214953                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.dtb_walker_cache.tags.occupancies::cpu4.mmu.dtb.walker            1                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.dtb_walker_cache.tags.occupancies::switch_cpus4.mmu.dtb.walker     0.594571                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.dtb_walker_cache.tags.avgOccs::cpu4.mmu.dtb.walker     0.062500                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dtb_walker_cache.tags.avgOccs::switch_cpus4.mmu.dtb.walker     0.037161                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dtb_walker_cache.tags.avgOccs::total     0.099661                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dtb_walker_cache.tags.occupanciesTaskId::1024            4                       # Occupied blocks per task id (Count)
system.cpu4.dtb_walker_cache.tags.ageTaskId_1024::2            3                       # Occupied blocks per task id, per block age (Count)
system.cpu4.dtb_walker_cache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu4.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.250000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.dtb_walker_cache.tags.tagAccesses          360                       # Number of tag accesses (Count)
system.cpu4.dtb_walker_cache.tags.dataAccesses          360                       # Number of data accesses (Count)
system.cpu4.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu4.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu4.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu4.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu4.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu4.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu4.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu4.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu4.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu4.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu4.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu4.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu4.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu4.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu4.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu4.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu4.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu4.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu4.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu4.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu4.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu4.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu4.icache.demandHits::switch_cpus4.inst        45247                       # number of demand (read+write) hits (Count)
system.cpu4.icache.demandHits::total            45247                       # number of demand (read+write) hits (Count)
system.cpu4.icache.overallHits::switch_cpus4.inst        45247                       # number of overall hits (Count)
system.cpu4.icache.overallHits::total           45247                       # number of overall hits (Count)
system.cpu4.icache.demandMisses::switch_cpus4.inst           34                       # number of demand (read+write) misses (Count)
system.cpu4.icache.demandMisses::total             34                       # number of demand (read+write) misses (Count)
system.cpu4.icache.overallMisses::switch_cpus4.inst           34                       # number of overall misses (Count)
system.cpu4.icache.overallMisses::total            34                       # number of overall misses (Count)
system.cpu4.icache.demandMissLatency::switch_cpus4.inst       470000                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.icache.demandMissLatency::total       470000                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.icache.overallMissLatency::switch_cpus4.inst       470000                       # number of overall miss ticks (Tick)
system.cpu4.icache.overallMissLatency::total       470000                       # number of overall miss ticks (Tick)
system.cpu4.icache.demandAccesses::switch_cpus4.inst        45281                       # number of demand (read+write) accesses (Count)
system.cpu4.icache.demandAccesses::total        45281                       # number of demand (read+write) accesses (Count)
system.cpu4.icache.overallAccesses::switch_cpus4.inst        45281                       # number of overall (read+write) accesses (Count)
system.cpu4.icache.overallAccesses::total        45281                       # number of overall (read+write) accesses (Count)
system.cpu4.icache.demandMissRate::switch_cpus4.inst     0.000751                       # miss rate for demand accesses (Ratio)
system.cpu4.icache.demandMissRate::total     0.000751                       # miss rate for demand accesses (Ratio)
system.cpu4.icache.overallMissRate::switch_cpus4.inst     0.000751                       # miss rate for overall accesses (Ratio)
system.cpu4.icache.overallMissRate::total     0.000751                       # miss rate for overall accesses (Ratio)
system.cpu4.icache.demandAvgMissLatency::switch_cpus4.inst 13823.529412                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.icache.demandAvgMissLatency::total 13823.529412                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.icache.overallAvgMissLatency::switch_cpus4.inst 13823.529412                       # average overall miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMissLatency::total 13823.529412                       # average overall miss latency ((Tick/Count))
system.cpu4.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.icache.writebacks::writebacks           34                       # number of writebacks (Count)
system.cpu4.icache.writebacks::total               34                       # number of writebacks (Count)
system.cpu4.icache.demandMshrMisses::switch_cpus4.inst           34                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.icache.demandMshrMisses::total           34                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.icache.overallMshrMisses::switch_cpus4.inst           34                       # number of overall MSHR misses (Count)
system.cpu4.icache.overallMshrMisses::total           34                       # number of overall MSHR misses (Count)
system.cpu4.icache.demandMshrMissLatency::switch_cpus4.inst       436000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.icache.demandMshrMissLatency::total       436000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.icache.overallMshrMissLatency::switch_cpus4.inst       436000                       # number of overall MSHR miss ticks (Tick)
system.cpu4.icache.overallMshrMissLatency::total       436000                       # number of overall MSHR miss ticks (Tick)
system.cpu4.icache.demandMshrMissRate::switch_cpus4.inst     0.000751                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.icache.demandMshrMissRate::total     0.000751                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.icache.overallMshrMissRate::switch_cpus4.inst     0.000751                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.icache.overallMshrMissRate::total     0.000751                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.icache.demandAvgMshrMissLatency::switch_cpus4.inst 12823.529412                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.demandAvgMshrMissLatency::total 12823.529412                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMshrMissLatency::switch_cpus4.inst 12823.529412                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMshrMissLatency::total 12823.529412                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.replacements                    34                       # number of replacements (Count)
system.cpu4.icache.ReadReq.hits::switch_cpus4.inst        45247                       # number of ReadReq hits (Count)
system.cpu4.icache.ReadReq.hits::total          45247                       # number of ReadReq hits (Count)
system.cpu4.icache.ReadReq.misses::switch_cpus4.inst           34                       # number of ReadReq misses (Count)
system.cpu4.icache.ReadReq.misses::total           34                       # number of ReadReq misses (Count)
system.cpu4.icache.ReadReq.missLatency::switch_cpus4.inst       470000                       # number of ReadReq miss ticks (Tick)
system.cpu4.icache.ReadReq.missLatency::total       470000                       # number of ReadReq miss ticks (Tick)
system.cpu4.icache.ReadReq.accesses::switch_cpus4.inst        45281                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.icache.ReadReq.accesses::total        45281                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.icache.ReadReq.missRate::switch_cpus4.inst     0.000751                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.missRate::total     0.000751                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.avgMissLatency::switch_cpus4.inst 13823.529412                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.avgMissLatency::total 13823.529412                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.mshrMisses::switch_cpus4.inst           34                       # number of ReadReq MSHR misses (Count)
system.cpu4.icache.ReadReq.mshrMisses::total           34                       # number of ReadReq MSHR misses (Count)
system.cpu4.icache.ReadReq.mshrMissLatency::switch_cpus4.inst       436000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.icache.ReadReq.mshrMissLatency::total       436000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.icache.ReadReq.mshrMissRate::switch_cpus4.inst     0.000751                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.mshrMissRate::total     0.000751                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.avgMshrMissLatency::switch_cpus4.inst 12823.529412                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.avgMshrMissLatency::total 12823.529412                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.icache.tags.tagsInUse                2944                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.icache.tags.totalRefs             4902644                       # Total number of references to valid blocks. (Count)
system.cpu4.icache.tags.sampledRefs              2978                       # Sample count of references to valid blocks. (Count)
system.cpu4.icache.tags.avgRefs           1646.287441                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.icache.tags.occupancies::cpu4.inst  2941.215193                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.icache.tags.occupancies::switch_cpus4.inst     2.784807                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.icache.tags.avgOccs::cpu4.inst     0.718070                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.icache.tags.avgOccs::switch_cpus4.inst     0.000680                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.icache.tags.avgOccs::total       0.718750                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.icache.tags.occupanciesTaskId::1024         2944                       # Occupied blocks per task id (Count)
system.cpu4.icache.tags.ageTaskId_1024::2           27                       # Occupied blocks per task id, per block age (Count)
system.cpu4.icache.tags.ageTaskId_1024::3         2230                       # Occupied blocks per task id, per block age (Count)
system.cpu4.icache.tags.ageTaskId_1024::4          687                       # Occupied blocks per task id, per block age (Count)
system.cpu4.icache.tags.ratioOccsTaskId::1024     0.718750                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.icache.tags.tagAccesses             90596                       # Number of tag accesses (Count)
system.cpu4.icache.tags.dataAccesses            90596                       # Number of data accesses (Count)
system.cpu4.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu4.itb_walker_cache.demandHits::switch_cpus4.mmu.itb.walker           11                       # number of demand (read+write) hits (Count)
system.cpu4.itb_walker_cache.demandHits::total           11                       # number of demand (read+write) hits (Count)
system.cpu4.itb_walker_cache.overallHits::switch_cpus4.mmu.itb.walker           11                       # number of overall hits (Count)
system.cpu4.itb_walker_cache.overallHits::total           11                       # number of overall hits (Count)
system.cpu4.itb_walker_cache.demandMisses::switch_cpus4.mmu.itb.walker          114                       # number of demand (read+write) misses (Count)
system.cpu4.itb_walker_cache.demandMisses::total          114                       # number of demand (read+write) misses (Count)
system.cpu4.itb_walker_cache.overallMisses::switch_cpus4.mmu.itb.walker          114                       # number of overall misses (Count)
system.cpu4.itb_walker_cache.overallMisses::total          114                       # number of overall misses (Count)
system.cpu4.itb_walker_cache.demandMissLatency::switch_cpus4.mmu.itb.walker       487000                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.itb_walker_cache.demandMissLatency::total       487000                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.itb_walker_cache.overallMissLatency::switch_cpus4.mmu.itb.walker       487000                       # number of overall miss ticks (Tick)
system.cpu4.itb_walker_cache.overallMissLatency::total       487000                       # number of overall miss ticks (Tick)
system.cpu4.itb_walker_cache.demandAccesses::switch_cpus4.mmu.itb.walker          125                       # number of demand (read+write) accesses (Count)
system.cpu4.itb_walker_cache.demandAccesses::total          125                       # number of demand (read+write) accesses (Count)
system.cpu4.itb_walker_cache.overallAccesses::switch_cpus4.mmu.itb.walker          125                       # number of overall (read+write) accesses (Count)
system.cpu4.itb_walker_cache.overallAccesses::total          125                       # number of overall (read+write) accesses (Count)
system.cpu4.itb_walker_cache.demandMissRate::switch_cpus4.mmu.itb.walker     0.912000                       # miss rate for demand accesses (Ratio)
system.cpu4.itb_walker_cache.demandMissRate::total     0.912000                       # miss rate for demand accesses (Ratio)
system.cpu4.itb_walker_cache.overallMissRate::switch_cpus4.mmu.itb.walker     0.912000                       # miss rate for overall accesses (Ratio)
system.cpu4.itb_walker_cache.overallMissRate::total     0.912000                       # miss rate for overall accesses (Ratio)
system.cpu4.itb_walker_cache.demandAvgMissLatency::switch_cpus4.mmu.itb.walker  4271.929825                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.itb_walker_cache.demandAvgMissLatency::total  4271.929825                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.itb_walker_cache.overallAvgMissLatency::switch_cpus4.mmu.itb.walker  4271.929825                       # average overall miss latency ((Tick/Count))
system.cpu4.itb_walker_cache.overallAvgMissLatency::total  4271.929825                       # average overall miss latency ((Tick/Count))
system.cpu4.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.itb_walker_cache.demandMshrMisses::switch_cpus4.mmu.itb.walker          114                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.itb_walker_cache.demandMshrMisses::total          114                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.itb_walker_cache.overallMshrMisses::switch_cpus4.mmu.itb.walker          114                       # number of overall MSHR misses (Count)
system.cpu4.itb_walker_cache.overallMshrMisses::total          114                       # number of overall MSHR misses (Count)
system.cpu4.itb_walker_cache.demandMshrMissLatency::switch_cpus4.mmu.itb.walker       373000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.itb_walker_cache.demandMshrMissLatency::total       373000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.itb_walker_cache.overallMshrMissLatency::switch_cpus4.mmu.itb.walker       373000                       # number of overall MSHR miss ticks (Tick)
system.cpu4.itb_walker_cache.overallMshrMissLatency::total       373000                       # number of overall MSHR miss ticks (Tick)
system.cpu4.itb_walker_cache.demandMshrMissRate::switch_cpus4.mmu.itb.walker     0.912000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.itb_walker_cache.demandMshrMissRate::total     0.912000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.itb_walker_cache.overallMshrMissRate::switch_cpus4.mmu.itb.walker     0.912000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.itb_walker_cache.overallMshrMissRate::total     0.912000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.itb_walker_cache.demandAvgMshrMissLatency::switch_cpus4.mmu.itb.walker  3271.929825                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.itb_walker_cache.demandAvgMshrMissLatency::total  3271.929825                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.itb_walker_cache.overallAvgMshrMissLatency::switch_cpus4.mmu.itb.walker  3271.929825                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.itb_walker_cache.overallAvgMshrMissLatency::total  3271.929825                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.itb_walker_cache.replacements           90                       # number of replacements (Count)
system.cpu4.itb_walker_cache.ReadReq.hits::switch_cpus4.mmu.itb.walker           11                       # number of ReadReq hits (Count)
system.cpu4.itb_walker_cache.ReadReq.hits::total           11                       # number of ReadReq hits (Count)
system.cpu4.itb_walker_cache.ReadReq.misses::switch_cpus4.mmu.itb.walker          114                       # number of ReadReq misses (Count)
system.cpu4.itb_walker_cache.ReadReq.misses::total          114                       # number of ReadReq misses (Count)
system.cpu4.itb_walker_cache.ReadReq.missLatency::switch_cpus4.mmu.itb.walker       487000                       # number of ReadReq miss ticks (Tick)
system.cpu4.itb_walker_cache.ReadReq.missLatency::total       487000                       # number of ReadReq miss ticks (Tick)
system.cpu4.itb_walker_cache.ReadReq.accesses::switch_cpus4.mmu.itb.walker          125                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.itb_walker_cache.ReadReq.accesses::total          125                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.itb_walker_cache.ReadReq.missRate::switch_cpus4.mmu.itb.walker     0.912000                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.itb_walker_cache.ReadReq.missRate::total     0.912000                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.itb_walker_cache.ReadReq.avgMissLatency::switch_cpus4.mmu.itb.walker  4271.929825                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.itb_walker_cache.ReadReq.avgMissLatency::total  4271.929825                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.itb_walker_cache.ReadReq.mshrMisses::switch_cpus4.mmu.itb.walker          114                       # number of ReadReq MSHR misses (Count)
system.cpu4.itb_walker_cache.ReadReq.mshrMisses::total          114                       # number of ReadReq MSHR misses (Count)
system.cpu4.itb_walker_cache.ReadReq.mshrMissLatency::switch_cpus4.mmu.itb.walker       373000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.itb_walker_cache.ReadReq.mshrMissLatency::total       373000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.itb_walker_cache.ReadReq.mshrMissRate::switch_cpus4.mmu.itb.walker     0.912000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.itb_walker_cache.ReadReq.mshrMissRate::total     0.912000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.itb_walker_cache.ReadReq.avgMshrMissLatency::switch_cpus4.mmu.itb.walker  3271.929825                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.itb_walker_cache.ReadReq.avgMshrMissLatency::total  3271.929825                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.itb_walker_cache.tags.tagsInUse     0.354451                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.itb_walker_cache.tags.totalRefs          125                       # Total number of references to valid blocks. (Count)
system.cpu4.itb_walker_cache.tags.sampledRefs          114                       # Sample count of references to valid blocks. (Count)
system.cpu4.itb_walker_cache.tags.avgRefs     1.096491                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.itb_walker_cache.tags.occupancies::switch_cpus4.mmu.itb.walker     0.354451                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.itb_walker_cache.tags.avgOccs::switch_cpus4.mmu.itb.walker     0.022153                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.itb_walker_cache.tags.avgOccs::total     0.022153                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.itb_walker_cache.tags.tagAccesses          364                       # Number of tag accesses (Count)
system.cpu4.itb_walker_cache.tags.dataAccesses          364                       # Number of data accesses (Count)
system.cpu4.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu4.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu4.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu4.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu4.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::OFF   2328428500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu4.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu4.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu5.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu5.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu5.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu5.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu5.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu5.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu5.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu5.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu5.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu5.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu5.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu5.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu5.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu5.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu5.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu5.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu5.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu5.dcache.demandHits::switch_cpus5.data        44489                       # number of demand (read+write) hits (Count)
system.cpu5.dcache.demandHits::total            44489                       # number of demand (read+write) hits (Count)
system.cpu5.dcache.overallHits::switch_cpus5.data        44616                       # number of overall hits (Count)
system.cpu5.dcache.overallHits::total           44616                       # number of overall hits (Count)
system.cpu5.dcache.demandMisses::switch_cpus5.data         1862                       # number of demand (read+write) misses (Count)
system.cpu5.dcache.demandMisses::total           1862                       # number of demand (read+write) misses (Count)
system.cpu5.dcache.overallMisses::switch_cpus5.data         1998                       # number of overall misses (Count)
system.cpu5.dcache.overallMisses::total          1998                       # number of overall misses (Count)
system.cpu5.dcache.demandMissLatency::switch_cpus5.data     19122000                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.dcache.demandMissLatency::total     19122000                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.dcache.overallMissLatency::switch_cpus5.data     19122000                       # number of overall miss ticks (Tick)
system.cpu5.dcache.overallMissLatency::total     19122000                       # number of overall miss ticks (Tick)
system.cpu5.dcache.demandAccesses::switch_cpus5.data        46351                       # number of demand (read+write) accesses (Count)
system.cpu5.dcache.demandAccesses::total        46351                       # number of demand (read+write) accesses (Count)
system.cpu5.dcache.overallAccesses::switch_cpus5.data        46614                       # number of overall (read+write) accesses (Count)
system.cpu5.dcache.overallAccesses::total        46614                       # number of overall (read+write) accesses (Count)
system.cpu5.dcache.demandMissRate::switch_cpus5.data     0.040172                       # miss rate for demand accesses (Ratio)
system.cpu5.dcache.demandMissRate::total     0.040172                       # miss rate for demand accesses (Ratio)
system.cpu5.dcache.overallMissRate::switch_cpus5.data     0.042863                       # miss rate for overall accesses (Ratio)
system.cpu5.dcache.overallMissRate::total     0.042863                       # miss rate for overall accesses (Ratio)
system.cpu5.dcache.demandAvgMissLatency::switch_cpus5.data 10269.602578                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.dcache.demandAvgMissLatency::total 10269.602578                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.dcache.overallAvgMissLatency::switch_cpus5.data  9570.570571                       # average overall miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMissLatency::total  9570.570571                       # average overall miss latency ((Tick/Count))
system.cpu5.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dcache.writebacks::writebacks          695                       # number of writebacks (Count)
system.cpu5.dcache.writebacks::total              695                       # number of writebacks (Count)
system.cpu5.dcache.demandMshrHits::switch_cpus5.data            8                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.dcache.demandMshrHits::total            8                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.dcache.overallMshrHits::switch_cpus5.data            8                       # number of overall MSHR hits (Count)
system.cpu5.dcache.overallMshrHits::total            8                       # number of overall MSHR hits (Count)
system.cpu5.dcache.demandMshrMisses::switch_cpus5.data         1854                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.dcache.demandMshrMisses::total         1854                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.dcache.overallMshrMisses::switch_cpus5.data         1990                       # number of overall MSHR misses (Count)
system.cpu5.dcache.overallMshrMisses::total         1990                       # number of overall MSHR misses (Count)
system.cpu5.dcache.overallMshrUncacheable::switch_cpus5.data            4                       # number of overall MSHR uncacheable misses (Count)
system.cpu5.dcache.overallMshrUncacheable::total            4                       # number of overall MSHR uncacheable misses (Count)
system.cpu5.dcache.demandMshrMissLatency::switch_cpus5.data     17231000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.dcache.demandMshrMissLatency::total     17231000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.dcache.overallMshrMissLatency::switch_cpus5.data     18871000                       # number of overall MSHR miss ticks (Tick)
system.cpu5.dcache.overallMshrMissLatency::total     18871000                       # number of overall MSHR miss ticks (Tick)
system.cpu5.dcache.overallMshrUncacheableLatency::switch_cpus5.data       128500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu5.dcache.overallMshrUncacheableLatency::total       128500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu5.dcache.demandMshrMissRate::switch_cpus5.data     0.039999                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.dcache.demandMshrMissRate::total     0.039999                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.dcache.overallMshrMissRate::switch_cpus5.data     0.042691                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.dcache.overallMshrMissRate::total     0.042691                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.dcache.demandAvgMshrMissLatency::switch_cpus5.data  9293.959008                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.demandAvgMshrMissLatency::total  9293.959008                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMshrMissLatency::switch_cpus5.data  9482.914573                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMshrMissLatency::total  9482.914573                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMshrUncacheableLatency::switch_cpus5.data        32125                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu5.dcache.overallAvgMshrUncacheableLatency::total        32125                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu5.dcache.replacements                   938                       # number of replacements (Count)
system.cpu5.dcache.LockedRMWReadReq.hits::switch_cpus5.data          554                       # number of LockedRMWReadReq hits (Count)
system.cpu5.dcache.LockedRMWReadReq.hits::total          554                       # number of LockedRMWReadReq hits (Count)
system.cpu5.dcache.LockedRMWReadReq.misses::switch_cpus5.data           94                       # number of LockedRMWReadReq misses (Count)
system.cpu5.dcache.LockedRMWReadReq.misses::total           94                       # number of LockedRMWReadReq misses (Count)
system.cpu5.dcache.LockedRMWReadReq.missLatency::switch_cpus5.data       529000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.missLatency::total       529000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.accesses::switch_cpus5.data          648                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWReadReq.accesses::total          648                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWReadReq.missRate::switch_cpus5.data     0.145062                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.missRate::total     0.145062                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.avgMissLatency::switch_cpus5.data  5627.659574                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.avgMissLatency::total  5627.659574                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.mshrMisses::switch_cpus5.data           94                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu5.dcache.LockedRMWReadReq.mshrMisses::total           94                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu5.dcache.LockedRMWReadReq.mshrMissLatency::switch_cpus5.data      1518000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.mshrMissLatency::total      1518000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.mshrMissRate::switch_cpus5.data     0.145062                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.mshrMissRate::total     0.145062                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.avgMshrMissLatency::switch_cpus5.data 16148.936170                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.avgMshrMissLatency::total 16148.936170                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWWriteReq.hits::switch_cpus5.data          648                       # number of LockedRMWWriteReq hits (Count)
system.cpu5.dcache.LockedRMWWriteReq.hits::total          648                       # number of LockedRMWWriteReq hits (Count)
system.cpu5.dcache.LockedRMWWriteReq.accesses::switch_cpus5.data          648                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWWriteReq.accesses::total          648                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.hits::switch_cpus5.data        22127                       # number of ReadReq hits (Count)
system.cpu5.dcache.ReadReq.hits::total          22127                       # number of ReadReq hits (Count)
system.cpu5.dcache.ReadReq.misses::switch_cpus5.data          525                       # number of ReadReq misses (Count)
system.cpu5.dcache.ReadReq.misses::total          525                       # number of ReadReq misses (Count)
system.cpu5.dcache.ReadReq.missLatency::switch_cpus5.data      4462000                       # number of ReadReq miss ticks (Tick)
system.cpu5.dcache.ReadReq.missLatency::total      4462000                       # number of ReadReq miss ticks (Tick)
system.cpu5.dcache.ReadReq.accesses::switch_cpus5.data        22652                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.accesses::total        22652                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.missRate::switch_cpus5.data     0.023177                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.missRate::total     0.023177                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.avgMissLatency::switch_cpus5.data  8499.047619                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.avgMissLatency::total  8499.047619                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.mshrHits::switch_cpus5.data            6                       # number of ReadReq MSHR hits (Count)
system.cpu5.dcache.ReadReq.mshrHits::total            6                       # number of ReadReq MSHR hits (Count)
system.cpu5.dcache.ReadReq.mshrMisses::switch_cpus5.data          519                       # number of ReadReq MSHR misses (Count)
system.cpu5.dcache.ReadReq.mshrMisses::total          519                       # number of ReadReq MSHR misses (Count)
system.cpu5.dcache.ReadReq.mshrUncacheable::switch_cpus5.data            1                       # number of ReadReq MSHR uncacheable (Count)
system.cpu5.dcache.ReadReq.mshrUncacheable::total            1                       # number of ReadReq MSHR uncacheable (Count)
system.cpu5.dcache.ReadReq.mshrMissLatency::switch_cpus5.data      3912000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.ReadReq.mshrMissLatency::total      3912000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.ReadReq.mshrUncacheableLatency::switch_cpus5.data       128500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu5.dcache.ReadReq.mshrUncacheableLatency::total       128500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu5.dcache.ReadReq.mshrMissRate::switch_cpus5.data     0.022912                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.mshrMissRate::total     0.022912                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.avgMshrMissLatency::switch_cpus5.data  7537.572254                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.avgMshrMissLatency::total  7537.572254                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.avgMshrUncacheableLatency::switch_cpus5.data       128500                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu5.dcache.ReadReq.avgMshrUncacheableLatency::total       128500                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu5.dcache.SoftPFReq.hits::switch_cpus5.data          127                       # number of SoftPFReq hits (Count)
system.cpu5.dcache.SoftPFReq.hits::total          127                       # number of SoftPFReq hits (Count)
system.cpu5.dcache.SoftPFReq.misses::switch_cpus5.data          136                       # number of SoftPFReq misses (Count)
system.cpu5.dcache.SoftPFReq.misses::total          136                       # number of SoftPFReq misses (Count)
system.cpu5.dcache.SoftPFReq.accesses::switch_cpus5.data          263                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu5.dcache.SoftPFReq.accesses::total          263                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu5.dcache.SoftPFReq.missRate::switch_cpus5.data     0.517110                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu5.dcache.SoftPFReq.missRate::total     0.517110                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu5.dcache.SoftPFReq.mshrMisses::switch_cpus5.data          136                       # number of SoftPFReq MSHR misses (Count)
system.cpu5.dcache.SoftPFReq.mshrMisses::total          136                       # number of SoftPFReq MSHR misses (Count)
system.cpu5.dcache.SoftPFReq.mshrMissLatency::switch_cpus5.data      1640000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu5.dcache.SoftPFReq.mshrMissLatency::total      1640000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu5.dcache.SoftPFReq.mshrMissRate::switch_cpus5.data     0.517110                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu5.dcache.SoftPFReq.mshrMissRate::total     0.517110                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu5.dcache.SoftPFReq.avgMshrMissLatency::switch_cpus5.data 12058.823529                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.SoftPFReq.avgMshrMissLatency::total 12058.823529                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.hits::switch_cpus5.data        22362                       # number of WriteReq hits (Count)
system.cpu5.dcache.WriteReq.hits::total         22362                       # number of WriteReq hits (Count)
system.cpu5.dcache.WriteReq.misses::switch_cpus5.data         1337                       # number of WriteReq misses (Count)
system.cpu5.dcache.WriteReq.misses::total         1337                       # number of WriteReq misses (Count)
system.cpu5.dcache.WriteReq.missLatency::switch_cpus5.data     14660000                       # number of WriteReq miss ticks (Tick)
system.cpu5.dcache.WriteReq.missLatency::total     14660000                       # number of WriteReq miss ticks (Tick)
system.cpu5.dcache.WriteReq.accesses::switch_cpus5.data        23699                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.WriteReq.accesses::total        23699                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.WriteReq.missRate::switch_cpus5.data     0.056416                       # miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.missRate::total     0.056416                       # miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.avgMissLatency::switch_cpus5.data 10964.846672                       # average WriteReq miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.avgMissLatency::total 10964.846672                       # average WriteReq miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.mshrHits::switch_cpus5.data            2                       # number of WriteReq MSHR hits (Count)
system.cpu5.dcache.WriteReq.mshrHits::total            2                       # number of WriteReq MSHR hits (Count)
system.cpu5.dcache.WriteReq.mshrMisses::switch_cpus5.data         1335                       # number of WriteReq MSHR misses (Count)
system.cpu5.dcache.WriteReq.mshrMisses::total         1335                       # number of WriteReq MSHR misses (Count)
system.cpu5.dcache.WriteReq.mshrUncacheable::switch_cpus5.data            3                       # number of WriteReq MSHR uncacheable (Count)
system.cpu5.dcache.WriteReq.mshrUncacheable::total            3                       # number of WriteReq MSHR uncacheable (Count)
system.cpu5.dcache.WriteReq.mshrMissLatency::switch_cpus5.data     13319000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu5.dcache.WriteReq.mshrMissLatency::total     13319000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu5.dcache.WriteReq.mshrMissRate::switch_cpus5.data     0.056331                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.mshrMissRate::total     0.056331                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.avgMshrMissLatency::switch_cpus5.data  9976.779026                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.avgMshrMissLatency::total  9976.779026                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dcache.tags.tagsInUse         1107.693221                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.dcache.tags.totalRefs              213533                       # Total number of references to valid blocks. (Count)
system.cpu5.dcache.tags.sampledRefs              2659                       # Sample count of references to valid blocks. (Count)
system.cpu5.dcache.tags.avgRefs             80.305754                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.dcache.tags.occupancies::cpu5.data  1026.790029                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.dcache.tags.occupancies::switch_cpus5.data    80.903192                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.dcache.tags.avgOccs::cpu5.data     0.501362                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dcache.tags.avgOccs::switch_cpus5.data     0.039504                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dcache.tags.avgOccs::total       0.540866                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dcache.tags.occupanciesTaskId::1024         1679                       # Occupied blocks per task id (Count)
system.cpu5.dcache.tags.ageTaskId_1024::0           20                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dcache.tags.ageTaskId_1024::1          435                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dcache.tags.ageTaskId_1024::2          647                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dcache.tags.ageTaskId_1024::3          499                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dcache.tags.ageTaskId_1024::4           78                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dcache.tags.ratioOccsTaskId::1024     0.819824                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.dcache.tags.tagAccesses             97400                       # Number of tag accesses (Count)
system.cpu5.dcache.tags.dataAccesses            97400                       # Number of data accesses (Count)
system.cpu5.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dtb_walker_cache.demandHits::switch_cpus5.mmu.dtb.walker           35                       # number of demand (read+write) hits (Count)
system.cpu5.dtb_walker_cache.demandHits::total           35                       # number of demand (read+write) hits (Count)
system.cpu5.dtb_walker_cache.overallHits::switch_cpus5.mmu.dtb.walker           35                       # number of overall hits (Count)
system.cpu5.dtb_walker_cache.overallHits::total           35                       # number of overall hits (Count)
system.cpu5.dtb_walker_cache.demandMisses::switch_cpus5.mmu.dtb.walker          157                       # number of demand (read+write) misses (Count)
system.cpu5.dtb_walker_cache.demandMisses::total          157                       # number of demand (read+write) misses (Count)
system.cpu5.dtb_walker_cache.overallMisses::switch_cpus5.mmu.dtb.walker          157                       # number of overall misses (Count)
system.cpu5.dtb_walker_cache.overallMisses::total          157                       # number of overall misses (Count)
system.cpu5.dtb_walker_cache.demandMissLatency::switch_cpus5.mmu.dtb.walker       822000                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.dtb_walker_cache.demandMissLatency::total       822000                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.dtb_walker_cache.overallMissLatency::switch_cpus5.mmu.dtb.walker       822000                       # number of overall miss ticks (Tick)
system.cpu5.dtb_walker_cache.overallMissLatency::total       822000                       # number of overall miss ticks (Tick)
system.cpu5.dtb_walker_cache.demandAccesses::switch_cpus5.mmu.dtb.walker          192                       # number of demand (read+write) accesses (Count)
system.cpu5.dtb_walker_cache.demandAccesses::total          192                       # number of demand (read+write) accesses (Count)
system.cpu5.dtb_walker_cache.overallAccesses::switch_cpus5.mmu.dtb.walker          192                       # number of overall (read+write) accesses (Count)
system.cpu5.dtb_walker_cache.overallAccesses::total          192                       # number of overall (read+write) accesses (Count)
system.cpu5.dtb_walker_cache.demandMissRate::switch_cpus5.mmu.dtb.walker     0.817708                       # miss rate for demand accesses (Ratio)
system.cpu5.dtb_walker_cache.demandMissRate::total     0.817708                       # miss rate for demand accesses (Ratio)
system.cpu5.dtb_walker_cache.overallMissRate::switch_cpus5.mmu.dtb.walker     0.817708                       # miss rate for overall accesses (Ratio)
system.cpu5.dtb_walker_cache.overallMissRate::total     0.817708                       # miss rate for overall accesses (Ratio)
system.cpu5.dtb_walker_cache.demandAvgMissLatency::switch_cpus5.mmu.dtb.walker  5235.668790                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.dtb_walker_cache.demandAvgMissLatency::total  5235.668790                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.dtb_walker_cache.overallAvgMissLatency::switch_cpus5.mmu.dtb.walker  5235.668790                       # average overall miss latency ((Tick/Count))
system.cpu5.dtb_walker_cache.overallAvgMissLatency::total  5235.668790                       # average overall miss latency ((Tick/Count))
system.cpu5.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dtb_walker_cache.writebacks::writebacks            3                       # number of writebacks (Count)
system.cpu5.dtb_walker_cache.writebacks::total            3                       # number of writebacks (Count)
system.cpu5.dtb_walker_cache.demandMshrMisses::switch_cpus5.mmu.dtb.walker          157                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.dtb_walker_cache.demandMshrMisses::total          157                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.dtb_walker_cache.overallMshrMisses::switch_cpus5.mmu.dtb.walker          157                       # number of overall MSHR misses (Count)
system.cpu5.dtb_walker_cache.overallMshrMisses::total          157                       # number of overall MSHR misses (Count)
system.cpu5.dtb_walker_cache.demandMshrMissLatency::switch_cpus5.mmu.dtb.walker       665000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.dtb_walker_cache.demandMshrMissLatency::total       665000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.dtb_walker_cache.overallMshrMissLatency::switch_cpus5.mmu.dtb.walker       665000                       # number of overall MSHR miss ticks (Tick)
system.cpu5.dtb_walker_cache.overallMshrMissLatency::total       665000                       # number of overall MSHR miss ticks (Tick)
system.cpu5.dtb_walker_cache.demandMshrMissRate::switch_cpus5.mmu.dtb.walker     0.817708                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.dtb_walker_cache.demandMshrMissRate::total     0.817708                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.dtb_walker_cache.overallMshrMissRate::switch_cpus5.mmu.dtb.walker     0.817708                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.dtb_walker_cache.overallMshrMissRate::total     0.817708                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.dtb_walker_cache.demandAvgMshrMissLatency::switch_cpus5.mmu.dtb.walker  4235.668790                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dtb_walker_cache.demandAvgMshrMissLatency::total  4235.668790                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dtb_walker_cache.overallAvgMshrMissLatency::switch_cpus5.mmu.dtb.walker  4235.668790                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dtb_walker_cache.overallAvgMshrMissLatency::total  4235.668790                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dtb_walker_cache.replacements          131                       # number of replacements (Count)
system.cpu5.dtb_walker_cache.ReadReq.hits::switch_cpus5.mmu.dtb.walker           35                       # number of ReadReq hits (Count)
system.cpu5.dtb_walker_cache.ReadReq.hits::total           35                       # number of ReadReq hits (Count)
system.cpu5.dtb_walker_cache.ReadReq.misses::switch_cpus5.mmu.dtb.walker          157                       # number of ReadReq misses (Count)
system.cpu5.dtb_walker_cache.ReadReq.misses::total          157                       # number of ReadReq misses (Count)
system.cpu5.dtb_walker_cache.ReadReq.missLatency::switch_cpus5.mmu.dtb.walker       822000                       # number of ReadReq miss ticks (Tick)
system.cpu5.dtb_walker_cache.ReadReq.missLatency::total       822000                       # number of ReadReq miss ticks (Tick)
system.cpu5.dtb_walker_cache.ReadReq.accesses::switch_cpus5.mmu.dtb.walker          192                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dtb_walker_cache.ReadReq.accesses::total          192                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dtb_walker_cache.ReadReq.missRate::switch_cpus5.mmu.dtb.walker     0.817708                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dtb_walker_cache.ReadReq.missRate::total     0.817708                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dtb_walker_cache.ReadReq.avgMissLatency::switch_cpus5.mmu.dtb.walker  5235.668790                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.dtb_walker_cache.ReadReq.avgMissLatency::total  5235.668790                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.dtb_walker_cache.ReadReq.mshrMisses::switch_cpus5.mmu.dtb.walker          157                       # number of ReadReq MSHR misses (Count)
system.cpu5.dtb_walker_cache.ReadReq.mshrMisses::total          157                       # number of ReadReq MSHR misses (Count)
system.cpu5.dtb_walker_cache.ReadReq.mshrMissLatency::switch_cpus5.mmu.dtb.walker       665000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.dtb_walker_cache.ReadReq.mshrMissLatency::total       665000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.dtb_walker_cache.ReadReq.mshrMissRate::switch_cpus5.mmu.dtb.walker     0.817708                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.dtb_walker_cache.ReadReq.mshrMissRate::total     0.817708                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.dtb_walker_cache.ReadReq.avgMshrMissLatency::switch_cpus5.mmu.dtb.walker  4235.668790                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.dtb_walker_cache.ReadReq.avgMshrMissLatency::total  4235.668790                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dtb_walker_cache.tags.tagsInUse     7.742472                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.dtb_walker_cache.tags.totalRefs          230                       # Total number of references to valid blocks. (Count)
system.cpu5.dtb_walker_cache.tags.sampledRefs          164                       # Sample count of references to valid blocks. (Count)
system.cpu5.dtb_walker_cache.tags.avgRefs     1.402439                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.dtb_walker_cache.tags.occupancies::cpu5.mmu.dtb.walker     6.059871                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.dtb_walker_cache.tags.occupancies::switch_cpus5.mmu.dtb.walker     1.682601                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.dtb_walker_cache.tags.avgOccs::cpu5.mmu.dtb.walker     0.378742                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dtb_walker_cache.tags.avgOccs::switch_cpus5.mmu.dtb.walker     0.105163                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dtb_walker_cache.tags.avgOccs::total     0.483905                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dtb_walker_cache.tags.occupanciesTaskId::1024           12                       # Occupied blocks per task id (Count)
system.cpu5.dtb_walker_cache.tags.ageTaskId_1024::0            4                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dtb_walker_cache.tags.ageTaskId_1024::1            3                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dtb_walker_cache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dtb_walker_cache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dtb_walker_cache.tags.ageTaskId_1024::4            2                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.750000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.dtb_walker_cache.tags.tagAccesses          541                       # Number of tag accesses (Count)
system.cpu5.dtb_walker_cache.tags.dataAccesses          541                       # Number of data accesses (Count)
system.cpu5.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu5.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu5.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu5.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu5.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu5.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu5.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu5.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu5.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu5.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu5.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu5.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu5.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu5.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu5.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu5.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu5.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu5.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu5.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu5.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu5.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu5.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu5.icache.demandHits::switch_cpus5.inst       144388                       # number of demand (read+write) hits (Count)
system.cpu5.icache.demandHits::total           144388                       # number of demand (read+write) hits (Count)
system.cpu5.icache.overallHits::switch_cpus5.inst       144388                       # number of overall hits (Count)
system.cpu5.icache.overallHits::total          144388                       # number of overall hits (Count)
system.cpu5.icache.demandMisses::switch_cpus5.inst          282                       # number of demand (read+write) misses (Count)
system.cpu5.icache.demandMisses::total            282                       # number of demand (read+write) misses (Count)
system.cpu5.icache.overallMisses::switch_cpus5.inst          282                       # number of overall misses (Count)
system.cpu5.icache.overallMisses::total           282                       # number of overall misses (Count)
system.cpu5.icache.demandMissLatency::switch_cpus5.inst      3871000                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.icache.demandMissLatency::total      3871000                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.icache.overallMissLatency::switch_cpus5.inst      3871000                       # number of overall miss ticks (Tick)
system.cpu5.icache.overallMissLatency::total      3871000                       # number of overall miss ticks (Tick)
system.cpu5.icache.demandAccesses::switch_cpus5.inst       144670                       # number of demand (read+write) accesses (Count)
system.cpu5.icache.demandAccesses::total       144670                       # number of demand (read+write) accesses (Count)
system.cpu5.icache.overallAccesses::switch_cpus5.inst       144670                       # number of overall (read+write) accesses (Count)
system.cpu5.icache.overallAccesses::total       144670                       # number of overall (read+write) accesses (Count)
system.cpu5.icache.demandMissRate::switch_cpus5.inst     0.001949                       # miss rate for demand accesses (Ratio)
system.cpu5.icache.demandMissRate::total     0.001949                       # miss rate for demand accesses (Ratio)
system.cpu5.icache.overallMissRate::switch_cpus5.inst     0.001949                       # miss rate for overall accesses (Ratio)
system.cpu5.icache.overallMissRate::total     0.001949                       # miss rate for overall accesses (Ratio)
system.cpu5.icache.demandAvgMissLatency::switch_cpus5.inst 13726.950355                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.icache.demandAvgMissLatency::total 13726.950355                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.icache.overallAvgMissLatency::switch_cpus5.inst 13726.950355                       # average overall miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMissLatency::total 13726.950355                       # average overall miss latency ((Tick/Count))
system.cpu5.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.icache.writebacks::writebacks          280                       # number of writebacks (Count)
system.cpu5.icache.writebacks::total              280                       # number of writebacks (Count)
system.cpu5.icache.demandMshrMisses::switch_cpus5.inst          282                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.icache.demandMshrMisses::total          282                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.icache.overallMshrMisses::switch_cpus5.inst          282                       # number of overall MSHR misses (Count)
system.cpu5.icache.overallMshrMisses::total          282                       # number of overall MSHR misses (Count)
system.cpu5.icache.demandMshrMissLatency::switch_cpus5.inst      3589000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.icache.demandMshrMissLatency::total      3589000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.icache.overallMshrMissLatency::switch_cpus5.inst      3589000                       # number of overall MSHR miss ticks (Tick)
system.cpu5.icache.overallMshrMissLatency::total      3589000                       # number of overall MSHR miss ticks (Tick)
system.cpu5.icache.demandMshrMissRate::switch_cpus5.inst     0.001949                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.icache.demandMshrMissRate::total     0.001949                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.icache.overallMshrMissRate::switch_cpus5.inst     0.001949                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.icache.overallMshrMissRate::total     0.001949                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.icache.demandAvgMshrMissLatency::switch_cpus5.inst 12726.950355                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.demandAvgMshrMissLatency::total 12726.950355                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMshrMissLatency::switch_cpus5.inst 12726.950355                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMshrMissLatency::total 12726.950355                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.replacements                   280                       # number of replacements (Count)
system.cpu5.icache.ReadReq.hits::switch_cpus5.inst       144388                       # number of ReadReq hits (Count)
system.cpu5.icache.ReadReq.hits::total         144388                       # number of ReadReq hits (Count)
system.cpu5.icache.ReadReq.misses::switch_cpus5.inst          282                       # number of ReadReq misses (Count)
system.cpu5.icache.ReadReq.misses::total          282                       # number of ReadReq misses (Count)
system.cpu5.icache.ReadReq.missLatency::switch_cpus5.inst      3871000                       # number of ReadReq miss ticks (Tick)
system.cpu5.icache.ReadReq.missLatency::total      3871000                       # number of ReadReq miss ticks (Tick)
system.cpu5.icache.ReadReq.accesses::switch_cpus5.inst       144670                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.icache.ReadReq.accesses::total       144670                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.icache.ReadReq.missRate::switch_cpus5.inst     0.001949                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.missRate::total     0.001949                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.avgMissLatency::switch_cpus5.inst 13726.950355                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.avgMissLatency::total 13726.950355                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.mshrMisses::switch_cpus5.inst          282                       # number of ReadReq MSHR misses (Count)
system.cpu5.icache.ReadReq.mshrMisses::total          282                       # number of ReadReq MSHR misses (Count)
system.cpu5.icache.ReadReq.mshrMissLatency::switch_cpus5.inst      3589000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.icache.ReadReq.mshrMissLatency::total      3589000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.icache.ReadReq.mshrMissRate::switch_cpus5.inst     0.001949                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.mshrMissRate::total     0.001949                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.avgMshrMissLatency::switch_cpus5.inst 12726.950355                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.avgMshrMissLatency::total 12726.950355                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.icache.tags.tagsInUse         2487.000054                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.icache.tags.totalRefs             5698015                       # Total number of references to valid blocks. (Count)
system.cpu5.icache.tags.sampledRefs              2769                       # Sample count of references to valid blocks. (Count)
system.cpu5.icache.tags.avgRefs           2057.788010                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.icache.tags.occupancies::cpu5.inst  2474.940320                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.icache.tags.occupancies::switch_cpus5.inst    12.059734                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.icache.tags.avgOccs::cpu5.inst     0.604233                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.icache.tags.avgOccs::switch_cpus5.inst     0.002944                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.icache.tags.avgOccs::total       0.607178                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.icache.tags.occupanciesTaskId::1024         2489                       # Occupied blocks per task id (Count)
system.cpu5.icache.tags.ageTaskId_1024::0           24                       # Occupied blocks per task id, per block age (Count)
system.cpu5.icache.tags.ageTaskId_1024::1           99                       # Occupied blocks per task id, per block age (Count)
system.cpu5.icache.tags.ageTaskId_1024::2          134                       # Occupied blocks per task id, per block age (Count)
system.cpu5.icache.tags.ageTaskId_1024::3         1674                       # Occupied blocks per task id, per block age (Count)
system.cpu5.icache.tags.ageTaskId_1024::4          558                       # Occupied blocks per task id, per block age (Count)
system.cpu5.icache.tags.ratioOccsTaskId::1024     0.607666                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.icache.tags.tagAccesses            289622                       # Number of tag accesses (Count)
system.cpu5.icache.tags.dataAccesses           289622                       # Number of data accesses (Count)
system.cpu5.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu5.itb_walker_cache.demandHits::switch_cpus5.mmu.itb.walker           14                       # number of demand (read+write) hits (Count)
system.cpu5.itb_walker_cache.demandHits::total           14                       # number of demand (read+write) hits (Count)
system.cpu5.itb_walker_cache.overallHits::switch_cpus5.mmu.itb.walker           14                       # number of overall hits (Count)
system.cpu5.itb_walker_cache.overallHits::total           14                       # number of overall hits (Count)
system.cpu5.itb_walker_cache.demandMisses::switch_cpus5.mmu.itb.walker          194                       # number of demand (read+write) misses (Count)
system.cpu5.itb_walker_cache.demandMisses::total          194                       # number of demand (read+write) misses (Count)
system.cpu5.itb_walker_cache.overallMisses::switch_cpus5.mmu.itb.walker          194                       # number of overall misses (Count)
system.cpu5.itb_walker_cache.overallMisses::total          194                       # number of overall misses (Count)
system.cpu5.itb_walker_cache.demandMissLatency::switch_cpus5.mmu.itb.walker       853000                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.itb_walker_cache.demandMissLatency::total       853000                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.itb_walker_cache.overallMissLatency::switch_cpus5.mmu.itb.walker       853000                       # number of overall miss ticks (Tick)
system.cpu5.itb_walker_cache.overallMissLatency::total       853000                       # number of overall miss ticks (Tick)
system.cpu5.itb_walker_cache.demandAccesses::switch_cpus5.mmu.itb.walker          208                       # number of demand (read+write) accesses (Count)
system.cpu5.itb_walker_cache.demandAccesses::total          208                       # number of demand (read+write) accesses (Count)
system.cpu5.itb_walker_cache.overallAccesses::switch_cpus5.mmu.itb.walker          208                       # number of overall (read+write) accesses (Count)
system.cpu5.itb_walker_cache.overallAccesses::total          208                       # number of overall (read+write) accesses (Count)
system.cpu5.itb_walker_cache.demandMissRate::switch_cpus5.mmu.itb.walker     0.932692                       # miss rate for demand accesses (Ratio)
system.cpu5.itb_walker_cache.demandMissRate::total     0.932692                       # miss rate for demand accesses (Ratio)
system.cpu5.itb_walker_cache.overallMissRate::switch_cpus5.mmu.itb.walker     0.932692                       # miss rate for overall accesses (Ratio)
system.cpu5.itb_walker_cache.overallMissRate::total     0.932692                       # miss rate for overall accesses (Ratio)
system.cpu5.itb_walker_cache.demandAvgMissLatency::switch_cpus5.mmu.itb.walker  4396.907216                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.itb_walker_cache.demandAvgMissLatency::total  4396.907216                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.itb_walker_cache.overallAvgMissLatency::switch_cpus5.mmu.itb.walker  4396.907216                       # average overall miss latency ((Tick/Count))
system.cpu5.itb_walker_cache.overallAvgMissLatency::total  4396.907216                       # average overall miss latency ((Tick/Count))
system.cpu5.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.itb_walker_cache.writebacks::writebacks            1                       # number of writebacks (Count)
system.cpu5.itb_walker_cache.writebacks::total            1                       # number of writebacks (Count)
system.cpu5.itb_walker_cache.demandMshrMisses::switch_cpus5.mmu.itb.walker          194                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.itb_walker_cache.demandMshrMisses::total          194                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.itb_walker_cache.overallMshrMisses::switch_cpus5.mmu.itb.walker          194                       # number of overall MSHR misses (Count)
system.cpu5.itb_walker_cache.overallMshrMisses::total          194                       # number of overall MSHR misses (Count)
system.cpu5.itb_walker_cache.demandMshrMissLatency::switch_cpus5.mmu.itb.walker       659000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.itb_walker_cache.demandMshrMissLatency::total       659000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.itb_walker_cache.overallMshrMissLatency::switch_cpus5.mmu.itb.walker       659000                       # number of overall MSHR miss ticks (Tick)
system.cpu5.itb_walker_cache.overallMshrMissLatency::total       659000                       # number of overall MSHR miss ticks (Tick)
system.cpu5.itb_walker_cache.demandMshrMissRate::switch_cpus5.mmu.itb.walker     0.932692                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.itb_walker_cache.demandMshrMissRate::total     0.932692                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.itb_walker_cache.overallMshrMissRate::switch_cpus5.mmu.itb.walker     0.932692                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.itb_walker_cache.overallMshrMissRate::total     0.932692                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.itb_walker_cache.demandAvgMshrMissLatency::switch_cpus5.mmu.itb.walker  3396.907216                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.itb_walker_cache.demandAvgMshrMissLatency::total  3396.907216                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.itb_walker_cache.overallAvgMshrMissLatency::switch_cpus5.mmu.itb.walker  3396.907216                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.itb_walker_cache.overallAvgMshrMissLatency::total  3396.907216                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.itb_walker_cache.replacements          163                       # number of replacements (Count)
system.cpu5.itb_walker_cache.ReadReq.hits::switch_cpus5.mmu.itb.walker           14                       # number of ReadReq hits (Count)
system.cpu5.itb_walker_cache.ReadReq.hits::total           14                       # number of ReadReq hits (Count)
system.cpu5.itb_walker_cache.ReadReq.misses::switch_cpus5.mmu.itb.walker          194                       # number of ReadReq misses (Count)
system.cpu5.itb_walker_cache.ReadReq.misses::total          194                       # number of ReadReq misses (Count)
system.cpu5.itb_walker_cache.ReadReq.missLatency::switch_cpus5.mmu.itb.walker       853000                       # number of ReadReq miss ticks (Tick)
system.cpu5.itb_walker_cache.ReadReq.missLatency::total       853000                       # number of ReadReq miss ticks (Tick)
system.cpu5.itb_walker_cache.ReadReq.accesses::switch_cpus5.mmu.itb.walker          208                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.itb_walker_cache.ReadReq.accesses::total          208                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.itb_walker_cache.ReadReq.missRate::switch_cpus5.mmu.itb.walker     0.932692                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.itb_walker_cache.ReadReq.missRate::total     0.932692                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.itb_walker_cache.ReadReq.avgMissLatency::switch_cpus5.mmu.itb.walker  4396.907216                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.itb_walker_cache.ReadReq.avgMissLatency::total  4396.907216                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.itb_walker_cache.ReadReq.mshrMisses::switch_cpus5.mmu.itb.walker          194                       # number of ReadReq MSHR misses (Count)
system.cpu5.itb_walker_cache.ReadReq.mshrMisses::total          194                       # number of ReadReq MSHR misses (Count)
system.cpu5.itb_walker_cache.ReadReq.mshrMissLatency::switch_cpus5.mmu.itb.walker       659000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.itb_walker_cache.ReadReq.mshrMissLatency::total       659000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.itb_walker_cache.ReadReq.mshrMissRate::switch_cpus5.mmu.itb.walker     0.932692                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.itb_walker_cache.ReadReq.mshrMissRate::total     0.932692                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.itb_walker_cache.ReadReq.avgMshrMissLatency::switch_cpus5.mmu.itb.walker  3396.907216                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.itb_walker_cache.ReadReq.avgMshrMissLatency::total  3396.907216                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.itb_walker_cache.tags.tagsInUse     7.428290                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.itb_walker_cache.tags.totalRefs          265                       # Total number of references to valid blocks. (Count)
system.cpu5.itb_walker_cache.tags.sampledRefs          201                       # Sample count of references to valid blocks. (Count)
system.cpu5.itb_walker_cache.tags.avgRefs     1.318408                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.itb_walker_cache.tags.occupancies::cpu5.mmu.itb.walker     6.329697                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.itb_walker_cache.tags.occupancies::switch_cpus5.mmu.itb.walker     1.098593                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.itb_walker_cache.tags.avgOccs::cpu5.mmu.itb.walker     0.395606                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.itb_walker_cache.tags.avgOccs::switch_cpus5.mmu.itb.walker     0.068662                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.itb_walker_cache.tags.avgOccs::total     0.464268                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.itb_walker_cache.tags.occupanciesTaskId::1024           12                       # Occupied blocks per task id (Count)
system.cpu5.itb_walker_cache.tags.ageTaskId_1024::0            5                       # Occupied blocks per task id, per block age (Count)
system.cpu5.itb_walker_cache.tags.ageTaskId_1024::1            3                       # Occupied blocks per task id, per block age (Count)
system.cpu5.itb_walker_cache.tags.ageTaskId_1024::3            4                       # Occupied blocks per task id, per block age (Count)
system.cpu5.itb_walker_cache.tags.ratioOccsTaskId::1024     0.750000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.itb_walker_cache.tags.tagAccesses          610                       # Number of tag accesses (Count)
system.cpu5.itb_walker_cache.tags.dataAccesses          610                       # Number of data accesses (Count)
system.cpu5.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu5.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu5.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::OFF   2328428500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu5.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu5.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu6.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu6.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu6.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu6.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu6.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu6.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu6.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu6.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu6.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu6.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu6.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu6.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu6.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu6.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu6.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu6.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu6.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu6.dcache.demandHits::switch_cpus6.data         1552                       # number of demand (read+write) hits (Count)
system.cpu6.dcache.demandHits::total             1552                       # number of demand (read+write) hits (Count)
system.cpu6.dcache.overallHits::switch_cpus6.data         1552                       # number of overall hits (Count)
system.cpu6.dcache.overallHits::total            1552                       # number of overall hits (Count)
system.cpu6.dcache.demandMisses::switch_cpus6.data           51                       # number of demand (read+write) misses (Count)
system.cpu6.dcache.demandMisses::total             51                       # number of demand (read+write) misses (Count)
system.cpu6.dcache.overallMisses::switch_cpus6.data           51                       # number of overall misses (Count)
system.cpu6.dcache.overallMisses::total            51                       # number of overall misses (Count)
system.cpu6.dcache.demandMissLatency::switch_cpus6.data       273000                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.dcache.demandMissLatency::total       273000                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.dcache.overallMissLatency::switch_cpus6.data       273000                       # number of overall miss ticks (Tick)
system.cpu6.dcache.overallMissLatency::total       273000                       # number of overall miss ticks (Tick)
system.cpu6.dcache.demandAccesses::switch_cpus6.data         1603                       # number of demand (read+write) accesses (Count)
system.cpu6.dcache.demandAccesses::total         1603                       # number of demand (read+write) accesses (Count)
system.cpu6.dcache.overallAccesses::switch_cpus6.data         1603                       # number of overall (read+write) accesses (Count)
system.cpu6.dcache.overallAccesses::total         1603                       # number of overall (read+write) accesses (Count)
system.cpu6.dcache.demandMissRate::switch_cpus6.data     0.031815                       # miss rate for demand accesses (Ratio)
system.cpu6.dcache.demandMissRate::total     0.031815                       # miss rate for demand accesses (Ratio)
system.cpu6.dcache.overallMissRate::switch_cpus6.data     0.031815                       # miss rate for overall accesses (Ratio)
system.cpu6.dcache.overallMissRate::total     0.031815                       # miss rate for overall accesses (Ratio)
system.cpu6.dcache.demandAvgMissLatency::switch_cpus6.data  5352.941176                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.dcache.demandAvgMissLatency::total  5352.941176                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.dcache.overallAvgMissLatency::switch_cpus6.data  5352.941176                       # average overall miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMissLatency::total  5352.941176                       # average overall miss latency ((Tick/Count))
system.cpu6.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dcache.writebacks::writebacks            1                       # number of writebacks (Count)
system.cpu6.dcache.writebacks::total                1                       # number of writebacks (Count)
system.cpu6.dcache.demandMshrMisses::switch_cpus6.data           51                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.dcache.demandMshrMisses::total           51                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.dcache.overallMshrMisses::switch_cpus6.data           51                       # number of overall MSHR misses (Count)
system.cpu6.dcache.overallMshrMisses::total           51                       # number of overall MSHR misses (Count)
system.cpu6.dcache.overallMshrUncacheable::switch_cpus6.data            1                       # number of overall MSHR uncacheable misses (Count)
system.cpu6.dcache.overallMshrUncacheable::total            1                       # number of overall MSHR uncacheable misses (Count)
system.cpu6.dcache.demandMshrMissLatency::switch_cpus6.data       222000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.dcache.demandMshrMissLatency::total       222000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.dcache.overallMshrMissLatency::switch_cpus6.data       222000                       # number of overall MSHR miss ticks (Tick)
system.cpu6.dcache.overallMshrMissLatency::total       222000                       # number of overall MSHR miss ticks (Tick)
system.cpu6.dcache.demandMshrMissRate::switch_cpus6.data     0.031815                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.dcache.demandMshrMissRate::total     0.031815                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.dcache.overallMshrMissRate::switch_cpus6.data     0.031815                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.dcache.overallMshrMissRate::total     0.031815                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.dcache.demandAvgMshrMissLatency::switch_cpus6.data  4352.941176                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.demandAvgMshrMissLatency::total  4352.941176                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMshrMissLatency::switch_cpus6.data  4352.941176                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMshrMissLatency::total  4352.941176                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.replacements                     2                       # number of replacements (Count)
system.cpu6.dcache.LockedRMWReadReq.hits::switch_cpus6.data            5                       # number of LockedRMWReadReq hits (Count)
system.cpu6.dcache.LockedRMWReadReq.hits::total            5                       # number of LockedRMWReadReq hits (Count)
system.cpu6.dcache.LockedRMWReadReq.misses::switch_cpus6.data            1                       # number of LockedRMWReadReq misses (Count)
system.cpu6.dcache.LockedRMWReadReq.misses::total            1                       # number of LockedRMWReadReq misses (Count)
system.cpu6.dcache.LockedRMWReadReq.missLatency::switch_cpus6.data        14000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.missLatency::total        14000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.accesses::switch_cpus6.data            6                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWReadReq.accesses::total            6                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWReadReq.missRate::switch_cpus6.data     0.166667                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.missRate::total     0.166667                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.avgMissLatency::switch_cpus6.data        14000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.avgMissLatency::total        14000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.mshrMisses::switch_cpus6.data            1                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu6.dcache.LockedRMWReadReq.mshrMisses::total            1                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu6.dcache.LockedRMWReadReq.mshrMissLatency::switch_cpus6.data        32000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.mshrMissLatency::total        32000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.mshrMissRate::switch_cpus6.data     0.166667                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.mshrMissRate::total     0.166667                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.avgMshrMissLatency::switch_cpus6.data        32000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.avgMshrMissLatency::total        32000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWWriteReq.hits::switch_cpus6.data            6                       # number of LockedRMWWriteReq hits (Count)
system.cpu6.dcache.LockedRMWWriteReq.hits::total            6                       # number of LockedRMWWriteReq hits (Count)
system.cpu6.dcache.LockedRMWWriteReq.accesses::switch_cpus6.data            6                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWWriteReq.accesses::total            6                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.hits::switch_cpus6.data         1012                       # number of ReadReq hits (Count)
system.cpu6.dcache.ReadReq.hits::total           1012                       # number of ReadReq hits (Count)
system.cpu6.dcache.ReadReq.misses::switch_cpus6.data           46                       # number of ReadReq misses (Count)
system.cpu6.dcache.ReadReq.misses::total           46                       # number of ReadReq misses (Count)
system.cpu6.dcache.ReadReq.missLatency::switch_cpus6.data       213000                       # number of ReadReq miss ticks (Tick)
system.cpu6.dcache.ReadReq.missLatency::total       213000                       # number of ReadReq miss ticks (Tick)
system.cpu6.dcache.ReadReq.accesses::switch_cpus6.data         1058                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.accesses::total         1058                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.missRate::switch_cpus6.data     0.043478                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.missRate::total     0.043478                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.avgMissLatency::switch_cpus6.data  4630.434783                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.avgMissLatency::total  4630.434783                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.mshrMisses::switch_cpus6.data           46                       # number of ReadReq MSHR misses (Count)
system.cpu6.dcache.ReadReq.mshrMisses::total           46                       # number of ReadReq MSHR misses (Count)
system.cpu6.dcache.ReadReq.mshrMissLatency::switch_cpus6.data       167000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.ReadReq.mshrMissLatency::total       167000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.ReadReq.mshrMissRate::switch_cpus6.data     0.043478                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.mshrMissRate::total     0.043478                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.avgMshrMissLatency::switch_cpus6.data  3630.434783                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.avgMshrMissLatency::total  3630.434783                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.hits::switch_cpus6.data          540                       # number of WriteReq hits (Count)
system.cpu6.dcache.WriteReq.hits::total           540                       # number of WriteReq hits (Count)
system.cpu6.dcache.WriteReq.misses::switch_cpus6.data            5                       # number of WriteReq misses (Count)
system.cpu6.dcache.WriteReq.misses::total            5                       # number of WriteReq misses (Count)
system.cpu6.dcache.WriteReq.missLatency::switch_cpus6.data        60000                       # number of WriteReq miss ticks (Tick)
system.cpu6.dcache.WriteReq.missLatency::total        60000                       # number of WriteReq miss ticks (Tick)
system.cpu6.dcache.WriteReq.accesses::switch_cpus6.data          545                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.WriteReq.accesses::total          545                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.WriteReq.missRate::switch_cpus6.data     0.009174                       # miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.missRate::total     0.009174                       # miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.avgMissLatency::switch_cpus6.data        12000                       # average WriteReq miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.avgMissLatency::total        12000                       # average WriteReq miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.mshrMisses::switch_cpus6.data            5                       # number of WriteReq MSHR misses (Count)
system.cpu6.dcache.WriteReq.mshrMisses::total            5                       # number of WriteReq MSHR misses (Count)
system.cpu6.dcache.WriteReq.mshrUncacheable::switch_cpus6.data            1                       # number of WriteReq MSHR uncacheable (Count)
system.cpu6.dcache.WriteReq.mshrUncacheable::total            1                       # number of WriteReq MSHR uncacheable (Count)
system.cpu6.dcache.WriteReq.mshrMissLatency::switch_cpus6.data        55000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu6.dcache.WriteReq.mshrMissLatency::total        55000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu6.dcache.WriteReq.mshrMissRate::switch_cpus6.data     0.009174                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.mshrMissRate::total     0.009174                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.avgMshrMissLatency::switch_cpus6.data        11000                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.avgMshrMissLatency::total        11000                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dcache.tags.tagsInUse         1501.512810                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.dcache.tags.totalRefs              409236                       # Total number of references to valid blocks. (Count)
system.cpu6.dcache.tags.sampledRefs              1542                       # Sample count of references to valid blocks. (Count)
system.cpu6.dcache.tags.avgRefs            265.392996                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.dcache.tags.occupancies::cpu6.data  1480.586138                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.dcache.tags.occupancies::switch_cpus6.data    20.926673                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.dcache.tags.avgOccs::cpu6.data     0.722942                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dcache.tags.avgOccs::switch_cpus6.data     0.010218                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dcache.tags.avgOccs::total       0.733161                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dcache.tags.occupanciesTaskId::1024         1511                       # Occupied blocks per task id (Count)
system.cpu6.dcache.tags.ageTaskId_1024::3         1416                       # Occupied blocks per task id, per block age (Count)
system.cpu6.dcache.tags.ageTaskId_1024::4           95                       # Occupied blocks per task id, per block age (Count)
system.cpu6.dcache.tags.ratioOccsTaskId::1024     0.737793                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.dcache.tags.tagAccesses              3277                       # Number of tag accesses (Count)
system.cpu6.dcache.tags.dataAccesses             3277                       # Number of data accesses (Count)
system.cpu6.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dtb_walker_cache.demandHits::switch_cpus6.mmu.dtb.walker            5                       # number of demand (read+write) hits (Count)
system.cpu6.dtb_walker_cache.demandHits::total            5                       # number of demand (read+write) hits (Count)
system.cpu6.dtb_walker_cache.overallHits::switch_cpus6.mmu.dtb.walker            5                       # number of overall hits (Count)
system.cpu6.dtb_walker_cache.overallHits::total            5                       # number of overall hits (Count)
system.cpu6.dtb_walker_cache.demandMisses::switch_cpus6.mmu.dtb.walker           11                       # number of demand (read+write) misses (Count)
system.cpu6.dtb_walker_cache.demandMisses::total           11                       # number of demand (read+write) misses (Count)
system.cpu6.dtb_walker_cache.overallMisses::switch_cpus6.mmu.dtb.walker           11                       # number of overall misses (Count)
system.cpu6.dtb_walker_cache.overallMisses::total           11                       # number of overall misses (Count)
system.cpu6.dtb_walker_cache.demandMissLatency::switch_cpus6.mmu.dtb.walker       134000                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.dtb_walker_cache.demandMissLatency::total       134000                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.dtb_walker_cache.overallMissLatency::switch_cpus6.mmu.dtb.walker       134000                       # number of overall miss ticks (Tick)
system.cpu6.dtb_walker_cache.overallMissLatency::total       134000                       # number of overall miss ticks (Tick)
system.cpu6.dtb_walker_cache.demandAccesses::switch_cpus6.mmu.dtb.walker           16                       # number of demand (read+write) accesses (Count)
system.cpu6.dtb_walker_cache.demandAccesses::total           16                       # number of demand (read+write) accesses (Count)
system.cpu6.dtb_walker_cache.overallAccesses::switch_cpus6.mmu.dtb.walker           16                       # number of overall (read+write) accesses (Count)
system.cpu6.dtb_walker_cache.overallAccesses::total           16                       # number of overall (read+write) accesses (Count)
system.cpu6.dtb_walker_cache.demandMissRate::switch_cpus6.mmu.dtb.walker     0.687500                       # miss rate for demand accesses (Ratio)
system.cpu6.dtb_walker_cache.demandMissRate::total     0.687500                       # miss rate for demand accesses (Ratio)
system.cpu6.dtb_walker_cache.overallMissRate::switch_cpus6.mmu.dtb.walker     0.687500                       # miss rate for overall accesses (Ratio)
system.cpu6.dtb_walker_cache.overallMissRate::total     0.687500                       # miss rate for overall accesses (Ratio)
system.cpu6.dtb_walker_cache.demandAvgMissLatency::switch_cpus6.mmu.dtb.walker 12181.818182                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.dtb_walker_cache.demandAvgMissLatency::total 12181.818182                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.dtb_walker_cache.overallAvgMissLatency::switch_cpus6.mmu.dtb.walker 12181.818182                       # average overall miss latency ((Tick/Count))
system.cpu6.dtb_walker_cache.overallAvgMissLatency::total 12181.818182                       # average overall miss latency ((Tick/Count))
system.cpu6.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dtb_walker_cache.demandMshrMisses::switch_cpus6.mmu.dtb.walker           11                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.dtb_walker_cache.demandMshrMisses::total           11                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.dtb_walker_cache.overallMshrMisses::switch_cpus6.mmu.dtb.walker           11                       # number of overall MSHR misses (Count)
system.cpu6.dtb_walker_cache.overallMshrMisses::total           11                       # number of overall MSHR misses (Count)
system.cpu6.dtb_walker_cache.demandMshrMissLatency::switch_cpus6.mmu.dtb.walker       123000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.dtb_walker_cache.demandMshrMissLatency::total       123000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.dtb_walker_cache.overallMshrMissLatency::switch_cpus6.mmu.dtb.walker       123000                       # number of overall MSHR miss ticks (Tick)
system.cpu6.dtb_walker_cache.overallMshrMissLatency::total       123000                       # number of overall MSHR miss ticks (Tick)
system.cpu6.dtb_walker_cache.demandMshrMissRate::switch_cpus6.mmu.dtb.walker     0.687500                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.dtb_walker_cache.demandMshrMissRate::total     0.687500                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.dtb_walker_cache.overallMshrMissRate::switch_cpus6.mmu.dtb.walker     0.687500                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.dtb_walker_cache.overallMshrMissRate::total     0.687500                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.dtb_walker_cache.demandAvgMshrMissLatency::switch_cpus6.mmu.dtb.walker 11181.818182                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dtb_walker_cache.demandAvgMshrMissLatency::total 11181.818182                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dtb_walker_cache.overallAvgMshrMissLatency::switch_cpus6.mmu.dtb.walker 11181.818182                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dtb_walker_cache.overallAvgMshrMissLatency::total 11181.818182                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dtb_walker_cache.replacements            5                       # number of replacements (Count)
system.cpu6.dtb_walker_cache.ReadReq.hits::switch_cpus6.mmu.dtb.walker            5                       # number of ReadReq hits (Count)
system.cpu6.dtb_walker_cache.ReadReq.hits::total            5                       # number of ReadReq hits (Count)
system.cpu6.dtb_walker_cache.ReadReq.misses::switch_cpus6.mmu.dtb.walker           11                       # number of ReadReq misses (Count)
system.cpu6.dtb_walker_cache.ReadReq.misses::total           11                       # number of ReadReq misses (Count)
system.cpu6.dtb_walker_cache.ReadReq.missLatency::switch_cpus6.mmu.dtb.walker       134000                       # number of ReadReq miss ticks (Tick)
system.cpu6.dtb_walker_cache.ReadReq.missLatency::total       134000                       # number of ReadReq miss ticks (Tick)
system.cpu6.dtb_walker_cache.ReadReq.accesses::switch_cpus6.mmu.dtb.walker           16                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dtb_walker_cache.ReadReq.accesses::total           16                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dtb_walker_cache.ReadReq.missRate::switch_cpus6.mmu.dtb.walker     0.687500                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dtb_walker_cache.ReadReq.missRate::total     0.687500                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dtb_walker_cache.ReadReq.avgMissLatency::switch_cpus6.mmu.dtb.walker 12181.818182                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.dtb_walker_cache.ReadReq.avgMissLatency::total 12181.818182                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.dtb_walker_cache.ReadReq.mshrMisses::switch_cpus6.mmu.dtb.walker           11                       # number of ReadReq MSHR misses (Count)
system.cpu6.dtb_walker_cache.ReadReq.mshrMisses::total           11                       # number of ReadReq MSHR misses (Count)
system.cpu6.dtb_walker_cache.ReadReq.mshrMissLatency::switch_cpus6.mmu.dtb.walker       123000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.dtb_walker_cache.ReadReq.mshrMissLatency::total       123000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.dtb_walker_cache.ReadReq.mshrMissRate::switch_cpus6.mmu.dtb.walker     0.687500                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.dtb_walker_cache.ReadReq.mshrMissRate::total     0.687500                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.dtb_walker_cache.ReadReq.avgMshrMissLatency::switch_cpus6.mmu.dtb.walker 11181.818182                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 11181.818182                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dtb_walker_cache.tags.tagsInUse     4.045623                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.dtb_walker_cache.tags.totalRefs           19                       # Total number of references to valid blocks. (Count)
system.cpu6.dtb_walker_cache.tags.sampledRefs           12                       # Sample count of references to valid blocks. (Count)
system.cpu6.dtb_walker_cache.tags.avgRefs     1.583333                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.dtb_walker_cache.tags.occupancies::cpu6.mmu.dtb.walker            1                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.dtb_walker_cache.tags.occupancies::switch_cpus6.mmu.dtb.walker     3.045623                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.dtb_walker_cache.tags.avgOccs::cpu6.mmu.dtb.walker     0.062500                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dtb_walker_cache.tags.avgOccs::switch_cpus6.mmu.dtb.walker     0.190351                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dtb_walker_cache.tags.avgOccs::total     0.252851                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dtb_walker_cache.tags.occupanciesTaskId::1024            7                       # Occupied blocks per task id (Count)
system.cpu6.dtb_walker_cache.tags.ageTaskId_1024::3            6                       # Occupied blocks per task id, per block age (Count)
system.cpu6.dtb_walker_cache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu6.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.437500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.dtb_walker_cache.tags.tagAccesses           43                       # Number of tag accesses (Count)
system.cpu6.dtb_walker_cache.tags.dataAccesses           43                       # Number of data accesses (Count)
system.cpu6.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu6.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu6.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu6.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu6.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu6.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu6.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu6.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu6.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu6.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu6.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu6.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu6.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu6.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu6.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu6.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu6.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu6.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu6.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu6.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu6.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu6.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu6.icache.demandHits::switch_cpus6.inst         4990                       # number of demand (read+write) hits (Count)
system.cpu6.icache.demandHits::total             4990                       # number of demand (read+write) hits (Count)
system.cpu6.icache.overallHits::switch_cpus6.inst         4990                       # number of overall hits (Count)
system.cpu6.icache.overallHits::total            4990                       # number of overall hits (Count)
system.cpu6.icache.demandAccesses::switch_cpus6.inst         4990                       # number of demand (read+write) accesses (Count)
system.cpu6.icache.demandAccesses::total         4990                       # number of demand (read+write) accesses (Count)
system.cpu6.icache.overallAccesses::switch_cpus6.inst         4990                       # number of overall (read+write) accesses (Count)
system.cpu6.icache.overallAccesses::total         4990                       # number of overall (read+write) accesses (Count)
system.cpu6.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.icache.replacements                     0                       # number of replacements (Count)
system.cpu6.icache.ReadReq.hits::switch_cpus6.inst         4990                       # number of ReadReq hits (Count)
system.cpu6.icache.ReadReq.hits::total           4990                       # number of ReadReq hits (Count)
system.cpu6.icache.ReadReq.accesses::switch_cpus6.inst         4990                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.icache.ReadReq.accesses::total         4990                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.icache.tags.tagsInUse                2729                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.icache.tags.totalRefs             4437199                       # Total number of references to valid blocks. (Count)
system.cpu6.icache.tags.sampledRefs              2729                       # Sample count of references to valid blocks. (Count)
system.cpu6.icache.tags.avgRefs           1625.943203                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.icache.tags.occupancies::cpu6.inst         2729                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.icache.tags.avgOccs::cpu6.inst     0.666260                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.icache.tags.avgOccs::total       0.666260                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.icache.tags.occupanciesTaskId::1024         2729                       # Occupied blocks per task id (Count)
system.cpu6.icache.tags.ageTaskId_1024::3         2223                       # Occupied blocks per task id, per block age (Count)
system.cpu6.icache.tags.ageTaskId_1024::4          506                       # Occupied blocks per task id, per block age (Count)
system.cpu6.icache.tags.ratioOccsTaskId::1024     0.666260                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.icache.tags.tagAccesses              9980                       # Number of tag accesses (Count)
system.cpu6.icache.tags.dataAccesses             9980                       # Number of data accesses (Count)
system.cpu6.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu6.itb_walker_cache.demandHits::switch_cpus6.mmu.itb.walker            3                       # number of demand (read+write) hits (Count)
system.cpu6.itb_walker_cache.demandHits::total            3                       # number of demand (read+write) hits (Count)
system.cpu6.itb_walker_cache.overallHits::switch_cpus6.mmu.itb.walker            3                       # number of overall hits (Count)
system.cpu6.itb_walker_cache.overallHits::total            3                       # number of overall hits (Count)
system.cpu6.itb_walker_cache.demandMisses::switch_cpus6.mmu.itb.walker            3                       # number of demand (read+write) misses (Count)
system.cpu6.itb_walker_cache.demandMisses::total            3                       # number of demand (read+write) misses (Count)
system.cpu6.itb_walker_cache.overallMisses::switch_cpus6.mmu.itb.walker            3                       # number of overall misses (Count)
system.cpu6.itb_walker_cache.overallMisses::total            3                       # number of overall misses (Count)
system.cpu6.itb_walker_cache.demandMissLatency::switch_cpus6.mmu.itb.walker        42000                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.itb_walker_cache.demandMissLatency::total        42000                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.itb_walker_cache.overallMissLatency::switch_cpus6.mmu.itb.walker        42000                       # number of overall miss ticks (Tick)
system.cpu6.itb_walker_cache.overallMissLatency::total        42000                       # number of overall miss ticks (Tick)
system.cpu6.itb_walker_cache.demandAccesses::switch_cpus6.mmu.itb.walker            6                       # number of demand (read+write) accesses (Count)
system.cpu6.itb_walker_cache.demandAccesses::total            6                       # number of demand (read+write) accesses (Count)
system.cpu6.itb_walker_cache.overallAccesses::switch_cpus6.mmu.itb.walker            6                       # number of overall (read+write) accesses (Count)
system.cpu6.itb_walker_cache.overallAccesses::total            6                       # number of overall (read+write) accesses (Count)
system.cpu6.itb_walker_cache.demandMissRate::switch_cpus6.mmu.itb.walker     0.500000                       # miss rate for demand accesses (Ratio)
system.cpu6.itb_walker_cache.demandMissRate::total     0.500000                       # miss rate for demand accesses (Ratio)
system.cpu6.itb_walker_cache.overallMissRate::switch_cpus6.mmu.itb.walker     0.500000                       # miss rate for overall accesses (Ratio)
system.cpu6.itb_walker_cache.overallMissRate::total     0.500000                       # miss rate for overall accesses (Ratio)
system.cpu6.itb_walker_cache.demandAvgMissLatency::switch_cpus6.mmu.itb.walker        14000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.itb_walker_cache.demandAvgMissLatency::total        14000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.itb_walker_cache.overallAvgMissLatency::switch_cpus6.mmu.itb.walker        14000                       # average overall miss latency ((Tick/Count))
system.cpu6.itb_walker_cache.overallAvgMissLatency::total        14000                       # average overall miss latency ((Tick/Count))
system.cpu6.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.itb_walker_cache.demandMshrMisses::switch_cpus6.mmu.itb.walker            3                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.itb_walker_cache.demandMshrMisses::total            3                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.itb_walker_cache.overallMshrMisses::switch_cpus6.mmu.itb.walker            3                       # number of overall MSHR misses (Count)
system.cpu6.itb_walker_cache.overallMshrMisses::total            3                       # number of overall MSHR misses (Count)
system.cpu6.itb_walker_cache.demandMshrMissLatency::switch_cpus6.mmu.itb.walker        39000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.itb_walker_cache.demandMshrMissLatency::total        39000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.itb_walker_cache.overallMshrMissLatency::switch_cpus6.mmu.itb.walker        39000                       # number of overall MSHR miss ticks (Tick)
system.cpu6.itb_walker_cache.overallMshrMissLatency::total        39000                       # number of overall MSHR miss ticks (Tick)
system.cpu6.itb_walker_cache.demandMshrMissRate::switch_cpus6.mmu.itb.walker     0.500000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.itb_walker_cache.demandMshrMissRate::total     0.500000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.itb_walker_cache.overallMshrMissRate::switch_cpus6.mmu.itb.walker     0.500000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.itb_walker_cache.overallMshrMissRate::total     0.500000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.itb_walker_cache.demandAvgMshrMissLatency::switch_cpus6.mmu.itb.walker        13000                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.itb_walker_cache.demandAvgMshrMissLatency::total        13000                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.itb_walker_cache.overallAvgMshrMissLatency::switch_cpus6.mmu.itb.walker        13000                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.itb_walker_cache.overallAvgMshrMissLatency::total        13000                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu6.itb_walker_cache.ReadReq.hits::switch_cpus6.mmu.itb.walker            3                       # number of ReadReq hits (Count)
system.cpu6.itb_walker_cache.ReadReq.hits::total            3                       # number of ReadReq hits (Count)
system.cpu6.itb_walker_cache.ReadReq.misses::switch_cpus6.mmu.itb.walker            3                       # number of ReadReq misses (Count)
system.cpu6.itb_walker_cache.ReadReq.misses::total            3                       # number of ReadReq misses (Count)
system.cpu6.itb_walker_cache.ReadReq.missLatency::switch_cpus6.mmu.itb.walker        42000                       # number of ReadReq miss ticks (Tick)
system.cpu6.itb_walker_cache.ReadReq.missLatency::total        42000                       # number of ReadReq miss ticks (Tick)
system.cpu6.itb_walker_cache.ReadReq.accesses::switch_cpus6.mmu.itb.walker            6                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.itb_walker_cache.ReadReq.accesses::total            6                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.itb_walker_cache.ReadReq.missRate::switch_cpus6.mmu.itb.walker     0.500000                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.itb_walker_cache.ReadReq.missRate::total     0.500000                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.itb_walker_cache.ReadReq.avgMissLatency::switch_cpus6.mmu.itb.walker        14000                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.itb_walker_cache.ReadReq.avgMissLatency::total        14000                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.itb_walker_cache.ReadReq.mshrMisses::switch_cpus6.mmu.itb.walker            3                       # number of ReadReq MSHR misses (Count)
system.cpu6.itb_walker_cache.ReadReq.mshrMisses::total            3                       # number of ReadReq MSHR misses (Count)
system.cpu6.itb_walker_cache.ReadReq.mshrMissLatency::switch_cpus6.mmu.itb.walker        39000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.itb_walker_cache.ReadReq.mshrMissLatency::total        39000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.itb_walker_cache.ReadReq.mshrMissRate::switch_cpus6.mmu.itb.walker     0.500000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.itb_walker_cache.ReadReq.mshrMissRate::total     0.500000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.itb_walker_cache.ReadReq.avgMshrMissLatency::switch_cpus6.mmu.itb.walker        13000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.itb_walker_cache.ReadReq.avgMshrMissLatency::total        13000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.itb_walker_cache.tags.tagsInUse     1.522707                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.itb_walker_cache.tags.totalRefs            6                       # Total number of references to valid blocks. (Count)
system.cpu6.itb_walker_cache.tags.sampledRefs            3                       # Sample count of references to valid blocks. (Count)
system.cpu6.itb_walker_cache.tags.avgRefs            2                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.itb_walker_cache.tags.occupancies::switch_cpus6.mmu.itb.walker     1.522707                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.itb_walker_cache.tags.avgOccs::switch_cpus6.mmu.itb.walker     0.095169                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.itb_walker_cache.tags.avgOccs::total     0.095169                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.itb_walker_cache.tags.occupanciesTaskId::1024            3                       # Occupied blocks per task id (Count)
system.cpu6.itb_walker_cache.tags.ageTaskId_1024::3            3                       # Occupied blocks per task id, per block age (Count)
system.cpu6.itb_walker_cache.tags.ratioOccsTaskId::1024     0.187500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.itb_walker_cache.tags.tagAccesses           15                       # Number of tag accesses (Count)
system.cpu6.itb_walker_cache.tags.dataAccesses           15                       # Number of data accesses (Count)
system.cpu6.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu6.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu6.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::OFF   2328428500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu6.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu6.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu7.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu7.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu7.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu7.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu7.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu7.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu7.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu7.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu7.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu7.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu7.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu7.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu7.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu7.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu7.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu7.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu7.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu7.dcache.demandHits::switch_cpus7.data         1552                       # number of demand (read+write) hits (Count)
system.cpu7.dcache.demandHits::total             1552                       # number of demand (read+write) hits (Count)
system.cpu7.dcache.overallHits::switch_cpus7.data         1552                       # number of overall hits (Count)
system.cpu7.dcache.overallHits::total            1552                       # number of overall hits (Count)
system.cpu7.dcache.demandMisses::switch_cpus7.data           51                       # number of demand (read+write) misses (Count)
system.cpu7.dcache.demandMisses::total             51                       # number of demand (read+write) misses (Count)
system.cpu7.dcache.overallMisses::switch_cpus7.data           51                       # number of overall misses (Count)
system.cpu7.dcache.overallMisses::total            51                       # number of overall misses (Count)
system.cpu7.dcache.demandMissLatency::switch_cpus7.data       273000                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.dcache.demandMissLatency::total       273000                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.dcache.overallMissLatency::switch_cpus7.data       273000                       # number of overall miss ticks (Tick)
system.cpu7.dcache.overallMissLatency::total       273000                       # number of overall miss ticks (Tick)
system.cpu7.dcache.demandAccesses::switch_cpus7.data         1603                       # number of demand (read+write) accesses (Count)
system.cpu7.dcache.demandAccesses::total         1603                       # number of demand (read+write) accesses (Count)
system.cpu7.dcache.overallAccesses::switch_cpus7.data         1603                       # number of overall (read+write) accesses (Count)
system.cpu7.dcache.overallAccesses::total         1603                       # number of overall (read+write) accesses (Count)
system.cpu7.dcache.demandMissRate::switch_cpus7.data     0.031815                       # miss rate for demand accesses (Ratio)
system.cpu7.dcache.demandMissRate::total     0.031815                       # miss rate for demand accesses (Ratio)
system.cpu7.dcache.overallMissRate::switch_cpus7.data     0.031815                       # miss rate for overall accesses (Ratio)
system.cpu7.dcache.overallMissRate::total     0.031815                       # miss rate for overall accesses (Ratio)
system.cpu7.dcache.demandAvgMissLatency::switch_cpus7.data  5352.941176                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.dcache.demandAvgMissLatency::total  5352.941176                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.dcache.overallAvgMissLatency::switch_cpus7.data  5352.941176                       # average overall miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMissLatency::total  5352.941176                       # average overall miss latency ((Tick/Count))
system.cpu7.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dcache.demandMshrMisses::switch_cpus7.data           51                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.dcache.demandMshrMisses::total           51                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.dcache.overallMshrMisses::switch_cpus7.data           51                       # number of overall MSHR misses (Count)
system.cpu7.dcache.overallMshrMisses::total           51                       # number of overall MSHR misses (Count)
system.cpu7.dcache.overallMshrUncacheable::switch_cpus7.data            1                       # number of overall MSHR uncacheable misses (Count)
system.cpu7.dcache.overallMshrUncacheable::total            1                       # number of overall MSHR uncacheable misses (Count)
system.cpu7.dcache.demandMshrMissLatency::switch_cpus7.data       222000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.dcache.demandMshrMissLatency::total       222000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.dcache.overallMshrMissLatency::switch_cpus7.data       222000                       # number of overall MSHR miss ticks (Tick)
system.cpu7.dcache.overallMshrMissLatency::total       222000                       # number of overall MSHR miss ticks (Tick)
system.cpu7.dcache.demandMshrMissRate::switch_cpus7.data     0.031815                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.dcache.demandMshrMissRate::total     0.031815                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.dcache.overallMshrMissRate::switch_cpus7.data     0.031815                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.dcache.overallMshrMissRate::total     0.031815                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.dcache.demandAvgMshrMissLatency::switch_cpus7.data  4352.941176                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.demandAvgMshrMissLatency::total  4352.941176                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMshrMissLatency::switch_cpus7.data  4352.941176                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMshrMissLatency::total  4352.941176                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.replacements                     0                       # number of replacements (Count)
system.cpu7.dcache.LockedRMWReadReq.hits::switch_cpus7.data            5                       # number of LockedRMWReadReq hits (Count)
system.cpu7.dcache.LockedRMWReadReq.hits::total            5                       # number of LockedRMWReadReq hits (Count)
system.cpu7.dcache.LockedRMWReadReq.misses::switch_cpus7.data            1                       # number of LockedRMWReadReq misses (Count)
system.cpu7.dcache.LockedRMWReadReq.misses::total            1                       # number of LockedRMWReadReq misses (Count)
system.cpu7.dcache.LockedRMWReadReq.missLatency::switch_cpus7.data        14000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.missLatency::total        14000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.accesses::switch_cpus7.data            6                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWReadReq.accesses::total            6                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWReadReq.missRate::switch_cpus7.data     0.166667                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.missRate::total     0.166667                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.avgMissLatency::switch_cpus7.data        14000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.avgMissLatency::total        14000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.mshrMisses::switch_cpus7.data            1                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu7.dcache.LockedRMWReadReq.mshrMisses::total            1                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu7.dcache.LockedRMWReadReq.mshrMissLatency::switch_cpus7.data        32000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.mshrMissLatency::total        32000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.mshrMissRate::switch_cpus7.data     0.166667                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.mshrMissRate::total     0.166667                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.avgMshrMissLatency::switch_cpus7.data        32000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.avgMshrMissLatency::total        32000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWWriteReq.hits::switch_cpus7.data            6                       # number of LockedRMWWriteReq hits (Count)
system.cpu7.dcache.LockedRMWWriteReq.hits::total            6                       # number of LockedRMWWriteReq hits (Count)
system.cpu7.dcache.LockedRMWWriteReq.accesses::switch_cpus7.data            6                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWWriteReq.accesses::total            6                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.hits::switch_cpus7.data         1013                       # number of ReadReq hits (Count)
system.cpu7.dcache.ReadReq.hits::total           1013                       # number of ReadReq hits (Count)
system.cpu7.dcache.ReadReq.misses::switch_cpus7.data           45                       # number of ReadReq misses (Count)
system.cpu7.dcache.ReadReq.misses::total           45                       # number of ReadReq misses (Count)
system.cpu7.dcache.ReadReq.missLatency::switch_cpus7.data       200000                       # number of ReadReq miss ticks (Tick)
system.cpu7.dcache.ReadReq.missLatency::total       200000                       # number of ReadReq miss ticks (Tick)
system.cpu7.dcache.ReadReq.accesses::switch_cpus7.data         1058                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.accesses::total         1058                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.missRate::switch_cpus7.data     0.042533                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.missRate::total     0.042533                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.avgMissLatency::switch_cpus7.data  4444.444444                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.avgMissLatency::total  4444.444444                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.mshrMisses::switch_cpus7.data           45                       # number of ReadReq MSHR misses (Count)
system.cpu7.dcache.ReadReq.mshrMisses::total           45                       # number of ReadReq MSHR misses (Count)
system.cpu7.dcache.ReadReq.mshrMissLatency::switch_cpus7.data       155000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.ReadReq.mshrMissLatency::total       155000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.ReadReq.mshrMissRate::switch_cpus7.data     0.042533                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.mshrMissRate::total     0.042533                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.avgMshrMissLatency::switch_cpus7.data  3444.444444                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.avgMshrMissLatency::total  3444.444444                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.hits::switch_cpus7.data          539                       # number of WriteReq hits (Count)
system.cpu7.dcache.WriteReq.hits::total           539                       # number of WriteReq hits (Count)
system.cpu7.dcache.WriteReq.misses::switch_cpus7.data            6                       # number of WriteReq misses (Count)
system.cpu7.dcache.WriteReq.misses::total            6                       # number of WriteReq misses (Count)
system.cpu7.dcache.WriteReq.missLatency::switch_cpus7.data        73000                       # number of WriteReq miss ticks (Tick)
system.cpu7.dcache.WriteReq.missLatency::total        73000                       # number of WriteReq miss ticks (Tick)
system.cpu7.dcache.WriteReq.accesses::switch_cpus7.data          545                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.WriteReq.accesses::total          545                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.WriteReq.missRate::switch_cpus7.data     0.011009                       # miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.missRate::total     0.011009                       # miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.avgMissLatency::switch_cpus7.data 12166.666667                       # average WriteReq miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.avgMissLatency::total 12166.666667                       # average WriteReq miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.mshrMisses::switch_cpus7.data            6                       # number of WriteReq MSHR misses (Count)
system.cpu7.dcache.WriteReq.mshrMisses::total            6                       # number of WriteReq MSHR misses (Count)
system.cpu7.dcache.WriteReq.mshrUncacheable::switch_cpus7.data            1                       # number of WriteReq MSHR uncacheable (Count)
system.cpu7.dcache.WriteReq.mshrUncacheable::total            1                       # number of WriteReq MSHR uncacheable (Count)
system.cpu7.dcache.WriteReq.mshrMissLatency::switch_cpus7.data        67000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu7.dcache.WriteReq.mshrMissLatency::total        67000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu7.dcache.WriteReq.mshrMissRate::switch_cpus7.data     0.011009                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.mshrMissRate::total     0.011009                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.avgMshrMissLatency::switch_cpus7.data 11166.666667                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.avgMshrMissLatency::total 11166.666667                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dcache.tags.tagsInUse         1227.937623                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.dcache.tags.totalRefs              175901                       # Total number of references to valid blocks. (Count)
system.cpu7.dcache.tags.sampledRefs              1258                       # Sample count of references to valid blocks. (Count)
system.cpu7.dcache.tags.avgRefs            139.825914                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.dcache.tags.occupancies::cpu7.data  1200.164577                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.dcache.tags.occupancies::switch_cpus7.data    27.773045                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.dcache.tags.avgOccs::cpu7.data     0.586018                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dcache.tags.avgOccs::switch_cpus7.data     0.013561                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dcache.tags.avgOccs::total       0.599579                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dcache.tags.occupanciesTaskId::1024         1231                       # Occupied blocks per task id (Count)
system.cpu7.dcache.tags.ageTaskId_1024::3         1178                       # Occupied blocks per task id, per block age (Count)
system.cpu7.dcache.tags.ageTaskId_1024::4           53                       # Occupied blocks per task id, per block age (Count)
system.cpu7.dcache.tags.ratioOccsTaskId::1024     0.601074                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.dcache.tags.tagAccesses              3277                       # Number of tag accesses (Count)
system.cpu7.dcache.tags.dataAccesses             3277                       # Number of data accesses (Count)
system.cpu7.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dtb_walker_cache.demandHits::switch_cpus7.mmu.dtb.walker            5                       # number of demand (read+write) hits (Count)
system.cpu7.dtb_walker_cache.demandHits::total            5                       # number of demand (read+write) hits (Count)
system.cpu7.dtb_walker_cache.overallHits::switch_cpus7.mmu.dtb.walker            5                       # number of overall hits (Count)
system.cpu7.dtb_walker_cache.overallHits::total            5                       # number of overall hits (Count)
system.cpu7.dtb_walker_cache.demandMisses::switch_cpus7.mmu.dtb.walker           11                       # number of demand (read+write) misses (Count)
system.cpu7.dtb_walker_cache.demandMisses::total           11                       # number of demand (read+write) misses (Count)
system.cpu7.dtb_walker_cache.overallMisses::switch_cpus7.mmu.dtb.walker           11                       # number of overall misses (Count)
system.cpu7.dtb_walker_cache.overallMisses::total           11                       # number of overall misses (Count)
system.cpu7.dtb_walker_cache.demandMissLatency::switch_cpus7.mmu.dtb.walker       143000                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.dtb_walker_cache.demandMissLatency::total       143000                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.dtb_walker_cache.overallMissLatency::switch_cpus7.mmu.dtb.walker       143000                       # number of overall miss ticks (Tick)
system.cpu7.dtb_walker_cache.overallMissLatency::total       143000                       # number of overall miss ticks (Tick)
system.cpu7.dtb_walker_cache.demandAccesses::switch_cpus7.mmu.dtb.walker           16                       # number of demand (read+write) accesses (Count)
system.cpu7.dtb_walker_cache.demandAccesses::total           16                       # number of demand (read+write) accesses (Count)
system.cpu7.dtb_walker_cache.overallAccesses::switch_cpus7.mmu.dtb.walker           16                       # number of overall (read+write) accesses (Count)
system.cpu7.dtb_walker_cache.overallAccesses::total           16                       # number of overall (read+write) accesses (Count)
system.cpu7.dtb_walker_cache.demandMissRate::switch_cpus7.mmu.dtb.walker     0.687500                       # miss rate for demand accesses (Ratio)
system.cpu7.dtb_walker_cache.demandMissRate::total     0.687500                       # miss rate for demand accesses (Ratio)
system.cpu7.dtb_walker_cache.overallMissRate::switch_cpus7.mmu.dtb.walker     0.687500                       # miss rate for overall accesses (Ratio)
system.cpu7.dtb_walker_cache.overallMissRate::total     0.687500                       # miss rate for overall accesses (Ratio)
system.cpu7.dtb_walker_cache.demandAvgMissLatency::switch_cpus7.mmu.dtb.walker        13000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.dtb_walker_cache.demandAvgMissLatency::total        13000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.dtb_walker_cache.overallAvgMissLatency::switch_cpus7.mmu.dtb.walker        13000                       # average overall miss latency ((Tick/Count))
system.cpu7.dtb_walker_cache.overallAvgMissLatency::total        13000                       # average overall miss latency ((Tick/Count))
system.cpu7.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dtb_walker_cache.demandMshrMisses::switch_cpus7.mmu.dtb.walker           11                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.dtb_walker_cache.demandMshrMisses::total           11                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.dtb_walker_cache.overallMshrMisses::switch_cpus7.mmu.dtb.walker           11                       # number of overall MSHR misses (Count)
system.cpu7.dtb_walker_cache.overallMshrMisses::total           11                       # number of overall MSHR misses (Count)
system.cpu7.dtb_walker_cache.demandMshrMissLatency::switch_cpus7.mmu.dtb.walker       132000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.dtb_walker_cache.demandMshrMissLatency::total       132000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.dtb_walker_cache.overallMshrMissLatency::switch_cpus7.mmu.dtb.walker       132000                       # number of overall MSHR miss ticks (Tick)
system.cpu7.dtb_walker_cache.overallMshrMissLatency::total       132000                       # number of overall MSHR miss ticks (Tick)
system.cpu7.dtb_walker_cache.demandMshrMissRate::switch_cpus7.mmu.dtb.walker     0.687500                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.dtb_walker_cache.demandMshrMissRate::total     0.687500                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.dtb_walker_cache.overallMshrMissRate::switch_cpus7.mmu.dtb.walker     0.687500                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.dtb_walker_cache.overallMshrMissRate::total     0.687500                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.dtb_walker_cache.demandAvgMshrMissLatency::switch_cpus7.mmu.dtb.walker        12000                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dtb_walker_cache.demandAvgMshrMissLatency::total        12000                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dtb_walker_cache.overallAvgMshrMissLatency::switch_cpus7.mmu.dtb.walker        12000                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dtb_walker_cache.overallAvgMshrMissLatency::total        12000                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dtb_walker_cache.replacements            8                       # number of replacements (Count)
system.cpu7.dtb_walker_cache.ReadReq.hits::switch_cpus7.mmu.dtb.walker            5                       # number of ReadReq hits (Count)
system.cpu7.dtb_walker_cache.ReadReq.hits::total            5                       # number of ReadReq hits (Count)
system.cpu7.dtb_walker_cache.ReadReq.misses::switch_cpus7.mmu.dtb.walker           11                       # number of ReadReq misses (Count)
system.cpu7.dtb_walker_cache.ReadReq.misses::total           11                       # number of ReadReq misses (Count)
system.cpu7.dtb_walker_cache.ReadReq.missLatency::switch_cpus7.mmu.dtb.walker       143000                       # number of ReadReq miss ticks (Tick)
system.cpu7.dtb_walker_cache.ReadReq.missLatency::total       143000                       # number of ReadReq miss ticks (Tick)
system.cpu7.dtb_walker_cache.ReadReq.accesses::switch_cpus7.mmu.dtb.walker           16                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.dtb_walker_cache.ReadReq.accesses::total           16                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.dtb_walker_cache.ReadReq.missRate::switch_cpus7.mmu.dtb.walker     0.687500                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.dtb_walker_cache.ReadReq.missRate::total     0.687500                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.dtb_walker_cache.ReadReq.avgMissLatency::switch_cpus7.mmu.dtb.walker        13000                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.dtb_walker_cache.ReadReq.avgMissLatency::total        13000                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.dtb_walker_cache.ReadReq.mshrMisses::switch_cpus7.mmu.dtb.walker           11                       # number of ReadReq MSHR misses (Count)
system.cpu7.dtb_walker_cache.ReadReq.mshrMisses::total           11                       # number of ReadReq MSHR misses (Count)
system.cpu7.dtb_walker_cache.ReadReq.mshrMissLatency::switch_cpus7.mmu.dtb.walker       132000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.dtb_walker_cache.ReadReq.mshrMissLatency::total       132000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.dtb_walker_cache.ReadReq.mshrMissRate::switch_cpus7.mmu.dtb.walker     0.687500                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.dtb_walker_cache.ReadReq.mshrMissRate::total     0.687500                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.dtb_walker_cache.ReadReq.avgMshrMissLatency::switch_cpus7.mmu.dtb.walker        12000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.dtb_walker_cache.ReadReq.avgMshrMissLatency::total        12000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dtb_walker_cache.tags.tagsInUse    10.101599                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.dtb_walker_cache.tags.totalRefs          117                       # Total number of references to valid blocks. (Count)
system.cpu7.dtb_walker_cache.tags.sampledRefs           19                       # Sample count of references to valid blocks. (Count)
system.cpu7.dtb_walker_cache.tags.avgRefs     6.157895                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.dtb_walker_cache.tags.occupancies::cpu7.mmu.dtb.walker     5.898395                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.dtb_walker_cache.tags.occupancies::switch_cpus7.mmu.dtb.walker     4.203204                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.dtb_walker_cache.tags.avgOccs::cpu7.mmu.dtb.walker     0.368650                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dtb_walker_cache.tags.avgOccs::switch_cpus7.mmu.dtb.walker     0.262700                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dtb_walker_cache.tags.avgOccs::total     0.631350                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dtb_walker_cache.tags.occupanciesTaskId::1024           11                       # Occupied blocks per task id (Count)
system.cpu7.dtb_walker_cache.tags.ageTaskId_1024::3           10                       # Occupied blocks per task id, per block age (Count)
system.cpu7.dtb_walker_cache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu7.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.687500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.dtb_walker_cache.tags.tagAccesses           43                       # Number of tag accesses (Count)
system.cpu7.dtb_walker_cache.tags.dataAccesses           43                       # Number of data accesses (Count)
system.cpu7.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu7.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu7.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu7.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu7.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu7.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu7.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu7.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu7.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu7.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu7.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu7.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu7.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu7.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu7.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu7.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu7.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu7.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu7.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu7.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu7.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu7.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu7.icache.demandHits::switch_cpus7.inst         4990                       # number of demand (read+write) hits (Count)
system.cpu7.icache.demandHits::total             4990                       # number of demand (read+write) hits (Count)
system.cpu7.icache.overallHits::switch_cpus7.inst         4990                       # number of overall hits (Count)
system.cpu7.icache.overallHits::total            4990                       # number of overall hits (Count)
system.cpu7.icache.demandAccesses::switch_cpus7.inst         4990                       # number of demand (read+write) accesses (Count)
system.cpu7.icache.demandAccesses::total         4990                       # number of demand (read+write) accesses (Count)
system.cpu7.icache.overallAccesses::switch_cpus7.inst         4990                       # number of overall (read+write) accesses (Count)
system.cpu7.icache.overallAccesses::total         4990                       # number of overall (read+write) accesses (Count)
system.cpu7.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.icache.replacements                     0                       # number of replacements (Count)
system.cpu7.icache.ReadReq.hits::switch_cpus7.inst         4990                       # number of ReadReq hits (Count)
system.cpu7.icache.ReadReq.hits::total           4990                       # number of ReadReq hits (Count)
system.cpu7.icache.ReadReq.accesses::switch_cpus7.inst         4990                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.icache.ReadReq.accesses::total         4990                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.icache.tags.tagsInUse                2735                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.icache.tags.totalRefs             4375817                       # Total number of references to valid blocks. (Count)
system.cpu7.icache.tags.sampledRefs              2735                       # Sample count of references to valid blocks. (Count)
system.cpu7.icache.tags.avgRefs           1599.933090                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.icache.tags.occupancies::cpu7.inst         2735                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.icache.tags.avgOccs::cpu7.inst     0.667725                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.icache.tags.avgOccs::total       0.667725                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.icache.tags.occupanciesTaskId::1024         2735                       # Occupied blocks per task id (Count)
system.cpu7.icache.tags.ageTaskId_1024::3         2268                       # Occupied blocks per task id, per block age (Count)
system.cpu7.icache.tags.ageTaskId_1024::4          467                       # Occupied blocks per task id, per block age (Count)
system.cpu7.icache.tags.ratioOccsTaskId::1024     0.667725                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.icache.tags.tagAccesses              9980                       # Number of tag accesses (Count)
system.cpu7.icache.tags.dataAccesses             9980                       # Number of data accesses (Count)
system.cpu7.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu7.itb_walker_cache.demandHits::switch_cpus7.mmu.itb.walker            3                       # number of demand (read+write) hits (Count)
system.cpu7.itb_walker_cache.demandHits::total            3                       # number of demand (read+write) hits (Count)
system.cpu7.itb_walker_cache.overallHits::switch_cpus7.mmu.itb.walker            3                       # number of overall hits (Count)
system.cpu7.itb_walker_cache.overallHits::total            3                       # number of overall hits (Count)
system.cpu7.itb_walker_cache.demandMisses::switch_cpus7.mmu.itb.walker            3                       # number of demand (read+write) misses (Count)
system.cpu7.itb_walker_cache.demandMisses::total            3                       # number of demand (read+write) misses (Count)
system.cpu7.itb_walker_cache.overallMisses::switch_cpus7.mmu.itb.walker            3                       # number of overall misses (Count)
system.cpu7.itb_walker_cache.overallMisses::total            3                       # number of overall misses (Count)
system.cpu7.itb_walker_cache.demandMissLatency::switch_cpus7.mmu.itb.walker        42000                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.itb_walker_cache.demandMissLatency::total        42000                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.itb_walker_cache.overallMissLatency::switch_cpus7.mmu.itb.walker        42000                       # number of overall miss ticks (Tick)
system.cpu7.itb_walker_cache.overallMissLatency::total        42000                       # number of overall miss ticks (Tick)
system.cpu7.itb_walker_cache.demandAccesses::switch_cpus7.mmu.itb.walker            6                       # number of demand (read+write) accesses (Count)
system.cpu7.itb_walker_cache.demandAccesses::total            6                       # number of demand (read+write) accesses (Count)
system.cpu7.itb_walker_cache.overallAccesses::switch_cpus7.mmu.itb.walker            6                       # number of overall (read+write) accesses (Count)
system.cpu7.itb_walker_cache.overallAccesses::total            6                       # number of overall (read+write) accesses (Count)
system.cpu7.itb_walker_cache.demandMissRate::switch_cpus7.mmu.itb.walker     0.500000                       # miss rate for demand accesses (Ratio)
system.cpu7.itb_walker_cache.demandMissRate::total     0.500000                       # miss rate for demand accesses (Ratio)
system.cpu7.itb_walker_cache.overallMissRate::switch_cpus7.mmu.itb.walker     0.500000                       # miss rate for overall accesses (Ratio)
system.cpu7.itb_walker_cache.overallMissRate::total     0.500000                       # miss rate for overall accesses (Ratio)
system.cpu7.itb_walker_cache.demandAvgMissLatency::switch_cpus7.mmu.itb.walker        14000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.itb_walker_cache.demandAvgMissLatency::total        14000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.itb_walker_cache.overallAvgMissLatency::switch_cpus7.mmu.itb.walker        14000                       # average overall miss latency ((Tick/Count))
system.cpu7.itb_walker_cache.overallAvgMissLatency::total        14000                       # average overall miss latency ((Tick/Count))
system.cpu7.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.itb_walker_cache.demandMshrMisses::switch_cpus7.mmu.itb.walker            3                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.itb_walker_cache.demandMshrMisses::total            3                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.itb_walker_cache.overallMshrMisses::switch_cpus7.mmu.itb.walker            3                       # number of overall MSHR misses (Count)
system.cpu7.itb_walker_cache.overallMshrMisses::total            3                       # number of overall MSHR misses (Count)
system.cpu7.itb_walker_cache.demandMshrMissLatency::switch_cpus7.mmu.itb.walker        39000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.itb_walker_cache.demandMshrMissLatency::total        39000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.itb_walker_cache.overallMshrMissLatency::switch_cpus7.mmu.itb.walker        39000                       # number of overall MSHR miss ticks (Tick)
system.cpu7.itb_walker_cache.overallMshrMissLatency::total        39000                       # number of overall MSHR miss ticks (Tick)
system.cpu7.itb_walker_cache.demandMshrMissRate::switch_cpus7.mmu.itb.walker     0.500000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.itb_walker_cache.demandMshrMissRate::total     0.500000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.itb_walker_cache.overallMshrMissRate::switch_cpus7.mmu.itb.walker     0.500000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.itb_walker_cache.overallMshrMissRate::total     0.500000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.itb_walker_cache.demandAvgMshrMissLatency::switch_cpus7.mmu.itb.walker        13000                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.itb_walker_cache.demandAvgMshrMissLatency::total        13000                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.itb_walker_cache.overallAvgMshrMissLatency::switch_cpus7.mmu.itb.walker        13000                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.itb_walker_cache.overallAvgMshrMissLatency::total        13000                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.itb_walker_cache.replacements            3                       # number of replacements (Count)
system.cpu7.itb_walker_cache.ReadReq.hits::switch_cpus7.mmu.itb.walker            3                       # number of ReadReq hits (Count)
system.cpu7.itb_walker_cache.ReadReq.hits::total            3                       # number of ReadReq hits (Count)
system.cpu7.itb_walker_cache.ReadReq.misses::switch_cpus7.mmu.itb.walker            3                       # number of ReadReq misses (Count)
system.cpu7.itb_walker_cache.ReadReq.misses::total            3                       # number of ReadReq misses (Count)
system.cpu7.itb_walker_cache.ReadReq.missLatency::switch_cpus7.mmu.itb.walker        42000                       # number of ReadReq miss ticks (Tick)
system.cpu7.itb_walker_cache.ReadReq.missLatency::total        42000                       # number of ReadReq miss ticks (Tick)
system.cpu7.itb_walker_cache.ReadReq.accesses::switch_cpus7.mmu.itb.walker            6                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.itb_walker_cache.ReadReq.accesses::total            6                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.itb_walker_cache.ReadReq.missRate::switch_cpus7.mmu.itb.walker     0.500000                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.itb_walker_cache.ReadReq.missRate::total     0.500000                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.itb_walker_cache.ReadReq.avgMissLatency::switch_cpus7.mmu.itb.walker        14000                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.itb_walker_cache.ReadReq.avgMissLatency::total        14000                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.itb_walker_cache.ReadReq.mshrMisses::switch_cpus7.mmu.itb.walker            3                       # number of ReadReq MSHR misses (Count)
system.cpu7.itb_walker_cache.ReadReq.mshrMisses::total            3                       # number of ReadReq MSHR misses (Count)
system.cpu7.itb_walker_cache.ReadReq.mshrMissLatency::switch_cpus7.mmu.itb.walker        39000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.itb_walker_cache.ReadReq.mshrMissLatency::total        39000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.itb_walker_cache.ReadReq.mshrMissRate::switch_cpus7.mmu.itb.walker     0.500000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.itb_walker_cache.ReadReq.mshrMissRate::total     0.500000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.itb_walker_cache.ReadReq.avgMshrMissLatency::switch_cpus7.mmu.itb.walker        13000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.itb_walker_cache.ReadReq.avgMshrMissLatency::total        13000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.itb_walker_cache.tags.tagsInUse           12                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.itb_walker_cache.tags.totalRefs          152                       # Total number of references to valid blocks. (Count)
system.cpu7.itb_walker_cache.tags.sampledRefs           15                       # Sample count of references to valid blocks. (Count)
system.cpu7.itb_walker_cache.tags.avgRefs    10.133333                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.itb_walker_cache.tags.occupancies::cpu7.mmu.itb.walker     9.898503                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.itb_walker_cache.tags.occupancies::switch_cpus7.mmu.itb.walker     2.101497                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.itb_walker_cache.tags.avgOccs::cpu7.mmu.itb.walker     0.618656                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.itb_walker_cache.tags.avgOccs::switch_cpus7.mmu.itb.walker     0.131344                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.itb_walker_cache.tags.avgOccs::total     0.750000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.itb_walker_cache.tags.occupanciesTaskId::1024           12                       # Occupied blocks per task id (Count)
system.cpu7.itb_walker_cache.tags.ageTaskId_1024::3           12                       # Occupied blocks per task id, per block age (Count)
system.cpu7.itb_walker_cache.tags.ratioOccsTaskId::1024     0.750000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.itb_walker_cache.tags.tagAccesses           15                       # Number of tag accesses (Count)
system.cpu7.itb_walker_cache.tags.dataAccesses           15                       # Number of data accesses (Count)
system.cpu7.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu7.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu7.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu7.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu7.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu7.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu7.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::OFF   2328428500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu7.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu7.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu8.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu8.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu8.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu8.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu8.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu8.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu8.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu8.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu8.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu8.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu8.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu8.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu8.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu8.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu8.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu8.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu8.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu8.dcache.demandHits::switch_cpus8.data         1890                       # number of demand (read+write) hits (Count)
system.cpu8.dcache.demandHits::total             1890                       # number of demand (read+write) hits (Count)
system.cpu8.dcache.overallHits::switch_cpus8.data         1896                       # number of overall hits (Count)
system.cpu8.dcache.overallHits::total            1896                       # number of overall hits (Count)
system.cpu8.dcache.demandMisses::switch_cpus8.data           67                       # number of demand (read+write) misses (Count)
system.cpu8.dcache.demandMisses::total             67                       # number of demand (read+write) misses (Count)
system.cpu8.dcache.overallMisses::switch_cpus8.data           71                       # number of overall misses (Count)
system.cpu8.dcache.overallMisses::total            71                       # number of overall misses (Count)
system.cpu8.dcache.demandMissLatency::switch_cpus8.data       454000                       # number of demand (read+write) miss ticks (Tick)
system.cpu8.dcache.demandMissLatency::total       454000                       # number of demand (read+write) miss ticks (Tick)
system.cpu8.dcache.overallMissLatency::switch_cpus8.data       454000                       # number of overall miss ticks (Tick)
system.cpu8.dcache.overallMissLatency::total       454000                       # number of overall miss ticks (Tick)
system.cpu8.dcache.demandAccesses::switch_cpus8.data         1957                       # number of demand (read+write) accesses (Count)
system.cpu8.dcache.demandAccesses::total         1957                       # number of demand (read+write) accesses (Count)
system.cpu8.dcache.overallAccesses::switch_cpus8.data         1967                       # number of overall (read+write) accesses (Count)
system.cpu8.dcache.overallAccesses::total         1967                       # number of overall (read+write) accesses (Count)
system.cpu8.dcache.demandMissRate::switch_cpus8.data     0.034236                       # miss rate for demand accesses (Ratio)
system.cpu8.dcache.demandMissRate::total     0.034236                       # miss rate for demand accesses (Ratio)
system.cpu8.dcache.overallMissRate::switch_cpus8.data     0.036096                       # miss rate for overall accesses (Ratio)
system.cpu8.dcache.overallMissRate::total     0.036096                       # miss rate for overall accesses (Ratio)
system.cpu8.dcache.demandAvgMissLatency::switch_cpus8.data  6776.119403                       # average overall miss latency in ticks ((Tick/Count))
system.cpu8.dcache.demandAvgMissLatency::total  6776.119403                       # average overall miss latency in ticks ((Tick/Count))
system.cpu8.dcache.overallAvgMissLatency::switch_cpus8.data  6394.366197                       # average overall miss latency ((Tick/Count))
system.cpu8.dcache.overallAvgMissLatency::total  6394.366197                       # average overall miss latency ((Tick/Count))
system.cpu8.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu8.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu8.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu8.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu8.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.dcache.writebacks::writebacks            9                       # number of writebacks (Count)
system.cpu8.dcache.writebacks::total                9                       # number of writebacks (Count)
system.cpu8.dcache.demandMshrHits::switch_cpus8.data            4                       # number of demand (read+write) MSHR hits (Count)
system.cpu8.dcache.demandMshrHits::total            4                       # number of demand (read+write) MSHR hits (Count)
system.cpu8.dcache.overallMshrHits::switch_cpus8.data            4                       # number of overall MSHR hits (Count)
system.cpu8.dcache.overallMshrHits::total            4                       # number of overall MSHR hits (Count)
system.cpu8.dcache.demandMshrMisses::switch_cpus8.data           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu8.dcache.demandMshrMisses::total           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu8.dcache.overallMshrMisses::switch_cpus8.data           67                       # number of overall MSHR misses (Count)
system.cpu8.dcache.overallMshrMisses::total           67                       # number of overall MSHR misses (Count)
system.cpu8.dcache.overallMshrUncacheable::switch_cpus8.data            1                       # number of overall MSHR uncacheable misses (Count)
system.cpu8.dcache.overallMshrUncacheable::total            1                       # number of overall MSHR uncacheable misses (Count)
system.cpu8.dcache.demandMshrMissLatency::switch_cpus8.data       366000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu8.dcache.demandMshrMissLatency::total       366000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu8.dcache.overallMshrMissLatency::switch_cpus8.data       415000                       # number of overall MSHR miss ticks (Tick)
system.cpu8.dcache.overallMshrMissLatency::total       415000                       # number of overall MSHR miss ticks (Tick)
system.cpu8.dcache.demandMshrMissRate::switch_cpus8.data     0.032192                       # mshr miss ratio for demand accesses (Ratio)
system.cpu8.dcache.demandMshrMissRate::total     0.032192                       # mshr miss ratio for demand accesses (Ratio)
system.cpu8.dcache.overallMshrMissRate::switch_cpus8.data     0.034062                       # mshr miss ratio for overall accesses (Ratio)
system.cpu8.dcache.overallMshrMissRate::total     0.034062                       # mshr miss ratio for overall accesses (Ratio)
system.cpu8.dcache.demandAvgMshrMissLatency::switch_cpus8.data  5809.523810                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.dcache.demandAvgMshrMissLatency::total  5809.523810                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.dcache.overallAvgMshrMissLatency::switch_cpus8.data  6194.029851                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.dcache.overallAvgMshrMissLatency::total  6194.029851                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.dcache.replacements                     9                       # number of replacements (Count)
system.cpu8.dcache.LockedRMWReadReq.hits::switch_cpus8.data            5                       # number of LockedRMWReadReq hits (Count)
system.cpu8.dcache.LockedRMWReadReq.hits::total            5                       # number of LockedRMWReadReq hits (Count)
system.cpu8.dcache.LockedRMWReadReq.misses::switch_cpus8.data            1                       # number of LockedRMWReadReq misses (Count)
system.cpu8.dcache.LockedRMWReadReq.misses::total            1                       # number of LockedRMWReadReq misses (Count)
system.cpu8.dcache.LockedRMWReadReq.missLatency::switch_cpus8.data        14000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu8.dcache.LockedRMWReadReq.missLatency::total        14000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu8.dcache.LockedRMWReadReq.accesses::switch_cpus8.data            6                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu8.dcache.LockedRMWReadReq.accesses::total            6                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu8.dcache.LockedRMWReadReq.missRate::switch_cpus8.data     0.166667                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu8.dcache.LockedRMWReadReq.missRate::total     0.166667                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu8.dcache.LockedRMWReadReq.avgMissLatency::switch_cpus8.data        14000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu8.dcache.LockedRMWReadReq.avgMissLatency::total        14000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu8.dcache.LockedRMWReadReq.mshrMisses::switch_cpus8.data            1                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu8.dcache.LockedRMWReadReq.mshrMisses::total            1                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu8.dcache.LockedRMWReadReq.mshrMissLatency::switch_cpus8.data        32000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu8.dcache.LockedRMWReadReq.mshrMissLatency::total        32000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu8.dcache.LockedRMWReadReq.mshrMissRate::switch_cpus8.data     0.166667                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu8.dcache.LockedRMWReadReq.mshrMissRate::total     0.166667                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu8.dcache.LockedRMWReadReq.avgMshrMissLatency::switch_cpus8.data        32000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu8.dcache.LockedRMWReadReq.avgMshrMissLatency::total        32000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu8.dcache.LockedRMWWriteReq.hits::switch_cpus8.data            6                       # number of LockedRMWWriteReq hits (Count)
system.cpu8.dcache.LockedRMWWriteReq.hits::total            6                       # number of LockedRMWWriteReq hits (Count)
system.cpu8.dcache.LockedRMWWriteReq.accesses::switch_cpus8.data            6                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu8.dcache.LockedRMWWriteReq.accesses::total            6                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu8.dcache.ReadReq.hits::switch_cpus8.data         1224                       # number of ReadReq hits (Count)
system.cpu8.dcache.ReadReq.hits::total           1224                       # number of ReadReq hits (Count)
system.cpu8.dcache.ReadReq.misses::switch_cpus8.data           59                       # number of ReadReq misses (Count)
system.cpu8.dcache.ReadReq.misses::total           59                       # number of ReadReq misses (Count)
system.cpu8.dcache.ReadReq.missLatency::switch_cpus8.data       355000                       # number of ReadReq miss ticks (Tick)
system.cpu8.dcache.ReadReq.missLatency::total       355000                       # number of ReadReq miss ticks (Tick)
system.cpu8.dcache.ReadReq.accesses::switch_cpus8.data         1283                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu8.dcache.ReadReq.accesses::total         1283                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu8.dcache.ReadReq.missRate::switch_cpus8.data     0.045986                       # miss rate for ReadReq accesses (Ratio)
system.cpu8.dcache.ReadReq.missRate::total     0.045986                       # miss rate for ReadReq accesses (Ratio)
system.cpu8.dcache.ReadReq.avgMissLatency::switch_cpus8.data  6016.949153                       # average ReadReq miss latency ((Tick/Count))
system.cpu8.dcache.ReadReq.avgMissLatency::total  6016.949153                       # average ReadReq miss latency ((Tick/Count))
system.cpu8.dcache.ReadReq.mshrHits::switch_cpus8.data            4                       # number of ReadReq MSHR hits (Count)
system.cpu8.dcache.ReadReq.mshrHits::total            4                       # number of ReadReq MSHR hits (Count)
system.cpu8.dcache.ReadReq.mshrMisses::switch_cpus8.data           55                       # number of ReadReq MSHR misses (Count)
system.cpu8.dcache.ReadReq.mshrMisses::total           55                       # number of ReadReq MSHR misses (Count)
system.cpu8.dcache.ReadReq.mshrMissLatency::switch_cpus8.data       275000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu8.dcache.ReadReq.mshrMissLatency::total       275000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu8.dcache.ReadReq.mshrMissRate::switch_cpus8.data     0.042868                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu8.dcache.ReadReq.mshrMissRate::total     0.042868                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu8.dcache.ReadReq.avgMshrMissLatency::switch_cpus8.data         5000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu8.dcache.ReadReq.avgMshrMissLatency::total         5000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu8.dcache.SoftPFReq.hits::switch_cpus8.data            6                       # number of SoftPFReq hits (Count)
system.cpu8.dcache.SoftPFReq.hits::total            6                       # number of SoftPFReq hits (Count)
system.cpu8.dcache.SoftPFReq.misses::switch_cpus8.data            4                       # number of SoftPFReq misses (Count)
system.cpu8.dcache.SoftPFReq.misses::total            4                       # number of SoftPFReq misses (Count)
system.cpu8.dcache.SoftPFReq.accesses::switch_cpus8.data           10                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu8.dcache.SoftPFReq.accesses::total           10                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu8.dcache.SoftPFReq.missRate::switch_cpus8.data     0.400000                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu8.dcache.SoftPFReq.missRate::total     0.400000                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu8.dcache.SoftPFReq.mshrMisses::switch_cpus8.data            4                       # number of SoftPFReq MSHR misses (Count)
system.cpu8.dcache.SoftPFReq.mshrMisses::total            4                       # number of SoftPFReq MSHR misses (Count)
system.cpu8.dcache.SoftPFReq.mshrMissLatency::switch_cpus8.data        49000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu8.dcache.SoftPFReq.mshrMissLatency::total        49000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu8.dcache.SoftPFReq.mshrMissRate::switch_cpus8.data     0.400000                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu8.dcache.SoftPFReq.mshrMissRate::total     0.400000                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu8.dcache.SoftPFReq.avgMshrMissLatency::switch_cpus8.data        12250                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu8.dcache.SoftPFReq.avgMshrMissLatency::total        12250                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu8.dcache.WriteReq.hits::switch_cpus8.data          666                       # number of WriteReq hits (Count)
system.cpu8.dcache.WriteReq.hits::total           666                       # number of WriteReq hits (Count)
system.cpu8.dcache.WriteReq.misses::switch_cpus8.data            8                       # number of WriteReq misses (Count)
system.cpu8.dcache.WriteReq.misses::total            8                       # number of WriteReq misses (Count)
system.cpu8.dcache.WriteReq.missLatency::switch_cpus8.data        99000                       # number of WriteReq miss ticks (Tick)
system.cpu8.dcache.WriteReq.missLatency::total        99000                       # number of WriteReq miss ticks (Tick)
system.cpu8.dcache.WriteReq.accesses::switch_cpus8.data          674                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu8.dcache.WriteReq.accesses::total          674                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu8.dcache.WriteReq.missRate::switch_cpus8.data     0.011869                       # miss rate for WriteReq accesses (Ratio)
system.cpu8.dcache.WriteReq.missRate::total     0.011869                       # miss rate for WriteReq accesses (Ratio)
system.cpu8.dcache.WriteReq.avgMissLatency::switch_cpus8.data        12375                       # average WriteReq miss latency ((Tick/Count))
system.cpu8.dcache.WriteReq.avgMissLatency::total        12375                       # average WriteReq miss latency ((Tick/Count))
system.cpu8.dcache.WriteReq.mshrMisses::switch_cpus8.data            8                       # number of WriteReq MSHR misses (Count)
system.cpu8.dcache.WriteReq.mshrMisses::total            8                       # number of WriteReq MSHR misses (Count)
system.cpu8.dcache.WriteReq.mshrUncacheable::switch_cpus8.data            1                       # number of WriteReq MSHR uncacheable (Count)
system.cpu8.dcache.WriteReq.mshrUncacheable::total            1                       # number of WriteReq MSHR uncacheable (Count)
system.cpu8.dcache.WriteReq.mshrMissLatency::switch_cpus8.data        91000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu8.dcache.WriteReq.mshrMissLatency::total        91000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu8.dcache.WriteReq.mshrMissRate::switch_cpus8.data     0.011869                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu8.dcache.WriteReq.mshrMissRate::total     0.011869                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu8.dcache.WriteReq.avgMshrMissLatency::switch_cpus8.data        11375                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu8.dcache.WriteReq.avgMshrMissLatency::total        11375                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu8.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.dcache.tags.tagsInUse         1564.224955                       # Average ticks per tags in use ((Tick/Count))
system.cpu8.dcache.tags.totalRefs              182530                       # Total number of references to valid blocks. (Count)
system.cpu8.dcache.tags.sampledRefs              1595                       # Sample count of references to valid blocks. (Count)
system.cpu8.dcache.tags.avgRefs            114.438871                       # Average number of references to valid blocks. ((Count/Count))
system.cpu8.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu8.dcache.tags.occupancies::cpu8.data  1517.589413                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu8.dcache.tags.occupancies::switch_cpus8.data    46.635542                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu8.dcache.tags.avgOccs::cpu8.data     0.741010                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.dcache.tags.avgOccs::switch_cpus8.data     0.022771                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.dcache.tags.avgOccs::total       0.763782                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.dcache.tags.occupanciesTaskId::1024         1558                       # Occupied blocks per task id (Count)
system.cpu8.dcache.tags.ageTaskId_1024::3          600                       # Occupied blocks per task id, per block age (Count)
system.cpu8.dcache.tags.ageTaskId_1024::4          958                       # Occupied blocks per task id, per block age (Count)
system.cpu8.dcache.tags.ratioOccsTaskId::1024     0.760742                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu8.dcache.tags.tagAccesses              4021                       # Number of tag accesses (Count)
system.cpu8.dcache.tags.dataAccesses             4021                       # Number of data accesses (Count)
system.cpu8.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.dtb_walker_cache.demandHits::switch_cpus8.mmu.dtb.walker           14                       # number of demand (read+write) hits (Count)
system.cpu8.dtb_walker_cache.demandHits::total           14                       # number of demand (read+write) hits (Count)
system.cpu8.dtb_walker_cache.overallHits::switch_cpus8.mmu.dtb.walker           14                       # number of overall hits (Count)
system.cpu8.dtb_walker_cache.overallHits::total           14                       # number of overall hits (Count)
system.cpu8.dtb_walker_cache.demandMisses::switch_cpus8.mmu.dtb.walker           15                       # number of demand (read+write) misses (Count)
system.cpu8.dtb_walker_cache.demandMisses::total           15                       # number of demand (read+write) misses (Count)
system.cpu8.dtb_walker_cache.overallMisses::switch_cpus8.mmu.dtb.walker           15                       # number of overall misses (Count)
system.cpu8.dtb_walker_cache.overallMisses::total           15                       # number of overall misses (Count)
system.cpu8.dtb_walker_cache.demandMissLatency::switch_cpus8.mmu.dtb.walker       187000                       # number of demand (read+write) miss ticks (Tick)
system.cpu8.dtb_walker_cache.demandMissLatency::total       187000                       # number of demand (read+write) miss ticks (Tick)
system.cpu8.dtb_walker_cache.overallMissLatency::switch_cpus8.mmu.dtb.walker       187000                       # number of overall miss ticks (Tick)
system.cpu8.dtb_walker_cache.overallMissLatency::total       187000                       # number of overall miss ticks (Tick)
system.cpu8.dtb_walker_cache.demandAccesses::switch_cpus8.mmu.dtb.walker           29                       # number of demand (read+write) accesses (Count)
system.cpu8.dtb_walker_cache.demandAccesses::total           29                       # number of demand (read+write) accesses (Count)
system.cpu8.dtb_walker_cache.overallAccesses::switch_cpus8.mmu.dtb.walker           29                       # number of overall (read+write) accesses (Count)
system.cpu8.dtb_walker_cache.overallAccesses::total           29                       # number of overall (read+write) accesses (Count)
system.cpu8.dtb_walker_cache.demandMissRate::switch_cpus8.mmu.dtb.walker     0.517241                       # miss rate for demand accesses (Ratio)
system.cpu8.dtb_walker_cache.demandMissRate::total     0.517241                       # miss rate for demand accesses (Ratio)
system.cpu8.dtb_walker_cache.overallMissRate::switch_cpus8.mmu.dtb.walker     0.517241                       # miss rate for overall accesses (Ratio)
system.cpu8.dtb_walker_cache.overallMissRate::total     0.517241                       # miss rate for overall accesses (Ratio)
system.cpu8.dtb_walker_cache.demandAvgMissLatency::switch_cpus8.mmu.dtb.walker 12466.666667                       # average overall miss latency in ticks ((Tick/Count))
system.cpu8.dtb_walker_cache.demandAvgMissLatency::total 12466.666667                       # average overall miss latency in ticks ((Tick/Count))
system.cpu8.dtb_walker_cache.overallAvgMissLatency::switch_cpus8.mmu.dtb.walker 12466.666667                       # average overall miss latency ((Tick/Count))
system.cpu8.dtb_walker_cache.overallAvgMissLatency::total 12466.666667                       # average overall miss latency ((Tick/Count))
system.cpu8.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu8.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu8.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu8.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu8.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.dtb_walker_cache.writebacks::writebacks            2                       # number of writebacks (Count)
system.cpu8.dtb_walker_cache.writebacks::total            2                       # number of writebacks (Count)
system.cpu8.dtb_walker_cache.demandMshrMisses::switch_cpus8.mmu.dtb.walker           15                       # number of demand (read+write) MSHR misses (Count)
system.cpu8.dtb_walker_cache.demandMshrMisses::total           15                       # number of demand (read+write) MSHR misses (Count)
system.cpu8.dtb_walker_cache.overallMshrMisses::switch_cpus8.mmu.dtb.walker           15                       # number of overall MSHR misses (Count)
system.cpu8.dtb_walker_cache.overallMshrMisses::total           15                       # number of overall MSHR misses (Count)
system.cpu8.dtb_walker_cache.demandMshrMissLatency::switch_cpus8.mmu.dtb.walker       172000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu8.dtb_walker_cache.demandMshrMissLatency::total       172000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu8.dtb_walker_cache.overallMshrMissLatency::switch_cpus8.mmu.dtb.walker       172000                       # number of overall MSHR miss ticks (Tick)
system.cpu8.dtb_walker_cache.overallMshrMissLatency::total       172000                       # number of overall MSHR miss ticks (Tick)
system.cpu8.dtb_walker_cache.demandMshrMissRate::switch_cpus8.mmu.dtb.walker     0.517241                       # mshr miss ratio for demand accesses (Ratio)
system.cpu8.dtb_walker_cache.demandMshrMissRate::total     0.517241                       # mshr miss ratio for demand accesses (Ratio)
system.cpu8.dtb_walker_cache.overallMshrMissRate::switch_cpus8.mmu.dtb.walker     0.517241                       # mshr miss ratio for overall accesses (Ratio)
system.cpu8.dtb_walker_cache.overallMshrMissRate::total     0.517241                       # mshr miss ratio for overall accesses (Ratio)
system.cpu8.dtb_walker_cache.demandAvgMshrMissLatency::switch_cpus8.mmu.dtb.walker 11466.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.dtb_walker_cache.demandAvgMshrMissLatency::total 11466.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.dtb_walker_cache.overallAvgMshrMissLatency::switch_cpus8.mmu.dtb.walker 11466.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.dtb_walker_cache.overallAvgMshrMissLatency::total 11466.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.dtb_walker_cache.replacements           10                       # number of replacements (Count)
system.cpu8.dtb_walker_cache.ReadReq.hits::switch_cpus8.mmu.dtb.walker           14                       # number of ReadReq hits (Count)
system.cpu8.dtb_walker_cache.ReadReq.hits::total           14                       # number of ReadReq hits (Count)
system.cpu8.dtb_walker_cache.ReadReq.misses::switch_cpus8.mmu.dtb.walker           15                       # number of ReadReq misses (Count)
system.cpu8.dtb_walker_cache.ReadReq.misses::total           15                       # number of ReadReq misses (Count)
system.cpu8.dtb_walker_cache.ReadReq.missLatency::switch_cpus8.mmu.dtb.walker       187000                       # number of ReadReq miss ticks (Tick)
system.cpu8.dtb_walker_cache.ReadReq.missLatency::total       187000                       # number of ReadReq miss ticks (Tick)
system.cpu8.dtb_walker_cache.ReadReq.accesses::switch_cpus8.mmu.dtb.walker           29                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu8.dtb_walker_cache.ReadReq.accesses::total           29                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu8.dtb_walker_cache.ReadReq.missRate::switch_cpus8.mmu.dtb.walker     0.517241                       # miss rate for ReadReq accesses (Ratio)
system.cpu8.dtb_walker_cache.ReadReq.missRate::total     0.517241                       # miss rate for ReadReq accesses (Ratio)
system.cpu8.dtb_walker_cache.ReadReq.avgMissLatency::switch_cpus8.mmu.dtb.walker 12466.666667                       # average ReadReq miss latency ((Tick/Count))
system.cpu8.dtb_walker_cache.ReadReq.avgMissLatency::total 12466.666667                       # average ReadReq miss latency ((Tick/Count))
system.cpu8.dtb_walker_cache.ReadReq.mshrMisses::switch_cpus8.mmu.dtb.walker           15                       # number of ReadReq MSHR misses (Count)
system.cpu8.dtb_walker_cache.ReadReq.mshrMisses::total           15                       # number of ReadReq MSHR misses (Count)
system.cpu8.dtb_walker_cache.ReadReq.mshrMissLatency::switch_cpus8.mmu.dtb.walker       172000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu8.dtb_walker_cache.ReadReq.mshrMissLatency::total       172000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu8.dtb_walker_cache.ReadReq.mshrMissRate::switch_cpus8.mmu.dtb.walker     0.517241                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu8.dtb_walker_cache.ReadReq.mshrMissRate::total     0.517241                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu8.dtb_walker_cache.ReadReq.avgMshrMissLatency::switch_cpus8.mmu.dtb.walker 11466.666667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu8.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 11466.666667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu8.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.dtb_walker_cache.tags.tagsInUse     6.477709                       # Average ticks per tags in use ((Tick/Count))
system.cpu8.dtb_walker_cache.tags.totalRefs           34                       # Total number of references to valid blocks. (Count)
system.cpu8.dtb_walker_cache.tags.sampledRefs           17                       # Sample count of references to valid blocks. (Count)
system.cpu8.dtb_walker_cache.tags.avgRefs            2                       # Average number of references to valid blocks. ((Count/Count))
system.cpu8.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu8.dtb_walker_cache.tags.occupancies::cpu8.mmu.dtb.walker            2                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu8.dtb_walker_cache.tags.occupancies::switch_cpus8.mmu.dtb.walker     4.477709                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu8.dtb_walker_cache.tags.avgOccs::cpu8.mmu.dtb.walker     0.125000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.dtb_walker_cache.tags.avgOccs::switch_cpus8.mmu.dtb.walker     0.279857                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.dtb_walker_cache.tags.avgOccs::total     0.404857                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.dtb_walker_cache.tags.occupanciesTaskId::1024            7                       # Occupied blocks per task id (Count)
system.cpu8.dtb_walker_cache.tags.ageTaskId_1024::3            5                       # Occupied blocks per task id, per block age (Count)
system.cpu8.dtb_walker_cache.tags.ageTaskId_1024::4            2                       # Occupied blocks per task id, per block age (Count)
system.cpu8.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.437500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu8.dtb_walker_cache.tags.tagAccesses           73                       # Number of tag accesses (Count)
system.cpu8.dtb_walker_cache.tags.dataAccesses           73                       # Number of data accesses (Count)
system.cpu8.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu8.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu8.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu8.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu8.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu8.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu8.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu8.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu8.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu8.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu8.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu8.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu8.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu8.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu8.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu8.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu8.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu8.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu8.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu8.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu8.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu8.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu8.icache.demandHits::switch_cpus8.inst         5951                       # number of demand (read+write) hits (Count)
system.cpu8.icache.demandHits::total             5951                       # number of demand (read+write) hits (Count)
system.cpu8.icache.overallHits::switch_cpus8.inst         5951                       # number of overall hits (Count)
system.cpu8.icache.overallHits::total            5951                       # number of overall hits (Count)
system.cpu8.icache.demandMisses::switch_cpus8.inst            2                       # number of demand (read+write) misses (Count)
system.cpu8.icache.demandMisses::total              2                       # number of demand (read+write) misses (Count)
system.cpu8.icache.overallMisses::switch_cpus8.inst            2                       # number of overall misses (Count)
system.cpu8.icache.overallMisses::total             2                       # number of overall misses (Count)
system.cpu8.icache.demandMissLatency::switch_cpus8.inst        28000                       # number of demand (read+write) miss ticks (Tick)
system.cpu8.icache.demandMissLatency::total        28000                       # number of demand (read+write) miss ticks (Tick)
system.cpu8.icache.overallMissLatency::switch_cpus8.inst        28000                       # number of overall miss ticks (Tick)
system.cpu8.icache.overallMissLatency::total        28000                       # number of overall miss ticks (Tick)
system.cpu8.icache.demandAccesses::switch_cpus8.inst         5953                       # number of demand (read+write) accesses (Count)
system.cpu8.icache.demandAccesses::total         5953                       # number of demand (read+write) accesses (Count)
system.cpu8.icache.overallAccesses::switch_cpus8.inst         5953                       # number of overall (read+write) accesses (Count)
system.cpu8.icache.overallAccesses::total         5953                       # number of overall (read+write) accesses (Count)
system.cpu8.icache.demandMissRate::switch_cpus8.inst     0.000336                       # miss rate for demand accesses (Ratio)
system.cpu8.icache.demandMissRate::total     0.000336                       # miss rate for demand accesses (Ratio)
system.cpu8.icache.overallMissRate::switch_cpus8.inst     0.000336                       # miss rate for overall accesses (Ratio)
system.cpu8.icache.overallMissRate::total     0.000336                       # miss rate for overall accesses (Ratio)
system.cpu8.icache.demandAvgMissLatency::switch_cpus8.inst        14000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu8.icache.demandAvgMissLatency::total        14000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu8.icache.overallAvgMissLatency::switch_cpus8.inst        14000                       # average overall miss latency ((Tick/Count))
system.cpu8.icache.overallAvgMissLatency::total        14000                       # average overall miss latency ((Tick/Count))
system.cpu8.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu8.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu8.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu8.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu8.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.icache.writebacks::writebacks            2                       # number of writebacks (Count)
system.cpu8.icache.writebacks::total                2                       # number of writebacks (Count)
system.cpu8.icache.demandMshrMisses::switch_cpus8.inst            2                       # number of demand (read+write) MSHR misses (Count)
system.cpu8.icache.demandMshrMisses::total            2                       # number of demand (read+write) MSHR misses (Count)
system.cpu8.icache.overallMshrMisses::switch_cpus8.inst            2                       # number of overall MSHR misses (Count)
system.cpu8.icache.overallMshrMisses::total            2                       # number of overall MSHR misses (Count)
system.cpu8.icache.demandMshrMissLatency::switch_cpus8.inst        26000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu8.icache.demandMshrMissLatency::total        26000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu8.icache.overallMshrMissLatency::switch_cpus8.inst        26000                       # number of overall MSHR miss ticks (Tick)
system.cpu8.icache.overallMshrMissLatency::total        26000                       # number of overall MSHR miss ticks (Tick)
system.cpu8.icache.demandMshrMissRate::switch_cpus8.inst     0.000336                       # mshr miss ratio for demand accesses (Ratio)
system.cpu8.icache.demandMshrMissRate::total     0.000336                       # mshr miss ratio for demand accesses (Ratio)
system.cpu8.icache.overallMshrMissRate::switch_cpus8.inst     0.000336                       # mshr miss ratio for overall accesses (Ratio)
system.cpu8.icache.overallMshrMissRate::total     0.000336                       # mshr miss ratio for overall accesses (Ratio)
system.cpu8.icache.demandAvgMshrMissLatency::switch_cpus8.inst        13000                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.icache.demandAvgMshrMissLatency::total        13000                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.icache.overallAvgMshrMissLatency::switch_cpus8.inst        13000                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.icache.overallAvgMshrMissLatency::total        13000                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.icache.replacements                     2                       # number of replacements (Count)
system.cpu8.icache.ReadReq.hits::switch_cpus8.inst         5951                       # number of ReadReq hits (Count)
system.cpu8.icache.ReadReq.hits::total           5951                       # number of ReadReq hits (Count)
system.cpu8.icache.ReadReq.misses::switch_cpus8.inst            2                       # number of ReadReq misses (Count)
system.cpu8.icache.ReadReq.misses::total            2                       # number of ReadReq misses (Count)
system.cpu8.icache.ReadReq.missLatency::switch_cpus8.inst        28000                       # number of ReadReq miss ticks (Tick)
system.cpu8.icache.ReadReq.missLatency::total        28000                       # number of ReadReq miss ticks (Tick)
system.cpu8.icache.ReadReq.accesses::switch_cpus8.inst         5953                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu8.icache.ReadReq.accesses::total         5953                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu8.icache.ReadReq.missRate::switch_cpus8.inst     0.000336                       # miss rate for ReadReq accesses (Ratio)
system.cpu8.icache.ReadReq.missRate::total     0.000336                       # miss rate for ReadReq accesses (Ratio)
system.cpu8.icache.ReadReq.avgMissLatency::switch_cpus8.inst        14000                       # average ReadReq miss latency ((Tick/Count))
system.cpu8.icache.ReadReq.avgMissLatency::total        14000                       # average ReadReq miss latency ((Tick/Count))
system.cpu8.icache.ReadReq.mshrMisses::switch_cpus8.inst            2                       # number of ReadReq MSHR misses (Count)
system.cpu8.icache.ReadReq.mshrMisses::total            2                       # number of ReadReq MSHR misses (Count)
system.cpu8.icache.ReadReq.mshrMissLatency::switch_cpus8.inst        26000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu8.icache.ReadReq.mshrMissLatency::total        26000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu8.icache.ReadReq.mshrMissRate::switch_cpus8.inst     0.000336                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu8.icache.ReadReq.mshrMissRate::total     0.000336                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu8.icache.ReadReq.avgMshrMissLatency::switch_cpus8.inst        13000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu8.icache.ReadReq.avgMshrMissLatency::total        13000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu8.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.icache.tags.tagsInUse                2194                       # Average ticks per tags in use ((Tick/Count))
system.cpu8.icache.tags.totalRefs             5620319                       # Total number of references to valid blocks. (Count)
system.cpu8.icache.tags.sampledRefs              2196                       # Sample count of references to valid blocks. (Count)
system.cpu8.icache.tags.avgRefs           2559.343807                       # Average number of references to valid blocks. ((Count/Count))
system.cpu8.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu8.icache.tags.occupancies::cpu8.inst  2192.215182                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu8.icache.tags.occupancies::switch_cpus8.inst     1.784818                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu8.icache.tags.avgOccs::cpu8.inst     0.535209                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.icache.tags.avgOccs::switch_cpus8.inst     0.000436                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.icache.tags.avgOccs::total       0.535645                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.icache.tags.occupanciesTaskId::1024         2194                       # Occupied blocks per task id (Count)
system.cpu8.icache.tags.ageTaskId_1024::3          304                       # Occupied blocks per task id, per block age (Count)
system.cpu8.icache.tags.ageTaskId_1024::4         1890                       # Occupied blocks per task id, per block age (Count)
system.cpu8.icache.tags.ratioOccsTaskId::1024     0.535645                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu8.icache.tags.tagAccesses             11908                       # Number of tag accesses (Count)
system.cpu8.icache.tags.dataAccesses            11908                       # Number of data accesses (Count)
system.cpu8.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu8.itb_walker_cache.demandHits::switch_cpus8.mmu.itb.walker            3                       # number of demand (read+write) hits (Count)
system.cpu8.itb_walker_cache.demandHits::total            3                       # number of demand (read+write) hits (Count)
system.cpu8.itb_walker_cache.overallHits::switch_cpus8.mmu.itb.walker            3                       # number of overall hits (Count)
system.cpu8.itb_walker_cache.overallHits::total            3                       # number of overall hits (Count)
system.cpu8.itb_walker_cache.demandMisses::switch_cpus8.mmu.itb.walker            3                       # number of demand (read+write) misses (Count)
system.cpu8.itb_walker_cache.demandMisses::total            3                       # number of demand (read+write) misses (Count)
system.cpu8.itb_walker_cache.overallMisses::switch_cpus8.mmu.itb.walker            3                       # number of overall misses (Count)
system.cpu8.itb_walker_cache.overallMisses::total            3                       # number of overall misses (Count)
system.cpu8.itb_walker_cache.demandMissLatency::switch_cpus8.mmu.itb.walker        42000                       # number of demand (read+write) miss ticks (Tick)
system.cpu8.itb_walker_cache.demandMissLatency::total        42000                       # number of demand (read+write) miss ticks (Tick)
system.cpu8.itb_walker_cache.overallMissLatency::switch_cpus8.mmu.itb.walker        42000                       # number of overall miss ticks (Tick)
system.cpu8.itb_walker_cache.overallMissLatency::total        42000                       # number of overall miss ticks (Tick)
system.cpu8.itb_walker_cache.demandAccesses::switch_cpus8.mmu.itb.walker            6                       # number of demand (read+write) accesses (Count)
system.cpu8.itb_walker_cache.demandAccesses::total            6                       # number of demand (read+write) accesses (Count)
system.cpu8.itb_walker_cache.overallAccesses::switch_cpus8.mmu.itb.walker            6                       # number of overall (read+write) accesses (Count)
system.cpu8.itb_walker_cache.overallAccesses::total            6                       # number of overall (read+write) accesses (Count)
system.cpu8.itb_walker_cache.demandMissRate::switch_cpus8.mmu.itb.walker     0.500000                       # miss rate for demand accesses (Ratio)
system.cpu8.itb_walker_cache.demandMissRate::total     0.500000                       # miss rate for demand accesses (Ratio)
system.cpu8.itb_walker_cache.overallMissRate::switch_cpus8.mmu.itb.walker     0.500000                       # miss rate for overall accesses (Ratio)
system.cpu8.itb_walker_cache.overallMissRate::total     0.500000                       # miss rate for overall accesses (Ratio)
system.cpu8.itb_walker_cache.demandAvgMissLatency::switch_cpus8.mmu.itb.walker        14000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu8.itb_walker_cache.demandAvgMissLatency::total        14000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu8.itb_walker_cache.overallAvgMissLatency::switch_cpus8.mmu.itb.walker        14000                       # average overall miss latency ((Tick/Count))
system.cpu8.itb_walker_cache.overallAvgMissLatency::total        14000                       # average overall miss latency ((Tick/Count))
system.cpu8.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu8.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu8.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu8.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu8.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.itb_walker_cache.demandMshrMisses::switch_cpus8.mmu.itb.walker            3                       # number of demand (read+write) MSHR misses (Count)
system.cpu8.itb_walker_cache.demandMshrMisses::total            3                       # number of demand (read+write) MSHR misses (Count)
system.cpu8.itb_walker_cache.overallMshrMisses::switch_cpus8.mmu.itb.walker            3                       # number of overall MSHR misses (Count)
system.cpu8.itb_walker_cache.overallMshrMisses::total            3                       # number of overall MSHR misses (Count)
system.cpu8.itb_walker_cache.demandMshrMissLatency::switch_cpus8.mmu.itb.walker        39000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu8.itb_walker_cache.demandMshrMissLatency::total        39000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu8.itb_walker_cache.overallMshrMissLatency::switch_cpus8.mmu.itb.walker        39000                       # number of overall MSHR miss ticks (Tick)
system.cpu8.itb_walker_cache.overallMshrMissLatency::total        39000                       # number of overall MSHR miss ticks (Tick)
system.cpu8.itb_walker_cache.demandMshrMissRate::switch_cpus8.mmu.itb.walker     0.500000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu8.itb_walker_cache.demandMshrMissRate::total     0.500000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu8.itb_walker_cache.overallMshrMissRate::switch_cpus8.mmu.itb.walker     0.500000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu8.itb_walker_cache.overallMshrMissRate::total     0.500000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu8.itb_walker_cache.demandAvgMshrMissLatency::switch_cpus8.mmu.itb.walker        13000                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.itb_walker_cache.demandAvgMshrMissLatency::total        13000                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.itb_walker_cache.overallAvgMshrMissLatency::switch_cpus8.mmu.itb.walker        13000                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.itb_walker_cache.overallAvgMshrMissLatency::total        13000                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu8.itb_walker_cache.ReadReq.hits::switch_cpus8.mmu.itb.walker            3                       # number of ReadReq hits (Count)
system.cpu8.itb_walker_cache.ReadReq.hits::total            3                       # number of ReadReq hits (Count)
system.cpu8.itb_walker_cache.ReadReq.misses::switch_cpus8.mmu.itb.walker            3                       # number of ReadReq misses (Count)
system.cpu8.itb_walker_cache.ReadReq.misses::total            3                       # number of ReadReq misses (Count)
system.cpu8.itb_walker_cache.ReadReq.missLatency::switch_cpus8.mmu.itb.walker        42000                       # number of ReadReq miss ticks (Tick)
system.cpu8.itb_walker_cache.ReadReq.missLatency::total        42000                       # number of ReadReq miss ticks (Tick)
system.cpu8.itb_walker_cache.ReadReq.accesses::switch_cpus8.mmu.itb.walker            6                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu8.itb_walker_cache.ReadReq.accesses::total            6                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu8.itb_walker_cache.ReadReq.missRate::switch_cpus8.mmu.itb.walker     0.500000                       # miss rate for ReadReq accesses (Ratio)
system.cpu8.itb_walker_cache.ReadReq.missRate::total     0.500000                       # miss rate for ReadReq accesses (Ratio)
system.cpu8.itb_walker_cache.ReadReq.avgMissLatency::switch_cpus8.mmu.itb.walker        14000                       # average ReadReq miss latency ((Tick/Count))
system.cpu8.itb_walker_cache.ReadReq.avgMissLatency::total        14000                       # average ReadReq miss latency ((Tick/Count))
system.cpu8.itb_walker_cache.ReadReq.mshrMisses::switch_cpus8.mmu.itb.walker            3                       # number of ReadReq MSHR misses (Count)
system.cpu8.itb_walker_cache.ReadReq.mshrMisses::total            3                       # number of ReadReq MSHR misses (Count)
system.cpu8.itb_walker_cache.ReadReq.mshrMissLatency::switch_cpus8.mmu.itb.walker        39000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu8.itb_walker_cache.ReadReq.mshrMissLatency::total        39000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu8.itb_walker_cache.ReadReq.mshrMissRate::switch_cpus8.mmu.itb.walker     0.500000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu8.itb_walker_cache.ReadReq.mshrMissRate::total     0.500000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu8.itb_walker_cache.ReadReq.avgMshrMissLatency::switch_cpus8.mmu.itb.walker        13000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu8.itb_walker_cache.ReadReq.avgMshrMissLatency::total        13000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu8.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.itb_walker_cache.tags.tagsInUse     2.686530                       # Average ticks per tags in use ((Tick/Count))
system.cpu8.itb_walker_cache.tags.totalRefs            6                       # Total number of references to valid blocks. (Count)
system.cpu8.itb_walker_cache.tags.sampledRefs            3                       # Sample count of references to valid blocks. (Count)
system.cpu8.itb_walker_cache.tags.avgRefs            2                       # Average number of references to valid blocks. ((Count/Count))
system.cpu8.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu8.itb_walker_cache.tags.occupancies::switch_cpus8.mmu.itb.walker     2.686530                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu8.itb_walker_cache.tags.avgOccs::switch_cpus8.mmu.itb.walker     0.167908                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.itb_walker_cache.tags.avgOccs::total     0.167908                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.itb_walker_cache.tags.occupanciesTaskId::1024            3                       # Occupied blocks per task id (Count)
system.cpu8.itb_walker_cache.tags.ageTaskId_1024::3            3                       # Occupied blocks per task id, per block age (Count)
system.cpu8.itb_walker_cache.tags.ratioOccsTaskId::1024     0.187500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu8.itb_walker_cache.tags.tagAccesses           15                       # Number of tag accesses (Count)
system.cpu8.itb_walker_cache.tags.dataAccesses           15                       # Number of data accesses (Count)
system.cpu8.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu8.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu8.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu8.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu8.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu8.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu8.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu8.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu8.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.power_state.pwrStateResidencyTicks::OFF   2328428500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu8.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu8.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                      16                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                      16                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                    16                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                         1                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.occupancies::pc.south_bridge.ide           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.iocache.tags.avgOccs::pc.south_bridge.ide            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
system.iocache.tags.ageTaskId_1023::3              16                       # Occupied blocks per task id, per block age (Count)
system.iocache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::switch_cpus0.mmu.dtb.walker           12                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus0.mmu.itb.walker            2                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus0.inst            96                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus0.data            74                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus3.mmu.dtb.walker           91                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus3.mmu.itb.walker           81                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus3.inst           292                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus3.data           838                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus4.mmu.dtb.walker           19                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus4.mmu.itb.walker            3                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus4.inst            34                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus4.data           324                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus5.mmu.dtb.walker           20                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus5.mmu.itb.walker            8                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus5.inst           282                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus5.data           950                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus6.mmu.dtb.walker            9                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus6.mmu.itb.walker            3                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus6.data             3                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus7.mmu.dtb.walker           10                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus7.mmu.itb.walker            3                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus7.data             3                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus8.mmu.dtb.walker           13                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus8.mmu.itb.walker            3                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus8.inst             2                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus8.data            19                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                      3194                       # number of demand (read+write) hits (Count)
system.l2.overallHits::switch_cpus0.mmu.dtb.walker           12                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus0.mmu.itb.walker            2                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus0.inst           96                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus0.data           74                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus3.mmu.dtb.walker           91                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus3.mmu.itb.walker           81                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus3.inst          292                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus3.data          838                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus4.mmu.dtb.walker           19                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus4.mmu.itb.walker            3                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus4.inst           34                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus4.data          324                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus5.mmu.dtb.walker           20                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus5.mmu.itb.walker            8                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus5.inst          282                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus5.data          950                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus6.mmu.dtb.walker            9                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus6.mmu.itb.walker            3                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus6.data            3                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus7.mmu.dtb.walker           10                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus7.mmu.itb.walker            3                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus7.data            3                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus8.mmu.dtb.walker           13                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus8.mmu.itb.walker            3                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus8.inst            2                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus8.data           19                       # number of overall hits (Count)
system.l2.overallHits::total                     3194                       # number of overall hits (Count)
system.l2.demandMisses::switch_cpus0.inst            1                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus3.data            1                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus4.data            2                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus5.data           14                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                      18                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::switch_cpus0.inst            1                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus3.data            1                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus4.data            2                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus5.data           14                       # number of overall misses (Count)
system.l2.overallMisses::total                     18                       # number of overall misses (Count)
system.l2.demandMissLatency::switch_cpus0.inst        78500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::switch_cpus3.data        78500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::switch_cpus4.data       157000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::switch_cpus5.data       975500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total            1289500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus0.inst        78500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus3.data        78500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus4.data       157000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus5.data       975500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total           1289500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::switch_cpus0.mmu.dtb.walker           12                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus0.mmu.itb.walker            2                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus0.inst           97                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus0.data           74                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus3.mmu.dtb.walker           91                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus3.mmu.itb.walker           81                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus3.inst          292                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus3.data          839                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus4.mmu.dtb.walker           19                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus4.mmu.itb.walker            3                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus4.inst           34                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus4.data          326                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus5.mmu.dtb.walker           20                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus5.mmu.itb.walker            8                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus5.inst          282                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus5.data          964                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus6.mmu.dtb.walker            9                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus6.mmu.itb.walker            3                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus6.data            3                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus7.mmu.dtb.walker           10                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus7.mmu.itb.walker            3                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus7.data            3                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus8.mmu.dtb.walker           13                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus8.mmu.itb.walker            3                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus8.inst            2                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus8.data           19                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                  3212                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus0.mmu.dtb.walker           12                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus0.mmu.itb.walker            2                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus0.inst           97                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus0.data           74                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus3.mmu.dtb.walker           91                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus3.mmu.itb.walker           81                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus3.inst          292                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus3.data          839                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus4.mmu.dtb.walker           19                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus4.mmu.itb.walker            3                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus4.inst           34                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus4.data          326                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus5.mmu.dtb.walker           20                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus5.mmu.itb.walker            8                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus5.inst          282                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus5.data          964                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus6.mmu.dtb.walker            9                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus6.mmu.itb.walker            3                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus6.data            3                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus7.mmu.dtb.walker           10                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus7.mmu.itb.walker            3                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus7.data            3                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus8.mmu.dtb.walker           13                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus8.mmu.itb.walker            3                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus8.inst            2                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus8.data           19                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                 3212                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::switch_cpus0.inst     0.010309                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus3.data     0.001192                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus4.data     0.006135                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus5.data     0.014523                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.005604                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::switch_cpus0.inst     0.010309                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus3.data     0.001192                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus4.data     0.006135                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus5.data     0.014523                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.005604                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::switch_cpus0.inst        78500                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::switch_cpus3.data        78500                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::switch_cpus4.data        78500                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::switch_cpus5.data 69678.571429                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    71638.888889                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus0.inst        78500                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus3.data        78500                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus4.data        78500                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus5.data 69678.571429                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   71638.888889                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.demandMshrMisses::switch_cpus0.inst            1                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::switch_cpus3.data            1                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::switch_cpus4.data            2                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::switch_cpus5.data           14                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                  18                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus0.inst            1                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus3.data            1                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus4.data            2                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus5.data           14                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total                 18                       # number of overall MSHR misses (Count)
system.l2.overallMshrUncacheable::switch_cpus0.data            2                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::switch_cpus3.data            3                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::switch_cpus4.data            2                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::switch_cpus5.data            4                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::switch_cpus6.data            1                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::switch_cpus7.data            1                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::switch_cpus8.data            1                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::total            14                       # number of overall MSHR uncacheable misses (Count)
system.l2.demandMshrMissLatency::switch_cpus0.inst        68160                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::switch_cpus3.data        68112                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::switch_cpus4.data       136764                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::switch_cpus5.data       832216                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total        1105252                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus0.inst        68160                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus3.data        68112                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus4.data       136764                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus5.data       832216                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total       1105252                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrUncacheableLatency::switch_cpus3.data       115948                       # number of overall MSHR uncacheable ticks (Tick)
system.l2.overallMshrUncacheableLatency::switch_cpus5.data       116048                       # number of overall MSHR uncacheable ticks (Tick)
system.l2.overallMshrUncacheableLatency::total       231996                       # number of overall MSHR uncacheable ticks (Tick)
system.l2.demandMshrMissRate::switch_cpus0.inst     0.010309                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::switch_cpus3.data     0.001192                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::switch_cpus4.data     0.006135                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::switch_cpus5.data     0.014523                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.005604                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus0.inst     0.010309                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus3.data     0.001192                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus4.data     0.006135                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus5.data     0.014523                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.005604                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::switch_cpus0.inst        68160                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::switch_cpus3.data        68112                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::switch_cpus4.data        68382                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::switch_cpus5.data        59444                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 61402.888889                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus0.inst        68160                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus3.data        68112                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus4.data        68382                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus5.data        59444                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 61402.888889                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrUncacheableLatency::switch_cpus3.data 38649.333333                       # average overall mshr uncacheable latency ((Tick/Count))
system.l2.overallAvgMshrUncacheableLatency::switch_cpus5.data        29012                       # average overall mshr uncacheable latency ((Tick/Count))
system.l2.overallAvgMshrUncacheableLatency::total 16571.142857                       # average overall mshr uncacheable latency ((Tick/Count))
system.l2.replacements                              0                       # number of replacements (Count)
system.l2.ReadCleanReq.hits::switch_cpus0.inst           96                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::switch_cpus3.inst          292                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::switch_cpus4.inst           34                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::switch_cpus5.inst          282                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::switch_cpus8.inst            2                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                706                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::switch_cpus0.inst            1                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total                1                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::switch_cpus0.inst        78500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total        78500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::switch_cpus0.inst           97                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::switch_cpus3.inst          292                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::switch_cpus4.inst           34                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::switch_cpus5.inst          282                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::switch_cpus8.inst            2                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            707                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::switch_cpus0.inst     0.010309                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.001414                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::switch_cpus0.inst        78500                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total        78500                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::switch_cpus0.inst            1                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total            1                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus0.inst        68160                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total        68160                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::switch_cpus0.inst     0.010309                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.001414                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus0.inst        68160                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total        68160                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::switch_cpus0.data           20                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::switch_cpus3.data          495                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::switch_cpus4.data          228                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::switch_cpus5.data          564                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::switch_cpus7.data            1                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::switch_cpus8.data            3                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                  1311                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::switch_cpus3.data            1                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::switch_cpus5.data           14                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                  15                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::switch_cpus3.data        78500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::switch_cpus5.data       975500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total        1054000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::switch_cpus0.data           20                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::switch_cpus3.data          496                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::switch_cpus4.data          228                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::switch_cpus5.data          578                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::switch_cpus7.data            1                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::switch_cpus8.data            3                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              1326                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::switch_cpus3.data     0.002016                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::switch_cpus5.data     0.024221                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.011312                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::switch_cpus3.data        78500                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::switch_cpus5.data 69678.571429                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 70266.666667                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::switch_cpus5.data           14                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total              15                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::switch_cpus3.data        68112                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::switch_cpus5.data       832216                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total       900328                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::switch_cpus3.data     0.002016                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::switch_cpus5.data     0.024221                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.011312                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus3.data        68112                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus5.data        59444                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 60021.866667                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadReq.mshrUncacheable::switch_cpus3.data            1                       # number of ReadReq MSHR uncacheable (Count)
system.l2.ReadReq.mshrUncacheable::switch_cpus5.data            1                       # number of ReadReq MSHR uncacheable (Count)
system.l2.ReadReq.mshrUncacheable::total            2                       # number of ReadReq MSHR uncacheable (Count)
system.l2.ReadReq.mshrUncacheableLatency::switch_cpus3.data       115948                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l2.ReadReq.mshrUncacheableLatency::switch_cpus5.data       116048                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l2.ReadReq.mshrUncacheableLatency::total       231996                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l2.ReadReq.avgMshrUncacheableLatency::switch_cpus3.data       115948                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l2.ReadReq.avgMshrUncacheableLatency::switch_cpus5.data       116048                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l2.ReadReq.avgMshrUncacheableLatency::total       115998                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l2.ReadSharedReq.hits::switch_cpus0.mmu.dtb.walker           12                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::switch_cpus0.mmu.itb.walker            2                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::switch_cpus0.data           54                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::switch_cpus3.mmu.dtb.walker           91                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::switch_cpus3.mmu.itb.walker           81                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::switch_cpus3.data          343                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::switch_cpus4.mmu.dtb.walker           19                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::switch_cpus4.mmu.itb.walker            3                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::switch_cpus4.data           96                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::switch_cpus5.mmu.dtb.walker           20                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::switch_cpus5.mmu.itb.walker            8                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::switch_cpus5.data          386                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::switch_cpus6.mmu.dtb.walker            9                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::switch_cpus6.mmu.itb.walker            3                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::switch_cpus6.data            3                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::switch_cpus7.mmu.dtb.walker           10                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::switch_cpus7.mmu.itb.walker            3                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::switch_cpus7.data            2                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::switch_cpus8.mmu.dtb.walker           13                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::switch_cpus8.mmu.itb.walker            3                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::switch_cpus8.data           16                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              1177                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::switch_cpus4.data            2                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total               2                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::switch_cpus4.data       157000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total       157000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::switch_cpus0.mmu.dtb.walker           12                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::switch_cpus0.mmu.itb.walker            2                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::switch_cpus0.data           54                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::switch_cpus3.mmu.dtb.walker           91                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::switch_cpus3.mmu.itb.walker           81                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::switch_cpus3.data          343                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::switch_cpus4.mmu.dtb.walker           19                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::switch_cpus4.mmu.itb.walker            3                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::switch_cpus4.data           98                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::switch_cpus5.mmu.dtb.walker           20                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::switch_cpus5.mmu.itb.walker            8                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::switch_cpus5.data          386                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::switch_cpus6.mmu.dtb.walker            9                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::switch_cpus6.mmu.itb.walker            3                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::switch_cpus6.data            3                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::switch_cpus7.mmu.dtb.walker           10                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::switch_cpus7.mmu.itb.walker            3                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::switch_cpus7.data            2                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::switch_cpus8.mmu.dtb.walker           13                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::switch_cpus8.mmu.itb.walker            3                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::switch_cpus8.data           16                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total          1179                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::switch_cpus4.data     0.020408                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.001696                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::switch_cpus4.data        78500                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total        78500                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::switch_cpus4.data            2                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total            2                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus4.data       136764                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total       136764                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::switch_cpus4.data     0.020408                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.001696                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus4.data        68382                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total        68382                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::switch_cpus0.data           11                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::switch_cpus3.data           38                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::switch_cpus4.data           27                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::switch_cpus5.data          336                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::switch_cpus6.data            5                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::switch_cpus7.data            5                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::switch_cpus8.data            5                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                  427                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.accesses::switch_cpus0.data           11                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::switch_cpus3.data           38                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::switch_cpus4.data           27                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::switch_cpus5.data          336                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::switch_cpus6.data            5                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::switch_cpus7.data            5                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::switch_cpus8.data            5                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total              427                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.WriteReq.mshrUncacheable::switch_cpus0.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::switch_cpus3.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::switch_cpus4.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::switch_cpus5.data            3                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::switch_cpus6.data            1                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::switch_cpus7.data            1                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::switch_cpus8.data            1                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::total           12                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WritebackClean.hits::writebacks          150                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              150                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          150                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          150                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks         2032                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total             2032                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks         2032                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total         2032                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 334069.020489                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      3014574                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     334084                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       9.023401                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks              1                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.mmu.itb.walker            4                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.inst           12269                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.data          277006                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.inst             739                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.data           21210                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu2.inst             551                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu2.data            9036                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu3.inst              40                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu3.data            3106                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu4.inst             312                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu4.data            4808                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu5.inst               8                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu5.data             976                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu6.inst              69                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu6.data            1268                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu7.inst              22                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu7.data            1328                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu8.inst             339                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu8.data             974                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus0.inst     0.905944                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus3.data     0.984726                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus4.data     0.187737                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus5.data     0.942082                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.000002                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.mmu.itb.walker     0.000008                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.inst            0.023401                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.data            0.528347                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.inst            0.001410                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.data            0.040455                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu2.inst            0.001051                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu2.data            0.017235                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu3.inst            0.000076                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu3.data            0.005924                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu4.inst            0.000595                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu4.data            0.009171                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu5.inst            0.000015                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu5.data            0.001862                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu6.inst            0.000132                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu6.data            0.002419                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu7.inst            0.000042                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu7.data            0.002533                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu8.inst            0.000647                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu8.data            0.001858                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus0.inst     0.000002                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus3.data     0.000002                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus4.data     0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus5.data     0.000002                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.637186                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024         334084                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::2                   16                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                17197                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4               316871                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.637215                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                      97218                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                     97218                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_switch_cpus0.inst::samples         1.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus3.data::samples         1.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus4.data::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus5.data::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000000032500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                 634                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                          18                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                        18                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       0.98                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                    18                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                      18                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                    1152                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              494754.29458109                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys                0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    2175742500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                  120874583.33                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::switch_cpus0.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus3.data           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus4.data          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus5.data          896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadRate::switch_cpus0.inst 27486.349698949311                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus3.data 27486.349698949311                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus4.data 54972.699397898621                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus5.data 384808.895785290340                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::switch_cpus0.inst            1                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus3.data            1                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus4.data            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus5.data           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::switch_cpus0.inst        32500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus3.data        32500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus4.data        65000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus5.data       331250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::switch_cpus0.inst     32500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus3.data     32500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus4.data     32500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus5.data     23660.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::switch_cpus0.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus3.data           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus4.data          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus5.data          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total           1152                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus0.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.numReads::switch_cpus0.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus3.data            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus4.data            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus5.data           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total              18                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::switch_cpus0.inst        27486                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus3.data        27486                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus4.data        54973                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus5.data       384809                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total            494754                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus0.inst        27486                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total         27486                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus0.inst        27486                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus3.data        27486                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus4.data        54973                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus5.data       384809                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total           494754                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                   18                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2           11                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                  123750                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat                 90000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat             461250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 6875.00                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           25625.00                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                   9                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            50.00                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples            9                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean          128                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    98.397611                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   115.377641                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::64-95            6     66.67%     66.67% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-159            1     11.11%     77.78% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-287            1     11.11%     88.89% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-415            1     11.11%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total            9                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                  1152                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten                  0                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW                0.494754                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.00                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.00                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               50.00                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy           49980                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy           26565                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy         114240                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 183777360.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy     41413350                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    856252320                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    1081633815                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   464.533833                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2233417250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF     77740000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     17271250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy           14280                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy            7590                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy          14280                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 183777360.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy     35152470                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    861524640                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    1080490620                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   464.042860                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2247201250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF     77740000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT      3487250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                    2                       # Transaction distribution (Count)
system.membus.transDist::ReadResp                   5                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                  14                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                 14                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq               297                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                 51                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                15                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq              3                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu0.interrupts.pio            4                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu3.interrupts.pio            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu4.interrupts.pio            4                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu5.interrupts.pio            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu6.interrupts.pio            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu7.interrupts.pio            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu8.interrupts.pio            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port          369                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total          397                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.interrupts.int_requestor::system.cpu0.interrupts.int_responder            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.interrupts.int_requestor::total            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.interrupts.int_requestor::system.cpu4.interrupts.int_responder            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.interrupts.int_requestor::total            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                     401                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.cpu0.interrupts.pio            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.cpu3.interrupts.pio           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.cpu4.interrupts.pio            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.cpu5.interrupts.pio           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.cpu6.interrupts.pio            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.cpu7.interrupts.pio            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.cpu8.interrupts.pio            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port         1152                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total         1208                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.interrupts.int_requestor::system.cpu0.interrupts.int_responder            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.interrupts.int_requestor::total            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.interrupts.int_requestor::system.cpu4.interrupts.int_responder            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.interrupts.int_requestor::total            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                     1216                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                              333                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples                367                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                      367    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                  367                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer1.occupancy                2408                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer10.occupancy               1148                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer10.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer11.occupancy               3952                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer11.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer13.occupancy               1216                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer13.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer15.occupancy               1212                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer15.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer17.occupancy               1292                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer17.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer19.occupancy              12328                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer19.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer2.occupancy                1048                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer7.occupancy                3188                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer9.occupancy                2344                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer9.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy              62122                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer7.occupancy                532                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer7.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer9.occupancy                632                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer9.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests            351                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          333                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs            0                       # Number of DMA read transactions (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages            0                       # Number of full page size DMA writes. (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes            0                       # Number of bytes transfered via DMA writes. (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs            0                       # Number of DMA write transactions. (Count)
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.numCycles                  441097                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus0.cpi                     91.456977                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus0.ipc                      0.010934                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus0.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus0.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus0.commitStats0.numInsts         4823                       # Number of instructions committed (thread level) (Count)
system.switch_cpus0.commitStats0.numOps          9881                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus0.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus0.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus0.commitStats0.cpi        91.456977                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus0.commitStats0.ipc         0.010934                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus0.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus0.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus0.commitStats0.numIntInsts         9729                       # Number of integer instructions (Count)
system.switch_cpus0.commitStats0.numLoadInsts         1474                       # Number of load instructions (Count)
system.switch_cpus0.commitStats0.numStoreInsts          783                       # Number of store instructions (Count)
system.switch_cpus0.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus0.commitStats0.committedInstType::No_OpClass           19      0.19%      0.19% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IntAlu         7580     76.71%     76.91% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IntMult           22      0.22%     77.13% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IntDiv            7      0.07%     77.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatAdd            0      0.00%     77.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatCmp            0      0.00%     77.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatCvt            0      0.00%     77.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMult            0      0.00%     77.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatDiv            0      0.00%     77.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMisc            0      0.00%     77.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAdd            0      0.00%     77.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAlu            0      0.00%     77.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdCmp            0      0.00%     77.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdCvt            0      0.00%     77.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMisc            0      0.00%     77.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMult            0      0.00%     77.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     77.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     77.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShift            0      0.00%     77.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     77.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdDiv            0      0.00%     77.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSqrt            0      0.00%     77.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     77.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     77.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     77.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     77.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     77.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     77.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMult            0      0.00%     77.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     77.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     77.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     77.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     77.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     77.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     77.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     77.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     77.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAes            0      0.00%     77.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAesMix            0      0.00%     77.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     77.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     77.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     77.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     77.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     77.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     77.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     77.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::Matrix            0      0.00%     77.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MatrixMov            0      0.00%     77.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MatrixOP            0      0.00%     77.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MemRead         1470     14.88%     92.08% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MemWrite          783      7.92%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::total         9881                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedControl::IsControl          996                       # Class of control type instructions committed (Count)
system.switch_cpus0.commitStats0.committedControl::IsDirectControl          824                       # Class of control type instructions committed (Count)
system.switch_cpus0.commitStats0.committedControl::IsIndirectControl          166                       # Class of control type instructions committed (Count)
system.switch_cpus0.commitStats0.committedControl::IsCondControl          617                       # Class of control type instructions committed (Count)
system.switch_cpus0.commitStats0.committedControl::IsUncondControl          377                       # Class of control type instructions committed (Count)
system.switch_cpus0.commitStats0.committedControl::IsCall          135                       # Class of control type instructions committed (Count)
system.switch_cpus0.commitStats0.committedControl::IsReturn          135                       # Class of control type instructions committed (Count)
system.switch_cpus0.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus0.exec_context.thread_0.numCallsReturns          270                       # Number of times a function call or return occured (Count)
system.switch_cpus0.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus0.exec_context.thread_0.numIdleCycles 438895.141352                       # Number of idle cycles (Cycle)
system.switch_cpus0.exec_context.thread_0.numBusyCycles  2201.858648                       # Number of busy cycles (Cycle)
system.switch_cpus0.exec_context.thread_0.notIdleFraction     0.004992                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus0.exec_context.thread_0.idleFraction     0.995008                       # Percentage of idle cycles (Ratio)
system.switch_cpus0.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus0.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus0.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus0.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus0.executeStats0.numStoreInsts         2257                       # Number of stores executed (Count)
system.switch_cpus0.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus0.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus0.executeStats0.numIntAluAccesses         9729                       # Number of integer alu accesses (Count)
system.switch_cpus0.executeStats0.numIntRegReads        12593                       # Number of times the integer registers were read (Count)
system.switch_cpus0.executeStats0.numIntRegWrites         7267                       # Number of times the integer registers were written (Count)
system.switch_cpus0.executeStats0.numMemRefs         2257                       # Number of memory refs (Count)
system.switch_cpus0.executeStats0.numMiscRegReads         4269                       # Number of times the Misc registers were read (Count)
system.switch_cpus0.executeStats0.numMiscRegWrites           95                       # Number of times the Misc registers were written (Count)
system.switch_cpus0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus0.fetchStats0.numInsts         4823                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus0.fetchStats0.numOps           9881                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus0.fetchStats0.fetchRate     0.010934                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus0.fetchStats0.numBranches          996                       # Number of branches fetched (Count)
system.switch_cpus0.fetchStats0.branchRate     0.002258                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus0.mmu.dtb.rdAccesses           1485                       # TLB accesses on read requests (Count)
system.switch_cpus0.mmu.dtb.wrAccesses            789                       # TLB accesses on write requests (Count)
system.switch_cpus0.mmu.dtb.rdMisses                7                       # TLB misses on read requests (Count)
system.switch_cpus0.mmu.dtb.wrMisses                1                       # TLB misses on write requests (Count)
system.switch_cpus0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus0.mmu.itb.wrAccesses           6459                       # TLB accesses on write requests (Count)
system.switch_cpus0.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus0.mmu.itb.wrMisses                2                       # TLB misses on write requests (Count)
system.switch_cpus0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.numTransitions            4                       # Number of power state transitions (Count)
system.switch_cpus0.power_state.ticksClkGated::samples            2                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::mean   1134055750                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::stdev 1377195461.717808                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::1000-5e+10            2    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::min_value    160231500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::max_value   2107880000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::total            2                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::ON     11623000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::CLK_GATED   2268111500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF    547343500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus0.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus0.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus1.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus1.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus1.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus1.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus1.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus1.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus1.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus1.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus1.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus1.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus1.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus1.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus1.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus1.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus1.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus1.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus1.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus1.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus1.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus1.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus1.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus1.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus1.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus1.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus1.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus1.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus1.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus1.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus1.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus1.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus1.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus1.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus1.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus1.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus1.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus1.mmu.dtb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus1.mmu.dtb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus1.mmu.dtb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus1.mmu.dtb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus1.mmu.itb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus1.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus1.mmu.itb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus1.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus1.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus2.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus2.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus2.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus2.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus2.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus2.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus2.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus2.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus2.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus2.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus2.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus2.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus2.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus2.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus2.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus2.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus2.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus2.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus2.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus2.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus2.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus2.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus2.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus2.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus2.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus2.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus2.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus2.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus2.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus2.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus2.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus2.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus2.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus2.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus2.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus2.mmu.dtb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus2.mmu.dtb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus2.mmu.dtb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus2.mmu.dtb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus2.mmu.itb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus2.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus2.mmu.itb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus2.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus2.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus3.numCycles                  295623                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus3.cpi                      4.261110                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus3.ipc                      0.234681                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus3.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus3.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus3.commitStats0.numInsts        69377                       # Number of instructions committed (thread level) (Count)
system.switch_cpus3.commitStats0.numOps        129179                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus3.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus3.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus3.commitStats0.cpi         4.261110                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus3.commitStats0.ipc         0.234681                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus3.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus3.commitStats0.numFpInsts          908                       # Number of float instructions (Count)
system.switch_cpus3.commitStats0.numIntInsts       125316                       # Number of integer instructions (Count)
system.switch_cpus3.commitStats0.numLoadInsts        18347                       # Number of load instructions (Count)
system.switch_cpus3.commitStats0.numStoreInsts        18449                       # Number of store instructions (Count)
system.switch_cpus3.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus3.commitStats0.committedInstType::No_OpClass          239      0.19%      0.19% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::IntAlu        91189     70.59%     70.78% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::IntMult          253      0.20%     70.97% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::IntDiv           33      0.03%     71.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatAdd           18      0.01%     71.01% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatCmp            0      0.00%     71.01% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatCvt            0      0.00%     71.01% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMult            0      0.00%     71.01% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMultAcc            0      0.00%     71.01% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatDiv            0      0.00%     71.01% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMisc            0      0.00%     71.01% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatSqrt            0      0.00%     71.01% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAdd           30      0.02%     71.03% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAddAcc            0      0.00%     71.03% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAlu           71      0.05%     71.09% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdCmp            0      0.00%     71.09% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdCvt          220      0.17%     71.26% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdMisc          316      0.24%     71.50% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdMult            0      0.00%     71.50% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdMultAcc            0      0.00%     71.50% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     71.50% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdShift           15      0.01%     71.52% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.52% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdDiv            0      0.00%     71.52% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.52% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     71.52% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     71.52% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     71.52% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     71.52% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     71.52% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     71.52% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatMult            0      0.00%     71.52% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     71.52% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     71.52% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     71.52% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     71.52% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     71.52% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     71.52% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     71.52% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     71.52% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAes            0      0.00%     71.52% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAesMix            0      0.00%     71.52% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     71.52% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     71.52% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     71.52% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     71.52% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     71.52% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     71.52% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdPredAlu            0      0.00%     71.52% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::Matrix            0      0.00%     71.52% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::MatrixMov            0      0.00%     71.52% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::MatrixOP            0      0.00%     71.52% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::MemRead        18206     14.09%     85.61% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::MemWrite        18449     14.28%     99.89% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMemRead          140      0.11%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::total       129179                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedControl::IsControl        13238                       # Class of control type instructions committed (Count)
system.switch_cpus3.commitStats0.committedControl::IsDirectControl        11876                       # Class of control type instructions committed (Count)
system.switch_cpus3.commitStats0.committedControl::IsIndirectControl         1329                       # Class of control type instructions committed (Count)
system.switch_cpus3.commitStats0.committedControl::IsCondControl         9814                       # Class of control type instructions committed (Count)
system.switch_cpus3.commitStats0.committedControl::IsUncondControl         3424                       # Class of control type instructions committed (Count)
system.switch_cpus3.commitStats0.committedControl::IsCall         1227                       # Class of control type instructions committed (Count)
system.switch_cpus3.commitStats0.committedControl::IsReturn         1223                       # Class of control type instructions committed (Count)
system.switch_cpus3.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus3.exec_context.thread_0.numCallsReturns         2450                       # Number of times a function call or return occured (Count)
system.switch_cpus3.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus3.exec_context.thread_0.numIdleCycles 276856.489005                       # Number of idle cycles (Cycle)
system.switch_cpus3.exec_context.thread_0.numBusyCycles 18766.510995                       # Number of busy cycles (Cycle)
system.switch_cpus3.exec_context.thread_0.notIdleFraction     0.063481                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus3.exec_context.thread_0.idleFraction     0.936519                       # Percentage of idle cycles (Ratio)
system.switch_cpus3.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus3.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus3.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus3.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus3.executeStats0.numStoreInsts        36796                       # Number of stores executed (Count)
system.switch_cpus3.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus3.executeStats0.numFpAluAccesses          908                       # Number of float alu accesses (Count)
system.switch_cpus3.executeStats0.numFpRegReads         1578                       # Number of times the floating registers were read (Count)
system.switch_cpus3.executeStats0.numFpRegWrites          718                       # Number of times the floating registers were written (Count)
system.switch_cpus3.executeStats0.numIntAluAccesses       125316                       # Number of integer alu accesses (Count)
system.switch_cpus3.executeStats0.numIntRegReads       168061                       # Number of times the integer registers were read (Count)
system.switch_cpus3.executeStats0.numIntRegWrites        86645                       # Number of times the integer registers were written (Count)
system.switch_cpus3.executeStats0.numMemRefs        36796                       # Number of memory refs (Count)
system.switch_cpus3.executeStats0.numMiscRegReads        60156                       # Number of times the Misc registers were read (Count)
system.switch_cpus3.executeStats0.numMiscRegWrites          701                       # Number of times the Misc registers were written (Count)
system.switch_cpus3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus3.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus3.fetchStats0.numInsts        69377                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus3.fetchStats0.numOps         129179                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus3.fetchStats0.fetchRate     0.234681                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus3.fetchStats0.numBranches        13238                       # Number of branches fetched (Count)
system.switch_cpus3.fetchStats0.branchRate     0.044780                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus3.mmu.dtb.rdAccesses          18390                       # TLB accesses on read requests (Count)
system.switch_cpus3.mmu.dtb.wrAccesses          18459                       # TLB accesses on write requests (Count)
system.switch_cpus3.mmu.dtb.rdMisses               43                       # TLB misses on read requests (Count)
system.switch_cpus3.mmu.dtb.wrMisses               10                       # TLB misses on write requests (Count)
system.switch_cpus3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus3.mmu.itb.wrAccesses          92626                       # TLB accesses on write requests (Count)
system.switch_cpus3.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus3.mmu.itb.wrMisses               47                       # TLB misses on write requests (Count)
system.switch_cpus3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.numTransitions            1                       # Number of power state transitions (Count)
system.switch_cpus3.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::mean   2180617000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::min_value   2180617000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::max_value   2180617000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::CLK_GATED   2180617000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF    646461000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus3.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus3.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus4.numCycles                 4357535                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus4.cpi                    128.883023                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus4.ipc                      0.007759                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus4.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus4.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus4.commitStats0.numInsts        33810                       # Number of instructions committed (thread level) (Count)
system.switch_cpus4.commitStats0.numOps         65201                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus4.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus4.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus4.commitStats0.cpi       128.883023                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus4.commitStats0.ipc         0.007759                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus4.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus4.commitStats0.numFpInsts           38                       # Number of float instructions (Count)
system.switch_cpus4.commitStats0.numIntInsts        63887                       # Number of integer instructions (Count)
system.switch_cpus4.commitStats0.numLoadInsts         9562                       # Number of load instructions (Count)
system.switch_cpus4.commitStats0.numStoreInsts         6904                       # Number of store instructions (Count)
system.switch_cpus4.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus4.commitStats0.committedInstType::No_OpClass          112      0.17%      0.17% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::IntAlu        48486     74.36%     74.54% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::IntMult          106      0.16%     74.70% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::IntDiv            7      0.01%     74.71% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatAdd            1      0.00%     74.71% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatCmp            0      0.00%     74.71% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatCvt            0      0.00%     74.71% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatMult            0      0.00%     74.71% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatMultAcc            0      0.00%     74.71% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatDiv            0      0.00%     74.71% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatMisc            0      0.00%     74.71% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatSqrt            0      0.00%     74.71% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdAdd            2      0.00%     74.71% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdAddAcc            0      0.00%     74.71% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdAlu            4      0.01%     74.72% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdCmp            0      0.00%     74.72% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdCvt            8      0.01%     74.73% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdMisc           13      0.02%     74.75% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdMult            0      0.00%     74.75% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdMultAcc            0      0.00%     74.75% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     74.75% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdShift            0      0.00%     74.75% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     74.75% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdDiv            0      0.00%     74.75% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdSqrt            0      0.00%     74.75% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     74.75% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     74.75% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     74.75% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     74.75% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     74.75% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     74.75% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatMult            0      0.00%     74.75% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     74.75% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     74.75% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     74.75% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     74.75% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     74.75% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     74.75% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     74.75% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     74.75% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdAes            0      0.00%     74.75% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdAesMix            0      0.00%     74.75% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     74.75% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     74.75% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     74.75% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     74.75% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     74.75% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     74.75% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdPredAlu            0      0.00%     74.75% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::Matrix            0      0.00%     74.75% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::MatrixMov            0      0.00%     74.75% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::MatrixOP            0      0.00%     74.75% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::MemRead         9551     14.65%     89.40% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::MemWrite         6904     10.59%     99.99% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatMemRead            7      0.01%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::total        65201                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedControl::IsControl         7044                       # Class of control type instructions committed (Count)
system.switch_cpus4.commitStats0.committedControl::IsDirectControl         6040                       # Class of control type instructions committed (Count)
system.switch_cpus4.commitStats0.committedControl::IsIndirectControl          941                       # Class of control type instructions committed (Count)
system.switch_cpus4.commitStats0.committedControl::IsCondControl         4611                       # Class of control type instructions committed (Count)
system.switch_cpus4.commitStats0.committedControl::IsUncondControl         2430                       # Class of control type instructions committed (Count)
system.switch_cpus4.commitStats0.committedControl::IsCall          862                       # Class of control type instructions committed (Count)
system.switch_cpus4.commitStats0.committedControl::IsReturn          853                       # Class of control type instructions committed (Count)
system.switch_cpus4.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus4.exec_context.thread_0.numCallsReturns         1715                       # Number of times a function call or return occured (Count)
system.switch_cpus4.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus4.exec_context.thread_0.numIdleCycles 4229535.379770                       # Number of idle cycles (Cycle)
system.switch_cpus4.exec_context.thread_0.numBusyCycles 127999.620230                       # Number of busy cycles (Cycle)
system.switch_cpus4.exec_context.thread_0.notIdleFraction     0.029374                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus4.exec_context.thread_0.idleFraction     0.970626                       # Percentage of idle cycles (Ratio)
system.switch_cpus4.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus4.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus4.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus4.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus4.executeStats0.numStoreInsts        16466                       # Number of stores executed (Count)
system.switch_cpus4.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus4.executeStats0.numFpAluAccesses           38                       # Number of float alu accesses (Count)
system.switch_cpus4.executeStats0.numFpRegReads           65                       # Number of times the floating registers were read (Count)
system.switch_cpus4.executeStats0.numFpRegWrites           31                       # Number of times the floating registers were written (Count)
system.switch_cpus4.executeStats0.numIntAluAccesses        63887                       # Number of integer alu accesses (Count)
system.switch_cpus4.executeStats0.numIntRegReads        83706                       # Number of times the integer registers were read (Count)
system.switch_cpus4.executeStats0.numIntRegWrites        44967                       # Number of times the integer registers were written (Count)
system.switch_cpus4.executeStats0.numMemRefs        16466                       # Number of memory refs (Count)
system.switch_cpus4.executeStats0.numMiscRegReads        30315                       # Number of times the Misc registers were read (Count)
system.switch_cpus4.executeStats0.numMiscRegWrites          941                       # Number of times the Misc registers were written (Count)
system.switch_cpus4.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus4.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus4.fetchStats0.numInsts        33810                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus4.fetchStats0.numOps          65201                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus4.fetchStats0.fetchRate     0.007759                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus4.fetchStats0.numBranches         7044                       # Number of branches fetched (Count)
system.switch_cpus4.fetchStats0.branchRate     0.001617                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus4.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus4.mmu.dtb.rdAccesses           9583                       # TLB accesses on read requests (Count)
system.switch_cpus4.mmu.dtb.wrAccesses           6924                       # TLB accesses on write requests (Count)
system.switch_cpus4.mmu.dtb.rdMisses               19                       # TLB misses on read requests (Count)
system.switch_cpus4.mmu.dtb.wrMisses               16                       # TLB misses on write requests (Count)
system.switch_cpus4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus4.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus4.mmu.itb.wrAccesses          45313                       # TLB accesses on write requests (Count)
system.switch_cpus4.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus4.mmu.itb.wrMisses               32                       # TLB misses on write requests (Count)
system.switch_cpus4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus4.power_state.numTransitions            4                       # Number of power state transitions (Count)
system.switch_cpus4.power_state.ticksClkGated::samples            2                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus4.power_state.ticksClkGated::mean    102836500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus4.power_state.ticksClkGated::stdev 66219842.951339                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus4.power_state.ticksClkGated::1000-5e+10            2    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus4.power_state.ticksClkGated::min_value     56012000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus4.power_state.ticksClkGated::max_value    149661000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus4.power_state.ticksClkGated::total            2                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus4.power_state.pwrStateResidencyTicks::ON     68396000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus4.power_state.pwrStateResidencyTicks::CLK_GATED    205673000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus4.power_state.pwrStateResidencyTicks::OFF   2553009000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus4.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus4.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus4.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus5.numCycles                 4656857                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus5.cpi                     43.384576                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus5.ipc                      0.023050                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus5.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus5.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus5.commitStats0.numInsts       107339                       # Number of instructions committed (thread level) (Count)
system.switch_cpus5.commitStats0.numOps        192445                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus5.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus5.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus5.commitStats0.cpi        43.384576                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus5.commitStats0.ipc         0.023050                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus5.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus5.commitStats0.numFpInsts          175                       # Number of float instructions (Count)
system.switch_cpus5.commitStats0.numIntInsts       189237                       # Number of integer instructions (Count)
system.switch_cpus5.commitStats0.numLoadInsts        23562                       # Number of load instructions (Count)
system.switch_cpus5.commitStats0.numStoreInsts        24354                       # Number of store instructions (Count)
system.switch_cpus5.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus5.commitStats0.committedInstType::No_OpClass          307      0.16%      0.16% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::IntAlu       143759     74.70%     74.86% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::IntMult          321      0.17%     75.03% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::IntDiv           26      0.01%     75.04% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatAdd            2      0.00%     75.04% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatCmp            0      0.00%     75.04% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatCvt            0      0.00%     75.04% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatMult            0      0.00%     75.04% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatMultAcc            0      0.00%     75.04% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatDiv            0      0.00%     75.04% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatMisc            0      0.00%     75.04% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatSqrt            0      0.00%     75.04% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdAdd            4      0.00%     75.04% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdAddAcc            0      0.00%     75.04% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdAlu           26      0.01%     75.06% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdCmp            0      0.00%     75.06% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdCvt           38      0.02%     75.08% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdMisc           41      0.02%     75.10% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdMult            0      0.00%     75.10% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdMultAcc            0      0.00%     75.10% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     75.10% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdShift            7      0.00%     75.10% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     75.10% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdDiv            0      0.00%     75.10% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdSqrt            0      0.00%     75.10% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     75.10% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     75.10% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     75.10% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     75.10% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     75.10% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     75.10% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatMult            0      0.00%     75.10% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     75.10% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     75.10% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     75.10% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     75.10% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     75.10% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     75.10% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     75.10% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     75.10% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdAes            0      0.00%     75.10% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdAesMix            0      0.00%     75.10% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     75.10% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     75.10% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     75.10% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     75.10% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     75.10% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     75.10% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdPredAlu            0      0.00%     75.10% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::Matrix            0      0.00%     75.10% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::MatrixMov            0      0.00%     75.10% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::MatrixOP            0      0.00%     75.10% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::MemRead        23522     12.22%     87.33% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::MemWrite        24354     12.66%     99.98% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatMemRead           38      0.02%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::total       192445                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedControl::IsControl        20461                       # Class of control type instructions committed (Count)
system.switch_cpus5.commitStats0.committedControl::IsDirectControl        18258                       # Class of control type instructions committed (Count)
system.switch_cpus5.commitStats0.committedControl::IsIndirectControl         2097                       # Class of control type instructions committed (Count)
system.switch_cpus5.commitStats0.committedControl::IsCondControl        15093                       # Class of control type instructions committed (Count)
system.switch_cpus5.commitStats0.committedControl::IsUncondControl         5363                       # Class of control type instructions committed (Count)
system.switch_cpus5.commitStats0.committedControl::IsCall         1941                       # Class of control type instructions committed (Count)
system.switch_cpus5.commitStats0.committedControl::IsReturn         1945                       # Class of control type instructions committed (Count)
system.switch_cpus5.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus5.exec_context.thread_0.numCallsReturns         3886                       # Number of times a function call or return occured (Count)
system.switch_cpus5.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus5.exec_context.thread_0.numIdleCycles 4224670.998186                       # Number of idle cycles (Cycle)
system.switch_cpus5.exec_context.thread_0.numBusyCycles 432186.001814                       # Number of busy cycles (Cycle)
system.switch_cpus5.exec_context.thread_0.notIdleFraction     0.092806                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus5.exec_context.thread_0.idleFraction     0.907194                       # Percentage of idle cycles (Ratio)
system.switch_cpus5.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus5.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus5.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus5.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus5.executeStats0.numStoreInsts        47916                       # Number of stores executed (Count)
system.switch_cpus5.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus5.executeStats0.numFpAluAccesses          175                       # Number of float alu accesses (Count)
system.switch_cpus5.executeStats0.numFpRegReads          279                       # Number of times the floating registers were read (Count)
system.switch_cpus5.executeStats0.numFpRegWrites          141                       # Number of times the floating registers were written (Count)
system.switch_cpus5.executeStats0.numIntAluAccesses       189237                       # Number of integer alu accesses (Count)
system.switch_cpus5.executeStats0.numIntRegReads       253918                       # Number of times the integer registers were read (Count)
system.switch_cpus5.executeStats0.numIntRegWrites       130532                       # Number of times the integer registers were written (Count)
system.switch_cpus5.executeStats0.numMemRefs        47916                       # Number of memory refs (Count)
system.switch_cpus5.executeStats0.numMiscRegReads        87260                       # Number of times the Misc registers were read (Count)
system.switch_cpus5.executeStats0.numMiscRegWrites         1678                       # Number of times the Misc registers were written (Count)
system.switch_cpus5.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus5.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus5.fetchStats0.numInsts       107339                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus5.fetchStats0.numOps         192445                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus5.fetchStats0.fetchRate     0.023050                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus5.fetchStats0.numBranches        20461                       # Number of branches fetched (Count)
system.switch_cpus5.fetchStats0.branchRate     0.004394                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus5.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus5.mmu.dtb.rdAccesses          23598                       # TLB accesses on read requests (Count)
system.switch_cpus5.mmu.dtb.wrAccesses          24369                       # TLB accesses on write requests (Count)
system.switch_cpus5.mmu.dtb.rdMisses               34                       # TLB misses on read requests (Count)
system.switch_cpus5.mmu.dtb.wrMisses               19                       # TLB misses on write requests (Count)
system.switch_cpus5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus5.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus5.mmu.itb.wrAccesses         144723                       # TLB accesses on write requests (Count)
system.switch_cpus5.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus5.mmu.itb.wrMisses               53                       # TLB misses on write requests (Count)
system.switch_cpus5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus5.power_state.numTransitions            3                       # Number of power state transitions (Count)
system.switch_cpus5.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus5.power_state.ticksClkGated::mean    513624000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus5.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus5.power_state.ticksClkGated::min_value    513624000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus5.power_state.ticksClkGated::max_value    513624000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus5.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus5.power_state.pwrStateResidencyTicks::ON    216093000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus5.power_state.pwrStateResidencyTicks::CLK_GATED    513624000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus5.power_state.pwrStateResidencyTicks::OFF   2097361000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus5.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus5.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus5.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus6.numCycles                 2307227                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus6.cpi                    629.529877                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus6.ipc                      0.001588                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus6.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus6.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus6.commitStats0.numInsts         3665                       # Number of instructions committed (thread level) (Count)
system.switch_cpus6.commitStats0.numOps          7340                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus6.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus6.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus6.commitStats0.cpi       629.529877                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus6.commitStats0.ipc         0.001588                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus6.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus6.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus6.commitStats0.numIntInsts         7245                       # Number of integer instructions (Count)
system.switch_cpus6.commitStats0.numLoadInsts         1061                       # Number of load instructions (Count)
system.switch_cpus6.commitStats0.numStoreInsts          549                       # Number of store instructions (Count)
system.switch_cpus6.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus6.commitStats0.committedInstType::No_OpClass           18      0.25%      0.25% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::IntAlu         5688     77.49%     77.74% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::IntMult           19      0.26%     78.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::IntDiv            7      0.10%     78.09% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatAdd            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatCmp            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatCvt            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatMult            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatMultAcc            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatDiv            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatMisc            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatSqrt            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdAdd            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdAddAcc            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdAlu            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdCmp            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdCvt            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdMisc            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdMult            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdMultAcc            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdShift            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdDiv            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdSqrt            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatMult            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdAes            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::Matrix            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::MatrixMov            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::MatrixOP            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::MemRead         1059     14.43%     92.52% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::MemWrite          549      7.48%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::total         7340                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedControl::IsControl          752                       # Class of control type instructions committed (Count)
system.switch_cpus6.commitStats0.committedControl::IsDirectControl          637                       # Class of control type instructions committed (Count)
system.switch_cpus6.commitStats0.committedControl::IsIndirectControl          112                       # Class of control type instructions committed (Count)
system.switch_cpus6.commitStats0.committedControl::IsCondControl          477                       # Class of control type instructions committed (Count)
system.switch_cpus6.commitStats0.committedControl::IsUncondControl          274                       # Class of control type instructions committed (Count)
system.switch_cpus6.commitStats0.committedControl::IsCall           99                       # Class of control type instructions committed (Count)
system.switch_cpus6.commitStats0.committedControl::IsReturn           99                       # Class of control type instructions committed (Count)
system.switch_cpus6.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus6.exec_context.thread_0.numCallsReturns          198                       # Number of times a function call or return occured (Count)
system.switch_cpus6.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus6.exec_context.thread_0.numIdleCycles 2300142.104311                       # Number of idle cycles (Cycle)
system.switch_cpus6.exec_context.thread_0.numBusyCycles  7084.895689                       # Number of busy cycles (Cycle)
system.switch_cpus6.exec_context.thread_0.notIdleFraction     0.003071                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus6.exec_context.thread_0.idleFraction     0.996929                       # Percentage of idle cycles (Ratio)
system.switch_cpus6.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus6.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus6.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus6.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus6.executeStats0.numStoreInsts         1610                       # Number of stores executed (Count)
system.switch_cpus6.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus6.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus6.executeStats0.numIntAluAccesses         7245                       # Number of integer alu accesses (Count)
system.switch_cpus6.executeStats0.numIntRegReads         9589                       # Number of times the integer registers were read (Count)
system.switch_cpus6.executeStats0.numIntRegWrites         5439                       # Number of times the integer registers were written (Count)
system.switch_cpus6.executeStats0.numMemRefs         1610                       # Number of memory refs (Count)
system.switch_cpus6.executeStats0.numMiscRegReads         3084                       # Number of times the Misc registers were read (Count)
system.switch_cpus6.executeStats0.numMiscRegWrites           42                       # Number of times the Misc registers were written (Count)
system.switch_cpus6.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus6.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus6.fetchStats0.numInsts         3665                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus6.fetchStats0.numOps           7340                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus6.fetchStats0.fetchRate     0.001588                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus6.fetchStats0.numBranches          752                       # Number of branches fetched (Count)
system.switch_cpus6.fetchStats0.branchRate     0.000326                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus6.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus6.mmu.dtb.rdAccesses           1068                       # TLB accesses on read requests (Count)
system.switch_cpus6.mmu.dtb.wrAccesses            553                       # TLB accesses on write requests (Count)
system.switch_cpus6.mmu.dtb.rdMisses                4                       # TLB misses on read requests (Count)
system.switch_cpus6.mmu.dtb.wrMisses                1                       # TLB misses on write requests (Count)
system.switch_cpus6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus6.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus6.mmu.itb.wrAccesses           4992                       # TLB accesses on write requests (Count)
system.switch_cpus6.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus6.mmu.itb.wrMisses                2                       # TLB misses on write requests (Count)
system.switch_cpus6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus6.power_state.numTransitions            2                       # Number of power state transitions (Count)
system.switch_cpus6.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus6.power_state.ticksClkGated::mean   1174815000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus6.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus6.power_state.ticksClkGated::min_value   1174815000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus6.power_state.ticksClkGated::max_value   1174815000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus6.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus6.power_state.pwrStateResidencyTicks::ON      7150000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus6.power_state.pwrStateResidencyTicks::CLK_GATED   1174815000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus6.power_state.pwrStateResidencyTicks::OFF   1645113000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus6.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus6.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus6.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus7.numCycles                 1408797                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus7.cpi                    384.392087                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus7.ipc                      0.002602                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus7.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus7.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus7.commitStats0.numInsts         3665                       # Number of instructions committed (thread level) (Count)
system.switch_cpus7.commitStats0.numOps          7340                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus7.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus7.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus7.commitStats0.cpi       384.392087                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus7.commitStats0.ipc         0.002602                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus7.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus7.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus7.commitStats0.numIntInsts         7245                       # Number of integer instructions (Count)
system.switch_cpus7.commitStats0.numLoadInsts         1061                       # Number of load instructions (Count)
system.switch_cpus7.commitStats0.numStoreInsts          549                       # Number of store instructions (Count)
system.switch_cpus7.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus7.commitStats0.committedInstType::No_OpClass           18      0.25%      0.25% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::IntAlu         5688     77.49%     77.74% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::IntMult           19      0.26%     78.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::IntDiv            7      0.10%     78.09% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatAdd            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatCmp            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatCvt            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatMult            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatMultAcc            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatDiv            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatMisc            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatSqrt            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdAdd            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdAddAcc            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdAlu            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdCmp            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdCvt            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdMisc            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdMult            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdMultAcc            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdShift            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdDiv            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdSqrt            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatMult            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdAes            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::Matrix            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::MatrixMov            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::MatrixOP            0      0.00%     78.09% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::MemRead         1059     14.43%     92.52% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::MemWrite          549      7.48%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::total         7340                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedControl::IsControl          752                       # Class of control type instructions committed (Count)
system.switch_cpus7.commitStats0.committedControl::IsDirectControl          637                       # Class of control type instructions committed (Count)
system.switch_cpus7.commitStats0.committedControl::IsIndirectControl          112                       # Class of control type instructions committed (Count)
system.switch_cpus7.commitStats0.committedControl::IsCondControl          477                       # Class of control type instructions committed (Count)
system.switch_cpus7.commitStats0.committedControl::IsUncondControl          274                       # Class of control type instructions committed (Count)
system.switch_cpus7.commitStats0.committedControl::IsCall           99                       # Class of control type instructions committed (Count)
system.switch_cpus7.commitStats0.committedControl::IsReturn           99                       # Class of control type instructions committed (Count)
system.switch_cpus7.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus7.exec_context.thread_0.numCallsReturns          198                       # Number of times a function call or return occured (Count)
system.switch_cpus7.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus7.exec_context.thread_0.numIdleCycles 1404465.504436                       # Number of idle cycles (Cycle)
system.switch_cpus7.exec_context.thread_0.numBusyCycles  4331.495564                       # Number of busy cycles (Cycle)
system.switch_cpus7.exec_context.thread_0.notIdleFraction     0.003075                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus7.exec_context.thread_0.idleFraction     0.996925                       # Percentage of idle cycles (Ratio)
system.switch_cpus7.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus7.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus7.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus7.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus7.executeStats0.numStoreInsts         1610                       # Number of stores executed (Count)
system.switch_cpus7.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus7.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus7.executeStats0.numIntAluAccesses         7245                       # Number of integer alu accesses (Count)
system.switch_cpus7.executeStats0.numIntRegReads         9589                       # Number of times the integer registers were read (Count)
system.switch_cpus7.executeStats0.numIntRegWrites         5439                       # Number of times the integer registers were written (Count)
system.switch_cpus7.executeStats0.numMemRefs         1610                       # Number of memory refs (Count)
system.switch_cpus7.executeStats0.numMiscRegReads         3084                       # Number of times the Misc registers were read (Count)
system.switch_cpus7.executeStats0.numMiscRegWrites           42                       # Number of times the Misc registers were written (Count)
system.switch_cpus7.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus7.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus7.fetchStats0.numInsts         3665                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus7.fetchStats0.numOps           7340                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus7.fetchStats0.fetchRate     0.002602                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus7.fetchStats0.numBranches          752                       # Number of branches fetched (Count)
system.switch_cpus7.fetchStats0.branchRate     0.000534                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus7.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus7.mmu.dtb.rdAccesses           1068                       # TLB accesses on read requests (Count)
system.switch_cpus7.mmu.dtb.wrAccesses            553                       # TLB accesses on write requests (Count)
system.switch_cpus7.mmu.dtb.rdMisses                4                       # TLB misses on read requests (Count)
system.switch_cpus7.mmu.dtb.wrMisses                1                       # TLB misses on write requests (Count)
system.switch_cpus7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus7.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus7.mmu.itb.wrAccesses           4992                       # TLB accesses on write requests (Count)
system.switch_cpus7.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus7.mmu.itb.wrMisses                2                       # TLB misses on write requests (Count)
system.switch_cpus7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus7.power_state.numTransitions            2                       # Number of power state transitions (Count)
system.switch_cpus7.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus7.power_state.ticksClkGated::mean   1624030000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus7.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus7.power_state.ticksClkGated::min_value   1624030000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus7.power_state.ticksClkGated::max_value   1624030000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus7.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus7.power_state.pwrStateResidencyTicks::ON      7159000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus7.power_state.pwrStateResidencyTicks::CLK_GATED   1624030000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus7.power_state.pwrStateResidencyTicks::OFF   1195889000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus7.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus7.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus7.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus8.numCycles                  503828                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus8.cpi                    113.988235                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus8.ipc                      0.008773                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus8.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus8.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus8.commitStats0.numInsts         4420                       # Number of instructions committed (thread level) (Count)
system.switch_cpus8.commitStats0.numOps          8867                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus8.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus8.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus8.commitStats0.cpi       113.988235                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus8.commitStats0.ipc         0.008773                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus8.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus8.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus8.commitStats0.numIntInsts         8756                       # Number of integer instructions (Count)
system.switch_cpus8.commitStats0.numLoadInsts         1297                       # Number of load instructions (Count)
system.switch_cpus8.commitStats0.numStoreInsts          678                       # Number of store instructions (Count)
system.switch_cpus8.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus8.commitStats0.committedInstType::No_OpClass           17      0.19%      0.19% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::IntAlu         6851     77.26%     77.46% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::IntMult           19      0.21%     77.67% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::IntDiv            7      0.08%     77.75% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatAdd            0      0.00%     77.75% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatCmp            0      0.00%     77.75% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatCvt            0      0.00%     77.75% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatMult            0      0.00%     77.75% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.75% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatDiv            0      0.00%     77.75% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatMisc            0      0.00%     77.75% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.75% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdAdd            0      0.00%     77.75% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.75% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdAlu            0      0.00%     77.75% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdCmp            0      0.00%     77.75% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdCvt            0      0.00%     77.75% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdMisc            0      0.00%     77.75% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdMult            0      0.00%     77.75% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdMultAcc            0      0.00%     77.75% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     77.75% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdShift            0      0.00%     77.75% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     77.75% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdDiv            0      0.00%     77.75% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdSqrt            0      0.00%     77.75% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     77.75% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     77.75% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     77.75% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     77.75% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     77.75% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     77.75% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatMult            0      0.00%     77.75% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     77.75% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     77.75% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     77.75% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     77.75% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     77.75% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     77.75% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     77.75% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     77.75% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdAes            0      0.00%     77.75% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdAesMix            0      0.00%     77.75% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     77.75% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     77.75% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     77.75% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     77.75% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     77.75% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     77.75% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdPredAlu            0      0.00%     77.75% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::Matrix            0      0.00%     77.75% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::MatrixMov            0      0.00%     77.75% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::MatrixOP            0      0.00%     77.75% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::MemRead         1295     14.60%     92.35% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::MemWrite          678      7.65%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::total         8867                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedControl::IsControl          911                       # Class of control type instructions committed (Count)
system.switch_cpus8.commitStats0.committedControl::IsDirectControl          766                       # Class of control type instructions committed (Count)
system.switch_cpus8.commitStats0.committedControl::IsIndirectControl          142                       # Class of control type instructions committed (Count)
system.switch_cpus8.commitStats0.committedControl::IsCondControl          579                       # Class of control type instructions committed (Count)
system.switch_cpus8.commitStats0.committedControl::IsUncondControl          331                       # Class of control type instructions committed (Count)
system.switch_cpus8.commitStats0.committedControl::IsCall          117                       # Class of control type instructions committed (Count)
system.switch_cpus8.commitStats0.committedControl::IsReturn          117                       # Class of control type instructions committed (Count)
system.switch_cpus8.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus8.exec_context.thread_0.numCallsReturns          234                       # Number of times a function call or return occured (Count)
system.switch_cpus8.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus8.exec_context.thread_0.numIdleCycles 501938.884508                       # Number of idle cycles (Cycle)
system.switch_cpus8.exec_context.thread_0.numBusyCycles  1889.115492                       # Number of busy cycles (Cycle)
system.switch_cpus8.exec_context.thread_0.notIdleFraction     0.003750                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus8.exec_context.thread_0.idleFraction     0.996250                       # Percentage of idle cycles (Ratio)
system.switch_cpus8.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus8.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus8.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus8.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus8.executeStats0.numStoreInsts         1975                       # Number of stores executed (Count)
system.switch_cpus8.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus8.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus8.executeStats0.numIntAluAccesses         8756                       # Number of integer alu accesses (Count)
system.switch_cpus8.executeStats0.numIntRegReads        11391                       # Number of times the integer registers were read (Count)
system.switch_cpus8.executeStats0.numIntRegWrites         6543                       # Number of times the integer registers were written (Count)
system.switch_cpus8.executeStats0.numMemRefs         1975                       # Number of memory refs (Count)
system.switch_cpus8.executeStats0.numMiscRegReads         3769                       # Number of times the Misc registers were read (Count)
system.switch_cpus8.executeStats0.numMiscRegWrites           72                       # Number of times the Misc registers were written (Count)
system.switch_cpus8.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus8.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus8.fetchStats0.numInsts         4420                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus8.fetchStats0.numOps           8867                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus8.fetchStats0.fetchRate     0.008773                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus8.fetchStats0.numBranches          911                       # Number of branches fetched (Count)
system.switch_cpus8.fetchStats0.branchRate     0.001808                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus8.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus8.mmu.dtb.rdAccesses           1308                       # TLB accesses on read requests (Count)
system.switch_cpus8.mmu.dtb.wrAccesses            682                       # TLB accesses on write requests (Count)
system.switch_cpus8.mmu.dtb.rdMisses                9                       # TLB misses on read requests (Count)
system.switch_cpus8.mmu.dtb.wrMisses                1                       # TLB misses on write requests (Count)
system.switch_cpus8.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus8.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus8.mmu.itb.wrAccesses           5955                       # TLB accesses on write requests (Count)
system.switch_cpus8.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus8.mmu.itb.wrMisses                2                       # TLB misses on write requests (Count)
system.switch_cpus8.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus8.power_state.numTransitions            2                       # Number of power state transitions (Count)
system.switch_cpus8.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus8.power_state.ticksClkGated::mean   2076514500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus8.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus8.power_state.ticksClkGated::min_value   2076514500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus8.power_state.ticksClkGated::max_value   2076514500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus8.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus8.power_state.pwrStateResidencyTicks::ON      8730500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus8.power_state.pwrStateResidencyTicks::CLK_GATED   2076514500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus8.power_state.pwrStateResidencyTicks::OFF    741833000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus8.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus8.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus8.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.tol2bus.transDist::ReadReq                   2                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadResp               3680                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq                 12                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp                12                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty         2032                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          705                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict             1497                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq              724                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp             724                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              1855                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             1855                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            707                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq          2971                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port          291                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port          287                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu0.itb_walker_cache.mem_side_port::system.l2.cpu_side_port           10                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu0.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port           41                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.icache.mem_side_port::system.l2.cpu_side_port          876                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.dcache.mem_side_port::system.l2.cpu_side_port         3967                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          377                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port          386                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu4.icache.mem_side_port::system.l2.cpu_side_port          102                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu4.dcache.mem_side_port::system.l2.cpu_side_port         1207                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu4.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          207                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu4.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port          212                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu5.icache.mem_side_port::system.l2.cpu_side_port          844                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu5.dcache.mem_side_port::system.l2.cpu_side_port         4330                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu5.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          365                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu5.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port          308                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu6.dcache.mem_side_port::system.l2.cpu_side_port           64                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu6.itb_walker_cache.mem_side_port::system.l2.cpu_side_port            6                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu6.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port           25                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu7.dcache.mem_side_port::system.l2.cpu_side_port           62                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu7.itb_walker_cache.mem_side_port::system.l2.cpu_side_port            9                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu7.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port           29                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu8.icache.mem_side_port::system.l2.cpu_side_port            6                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu8.dcache.mem_side_port::system.l2.cpu_side_port          103                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu8.itb_walker_cache.mem_side_port::system.l2.cpu_side_port            6                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu8.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port           38                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                  14158                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port        12416                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port         8328                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu0.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          128                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu0.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port          832                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.icache.mem_side_port::system.l2.cpu_side_port        37376                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.dcache.mem_side_port::system.l2.cpu_side_port       121676                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.itb_walker_cache.mem_side_port::system.l2.cpu_side_port         5696                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port         6848                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu4.icache.mem_side_port::system.l2.cpu_side_port         4352                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu4.dcache.mem_side_port::system.l2.cpu_side_port        31944                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu4.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu4.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port         1536                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu5.icache.mem_side_port::system.l2.cpu_side_port        35968                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu5.dcache.mem_side_port::system.l2.cpu_side_port       106192                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu5.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          576                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu5.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port         1472                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu6.dcache.mem_side_port::system.l2.cpu_side_port          260                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu6.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu6.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port          576                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu7.dcache.mem_side_port::system.l2.cpu_side_port          196                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu7.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu7.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu8.icache.mem_side_port::system.l2.cpu_side_port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu8.dcache.mem_side_port::system.l2.cpu_side_port         1796                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu8.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu8.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port          960                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                  380792                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                            2618                       # Total snoops (Count)
system.tol2bus.snoopTraffic                    148544                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples              6271                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             1.853612                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            2.320274                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                    1924     30.68%     30.68% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    2265     36.12%     66.80% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                     724     11.55%     78.34% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                     236      3.76%     82.11% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                     128      2.04%     84.15% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::5                     104      1.66%     85.81% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::6                     314      5.01%     90.81% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::7                     328      5.23%     96.05% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::8                     242      3.86%     99.90% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::9                       5      0.08%     99.98% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::10                      1      0.02%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::11                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::12                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::13                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::14                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::15                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::16                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::17                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::18                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::19                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::20                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::21                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::22                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::23                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::24                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::25                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::26                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::27                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::28                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::29                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::30                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::31                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::32                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::33                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::34                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::35                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::36                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value              10                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total                6271                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2827078000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy            7995500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            145500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy            173000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer12.occupancy           438000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer13.occupancy          2316524                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer13.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer14.occupancy           232500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer15.occupancy           232500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer16.occupancy            51000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer17.occupancy           830000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer17.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer18.occupancy           171000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer18.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer19.occupancy           159000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer19.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy              6000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer20.occupancy           423000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer21.occupancy          2624524                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer21.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer22.occupancy           291000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer22.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer23.occupancy           235500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer23.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer25.occupancy            73500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer25.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer26.occupancy             4500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer26.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer27.occupancy            16500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer27.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer29.occupancy            73500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer29.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy             24000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer30.occupancy             4500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer30.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer31.occupancy            16500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer31.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer32.occupancy             3000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer32.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer33.occupancy            97500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer33.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer34.occupancy             4500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer34.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer35.occupancy            22500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer35.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests         10491                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests         3755                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests         4839                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
