module qlal3_right_assp_macro (
  input  [31:0] Amult1,          
  input  [31:0] Bmult1,          
  output [63:0] Cmult1,          
  output        DrivingI2cBusOut,
  input  [ 8:0] RAM1_ADDR,       
  input         RAM1_CLK,        
  input         RAM1_CLKS,       
  output [35:0] RAM1_RD_DATA,    
  input         RAM1_RD_EN,      
  input         RAM1_RME_af,     
  input  [ 3:0] RAM1_RM_af,      
  input         RAM1_TEST1_af,   
  input  [ 3:0] RAM1_WR_BE,      
  input  [35:0] RAM1_WR_DATA,    
  input         RAM1_WR_EN,      
  input  [ 8:0] RAM2_P0_ADDR,    
  input         RAM2_P0_CLK,     
  input         RAM2_P0_CLKS,    
  input  [ 3:0] RAM2_P0_WR_BE,   
  input  [31:0] RAM2_P0_WR_DATA, 
  input         RAM2_P0_WR_EN,   
  input  [ 8:0] RAM2_P1_ADDR,    
  input         RAM2_P1_CLK,     
  input         RAM2_P1_CLKS,    
  output [31:0] RAM2_P1_RD_DATA, 
  input         RAM2_P1_RD_EN,   
  input         RAM2_RME_af,     
  input  [ 3:0] RAM2_RM_af,      
  input         RAM2_TEST1_af,   
  input  [ 8:0] RAM3_P0_ADDR,    
  input         RAM3_P0_CLK,     
  input         RAM3_P0_CLKS,    
  input  [31:0] RAM3_P0_WR_DATA, 
  input  [ 3:0] RAM3_P0_WR_EN,   
  input  [ 8:0] RAM3_P1_ADDR,    
  input         RAM3_P1_CLK,     
  input         RAM3_P1_CLKS,    
  output [31:0] RAM3_P1_RD_DATA, 
  input         RAM3_P1_RD_EN,   
  input         RAM3_RME_af,     
  input  [ 3:0] RAM3_RM_af,      
  input         RAM3_TEST1_af,   
  input         SCL_i,           
  output        SCL_o,           
  output        SCL_oen,         
  input         SDA_i,           
  output        SDA_o,           
  output        SDA_oen,         
  input         Valid_mult1,     
  input         al_clr_i,        
  output        al_o,            
  input         al_stick_en_i,   
  input         arst,            
  input         arstS,           
  output        i2c_busy_o,      
  input         rxack_clr_i,     
  output        rxack_o,         
  input         rxack_stick_en_i,
  output        tip_o,           
  output        wb_ack,          
  input  [ 2:0] wb_adr,          
  input         wb_clk,          
  input         wb_clkS,         
  input         wb_cyc,          
  input  [ 7:0] wb_dat_i,        
  output [ 7:0] wb_dat_o,        
  output        wb_inta,         
  input         wb_rst,          
  input         wb_rstS,         
  input         wb_stb,          
  input         wb_we            
);
endmodule