{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603869048769 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603869048781 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 28 02:10:48 2020 " "Processing started: Wed Oct 28 02:10:48 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603869048781 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603869048781 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sum8bits -c sum8bits " "Command: quartus_map --read_settings_files=on --write_settings_files=off sum8bits -c sum8bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603869048781 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1603869049324 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603869049324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum1bit/sum1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sum1bit/sum1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sum1bit-rtl " "Found design unit 1: sum1bit-rtl" {  } { { "sum1bit/sum1bit.vhd" "" { Text "C:/Users/Sjbarcx/Desktop/vhdl/LAB 2/sum8bits/sum1bit/sum1bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603869062853 ""} { "Info" "ISGN_ENTITY_NAME" "1 sum1bit " "Found entity 1: sum1bit" {  } { { "sum1bit/sum1bit.vhd" "" { Text "C:/Users/Sjbarcx/Desktop/vhdl/LAB 2/sum8bits/sum1bit/sum1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603869062853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603869062853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sum8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sum8bit-rtl " "Found design unit 1: sum8bit-rtl" {  } { { "sum8bits.vhd" "" { Text "C:/Users/Sjbarcx/Desktop/vhdl/LAB 2/sum8bits/sum8bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603869062856 ""} { "Info" "ISGN_ENTITY_NAME" "1 sum8bit " "Found entity 1: sum8bit" {  } { { "sum8bits.vhd" "" { Text "C:/Users/Sjbarcx/Desktop/vhdl/LAB 2/sum8bits/sum8bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603869062856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603869062856 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" and.vhd(8) " "VHDL syntax error at and.vhd(8) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "../and.vhd" "" { Text "C:/Users/Sjbarcx/Desktop/vhdl/LAB 2/and.vhd" 8 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603869062858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sjbarcx/desktop/vhdl/lab 2/and.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /users/sjbarcx/desktop/vhdl/lab 2/and.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603869062858 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" or.vhd(8) " "VHDL syntax error at or.vhd(8) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "../or.vhd" "" { Text "C:/Users/Sjbarcx/Desktop/vhdl/LAB 2/or.vhd" 8 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603869062861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sjbarcx/desktop/vhdl/lab 2/or.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /users/sjbarcx/desktop/vhdl/lab 2/or.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603869062861 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"end\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" mux_8_1bit.vhd(33) " "VHDL syntax error at mux_8_1bit.vhd(33) near text \"end\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "../mux_8_1bit.vhd" "" { Text "C:/Users/Sjbarcx/Desktop/vhdl/LAB 2/mux_8_1bit.vhd" 33 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603869062863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sjbarcx/desktop/vhdl/lab 2/mux_8_1bit.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /users/sjbarcx/desktop/vhdl/lab 2/mux_8_1bit.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603869062864 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603869063106 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 28 02:11:03 2020 " "Processing ended: Wed Oct 28 02:11:03 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603869063106 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603869063106 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603869063106 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603869063106 ""}
