Application:  PurePath Studio (Portable Audio) MiniDSP Assembler
File Name:    D:\Case\Klipsch MC-13\DSP\MC13_DSPver2.2_20150709\base_main_Rate44\aic_main.lst
Date:         7/10/2015 11:27:16 AM
Version:      version 5.95 build 1 revision 34314
Arguments:    'aic_main.asm' /image='D:\Case\Klipsch MC-13\DSP\MC13_DSPver2.2_20150709\base_main_Rate44\aic_main.image'/list='D:\Case\Klipsch MC-13\DSP\MC13_DSPver2.2_20150709\base_main_Rate44\aic_main.lst' /configuration='base_main_Rate44' /debug /noploops /warnings=OFF /miniDSP_A_Adaptive /miniDSP_D_Adaptive /miniDSP_D_Adaptive1 /miniDSP_D_Adaptive2 /target=AIC3254
================================================================================

Listing for file: aic_main.asm



Reg Code
========
                  line: 

                                --- File: aic_main.asm ---
XX|XXXXX  [XXXX] XXXXXX:  ****************encrypted****************************
XX|XXXXX  [XXXX] XXXXXX:  ****************encrypted****************************
                    189:  .endencrypt 
                    243:  .sync(53) 
                    255:  .sync(11) 
                    256:   
XX|XXXXX  [XXXX] XXXXXX:  ****************encrypted****************************
XX|XXXXX  [XXXX] XXXXXX:  ****************encrypted****************************
XX|XXXXX  [XXXX] XXXXXX:  ****************encrypted****************************
XX|XXXXX  [XXXX] XXXXXX:  ****************encrypted****************************
XX|XXXXX  [XXXX] XXXXXX:  ****************encrypted****************************
XX|XXXXX  [XXXX] XXXXXX:  ****************encrypted****************************
XX|XXXXX  [XXXX] XXXXXX:  ****************encrypted****************************
XX|XXXXX  [XXXX] XXXXXX:  ****************encrypted****************************
XX|XXXXX  [XXXX] XXXXXX:  ****************encrypted****************************
XX|XXXXX  [XXXX] XXXXXX:  ****************encrypted****************************
XX|XXXXX  [XXXX] XXXXXX:  ****************encrypted****************************
XX|XXXXX  [XXXX] XXXXXX:  ****************encrypted****************************
XX|XXXXX  [XXXX] XXXXXX:  ****************encrypted****************************
XX|XXXXX  [XXXX] XXXXXX:  ****************encrypted****************************
XX|XXXXX  [XXXX] XXXXXX:  ****************encrypted****************************
XX|XXXXX  [XXXX] XXXXXX:  ****************encrypted****************************
XX|XXXXX  [XXXX] XXXXXX:  ****************encrypted****************************
XX|XXXXX  [XXXX] XXXXXX:  ****************encrypted****************************
XX|XXXXX  [XXXX] XXXXXX:  ****************encrypted****************************
XX|XXXXX  [XXXX] XXXXXX:  ****************encrypted****************************
XX|XXXXX  [XXXX] XXXXXX:  ****************encrypted****************************
XX|XXXXX  [XXXX] XXXXXX:  ****************encrypted****************************
XX|XXXXX  [XXXX] XXXXXX:  ****************encrypted****************************
XX|XXXXX  [XXXX] XXXXXX:  ****************encrypted****************************
XX|XXXXX  [XXXX] XXXXXX:  ****************encrypted****************************
XX|XXXXX  [XXXX] XXXXXX:  ****************encrypted****************************
XX|XXXXX  [XXXX] XXXXXX:  ****************encrypted****************************
XX|XXXXX  [XXXX] XXXXXX:  ****************encrypted****************************
XX|XXXXX  [XXXX] XXXXXX:  ****************encrypted****************************
XX|XXXXX  [XXXX] XXXXXX:  ****************encrypted****************************
XX|XXXXX  [XXXX] XXXXXX:  ****************encrypted****************************
XX|XXXXX  [XXXX] XXXXXX:  ****************encrypted****************************
XX|XXXXX  [XXXX] XXXXXX:  ****************encrypted****************************
XX|XXXXX  [XXXX] XXXXXX:  ****************encrypted****************************
XX|XXXXX  [XXXX] XXXXXX:  ****************encrypted****************************
XX|XXXXX  [XXXX] XXXXXX:  ****************encrypted****************************
XX|XXXXX  [XXXX] XXXXXX:  ****************encrypted****************************
XX|XXXXX  [XXXX] XXXXXX:  ****************encrypted****************************
XX|XXXXX  [XXXX] XXXXXX:  ****************encrypted****************************
XX|XXXXX  [XXXX] XXXXXX:  ****************encrypted****************************
XX|XXXXX  [XXXX] XXXXXX:  ****************encrypted****************************
XX|XXXXX  [XXXX] XXXXXX:  ****************encrypted****************************
XX|XXXXX  [XXXX] XXXXXX:  ****************encrypted****************************
XX|XXXXX  [XXXX] XXXXXX:  ****************encrypted****************************
XX|XXXXX  [XXXX] XXXXXX:  ****************encrypted****************************
XX|XXXXX  [XXXX] XXXXXX:  ****************encrypted****************************
XX|XXXXX  [XXXX] XXXXXX:  ****************encrypted****************************
XX|XXXXX  [XXXX] XXXXXX:  ****************encrypted****************************
XX|XXXXX  [XXXX] XXXXXX:  ****************encrypted****************************
XX|XXXXX  [XXXX] XXXXXX:  ****************encrypted****************************
XX|XXXXX  [XXXX] XXXXXX:  ****************encrypted****************************
XX|XXXXX  [XXXX] XXXXXX:  ****************encrypted****************************
                     53:  .codeblock Registers target=regs, component=AIC3254App8x4x_1 
                     54:  ;----------------------------------------------------------------------------------- 
                     55:  ; Software Reset 
                     56:  ;----------------------------------------------------------------------------------- 
                     57:  	reg[  0][  1] = 0x01	; Initialize the device through software reset 
                     58:         reg[254][  0] = 0x0a	; Delay 10ms 
                     59:   
                     60:  ;----------------------------------------------------------------------------------- 
                     61:  ; Configure Power Supplies 
                     62:  ;----------------------------------------------------------------------------------- 
                     63:  ; AIC3254EVM-U specific configuration 
                     64:  ; AIC3254EVM-K specific configuration         
                     65:  	reg[  1][  1] = 0x08	; Power up AVDD LDO; Disable weak AVDD to DVDD connection; Enable Master Analog Power Control, AVDD LDO Powered; Disable weak AVDD to DVDD connection 
                     66:  	reg[  1][  2] = 0xa1	; Enable Master Analog Power Control 
                     67:           
                     68:   
                     69:  	reg[  1][ 71] = 0x32	; Set the input power-up time to 3.1ms    
                     70:  	reg[  1][123] = 0x01	; Set REF charging time to 40ms (automatic) 
                     71:  ;	reg[254][0] = 0x28	; Delay 40ms for REF to Power Up 
                     72:   
                     73:  ;----------------------------------------------------------------------------------- 
                     74:  ; Load miniDSP Code 
                     75:  ;----------------------------------------------------------------------------------- 
                     76:  	PROGRAM_ADC		; miniDSP_A coefficients and instructions            
                     77:  	PROGRAM_DAC		; miniDSP_D coefficients and instructions 
                     78:   
                     79:  ;----------------------------------------------------------------------------------- 
                     80:  ; Signal Processing Settings 
                     81:  ;----------------------------------------------------------------------------------- 
                     82:  	; SynchMode is enabled 
                     83:  	reg[  0][ 60] = 0x00    ; DAC prog Mode: miniDSP_A and miniDSP_D ARE powered up together, miniDSP_A used for signal processing 
                     84:  	reg[  0][ 61] = 0x00	; SynchMode is disabled; DAC prog Mode: miniDSP_A and miniDSP_D NOT powered up together, miniDSP_A used for signal processing; Use miniDSP_A for signal processing 
                     85:   
                     86:  	reg[  0][ 17] = 0x08	; 8x Interpolation 
                     87:  	reg[  0][ 23] = 0x04	; 4x Decimation 
                     88:   
                     89:  ; 4x Interpolation; 2x Decimation 
                     90:  ; 2x Interpolation; 1x Decimation 
                     91:  	IDAC  = 904 
                     92:  	IADC  = 904 
                     93:   
                     94:  	 
                     95:  	reg[  8][  1] = 0x04	; non adaptive mode for ADC 
                     96:  	 
                     97:   
                     98:  	 
                     99:  	reg[ 44][  1] = 0x04	; adaptive mode for DAC 
                    100:  	 
                    101:   
                    102:  ;----------------------------------------------------------------------------------- 
                    103:  ; Clock and Interface Configuration 
                    104:  ;----------------------------------------------------------------------------------- 
                    105:  ; USB Audio supports 8kHz to 48kHz sample rates 
                    106:  ; An external audio interface is required for 88.2kHz to 192kHz sample rates 
                    107:  ;----------------------------------------------------------------------------------- 
                    108:  ; P=1, R=1, J=8; P=1, R=1, J=8; D=0000 (MSB); D=0000 (LSB); PLL_clkin = MCLK, codec_clkin = PLL_CLK, PLL on; MDAC = 8, divider powered on; DOSR = 32 (MSB); DOSR = 32 (LSB); NADC = 2, divider powered off; MADC = 8, divider powered on; AOSR = 32; NDAC = 2, divider powered on 
                    109:  ; P=1, R=1, J=8; P=1, R=1, J=8; D=0000 (MSB); D=0000 (LSB); PLL_clkin = MCLK, codec_clkin = PLL_CLK, PLL on; MDAC = 8, divider powered on; DOSR = 64 (MSB); DOSR = 64 (LSB); NADC = 2, divider powered off; MADC = 8, divider powered on; AOSR = 64; NDAC = 2, divider powered on 
                    110:  	reg[  0][  5] = 0x91	; P=1, R=1, J=8 
                    111:  	reg[  0][  6] = 0x07	; P=1, R=1, J=8 
                    112:  	reg[  0][  7] = 0x02	; D=0000 (MSB) 
                    113:  	reg[  0][  8] = 0x30	; D=0000 (LSB) 
                    114:  	reg[  0][  4] = 0x03	; PLL_clkin = MCLK, codec_clkin = PLL_CLK, PLL on 
                    115:  	reg[  0][ 12] = 0x88	; MDAC = 8, divider powered on 
                    116:  	reg[  0][ 13] = 0x00	; DOSR = 128 (MSB) 
                    117:  	reg[  0][ 14] = 0x78	; DOSR = 128 (LSB) 
                    118:  	reg[  0][ 18] = 0x02	; NADC = 2, divider powered off 
                    119:  	reg[  0][ 19] = 0x88	; MADC = 8, divider powered on 
                    120:  	reg[  0][ 20] = 0x78	; AOSR = 128 
                    121:  	reg[  0][ 11] = 0x82	; NDAC = 2, divider powered on 
                    122:   
                    123:  ; P=1, R=1, J=8; P=1, R=1, J=8; D=0000 (MSB); D=0000 (LSB); PLL_clkin = MCLK, codec_clkin = PLL_CLK, PLL on; MDAC = 8, divider powered on; DOSR = 192 (MSB); DOSR = 192 (LSB); NADC = 2, divider powered off; MADC = 12, divider powered on; AOSR = 128; NDAC = 2, divider powered on 
                    124:  ; P=1, R=1, J=8; P=1, R=1, J=8; D=0000 (MSB); D=0000 (LSB); PLL_clkin = MCLK, codec_clkin = PLL_CLK, PLL on; MDAC = 8, divider powered on; DOSR = 256 (MSB); DOSR = 256 (LSB); NADC = 2, divider powered off; MADC = 16, divider powered on; AOSR = 128; NDAC = 2, divider powered on 
                    125:  ; P=1, R=1, J=24; P=1, R=1, J=24; D=0000 (MSB); D=0000 (LSB); PLL_clkin = MCLK, codec_clkin = PLL_CLK, PLL on; MDAC = 8, divider powered on; DOSR = 384 (MSB); DOSR = 384 (LSB); NADC = 2, divider powered off; MADC = 24, divider powered on; AOSR = 128; NDAC = 2, divider powered on 
                    126:  ; P=1, R=1, J=16; P=1, R=1, J=16; D=0000 (MSB); D=0000 (LSB); PLL_clkin = MCLK, codec_clkin = PLL_CLK, PLL on; MDAC = 8, divider powered on; DOSR = 512 (MSB); DOSR = 512 (LSB); NADC = 2, divider powered off; MADC = 32, divider powered on; AOSR = 128; NDAC = 2, divider powered on 
                    127:  ; P=1, R=1, J=24; P=1, R=1, J=24; D=0000 (MSB); D=0000 (LSB); PLL_clkin = MCLK, codec_clkin = PLL_CLK, PLL on; MDAC = 8, divider powered on; DOSR = 768 (MSB); DOSR = 768 (LSB); NADC = 2, divider powered off; MADC = 48, divider powered on; AOSR = 128; NDAC = 2, divider powered on 
                    128:   
                    129:   
                    130:  ;----------------------------------------------------------------------------------- 
                    131:  ; ADC Channel Configuration 
                    132:  ;----------------------------------------------------------------------------------- 
                    133:  	reg[  1][ 51] = 0x40	; Mic Bias enabled, Source = Avdd, 1.25V 
                    134:   
                    135:  ; AIC3254EVM-U specific configuration 
                    136:  ; AIC3254EVM-K specific configuration 
                    137:  	reg[  1][ 52] = 0x40	; Route IN2L to LEFT_P with 10K input impedance; Route CM1L to LEFT_M with 10K input impedance; Route IN2R to RIGHT_P with 10K input impedance; ;; Route IN1L to LEFT_P with 10K input impedance 
                    138:  	reg[  1][ 54] = 0x40	; Route CM1L to LEFT_M with 10K input impedance 
                    139:  	reg[  1][ 55] = 0x40	; Route IN1R to RIGHT_P with 10K input impedance 
                    140:  	reg[  0][ 83] = 0x08	;  
                    141:  	reg[  0][ 84] = 0x08	; 
                    142:   
                    143:  	 
                    144:  	reg[  1][ 57] = 0x40	; Route CM1R to RIGHT_M with 10K input impedance 
                    145:  	reg[  1][ 59] = 0x00	; Enable MicPGA_L Gain Control, 0dB 
                    146:  	reg[  1][ 60] = 0x00	; Enable MicPGA_R Gain Control, 0dB 
                    147:  	reg[  0][ 81] = 0xc0	; Power up LADC/RADC 
                    148:  	reg[  0][ 82] = 0x00	; Unmute LADC/RADC 
                    149:   
                    150:   
                    151:  ;----------------------------------------------------------------------------------- 
                    152:  ; DAC Channel Configuration 
                    153:  ;----------------------------------------------------------------------------------- 
                    154:  	reg[  1][ 20] = 0x25	; De-pop: 5 time constants, 6k resistance 
                    155:  	reg[  1][ 12] = 0x08	; Route LDAC to HPL 
                    156:  	reg[  1][ 13] = 0x08	; Route RDAC to HPR 
                    157:  	reg[  1][ 14] = 0x08	; Route LDAC to LOL 
                    158:  	reg[  1][ 15] = 0x08	; Route LDAC to LOR 
                    159:  	reg[  0][ 63] = 0xd4	; Power up LDAC/RDAC w/ soft stepping 
                    160:  	reg[  1][ 16] = 0x00	; Unmute HPL driver, 0dB Gain 
                    161:  	reg[  1][ 17] = 0x00	; Unmute HPR driver, 0dB Gain 
                    162:  	reg[  1][ 18] = 0x00	; Unmute LOL driver, 0dB Gain 
                    163:  	reg[  1][ 19] = 0x00	; Unmute LOR driver, 0dB Gain 
                    164:  	reg[  1][  9] = 0x3f; Power up HPL/HPR and LOL/LOR drivers 
                    165:  	reg[  0][ 64] = 0x00	; Unmute LDAC/RDAC 
                    166:  	reg[  0][ 27] = 0x0c	;  
                    167:  	reg[  0][ 28] = 0x00;  
                    168:  	reg[  0][ 30] = 0x90	;  
                    169:  	reg[  0][ 56] = 0x04	;  
                    170:  	reg[  0][ 68] = 0x6f	;  
                    171:   
XX|XXXXX  [XXXX] XXXXXX:  ****************encrypted****************************

                                --- File: aic_gen.asm ---
XX|XXXXX  [XXXX] XXXXXX:  ****************encrypted****************************
XX|XXXXX  [XXXX] XXXXXX:  ****************encrypted****************************
                    495:  .codeblock Registers2 target=regs, component=Dec4xIn_1 
                    496:  reg[0][82] = 0 
                    497:   
                    498:  ; Left channel AGC initialization 
                    499:  reg[0][83] = 0 
                    500:  reg[0][86] = 32 
                    501:  reg[0][87] = 254  
                    502:  reg[0][88] = 0 
                    503:  reg[0][89] = 104 
                    504:  reg[0][90] = 168 
                    505:  reg[0][91] = 6 
                    506:  reg[0][92] = 0 
                    507:   
                    508:  ; Right channel AGC initialization 
                    509:  reg[0][84] = 0 
                    510:  reg[0][94] = 32 
                    511:  reg[0][95] = 254  
                    512:  reg[0][96] = 0 
                    513:  reg[0][97] = 104 
                    514:  reg[0][98] = 168 
                    515:  reg[0][99] = 6 
                    516:  reg[0][100] = 0 
XX|XXXXX  [XXXX] XXXXXX:  ****************encrypted****************************

0 errors detected
