{
  "module_name": "recommended.json",
  "hash_id": "5b3d5126120e4322a31898611b13e3eaf3c5f326002c99d25999790daa45e86a",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/x86/amdzen2/recommended.json",
  "human_readable_source": "[\n  {\n    \"MetricName\": \"branch_misprediction_ratio\",\n    \"BriefDescription\": \"Execution-Time Branch Misprediction Ratio (Non-Speculative)\",\n    \"MetricExpr\": \"d_ratio(ex_ret_brn_misp, ex_ret_brn)\",\n    \"MetricGroup\": \"branch_prediction\",\n    \"ScaleUnit\": \"100%\"\n  },\n  {\n    \"EventName\": \"all_dc_accesses\",\n    \"EventCode\": \"0x29\",\n    \"BriefDescription\": \"All L1 Data Cache Accesses\",\n    \"UMask\": \"0x07\"\n  },\n  {\n    \"MetricName\": \"all_l2_cache_accesses\",\n    \"BriefDescription\": \"All L2 Cache Accesses\",\n    \"MetricExpr\": \"l2_request_g1.all_no_prefetch + l2_pf_hit_l2 + l2_pf_miss_l2_hit_l3 + l2_pf_miss_l2_l3\",\n    \"MetricGroup\": \"l2_cache\"\n  },\n  {\n    \"EventName\": \"l2_cache_accesses_from_ic_misses\",\n    \"EventCode\": \"0x60\",\n    \"BriefDescription\": \"L2 Cache Accesses from L1 Instruction Cache Misses (including prefetch)\",\n    \"UMask\": \"0x10\"\n  },\n  {\n    \"EventName\": \"l2_cache_accesses_from_dc_misses\",\n    \"EventCode\": \"0x60\",\n    \"BriefDescription\": \"L2 Cache Accesses from L1 Data Cache Misses (including prefetch)\",\n    \"UMask\": \"0xc8\"\n  },\n  {\n    \"MetricName\": \"l2_cache_accesses_from_l2_hwpf\",\n    \"BriefDescription\": \"L2 Cache Accesses from L2 HWPF\",\n    \"MetricExpr\": \"l2_pf_hit_l2 + l2_pf_miss_l2_hit_l3 + l2_pf_miss_l2_l3\",\n    \"MetricGroup\": \"l2_cache\"\n  },\n  {\n    \"MetricName\": \"all_l2_cache_misses\",\n    \"BriefDescription\": \"All L2 Cache Misses\",\n    \"MetricExpr\": \"l2_cache_req_stat.ic_dc_miss_in_l2 + l2_pf_miss_l2_hit_l3 + l2_pf_miss_l2_l3\",\n    \"MetricGroup\": \"l2_cache\"\n  },\n  {\n    \"EventName\": \"l2_cache_misses_from_ic_miss\",\n    \"EventCode\": \"0x64\",\n    \"BriefDescription\": \"L2 Cache Misses from L1 Instruction Cache Misses\",\n    \"UMask\": \"0x01\"\n  },\n  {\n    \"EventName\": \"l2_cache_misses_from_dc_misses\",\n    \"EventCode\": \"0x64\",\n    \"BriefDescription\": \"L2 Cache Misses from L1 Data Cache Misses\",\n    \"UMask\": \"0x08\"\n  },\n  {\n    \"MetricName\": \"l2_cache_misses_from_l2_hwpf\",\n    \"BriefDescription\": \"L2 Cache Misses from L2 HWPF\",\n    \"MetricExpr\": \"l2_pf_miss_l2_hit_l3 + l2_pf_miss_l2_l3\",\n    \"MetricGroup\": \"l2_cache\"\n  },\n  {\n    \"MetricName\": \"all_l2_cache_hits\",\n    \"BriefDescription\": \"All L2 Cache Hits\",\n    \"MetricExpr\": \"l2_cache_req_stat.ic_dc_hit_in_l2 + l2_pf_hit_l2\",\n    \"MetricGroup\": \"l2_cache\"\n  },\n  {\n    \"EventName\": \"l2_cache_hits_from_ic_misses\",\n    \"EventCode\": \"0x64\",\n    \"BriefDescription\": \"L2 Cache Hits from L1 Instruction Cache Misses\",\n    \"UMask\": \"0x06\"\n  },\n  {\n    \"EventName\": \"l2_cache_hits_from_dc_misses\",\n    \"EventCode\": \"0x64\",\n    \"BriefDescription\": \"L2 Cache Hits from L1 Data Cache Misses\",\n    \"UMask\": \"0x70\"\n  },\n  {\n    \"EventName\": \"l2_cache_hits_from_l2_hwpf\",\n    \"EventCode\": \"0x70\",\n    \"BriefDescription\": \"L2 Cache Hits from L2 HWPF\",\n    \"UMask\": \"0xff\"\n  },\n  {\n    \"EventName\": \"l3_accesses\",\n    \"EventCode\": \"0x04\",\n    \"BriefDescription\": \"L3 Accesses\",\n    \"UMask\": \"0xff\",\n    \"Unit\": \"L3PMC\"\n  },\n  {\n    \"EventName\": \"l3_misses\",\n    \"EventCode\": \"0x04\",\n    \"BriefDescription\": \"L3 Misses (includes Chg2X)\",\n    \"UMask\": \"0x01\",\n    \"Unit\": \"L3PMC\"\n  },\n  {\n    \"MetricName\": \"l3_read_miss_latency\",\n    \"BriefDescription\": \"Average L3 Read Miss Latency (in core clocks)\",\n    \"MetricExpr\": \"(xi_sys_fill_latency * 16) / xi_ccx_sdp_req1.all_l3_miss_req_typs\",\n    \"MetricGroup\": \"l3_cache\",\n    \"ScaleUnit\": \"1core clocks\"\n  },\n  {\n    \"MetricName\": \"ic_fetch_miss_ratio\",\n    \"BriefDescription\": \"L1 Instruction Cache (32B) Fetch Miss Ratio\",\n    \"MetricExpr\": \"d_ratio(l2_cache_req_stat.ic_access_in_l2, bp_l1_tlb_fetch_hit + bp_l1_tlb_miss_l2_hit + bp_l1_tlb_miss_l2_tlb_miss)\",\n    \"MetricGroup\": \"l2_cache\",\n    \"ScaleUnit\": \"100%\"\n  },\n  {\n    \"MetricName\": \"l1_itlb_misses\",\n    \"BriefDescription\": \"L1 ITLB Misses\",\n    \"MetricExpr\": \"bp_l1_tlb_miss_l2_hit + bp_l1_tlb_miss_l2_tlb_miss\",\n    \"MetricGroup\": \"tlb\"\n  },\n  {\n    \"EventName\": \"l2_itlb_misses\",\n    \"EventCode\": \"0x85\",\n    \"BriefDescription\": \"L2 ITLB Misses & Instruction page walks\",\n    \"UMask\": \"0x07\"\n  },\n  {\n    \"EventName\": \"l1_dtlb_misses\",\n    \"EventCode\": \"0x45\",\n    \"BriefDescription\": \"L1 DTLB Misses\",\n    \"UMask\": \"0xff\"\n  },\n  {\n    \"EventName\": \"l2_dtlb_misses\",\n    \"EventCode\": \"0x45\",\n    \"BriefDescription\": \"L2 DTLB Misses & Data page walks\",\n    \"UMask\": \"0xf0\"\n  },\n  {\n    \"EventName\": \"all_tlbs_flushed\",\n    \"EventCode\": \"0x78\",\n    \"BriefDescription\": \"All TLBs Flushed\",\n    \"UMask\": \"0xdf\"\n  },\n  {\n    \"EventName\": \"uops_dispatched\",\n    \"EventCode\": \"0xaa\",\n    \"BriefDescription\": \"Micro-ops Dispatched\",\n    \"UMask\": \"0x03\"\n  },\n  {\n    \"EventName\": \"sse_avx_stalls\",\n    \"EventCode\": \"0x0e\",\n    \"BriefDescription\": \"Mixed SSE/AVX Stalls\",\n    \"UMask\": \"0x0e\"\n  },\n  {\n    \"EventName\": \"uops_retired\",\n    \"EventCode\": \"0xc1\",\n    \"BriefDescription\": \"Micro-ops Retired\"\n  },\n  {\n    \"MetricName\": \"all_remote_links_outbound\",\n    \"BriefDescription\": \"Approximate: Outbound data bytes for all Remote Links for a node (die)\",\n    \"MetricExpr\": \"remote_outbound_data_controller_0 + remote_outbound_data_controller_1 + remote_outbound_data_controller_2 + remote_outbound_data_controller_3\",\n    \"MetricGroup\": \"data_fabric\",\n    \"PerPkg\": \"1\",\n    \"ScaleUnit\": \"3e-5MiB\"\n  },\n  {\n    \"MetricName\": \"nps1_die_to_dram\",\n    \"BriefDescription\": \"Approximate: Combined DRAM B/bytes of all channels on a NPS1 node (die)\",\n    \"MetricExpr\": \"dram_channel_data_controller_0 + dram_channel_data_controller_1 + dram_channel_data_controller_2 + dram_channel_data_controller_3 + dram_channel_data_controller_4 + dram_channel_data_controller_5 + dram_channel_data_controller_6 + dram_channel_data_controller_7\",\n    \"MetricConstraint\": \"NO_GROUP_EVENTS\",\n    \"MetricGroup\": \"data_fabric\",\n    \"PerPkg\": \"1\",\n    \"ScaleUnit\": \"6.1e-5MiB\"\n  }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}