Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 34acea53ae2f4c499051e5c2a3fd9e26 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clockgenerator_tb_behav xil_defaultlib.clockgenerator_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.clockgenerator [clockgenerator_default]
Compiling architecture bench of entity xil_defaultlib.clockgenerator_tb
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot clockgenerator_tb_behav
