

================================================================
== Vitis HLS Report for 'rd_data'
================================================================
* Date:           Fri Dec  9 11:05:04 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        v10
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.000 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|       78|  5.000 ns|  0.390 us|    1|   78|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                                               |                                                    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                            Instance                           |                       Module                       |   min   |   max   |    min    |    max   | min | max |   Type  |
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2_fu_131  |rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2  |        3|       67|  15.000 ns|  0.335 us|    3|   67|       no|
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     256|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     3|     470|     275|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     278|    -|
|Register         |        -|     -|     394|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     3|     864|     809|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+
    |                            Instance                           |                       Module                       | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+
    |mul_31ns_8ns_32_2_1_U16                                        |mul_31ns_8ns_32_2_1                                 |        0|   1|   99|   50|    0|
    |mul_31ns_9s_32_2_1_U18                                         |mul_31ns_9s_32_2_1                                  |        0|   1|   99|   50|    0|
    |mul_8ns_31ns_38_2_1_U17                                        |mul_8ns_31ns_38_2_1                                 |        0|   1|   99|   50|    0|
    |grp_rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2_fu_131  |rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2  |        0|   0|  173|  125|    0|
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                          |                                                    |        0|   3|  470|  275|    0|
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln157_1_fu_224_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln157_2_fu_272_p2             |         +|   0|  0|  32|          32|          32|
    |add_ln157_3_fu_276_p2             |         +|   0|  0|  32|          32|          32|
    |add_ln157_fu_177_p2               |         +|   0|  0|  16|           9|           2|
    |add_ln160_fu_201_p2               |         +|   0|  0|  38|          31|           1|
    |ap_block_state12_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |icmp_ln1027_fu_171_p2             |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln155_fu_141_p2              |      icmp|   0|  0|  20|          32|           1|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |select_ln155_fu_151_p3            |    select|   0|  0|  32|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 256|         211|         136|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  65|         13|    1|         13|
    |ap_done                                 |   9|          2|    1|          2|
    |ap_phi_mux_rd_ptr_flag_1_phi_fu_113_p4  |   9|          2|    1|          2|
    |ap_phi_mux_rd_ptr_new_1_phi_fu_124_p4   |   9|          2|   32|         64|
    |ctrl1_regp_c8_blk_n                     |   9|          2|    1|          2|
    |gmem_blk_n_AR                           |   9|          2|    1|          2|
    |in_st_write                             |   9|          2|    1|          2|
    |m_axi_gmem_ARADDR                       |  14|          3|   64|        192|
    |m_axi_gmem_ARBURST                      |   9|          2|    2|          4|
    |m_axi_gmem_ARCACHE                      |   9|          2|    4|          8|
    |m_axi_gmem_ARID                         |   9|          2|    1|          2|
    |m_axi_gmem_ARLEN                        |  14|          3|   32|         96|
    |m_axi_gmem_ARLOCK                       |   9|          2|    2|          4|
    |m_axi_gmem_ARPROT                       |   9|          2|    3|          6|
    |m_axi_gmem_ARQOS                        |   9|          2|    4|          8|
    |m_axi_gmem_ARREGION                     |   9|          2|    4|          8|
    |m_axi_gmem_ARSIZE                       |   9|          2|    3|          6|
    |m_axi_gmem_ARUSER                       |   9|          2|    1|          2|
    |m_axi_gmem_ARVALID                      |  14|          3|    1|          3|
    |m_axi_gmem_RREADY                       |   9|          2|    1|          2|
    |rd_ptr_flag_1_reg_110                   |   9|          2|    1|          2|
    |rd_ptr_new_1_reg_120                    |   9|          2|   32|         64|
    |real_start                              |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 278|         60|  194|        496|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                    | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln157_3_reg_376                                                         |  32|   0|   32|          0|
    |add_ln157_reg_317                                                           |   9|   0|    9|          0|
    |add_ln160_reg_322                                                           |  31|   0|   31|          0|
    |ap_CS_fsm                                                                   |  12|   0|   12|          0|
    |ap_done_reg                                                                 |   1|   0|    1|          0|
    |conv_i_i_reg_308                                                            |   8|   0|   32|         24|
    |empty_reg_303                                                               |   8|   0|    8|          0|
    |grp_rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2_fu_131_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln1027_reg_313                                                         |   1|   0|    1|          0|
    |mul_ln157_1_reg_366                                                         |  32|   0|   32|          0|
    |mul_ln157_2_reg_361                                                         |  38|   0|   38|          0|
    |mul_ln157_reg_356                                                           |  32|   0|   32|          0|
    |rd_ptr                                                                      |  32|   0|   32|          0|
    |rd_ptr_flag_1_reg_110                                                       |   1|   0|    1|          0|
    |rd_ptr_new_1_reg_120                                                        |  32|   0|   32|          0|
    |select_ln155_reg_297                                                        |  32|   0|   32|          0|
    |start_once_reg                                                              |   1|   0|    1|          0|
    |trunc_ln_reg_340                                                            |  60|   0|   60|          0|
    |zext_ln157_1_reg_333                                                        |  31|   0|   32|          1|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                       | 394|   0|  419|         25|
    +----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+---------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|        rd_data|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|        rd_data|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|        rd_data|  return value|
|start_full_n                  |   in|    1|  ap_ctrl_hs|        rd_data|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|        rd_data|  return value|
|ap_continue                   |   in|    1|  ap_ctrl_hs|        rd_data|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|        rd_data|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|        rd_data|  return value|
|start_out                     |  out|    1|  ap_ctrl_hs|        rd_data|  return value|
|start_write                   |  out|    1|  ap_ctrl_hs|        rd_data|  return value|
|m_axi_gmem_AWVALID            |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWREADY            |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWADDR             |  out|   64|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWID               |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWLEN              |  out|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWSIZE             |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWBURST            |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWLOCK             |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWCACHE            |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWPROT             |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWQOS              |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWREGION           |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWUSER             |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WVALID             |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WREADY             |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WDATA              |  out|  128|       m_axi|           gmem|       pointer|
|m_axi_gmem_WSTRB              |  out|   16|       m_axi|           gmem|       pointer|
|m_axi_gmem_WLAST              |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WID                |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WUSER              |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARVALID            |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARREADY            |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARADDR             |  out|   64|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARID               |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARLEN              |  out|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARSIZE             |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARBURST            |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARLOCK             |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARCACHE            |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARPROT             |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARQOS              |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARREGION           |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARUSER             |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RVALID             |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RREADY             |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RDATA              |   in|  128|       m_axi|           gmem|       pointer|
|m_axi_gmem_RLAST              |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RID                |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RFIFONUM           |   in|    9|       m_axi|           gmem|       pointer|
|m_axi_gmem_RUSER              |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RRESP              |   in|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_BVALID             |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BREADY             |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BRESP              |   in|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_BID                |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BUSER              |   in|    1|       m_axi|           gmem|       pointer|
|in_r                          |   in|   64|     ap_none|           in_r|        scalar|
|in_st_din                     |  out|  128|     ap_fifo|          in_st|       pointer|
|in_st_num_data_valid          |   in|    2|     ap_fifo|          in_st|       pointer|
|in_st_fifo_cap                |   in|    2|     ap_fifo|          in_st|       pointer|
|in_st_full_n                  |   in|    1|     ap_fifo|          in_st|       pointer|
|in_st_write                   |  out|    1|     ap_fifo|          in_st|       pointer|
|ctrl1_regp                    |   in|   32|     ap_none|     ctrl1_regp|       pointer|
|pn                            |   in|   32|     ap_none|             pn|        scalar|
|ctrl1_regp_c8_din             |  out|   32|     ap_fifo|  ctrl1_regp_c8|       pointer|
|ctrl1_regp_c8_num_data_valid  |   in|    2|     ap_fifo|  ctrl1_regp_c8|       pointer|
|ctrl1_regp_c8_fifo_cap        |   in|    2|     ap_fifo|  ctrl1_regp_c8|       pointer|
|ctrl1_regp_c8_full_n          |   in|    1|     ap_fifo|  ctrl1_regp_c8|       pointer|
|ctrl1_regp_c8_write           |  out|    1|     ap_fifo|  ctrl1_regp_c8|       pointer|
+------------------------------+-----+-----+------------+---------------+--------------+

