INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects/polimi/serial_to_parallel_ram_dereference/serial_to_parallel_ram_dereference.srcs/sim_1/new/tb_example23.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
