-- all messages logged in file C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/impl1/reveal_error.log
-- Analyzing Verilog file 'C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/impl1/reveal_workspace/tmpreveal/UART_Packets_reveal_coretop.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/Structures.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/Registers.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/UART.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/UART_Packets.v' (VERI-1482)
C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/UART_Packets.v(24): WARNING: redeclaration of ansi port 'opTxReady' is not allowed (VERI-1372)
-- Analyzing Verilog file 'C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/Counter.v' (VERI-1482)
C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/UART_Packets.v(4): INFO: compiling module 'UART_Packets' (VERI-1018)
C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/Structures.v(25): INFO: elaborating module 'Structures' (VERI-9000)
C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/UART_Packets.v(1): INFO: elaborating module '$unit_c__users_reeve_git_eee5117_8z_projects_counter_uart_packets_v' (VERI-9000)
C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/UART_Packets.v(67): INFO: elaborating module 'UART_Packets' (VERI-9000)
C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/UART.v(152): INFO: elaborating module 'UART_uniq_1' (VERI-9000)
-- Pretty printing all design elements in library 'work' to file 'C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/impl1/reveal_workspace/tmpreveal/UART_Packets_rvl.v' (VERI-1491)
