Classic Timing Analyzer report for stepper
Fri Dec 16 22:58:35 2022
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Setup: 'speedSel[5]'
  8. Clock Setup: 'speedSel[4]'
  9. Clock Setup: 'speedSel[6]'
 10. Clock Setup: 'speedSel[7]'
 11. Clock Setup: 'speedSel[3]'
 12. Clock Setup: 'speedSel[1]'
 13. Clock Setup: 'speedSel[2]'
 14. Clock Hold: 'clk'
 15. Clock Hold: 'speedSel[5]'
 16. Clock Hold: 'speedSel[4]'
 17. Clock Hold: 'speedSel[6]'
 18. Clock Hold: 'speedSel[7]'
 19. Clock Hold: 'speedSel[3]'
 20. Clock Hold: 'speedSel[1]'
 21. Clock Hold: 'speedSel[2]'
 22. tsu
 23. tco
 24. th
 25. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                             ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+-------------------------------+-------------------------------+-------------+-------------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                                    ; From                          ; To                            ; From Clock  ; To Clock    ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+-------------------------------+-------------------------------+-------------+-------------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 2.313 ns                                       ; dirSelect                     ; Control:inst1|PS.S2           ; --          ; speedSel[6] ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 12.444 ns                                      ; Control:inst1|stepperDrive[2] ; stepOut[2]                    ; clk         ; --          ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 4.682 ns                                       ; speedSel[0]                   ; Control:inst1|stepperDrive[0] ; --          ; clk         ; 0            ;
; Clock Setup: 'speedSel[4]'   ; N/A                                      ; None          ; 259.34 MHz ( period = 3.856 ns )               ; Control:inst1|PS.S1           ; Control:inst1|stepperDrive[3] ; speedSel[4] ; speedSel[4] ; 0            ;
; Clock Setup: 'speedSel[6]'   ; N/A                                      ; None          ; 296.47 MHz ( period = 3.373 ns )               ; Control:inst1|PS.S1           ; Control:inst1|stepperDrive[3] ; speedSel[6] ; speedSel[6] ; 0            ;
; Clock Setup: 'speedSel[7]'   ; N/A                                      ; None          ; 297.27 MHz ( period = 3.364 ns )               ; Control:inst1|PS.S1           ; Control:inst1|stepperDrive[3] ; speedSel[7] ; speedSel[7] ; 0            ;
; Clock Setup: 'speedSel[5]'   ; N/A                                      ; None          ; 300.66 MHz ( period = 3.326 ns )               ; Control:inst1|PS.S1           ; Control:inst1|stepperDrive[3] ; speedSel[5] ; speedSel[5] ; 0            ;
; Clock Setup: 'speedSel[2]'   ; N/A                                      ; None          ; 374.39 MHz ( period = 2.671 ns )               ; Control:inst1|PS.S1           ; Control:inst1|stepperDrive[3] ; speedSel[2] ; speedSel[2] ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 390.17 MHz ( period = 2.563 ns )               ; clkDivider:inst|counter[0]    ; clkDivider:inst|counter[15]   ; clk         ; clk         ; 0            ;
; Clock Setup: 'speedSel[3]'   ; N/A                                      ; None          ; 395.57 MHz ( period = 2.528 ns )               ; Control:inst1|PS.S1           ; Control:inst1|stepperDrive[3] ; speedSel[3] ; speedSel[3] ; 0            ;
; Clock Setup: 'speedSel[1]'   ; N/A                                      ; None          ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Control:inst1|PS.S1           ; Control:inst1|stepperDrive[3] ; speedSel[1] ; speedSel[1] ; 0            ;
; Clock Hold: 'speedSel[4]'    ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; Control:inst1|PS.S2           ; Control:inst1|PS.S1           ; speedSel[4] ; speedSel[4] ; 16           ;
; Clock Hold: 'speedSel[6]'    ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; Control:inst1|PS.S2           ; Control:inst1|PS.S1           ; speedSel[6] ; speedSel[6] ; 16           ;
; Clock Hold: 'speedSel[7]'    ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; Control:inst1|PS.S2           ; Control:inst1|PS.S1           ; speedSel[7] ; speedSel[7] ; 16           ;
; Clock Hold: 'speedSel[5]'    ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; Control:inst1|PS.S2           ; Control:inst1|PS.S1           ; speedSel[5] ; speedSel[5] ; 16           ;
; Clock Hold: 'speedSel[2]'    ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; Control:inst1|PS.S2           ; Control:inst1|PS.S1           ; speedSel[2] ; speedSel[2] ; 16           ;
; Clock Hold: 'speedSel[3]'    ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; Control:inst1|PS.S2           ; Control:inst1|PS.S1           ; speedSel[3] ; speedSel[3] ; 16           ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; Control:inst1|PS.S2           ; Control:inst1|PS.S1           ; clk         ; clk         ; 12           ;
; Clock Hold: 'speedSel[1]'    ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; Control:inst1|PS.S2           ; Control:inst1|PS.S1           ; speedSel[1] ; speedSel[1] ; 4            ;
; Total number of failed paths ;                                          ;               ;                                                ;                               ;                               ;             ;             ; 112          ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+-------------------------------+-------------------------------+-------------+-------------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; speedSel[5]     ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; speedSel[4]     ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; speedSel[6]     ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; speedSel[7]     ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; speedSel[3]     ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; speedSel[1]     ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; speedSel[2]     ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                        ; To                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 390.17 MHz ( period = 2.563 ns )                    ; clkDivider:inst|counter[0]  ; clkDivider:inst|counter[15]   ; clk        ; clk      ; None                        ; None                      ; 2.351 ns                ;
; N/A                                     ; 395.57 MHz ( period = 2.528 ns )                    ; clkDivider:inst|counter[1]  ; clkDivider:inst|counter[15]   ; clk        ; clk      ; None                        ; None                      ; 2.316 ns                ;
; N/A                                     ; 401.28 MHz ( period = 2.492 ns )                    ; clkDivider:inst|counter[0]  ; clkDivider:inst|counter[14]   ; clk        ; clk      ; None                        ; None                      ; 2.280 ns                ;
; N/A                                     ; 407.00 MHz ( period = 2.457 ns )                    ; clkDivider:inst|counter[2]  ; clkDivider:inst|counter[15]   ; clk        ; clk      ; None                        ; None                      ; 2.245 ns                ;
; N/A                                     ; 407.00 MHz ( period = 2.457 ns )                    ; clkDivider:inst|counter[1]  ; clkDivider:inst|counter[14]   ; clk        ; clk      ; None                        ; None                      ; 2.245 ns                ;
; N/A                                     ; 412.03 MHz ( period = 2.427 ns )                    ; clkDivider:inst|counter[0]  ; clkDivider:inst|counter[23]   ; clk        ; clk      ; None                        ; None                      ; 3.007 ns                ;
; N/A                                     ; 413.05 MHz ( period = 2.421 ns )                    ; clkDivider:inst|counter[0]  ; clkDivider:inst|counter[13]   ; clk        ; clk      ; None                        ; None                      ; 2.209 ns                ;
; N/A                                     ; 418.06 MHz ( period = 2.392 ns )                    ; clkDivider:inst|counter[1]  ; clkDivider:inst|counter[23]   ; clk        ; clk      ; None                        ; None                      ; 2.972 ns                ;
; N/A                                     ; 419.11 MHz ( period = 2.386 ns )                    ; clkDivider:inst|counter[2]  ; clkDivider:inst|counter[14]   ; clk        ; clk      ; None                        ; None                      ; 2.174 ns                ;
; N/A                                     ; 419.11 MHz ( period = 2.386 ns )                    ; clkDivider:inst|counter[1]  ; clkDivider:inst|counter[13]   ; clk        ; clk      ; None                        ; None                      ; 2.174 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[0]  ; clkDivider:inst|counter[22]   ; clk        ; clk      ; None                        ; None                      ; 2.936 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[3]  ; clkDivider:inst|counter[15]   ; clk        ; clk      ; None                        ; None                      ; 2.142 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[0]  ; clkDivider:inst|counter[12]   ; clk        ; clk      ; None                        ; None                      ; 2.138 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[1]  ; clkDivider:inst|counter[22]   ; clk        ; clk      ; None                        ; None                      ; 2.901 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[2]  ; clkDivider:inst|counter[23]   ; clk        ; clk      ; None                        ; None                      ; 2.901 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[2]  ; clkDivider:inst|counter[13]   ; clk        ; clk      ; None                        ; None                      ; 2.103 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[1]  ; clkDivider:inst|counter[12]   ; clk        ; clk      ; None                        ; None                      ; 2.103 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[0]  ; clkDivider:inst|counter[21]   ; clk        ; clk      ; None                        ; None                      ; 2.865 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[3]  ; clkDivider:inst|counter[14]   ; clk        ; clk      ; None                        ; None                      ; 2.071 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[1]  ; clkDivider:inst|counter[21]   ; clk        ; clk      ; None                        ; None                      ; 2.830 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[2]  ; clkDivider:inst|counter[22]   ; clk        ; clk      ; None                        ; None                      ; 2.830 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[2]  ; clkDivider:inst|counter[12]   ; clk        ; clk      ; None                        ; None                      ; 2.032 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[4]  ; clkDivider:inst|counter[15]   ; clk        ; clk      ; None                        ; None                      ; 2.018 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[3]  ; clkDivider:inst|counter[23]   ; clk        ; clk      ; None                        ; None                      ; 2.798 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[0]  ; clkDivider:inst|counter[20]   ; clk        ; clk      ; None                        ; None                      ; 2.794 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[3]  ; clkDivider:inst|counter[13]   ; clk        ; clk      ; None                        ; None                      ; 2.000 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[0]  ; clkDivider:inst|counter[11]   ; clk        ; clk      ; None                        ; None                      ; 1.992 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Control:inst1|PS.S1         ; Control:inst1|stepperDrive[3] ; clk        ; clk      ; None                        ; None                      ; 1.044 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Control:inst1|PS.S3         ; Control:inst1|stepperDrive[1] ; clk        ; clk      ; None                        ; None                      ; 1.043 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[1]  ; clkDivider:inst|counter[20]   ; clk        ; clk      ; None                        ; None                      ; 2.759 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[2]  ; clkDivider:inst|counter[21]   ; clk        ; clk      ; None                        ; None                      ; 2.759 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[1]  ; clkDivider:inst|counter[11]   ; clk        ; clk      ; None                        ; None                      ; 1.957 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[4]  ; clkDivider:inst|counter[14]   ; clk        ; clk      ; None                        ; None                      ; 1.947 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[3]  ; clkDivider:inst|counter[22]   ; clk        ; clk      ; None                        ; None                      ; 2.727 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[3]  ; clkDivider:inst|counter[12]   ; clk        ; clk      ; None                        ; None                      ; 1.929 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[0]  ; clkDivider:inst|counter[10]   ; clk        ; clk      ; None                        ; None                      ; 1.921 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[5]  ; clkDivider:inst|counter[15]   ; clk        ; clk      ; None                        ; None                      ; 1.907 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[2]  ; clkDivider:inst|counter[20]   ; clk        ; clk      ; None                        ; None                      ; 2.688 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Control:inst1|PS.S0         ; Control:inst1|stepperDrive[1] ; clk        ; clk      ; None                        ; None                      ; 0.958 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Control:inst1|PS.S0         ; Control:inst1|stepperDrive[3] ; clk        ; clk      ; None                        ; None                      ; 0.957 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[2]  ; clkDivider:inst|counter[11]   ; clk        ; clk      ; None                        ; None                      ; 1.886 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[1]  ; clkDivider:inst|counter[10]   ; clk        ; clk      ; None                        ; None                      ; 1.886 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[4]  ; clkDivider:inst|counter[23]   ; clk        ; clk      ; None                        ; None                      ; 2.674 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[6]  ; clkDivider:inst|counter[15]   ; clk        ; clk      ; None                        ; None                      ; 1.876 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[4]  ; clkDivider:inst|counter[13]   ; clk        ; clk      ; None                        ; None                      ; 1.876 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[3]  ; clkDivider:inst|counter[21]   ; clk        ; clk      ; None                        ; None                      ; 2.656 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[0]  ; clkDivider:inst|counter[9]    ; clk        ; clk      ; None                        ; None                      ; 1.850 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[0]  ; clkDivider:inst|counter[19]   ; clk        ; clk      ; None                        ; None                      ; 2.635 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[5]  ; clkDivider:inst|counter[14]   ; clk        ; clk      ; None                        ; None                      ; 1.836 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[2]  ; clkDivider:inst|counter[10]   ; clk        ; clk      ; None                        ; None                      ; 1.815 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[1]  ; clkDivider:inst|counter[9]    ; clk        ; clk      ; None                        ; None                      ; 1.815 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[4]  ; clkDivider:inst|counter[22]   ; clk        ; clk      ; None                        ; None                      ; 2.603 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[1]  ; clkDivider:inst|counter[19]   ; clk        ; clk      ; None                        ; None                      ; 2.600 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[6]  ; clkDivider:inst|counter[14]   ; clk        ; clk      ; None                        ; None                      ; 1.805 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[4]  ; clkDivider:inst|counter[12]   ; clk        ; clk      ; None                        ; None                      ; 1.805 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Control:inst1|PS.S3         ; Control:inst1|PS.S0           ; clk        ; clk      ; None                        ; None                      ; 0.858 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Control:inst1|PS.S3         ; Control:inst1|PS.S2           ; clk        ; clk      ; None                        ; None                      ; 0.858 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[3]  ; clkDivider:inst|counter[20]   ; clk        ; clk      ; None                        ; None                      ; 2.585 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[3]  ; clkDivider:inst|counter[11]   ; clk        ; clk      ; None                        ; None                      ; 1.783 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[0]  ; clkDivider:inst|counter[8]    ; clk        ; clk      ; None                        ; None                      ; 1.779 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Control:inst1|PS.S0         ; Control:inst1|PS.S3           ; clk        ; clk      ; None                        ; None                      ; 0.845 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Control:inst1|PS.S0         ; Control:inst1|PS.S1           ; clk        ; clk      ; None                        ; None                      ; 0.842 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[0]  ; clkDivider:inst|counter[18]   ; clk        ; clk      ; None                        ; None                      ; 2.564 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[5]  ; clkDivider:inst|counter[23]   ; clk        ; clk      ; None                        ; None                      ; 2.563 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[7]  ; clkDivider:inst|counter[15]   ; clk        ; clk      ; None                        ; None                      ; 1.766 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[5]  ; clkDivider:inst|counter[13]   ; clk        ; clk      ; None                        ; None                      ; 1.765 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[2]  ; clkDivider:inst|counter[9]    ; clk        ; clk      ; None                        ; None                      ; 1.744 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[1]  ; clkDivider:inst|counter[8]    ; clk        ; clk      ; None                        ; None                      ; 1.744 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[4]  ; clkDivider:inst|counter[21]   ; clk        ; clk      ; None                        ; None                      ; 2.532 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[6]  ; clkDivider:inst|counter[23]   ; clk        ; clk      ; None                        ; None                      ; 2.532 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[1]  ; clkDivider:inst|counter[18]   ; clk        ; clk      ; None                        ; None                      ; 2.529 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[2]  ; clkDivider:inst|counter[19]   ; clk        ; clk      ; None                        ; None                      ; 2.529 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[8]  ; clkDivider:inst|counter[15]   ; clk        ; clk      ; None                        ; None                      ; 1.734 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[6]  ; clkDivider:inst|counter[13]   ; clk        ; clk      ; None                        ; None                      ; 1.734 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[16] ; clkDivider:inst|counter[23]   ; clk        ; clk      ; None                        ; None                      ; 1.723 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[3]  ; clkDivider:inst|counter[10]   ; clk        ; clk      ; None                        ; None                      ; 1.712 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[0]  ; clkDivider:inst|counter[7]    ; clk        ; clk      ; None                        ; None                      ; 1.708 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[0]  ; clkDivider:inst|counter[17]   ; clk        ; clk      ; None                        ; None                      ; 2.493 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[5]  ; clkDivider:inst|counter[22]   ; clk        ; clk      ; None                        ; None                      ; 2.492 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[7]  ; clkDivider:inst|counter[14]   ; clk        ; clk      ; None                        ; None                      ; 1.695 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[5]  ; clkDivider:inst|counter[12]   ; clk        ; clk      ; None                        ; None                      ; 1.694 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[17] ; clkDivider:inst|counter[23]   ; clk        ; clk      ; None                        ; None                      ; 1.686 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[2]  ; clkDivider:inst|counter[8]    ; clk        ; clk      ; None                        ; None                      ; 1.673 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[1]  ; clkDivider:inst|counter[7]    ; clk        ; clk      ; None                        ; None                      ; 1.673 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[4]  ; clkDivider:inst|counter[20]   ; clk        ; clk      ; None                        ; None                      ; 2.461 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[6]  ; clkDivider:inst|counter[22]   ; clk        ; clk      ; None                        ; None                      ; 2.461 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[1]  ; clkDivider:inst|counter[17]   ; clk        ; clk      ; None                        ; None                      ; 2.458 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[2]  ; clkDivider:inst|counter[18]   ; clk        ; clk      ; None                        ; None                      ; 2.458 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[8]  ; clkDivider:inst|counter[14]   ; clk        ; clk      ; None                        ; None                      ; 1.663 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[6]  ; clkDivider:inst|counter[12]   ; clk        ; clk      ; None                        ; None                      ; 1.663 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[4]  ; clkDivider:inst|counter[11]   ; clk        ; clk      ; None                        ; None                      ; 1.659 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[16] ; clkDivider:inst|counter[22]   ; clk        ; clk      ; None                        ; None                      ; 1.652 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[3]  ; clkDivider:inst|counter[9]    ; clk        ; clk      ; None                        ; None                      ; 1.641 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[0]  ; clkDivider:inst|counter[6]    ; clk        ; clk      ; None                        ; None                      ; 1.637 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[3]  ; clkDivider:inst|counter[19]   ; clk        ; clk      ; None                        ; None                      ; 2.426 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[0]  ; clkDivider:inst|counter[16]   ; clk        ; clk      ; None                        ; None                      ; 2.422 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[7]  ; clkDivider:inst|counter[23]   ; clk        ; clk      ; None                        ; None                      ; 2.422 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[5]  ; clkDivider:inst|counter[21]   ; clk        ; clk      ; None                        ; None                      ; 2.421 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[9]  ; clkDivider:inst|counter[15]   ; clk        ; clk      ; None                        ; None                      ; 1.628 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[7]  ; clkDivider:inst|counter[13]   ; clk        ; clk      ; None                        ; None                      ; 1.624 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[18] ; clkDivider:inst|counter[23]   ; clk        ; clk      ; None                        ; None                      ; 1.616 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[17] ; clkDivider:inst|counter[22]   ; clk        ; clk      ; None                        ; None                      ; 1.615 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Control:inst1|PS.S1         ; Control:inst1|PS.S0           ; clk        ; clk      ; None                        ; None                      ; 0.679 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Control:inst1|PS.S1         ; Control:inst1|PS.S2           ; clk        ; clk      ; None                        ; None                      ; 0.679 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[2]  ; clkDivider:inst|counter[7]    ; clk        ; clk      ; None                        ; None                      ; 1.602 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[1]  ; clkDivider:inst|counter[6]    ; clk        ; clk      ; None                        ; None                      ; 1.602 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[6]  ; clkDivider:inst|counter[21]   ; clk        ; clk      ; None                        ; None                      ; 2.390 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[8]  ; clkDivider:inst|counter[23]   ; clk        ; clk      ; None                        ; None                      ; 2.390 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[1]  ; clkDivider:inst|counter[16]   ; clk        ; clk      ; None                        ; None                      ; 2.387 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[2]  ; clkDivider:inst|counter[17]   ; clk        ; clk      ; None                        ; None                      ; 2.387 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[8]  ; clkDivider:inst|counter[13]   ; clk        ; clk      ; None                        ; None                      ; 1.592 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[4]  ; clkDivider:inst|counter[10]   ; clk        ; clk      ; None                        ; None                      ; 1.588 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Control:inst1|PS.S1         ; Control:inst1|stepperDrive[2] ; clk        ; clk      ; None                        ; None                      ; 0.652 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Control:inst1|PS.S3         ; Control:inst1|stepperDrive[0] ; clk        ; clk      ; None                        ; None                      ; 0.649 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[16] ; clkDivider:inst|counter[21]   ; clk        ; clk      ; None                        ; None                      ; 1.581 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[3]  ; clkDivider:inst|counter[8]    ; clk        ; clk      ; None                        ; None                      ; 1.570 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[0]  ; clkDivider:inst|counter[5]    ; clk        ; clk      ; None                        ; None                      ; 1.566 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[3]  ; clkDivider:inst|counter[18]   ; clk        ; clk      ; None                        ; None                      ; 2.355 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[7]  ; clkDivider:inst|counter[22]   ; clk        ; clk      ; None                        ; None                      ; 2.351 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[5]  ; clkDivider:inst|counter[20]   ; clk        ; clk      ; None                        ; None                      ; 2.350 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[10] ; clkDivider:inst|counter[15]   ; clk        ; clk      ; None                        ; None                      ; 1.557 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[9]  ; clkDivider:inst|counter[14]   ; clk        ; clk      ; None                        ; None                      ; 1.557 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[7]  ; clkDivider:inst|counter[12]   ; clk        ; clk      ; None                        ; None                      ; 1.553 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[5]  ; clkDivider:inst|counter[11]   ; clk        ; clk      ; None                        ; None                      ; 1.548 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[18] ; clkDivider:inst|counter[22]   ; clk        ; clk      ; None                        ; None                      ; 1.545 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[17] ; clkDivider:inst|counter[21]   ; clk        ; clk      ; None                        ; None                      ; 1.544 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[2]  ; clkDivider:inst|counter[6]    ; clk        ; clk      ; None                        ; None                      ; 1.531 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[1]  ; clkDivider:inst|counter[5]    ; clk        ; clk      ; None                        ; None                      ; 1.531 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[6]  ; clkDivider:inst|counter[20]   ; clk        ; clk      ; None                        ; None                      ; 2.319 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[8]  ; clkDivider:inst|counter[22]   ; clk        ; clk      ; None                        ; None                      ; 2.319 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[2]  ; clkDivider:inst|counter[16]   ; clk        ; clk      ; None                        ; None                      ; 2.316 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[8]  ; clkDivider:inst|counter[12]   ; clk        ; clk      ; None                        ; None                      ; 1.521 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[6]  ; clkDivider:inst|counter[11]   ; clk        ; clk      ; None                        ; None                      ; 1.517 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[4]  ; clkDivider:inst|counter[9]    ; clk        ; clk      ; None                        ; None                      ; 1.517 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[19] ; clkDivider:inst|counter[23]   ; clk        ; clk      ; None                        ; None                      ; 1.515 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[16] ; clkDivider:inst|counter[20]   ; clk        ; clk      ; None                        ; None                      ; 1.510 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[4]  ; clkDivider:inst|counter[19]   ; clk        ; clk      ; None                        ; None                      ; 2.302 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[11] ; clkDivider:inst|counter[15]   ; clk        ; clk      ; None                        ; None                      ; 1.503 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[3]  ; clkDivider:inst|counter[7]    ; clk        ; clk      ; None                        ; None                      ; 1.499 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Control:inst1|PS.S0         ; Control:inst1|stepperDrive[2] ; clk        ; clk      ; None                        ; None                      ; 0.565 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Control:inst1|PS.S0         ; Control:inst1|stepperDrive[0] ; clk        ; clk      ; None                        ; None                      ; 0.564 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[0]  ; clkDivider:inst|counter[4]    ; clk        ; clk      ; None                        ; None                      ; 1.495 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Control:inst1|PS.S2         ; Control:inst1|PS.S3           ; clk        ; clk      ; None                        ; None                      ; 0.558 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[3]  ; clkDivider:inst|counter[17]   ; clk        ; clk      ; None                        ; None                      ; 2.284 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[9]  ; clkDivider:inst|counter[23]   ; clk        ; clk      ; None                        ; None                      ; 2.284 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Control:inst1|PS.S2         ; Control:inst1|PS.S1           ; clk        ; clk      ; None                        ; None                      ; 0.553 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[7]  ; clkDivider:inst|counter[21]   ; clk        ; clk      ; None                        ; None                      ; 2.280 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[10] ; clkDivider:inst|counter[14]   ; clk        ; clk      ; None                        ; None                      ; 1.486 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[9]  ; clkDivider:inst|counter[13]   ; clk        ; clk      ; None                        ; None                      ; 1.486 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[5]  ; clkDivider:inst|counter[10]   ; clk        ; clk      ; None                        ; None                      ; 1.477 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[18] ; clkDivider:inst|counter[21]   ; clk        ; clk      ; None                        ; None                      ; 1.474 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[17] ; clkDivider:inst|counter[20]   ; clk        ; clk      ; None                        ; None                      ; 1.473 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[2]  ; clkDivider:inst|counter[5]    ; clk        ; clk      ; None                        ; None                      ; 1.460 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[1]  ; clkDivider:inst|counter[4]    ; clk        ; clk      ; None                        ; None                      ; 1.460 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[8]  ; clkDivider:inst|counter[21]   ; clk        ; clk      ; None                        ; None                      ; 2.248 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[6]  ; clkDivider:inst|counter[10]   ; clk        ; clk      ; None                        ; None                      ; 1.446 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[4]  ; clkDivider:inst|counter[8]    ; clk        ; clk      ; None                        ; None                      ; 1.446 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[19] ; clkDivider:inst|counter[22]   ; clk        ; clk      ; None                        ; None                      ; 1.444 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[4]  ; clkDivider:inst|counter[18]   ; clk        ; clk      ; None                        ; None                      ; 2.231 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[11] ; clkDivider:inst|counter[14]   ; clk        ; clk      ; None                        ; None                      ; 1.432 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[3]  ; clkDivider:inst|counter[6]    ; clk        ; clk      ; None                        ; None                      ; 1.428 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[3]  ; clkDivider:inst|counter[16]   ; clk        ; clk      ; None                        ; None                      ; 2.213 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[9]  ; clkDivider:inst|counter[22]   ; clk        ; clk      ; None                        ; None                      ; 2.213 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[10] ; clkDivider:inst|counter[23]   ; clk        ; clk      ; None                        ; None                      ; 2.213 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[7]  ; clkDivider:inst|counter[20]   ; clk        ; clk      ; None                        ; None                      ; 2.209 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[10] ; clkDivider:inst|counter[13]   ; clk        ; clk      ; None                        ; None                      ; 1.415 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[9]  ; clkDivider:inst|counter[12]   ; clk        ; clk      ; None                        ; None                      ; 1.415 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[7]  ; clkDivider:inst|counter[11]   ; clk        ; clk      ; None                        ; None                      ; 1.407 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[5]  ; clkDivider:inst|counter[9]    ; clk        ; clk      ; None                        ; None                      ; 1.406 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[18] ; clkDivider:inst|counter[20]   ; clk        ; clk      ; None                        ; None                      ; 1.403 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[5]  ; clkDivider:inst|counter[19]   ; clk        ; clk      ; None                        ; None                      ; 2.191 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[2]  ; clkDivider:inst|counter[4]    ; clk        ; clk      ; None                        ; None                      ; 1.389 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[8]  ; clkDivider:inst|counter[20]   ; clk        ; clk      ; None                        ; None                      ; 2.177 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[20] ; clkDivider:inst|counter[23]   ; clk        ; clk      ; None                        ; None                      ; 1.382 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[8]  ; clkDivider:inst|counter[11]   ; clk        ; clk      ; None                        ; None                      ; 1.375 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[6]  ; clkDivider:inst|counter[9]    ; clk        ; clk      ; None                        ; None                      ; 1.375 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[4]  ; clkDivider:inst|counter[7]    ; clk        ; clk      ; None                        ; None                      ; 1.375 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[19] ; clkDivider:inst|counter[21]   ; clk        ; clk      ; None                        ; None                      ; 1.373 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[4]  ; clkDivider:inst|counter[17]   ; clk        ; clk      ; None                        ; None                      ; 2.160 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[6]  ; clkDivider:inst|counter[19]   ; clk        ; clk      ; None                        ; None                      ; 2.160 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[11] ; clkDivider:inst|counter[23]   ; clk        ; clk      ; None                        ; None                      ; 2.159 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[11] ; clkDivider:inst|counter[13]   ; clk        ; clk      ; None                        ; None                      ; 1.361 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[3]  ; clkDivider:inst|counter[5]    ; clk        ; clk      ; None                        ; None                      ; 1.357 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[16] ; clkDivider:inst|counter[19]   ; clk        ; clk      ; None                        ; None                      ; 1.351 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[9]  ; clkDivider:inst|counter[21]   ; clk        ; clk      ; None                        ; None                      ; 2.142 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[10] ; clkDivider:inst|counter[22]   ; clk        ; clk      ; None                        ; None                      ; 2.142 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[10] ; clkDivider:inst|counter[12]   ; clk        ; clk      ; None                        ; None                      ; 1.344 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[7]  ; clkDivider:inst|counter[10]   ; clk        ; clk      ; None                        ; None                      ; 1.336 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[0]  ; clkDivider:inst|counter[3]    ; clk        ; clk      ; None                        ; None                      ; 1.336 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[5]  ; clkDivider:inst|counter[8]    ; clk        ; clk      ; None                        ; None                      ; 1.335 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[12] ; clkDivider:inst|counter[15]   ; clk        ; clk      ; None                        ; None                      ; 1.329 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[5]  ; clkDivider:inst|counter[18]   ; clk        ; clk      ; None                        ; None                      ; 2.120 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[17] ; clkDivider:inst|counter[19]   ; clk        ; clk      ; None                        ; None                      ; 1.314 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[20] ; clkDivider:inst|counter[22]   ; clk        ; clk      ; None                        ; None                      ; 1.311 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[8]  ; clkDivider:inst|counter[10]   ; clk        ; clk      ; None                        ; None                      ; 1.304 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[6]  ; clkDivider:inst|counter[8]    ; clk        ; clk      ; None                        ; None                      ; 1.304 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[4]  ; clkDivider:inst|counter[6]    ; clk        ; clk      ; None                        ; None                      ; 1.304 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[19] ; clkDivider:inst|counter[20]   ; clk        ; clk      ; None                        ; None                      ; 1.302 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[1]  ; clkDivider:inst|counter[3]    ; clk        ; clk      ; None                        ; None                      ; 1.301 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; clkDivider:inst|counter[4]  ; clkDivider:inst|counter[16]   ; clk        ; clk      ; None                        ; None                      ; 2.089 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                             ;                               ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'speedSel[5]'                                                                                                                                                                                     ;
+-------+----------------------------------+---------------------+-------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                ; To                            ; From Clock  ; To Clock    ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+---------------------+-------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 300.66 MHz ( period = 3.326 ns ) ; Control:inst1|PS.S1 ; Control:inst1|stepperDrive[3] ; speedSel[5] ; speedSel[5] ; None                        ; None                      ; 1.044 ns                ;
; N/A   ; 300.75 MHz ( period = 3.325 ns ) ; Control:inst1|PS.S3 ; Control:inst1|stepperDrive[1] ; speedSel[5] ; speedSel[5] ; None                        ; None                      ; 1.043 ns                ;
; N/A   ; 308.64 MHz ( period = 3.240 ns ) ; Control:inst1|PS.S0 ; Control:inst1|stepperDrive[1] ; speedSel[5] ; speedSel[5] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; 308.74 MHz ( period = 3.239 ns ) ; Control:inst1|PS.S0 ; Control:inst1|stepperDrive[3] ; speedSel[5] ; speedSel[5] ; None                        ; None                      ; 0.957 ns                ;
; N/A   ; 318.47 MHz ( period = 3.140 ns ) ; Control:inst1|PS.S3 ; Control:inst1|PS.S0           ; speedSel[5] ; speedSel[5] ; None                        ; None                      ; 0.858 ns                ;
; N/A   ; 318.47 MHz ( period = 3.140 ns ) ; Control:inst1|PS.S3 ; Control:inst1|PS.S2           ; speedSel[5] ; speedSel[5] ; None                        ; None                      ; 0.858 ns                ;
; N/A   ; 319.80 MHz ( period = 3.127 ns ) ; Control:inst1|PS.S0 ; Control:inst1|PS.S3           ; speedSel[5] ; speedSel[5] ; None                        ; None                      ; 0.845 ns                ;
; N/A   ; 320.10 MHz ( period = 3.124 ns ) ; Control:inst1|PS.S0 ; Control:inst1|PS.S1           ; speedSel[5] ; speedSel[5] ; None                        ; None                      ; 0.842 ns                ;
; N/A   ; 337.72 MHz ( period = 2.961 ns ) ; Control:inst1|PS.S1 ; Control:inst1|PS.S0           ; speedSel[5] ; speedSel[5] ; None                        ; None                      ; 0.679 ns                ;
; N/A   ; 337.72 MHz ( period = 2.961 ns ) ; Control:inst1|PS.S1 ; Control:inst1|PS.S2           ; speedSel[5] ; speedSel[5] ; None                        ; None                      ; 0.679 ns                ;
; N/A   ; 340.83 MHz ( period = 2.934 ns ) ; Control:inst1|PS.S1 ; Control:inst1|stepperDrive[2] ; speedSel[5] ; speedSel[5] ; None                        ; None                      ; 0.652 ns                ;
; N/A   ; 341.18 MHz ( period = 2.931 ns ) ; Control:inst1|PS.S3 ; Control:inst1|stepperDrive[0] ; speedSel[5] ; speedSel[5] ; None                        ; None                      ; 0.649 ns                ;
; N/A   ; 351.25 MHz ( period = 2.847 ns ) ; Control:inst1|PS.S0 ; Control:inst1|stepperDrive[2] ; speedSel[5] ; speedSel[5] ; None                        ; None                      ; 0.565 ns                ;
; N/A   ; 351.37 MHz ( period = 2.846 ns ) ; Control:inst1|PS.S0 ; Control:inst1|stepperDrive[0] ; speedSel[5] ; speedSel[5] ; None                        ; None                      ; 0.564 ns                ;
; N/A   ; 352.11 MHz ( period = 2.840 ns ) ; Control:inst1|PS.S2 ; Control:inst1|PS.S3           ; speedSel[5] ; speedSel[5] ; None                        ; None                      ; 0.558 ns                ;
; N/A   ; 352.73 MHz ( period = 2.835 ns ) ; Control:inst1|PS.S2 ; Control:inst1|PS.S1           ; speedSel[5] ; speedSel[5] ; None                        ; None                      ; 0.553 ns                ;
+-------+----------------------------------+---------------------+-------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'speedSel[4]'                                                                                                                                                                                     ;
+-------+----------------------------------+---------------------+-------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                ; To                            ; From Clock  ; To Clock    ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+---------------------+-------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 259.34 MHz ( period = 3.856 ns ) ; Control:inst1|PS.S1 ; Control:inst1|stepperDrive[3] ; speedSel[4] ; speedSel[4] ; None                        ; None                      ; 1.044 ns                ;
; N/A   ; 259.40 MHz ( period = 3.855 ns ) ; Control:inst1|PS.S3 ; Control:inst1|stepperDrive[1] ; speedSel[4] ; speedSel[4] ; None                        ; None                      ; 1.043 ns                ;
; N/A   ; 265.25 MHz ( period = 3.770 ns ) ; Control:inst1|PS.S0 ; Control:inst1|stepperDrive[1] ; speedSel[4] ; speedSel[4] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; 265.32 MHz ( period = 3.769 ns ) ; Control:inst1|PS.S0 ; Control:inst1|stepperDrive[3] ; speedSel[4] ; speedSel[4] ; None                        ; None                      ; 0.957 ns                ;
; N/A   ; 272.48 MHz ( period = 3.670 ns ) ; Control:inst1|PS.S3 ; Control:inst1|PS.S0           ; speedSel[4] ; speedSel[4] ; None                        ; None                      ; 0.858 ns                ;
; N/A   ; 272.48 MHz ( period = 3.670 ns ) ; Control:inst1|PS.S3 ; Control:inst1|PS.S2           ; speedSel[4] ; speedSel[4] ; None                        ; None                      ; 0.858 ns                ;
; N/A   ; 273.45 MHz ( period = 3.657 ns ) ; Control:inst1|PS.S0 ; Control:inst1|PS.S3           ; speedSel[4] ; speedSel[4] ; None                        ; None                      ; 0.845 ns                ;
; N/A   ; 273.67 MHz ( period = 3.654 ns ) ; Control:inst1|PS.S0 ; Control:inst1|PS.S1           ; speedSel[4] ; speedSel[4] ; None                        ; None                      ; 0.842 ns                ;
; N/A   ; 286.45 MHz ( period = 3.491 ns ) ; Control:inst1|PS.S1 ; Control:inst1|PS.S0           ; speedSel[4] ; speedSel[4] ; None                        ; None                      ; 0.679 ns                ;
; N/A   ; 286.45 MHz ( period = 3.491 ns ) ; Control:inst1|PS.S1 ; Control:inst1|PS.S2           ; speedSel[4] ; speedSel[4] ; None                        ; None                      ; 0.679 ns                ;
; N/A   ; 288.68 MHz ( period = 3.464 ns ) ; Control:inst1|PS.S1 ; Control:inst1|stepperDrive[2] ; speedSel[4] ; speedSel[4] ; None                        ; None                      ; 0.652 ns                ;
; N/A   ; 288.93 MHz ( period = 3.461 ns ) ; Control:inst1|PS.S3 ; Control:inst1|stepperDrive[0] ; speedSel[4] ; speedSel[4] ; None                        ; None                      ; 0.649 ns                ;
; N/A   ; 296.12 MHz ( period = 3.377 ns ) ; Control:inst1|PS.S0 ; Control:inst1|stepperDrive[2] ; speedSel[4] ; speedSel[4] ; None                        ; None                      ; 0.565 ns                ;
; N/A   ; 296.21 MHz ( period = 3.376 ns ) ; Control:inst1|PS.S0 ; Control:inst1|stepperDrive[0] ; speedSel[4] ; speedSel[4] ; None                        ; None                      ; 0.564 ns                ;
; N/A   ; 296.74 MHz ( period = 3.370 ns ) ; Control:inst1|PS.S2 ; Control:inst1|PS.S3           ; speedSel[4] ; speedSel[4] ; None                        ; None                      ; 0.558 ns                ;
; N/A   ; 297.18 MHz ( period = 3.365 ns ) ; Control:inst1|PS.S2 ; Control:inst1|PS.S1           ; speedSel[4] ; speedSel[4] ; None                        ; None                      ; 0.553 ns                ;
+-------+----------------------------------+---------------------+-------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'speedSel[6]'                                                                                                                                                                                     ;
+-------+----------------------------------+---------------------+-------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                ; To                            ; From Clock  ; To Clock    ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+---------------------+-------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 296.47 MHz ( period = 3.373 ns ) ; Control:inst1|PS.S1 ; Control:inst1|stepperDrive[3] ; speedSel[6] ; speedSel[6] ; None                        ; None                      ; 1.044 ns                ;
; N/A   ; 296.56 MHz ( period = 3.372 ns ) ; Control:inst1|PS.S3 ; Control:inst1|stepperDrive[1] ; speedSel[6] ; speedSel[6] ; None                        ; None                      ; 1.043 ns                ;
; N/A   ; 304.23 MHz ( period = 3.287 ns ) ; Control:inst1|PS.S0 ; Control:inst1|stepperDrive[1] ; speedSel[6] ; speedSel[6] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; 304.32 MHz ( period = 3.286 ns ) ; Control:inst1|PS.S0 ; Control:inst1|stepperDrive[3] ; speedSel[6] ; speedSel[6] ; None                        ; None                      ; 0.957 ns                ;
; N/A   ; 313.77 MHz ( period = 3.187 ns ) ; Control:inst1|PS.S3 ; Control:inst1|PS.S0           ; speedSel[6] ; speedSel[6] ; None                        ; None                      ; 0.858 ns                ;
; N/A   ; 313.77 MHz ( period = 3.187 ns ) ; Control:inst1|PS.S3 ; Control:inst1|PS.S2           ; speedSel[6] ; speedSel[6] ; None                        ; None                      ; 0.858 ns                ;
; N/A   ; 315.06 MHz ( period = 3.174 ns ) ; Control:inst1|PS.S0 ; Control:inst1|PS.S3           ; speedSel[6] ; speedSel[6] ; None                        ; None                      ; 0.845 ns                ;
; N/A   ; 315.36 MHz ( period = 3.171 ns ) ; Control:inst1|PS.S0 ; Control:inst1|PS.S1           ; speedSel[6] ; speedSel[6] ; None                        ; None                      ; 0.842 ns                ;
; N/A   ; 332.45 MHz ( period = 3.008 ns ) ; Control:inst1|PS.S1 ; Control:inst1|PS.S0           ; speedSel[6] ; speedSel[6] ; None                        ; None                      ; 0.679 ns                ;
; N/A   ; 332.45 MHz ( period = 3.008 ns ) ; Control:inst1|PS.S1 ; Control:inst1|PS.S2           ; speedSel[6] ; speedSel[6] ; None                        ; None                      ; 0.679 ns                ;
; N/A   ; 335.46 MHz ( period = 2.981 ns ) ; Control:inst1|PS.S1 ; Control:inst1|stepperDrive[2] ; speedSel[6] ; speedSel[6] ; None                        ; None                      ; 0.652 ns                ;
; N/A   ; 335.80 MHz ( period = 2.978 ns ) ; Control:inst1|PS.S3 ; Control:inst1|stepperDrive[0] ; speedSel[6] ; speedSel[6] ; None                        ; None                      ; 0.649 ns                ;
; N/A   ; 345.54 MHz ( period = 2.894 ns ) ; Control:inst1|PS.S0 ; Control:inst1|stepperDrive[2] ; speedSel[6] ; speedSel[6] ; None                        ; None                      ; 0.565 ns                ;
; N/A   ; 345.66 MHz ( period = 2.893 ns ) ; Control:inst1|PS.S0 ; Control:inst1|stepperDrive[0] ; speedSel[6] ; speedSel[6] ; None                        ; None                      ; 0.564 ns                ;
; N/A   ; 346.38 MHz ( period = 2.887 ns ) ; Control:inst1|PS.S2 ; Control:inst1|PS.S3           ; speedSel[6] ; speedSel[6] ; None                        ; None                      ; 0.558 ns                ;
; N/A   ; 346.98 MHz ( period = 2.882 ns ) ; Control:inst1|PS.S2 ; Control:inst1|PS.S1           ; speedSel[6] ; speedSel[6] ; None                        ; None                      ; 0.553 ns                ;
+-------+----------------------------------+---------------------+-------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'speedSel[7]'                                                                                                                                                                                     ;
+-------+----------------------------------+---------------------+-------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                ; To                            ; From Clock  ; To Clock    ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+---------------------+-------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 297.27 MHz ( period = 3.364 ns ) ; Control:inst1|PS.S1 ; Control:inst1|stepperDrive[3] ; speedSel[7] ; speedSel[7] ; None                        ; None                      ; 1.044 ns                ;
; N/A   ; 297.35 MHz ( period = 3.363 ns ) ; Control:inst1|PS.S3 ; Control:inst1|stepperDrive[1] ; speedSel[7] ; speedSel[7] ; None                        ; None                      ; 1.043 ns                ;
; N/A   ; 305.06 MHz ( period = 3.278 ns ) ; Control:inst1|PS.S0 ; Control:inst1|stepperDrive[1] ; speedSel[7] ; speedSel[7] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; 305.16 MHz ( period = 3.277 ns ) ; Control:inst1|PS.S0 ; Control:inst1|stepperDrive[3] ; speedSel[7] ; speedSel[7] ; None                        ; None                      ; 0.957 ns                ;
; N/A   ; 314.66 MHz ( period = 3.178 ns ) ; Control:inst1|PS.S3 ; Control:inst1|PS.S0           ; speedSel[7] ; speedSel[7] ; None                        ; None                      ; 0.858 ns                ;
; N/A   ; 314.66 MHz ( period = 3.178 ns ) ; Control:inst1|PS.S3 ; Control:inst1|PS.S2           ; speedSel[7] ; speedSel[7] ; None                        ; None                      ; 0.858 ns                ;
; N/A   ; 315.96 MHz ( period = 3.165 ns ) ; Control:inst1|PS.S0 ; Control:inst1|PS.S3           ; speedSel[7] ; speedSel[7] ; None                        ; None                      ; 0.845 ns                ;
; N/A   ; 316.26 MHz ( period = 3.162 ns ) ; Control:inst1|PS.S0 ; Control:inst1|PS.S1           ; speedSel[7] ; speedSel[7] ; None                        ; None                      ; 0.842 ns                ;
; N/A   ; 333.44 MHz ( period = 2.999 ns ) ; Control:inst1|PS.S1 ; Control:inst1|PS.S0           ; speedSel[7] ; speedSel[7] ; None                        ; None                      ; 0.679 ns                ;
; N/A   ; 333.44 MHz ( period = 2.999 ns ) ; Control:inst1|PS.S1 ; Control:inst1|PS.S2           ; speedSel[7] ; speedSel[7] ; None                        ; None                      ; 0.679 ns                ;
; N/A   ; 336.47 MHz ( period = 2.972 ns ) ; Control:inst1|PS.S1 ; Control:inst1|stepperDrive[2] ; speedSel[7] ; speedSel[7] ; None                        ; None                      ; 0.652 ns                ;
; N/A   ; 336.81 MHz ( period = 2.969 ns ) ; Control:inst1|PS.S3 ; Control:inst1|stepperDrive[0] ; speedSel[7] ; speedSel[7] ; None                        ; None                      ; 0.649 ns                ;
; N/A   ; 346.62 MHz ( period = 2.885 ns ) ; Control:inst1|PS.S0 ; Control:inst1|stepperDrive[2] ; speedSel[7] ; speedSel[7] ; None                        ; None                      ; 0.565 ns                ;
; N/A   ; 346.74 MHz ( period = 2.884 ns ) ; Control:inst1|PS.S0 ; Control:inst1|stepperDrive[0] ; speedSel[7] ; speedSel[7] ; None                        ; None                      ; 0.564 ns                ;
; N/A   ; 347.46 MHz ( period = 2.878 ns ) ; Control:inst1|PS.S2 ; Control:inst1|PS.S3           ; speedSel[7] ; speedSel[7] ; None                        ; None                      ; 0.558 ns                ;
; N/A   ; 348.07 MHz ( period = 2.873 ns ) ; Control:inst1|PS.S2 ; Control:inst1|PS.S1           ; speedSel[7] ; speedSel[7] ; None                        ; None                      ; 0.553 ns                ;
+-------+----------------------------------+---------------------+-------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'speedSel[3]'                                                                                                                                                                                                   ;
+-------+------------------------------------------------+---------------------+-------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                ; To                            ; From Clock  ; To Clock    ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------+-------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 395.57 MHz ( period = 2.528 ns )               ; Control:inst1|PS.S1 ; Control:inst1|stepperDrive[3] ; speedSel[3] ; speedSel[3] ; None                        ; None                      ; 1.044 ns                ;
; N/A   ; 395.73 MHz ( period = 2.527 ns )               ; Control:inst1|PS.S3 ; Control:inst1|stepperDrive[1] ; speedSel[3] ; speedSel[3] ; None                        ; None                      ; 1.043 ns                ;
; N/A   ; 409.50 MHz ( period = 2.442 ns )               ; Control:inst1|PS.S0 ; Control:inst1|stepperDrive[1] ; speedSel[3] ; speedSel[3] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; 409.67 MHz ( period = 2.441 ns )               ; Control:inst1|PS.S0 ; Control:inst1|stepperDrive[3] ; speedSel[3] ; speedSel[3] ; None                        ; None                      ; 0.957 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Control:inst1|PS.S3 ; Control:inst1|PS.S0           ; speedSel[3] ; speedSel[3] ; None                        ; None                      ; 0.858 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Control:inst1|PS.S3 ; Control:inst1|PS.S2           ; speedSel[3] ; speedSel[3] ; None                        ; None                      ; 0.858 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Control:inst1|PS.S0 ; Control:inst1|PS.S3           ; speedSel[3] ; speedSel[3] ; None                        ; None                      ; 0.845 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Control:inst1|PS.S0 ; Control:inst1|PS.S1           ; speedSel[3] ; speedSel[3] ; None                        ; None                      ; 0.842 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Control:inst1|PS.S1 ; Control:inst1|PS.S0           ; speedSel[3] ; speedSel[3] ; None                        ; None                      ; 0.679 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Control:inst1|PS.S1 ; Control:inst1|PS.S2           ; speedSel[3] ; speedSel[3] ; None                        ; None                      ; 0.679 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Control:inst1|PS.S1 ; Control:inst1|stepperDrive[2] ; speedSel[3] ; speedSel[3] ; None                        ; None                      ; 0.652 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Control:inst1|PS.S3 ; Control:inst1|stepperDrive[0] ; speedSel[3] ; speedSel[3] ; None                        ; None                      ; 0.649 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Control:inst1|PS.S0 ; Control:inst1|stepperDrive[2] ; speedSel[3] ; speedSel[3] ; None                        ; None                      ; 0.565 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Control:inst1|PS.S0 ; Control:inst1|stepperDrive[0] ; speedSel[3] ; speedSel[3] ; None                        ; None                      ; 0.564 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Control:inst1|PS.S2 ; Control:inst1|PS.S3           ; speedSel[3] ; speedSel[3] ; None                        ; None                      ; 0.558 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Control:inst1|PS.S2 ; Control:inst1|PS.S1           ; speedSel[3] ; speedSel[3] ; None                        ; None                      ; 0.553 ns                ;
+-------+------------------------------------------------+---------------------+-------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'speedSel[1]'                                                                                                                                                                                                   ;
+-------+------------------------------------------------+---------------------+-------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                ; To                            ; From Clock  ; To Clock    ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------+-------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Control:inst1|PS.S1 ; Control:inst1|stepperDrive[3] ; speedSel[1] ; speedSel[1] ; None                        ; None                      ; 1.044 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Control:inst1|PS.S3 ; Control:inst1|stepperDrive[1] ; speedSel[1] ; speedSel[1] ; None                        ; None                      ; 1.043 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Control:inst1|PS.S0 ; Control:inst1|stepperDrive[1] ; speedSel[1] ; speedSel[1] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Control:inst1|PS.S0 ; Control:inst1|stepperDrive[3] ; speedSel[1] ; speedSel[1] ; None                        ; None                      ; 0.957 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Control:inst1|PS.S3 ; Control:inst1|PS.S0           ; speedSel[1] ; speedSel[1] ; None                        ; None                      ; 0.858 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Control:inst1|PS.S3 ; Control:inst1|PS.S2           ; speedSel[1] ; speedSel[1] ; None                        ; None                      ; 0.858 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Control:inst1|PS.S0 ; Control:inst1|PS.S3           ; speedSel[1] ; speedSel[1] ; None                        ; None                      ; 0.845 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Control:inst1|PS.S0 ; Control:inst1|PS.S1           ; speedSel[1] ; speedSel[1] ; None                        ; None                      ; 0.842 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Control:inst1|PS.S1 ; Control:inst1|PS.S0           ; speedSel[1] ; speedSel[1] ; None                        ; None                      ; 0.679 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Control:inst1|PS.S1 ; Control:inst1|PS.S2           ; speedSel[1] ; speedSel[1] ; None                        ; None                      ; 0.679 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Control:inst1|PS.S1 ; Control:inst1|stepperDrive[2] ; speedSel[1] ; speedSel[1] ; None                        ; None                      ; 0.652 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Control:inst1|PS.S3 ; Control:inst1|stepperDrive[0] ; speedSel[1] ; speedSel[1] ; None                        ; None                      ; 0.649 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Control:inst1|PS.S0 ; Control:inst1|stepperDrive[2] ; speedSel[1] ; speedSel[1] ; None                        ; None                      ; 0.565 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Control:inst1|PS.S0 ; Control:inst1|stepperDrive[0] ; speedSel[1] ; speedSel[1] ; None                        ; None                      ; 0.564 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Control:inst1|PS.S2 ; Control:inst1|PS.S3           ; speedSel[1] ; speedSel[1] ; None                        ; None                      ; 0.558 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Control:inst1|PS.S2 ; Control:inst1|PS.S1           ; speedSel[1] ; speedSel[1] ; None                        ; None                      ; 0.553 ns                ;
+-------+------------------------------------------------+---------------------+-------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'speedSel[2]'                                                                                                                                                                                                   ;
+-------+------------------------------------------------+---------------------+-------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                ; To                            ; From Clock  ; To Clock    ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------+-------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 374.39 MHz ( period = 2.671 ns )               ; Control:inst1|PS.S1 ; Control:inst1|stepperDrive[3] ; speedSel[2] ; speedSel[2] ; None                        ; None                      ; 1.044 ns                ;
; N/A   ; 374.53 MHz ( period = 2.670 ns )               ; Control:inst1|PS.S3 ; Control:inst1|stepperDrive[1] ; speedSel[2] ; speedSel[2] ; None                        ; None                      ; 1.043 ns                ;
; N/A   ; 386.85 MHz ( period = 2.585 ns )               ; Control:inst1|PS.S0 ; Control:inst1|stepperDrive[1] ; speedSel[2] ; speedSel[2] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; 387.00 MHz ( period = 2.584 ns )               ; Control:inst1|PS.S0 ; Control:inst1|stepperDrive[3] ; speedSel[2] ; speedSel[2] ; None                        ; None                      ; 0.957 ns                ;
; N/A   ; 402.41 MHz ( period = 2.485 ns )               ; Control:inst1|PS.S3 ; Control:inst1|PS.S0           ; speedSel[2] ; speedSel[2] ; None                        ; None                      ; 0.858 ns                ;
; N/A   ; 402.41 MHz ( period = 2.485 ns )               ; Control:inst1|PS.S3 ; Control:inst1|PS.S2           ; speedSel[2] ; speedSel[2] ; None                        ; None                      ; 0.858 ns                ;
; N/A   ; 404.53 MHz ( period = 2.472 ns )               ; Control:inst1|PS.S0 ; Control:inst1|PS.S3           ; speedSel[2] ; speedSel[2] ; None                        ; None                      ; 0.845 ns                ;
; N/A   ; 405.02 MHz ( period = 2.469 ns )               ; Control:inst1|PS.S0 ; Control:inst1|PS.S1           ; speedSel[2] ; speedSel[2] ; None                        ; None                      ; 0.842 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Control:inst1|PS.S1 ; Control:inst1|PS.S0           ; speedSel[2] ; speedSel[2] ; None                        ; None                      ; 0.679 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Control:inst1|PS.S1 ; Control:inst1|PS.S2           ; speedSel[2] ; speedSel[2] ; None                        ; None                      ; 0.679 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Control:inst1|PS.S1 ; Control:inst1|stepperDrive[2] ; speedSel[2] ; speedSel[2] ; None                        ; None                      ; 0.652 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Control:inst1|PS.S3 ; Control:inst1|stepperDrive[0] ; speedSel[2] ; speedSel[2] ; None                        ; None                      ; 0.649 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Control:inst1|PS.S0 ; Control:inst1|stepperDrive[2] ; speedSel[2] ; speedSel[2] ; None                        ; None                      ; 0.565 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Control:inst1|PS.S0 ; Control:inst1|stepperDrive[0] ; speedSel[2] ; speedSel[2] ; None                        ; None                      ; 0.564 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Control:inst1|PS.S2 ; Control:inst1|PS.S3           ; speedSel[2] ; speedSel[2] ; None                        ; None                      ; 0.558 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Control:inst1|PS.S2 ; Control:inst1|PS.S1           ; speedSel[2] ; speedSel[2] ; None                        ; None                      ; 0.553 ns                ;
+-------+------------------------------------------------+---------------------+-------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                           ;
+------------------------------------------+---------------------+-------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                ; To                            ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------------+-------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S2 ; Control:inst1|PS.S1           ; clk        ; clk      ; None                       ; None                       ; 0.553 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S2 ; Control:inst1|PS.S3           ; clk        ; clk      ; None                       ; None                       ; 0.558 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S0 ; Control:inst1|stepperDrive[0] ; clk        ; clk      ; None                       ; None                       ; 0.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S0 ; Control:inst1|stepperDrive[2] ; clk        ; clk      ; None                       ; None                       ; 0.565 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S3 ; Control:inst1|stepperDrive[0] ; clk        ; clk      ; None                       ; None                       ; 0.649 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S1 ; Control:inst1|stepperDrive[2] ; clk        ; clk      ; None                       ; None                       ; 0.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S1 ; Control:inst1|PS.S0           ; clk        ; clk      ; None                       ; None                       ; 0.679 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S1 ; Control:inst1|PS.S2           ; clk        ; clk      ; None                       ; None                       ; 0.679 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S0 ; Control:inst1|PS.S1           ; clk        ; clk      ; None                       ; None                       ; 0.842 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S0 ; Control:inst1|PS.S3           ; clk        ; clk      ; None                       ; None                       ; 0.845 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S3 ; Control:inst1|PS.S0           ; clk        ; clk      ; None                       ; None                       ; 0.858 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S3 ; Control:inst1|PS.S2           ; clk        ; clk      ; None                       ; None                       ; 0.858 ns                 ;
+------------------------------------------+---------------------+-------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'speedSel[5]'                                                                                                                                                                                       ;
+------------------------------------------+---------------------+-------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                ; To                            ; From Clock  ; To Clock    ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------------+-------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S2 ; Control:inst1|PS.S1           ; speedSel[5] ; speedSel[5] ; None                       ; None                       ; 0.553 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S2 ; Control:inst1|PS.S3           ; speedSel[5] ; speedSel[5] ; None                       ; None                       ; 0.558 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S0 ; Control:inst1|stepperDrive[0] ; speedSel[5] ; speedSel[5] ; None                       ; None                       ; 0.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S0 ; Control:inst1|stepperDrive[2] ; speedSel[5] ; speedSel[5] ; None                       ; None                       ; 0.565 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S3 ; Control:inst1|stepperDrive[0] ; speedSel[5] ; speedSel[5] ; None                       ; None                       ; 0.649 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S1 ; Control:inst1|stepperDrive[2] ; speedSel[5] ; speedSel[5] ; None                       ; None                       ; 0.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S1 ; Control:inst1|PS.S0           ; speedSel[5] ; speedSel[5] ; None                       ; None                       ; 0.679 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S1 ; Control:inst1|PS.S2           ; speedSel[5] ; speedSel[5] ; None                       ; None                       ; 0.679 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S0 ; Control:inst1|PS.S1           ; speedSel[5] ; speedSel[5] ; None                       ; None                       ; 0.842 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S0 ; Control:inst1|PS.S3           ; speedSel[5] ; speedSel[5] ; None                       ; None                       ; 0.845 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S3 ; Control:inst1|PS.S0           ; speedSel[5] ; speedSel[5] ; None                       ; None                       ; 0.858 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S3 ; Control:inst1|PS.S2           ; speedSel[5] ; speedSel[5] ; None                       ; None                       ; 0.858 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S0 ; Control:inst1|stepperDrive[3] ; speedSel[5] ; speedSel[5] ; None                       ; None                       ; 0.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S0 ; Control:inst1|stepperDrive[1] ; speedSel[5] ; speedSel[5] ; None                       ; None                       ; 0.958 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S3 ; Control:inst1|stepperDrive[1] ; speedSel[5] ; speedSel[5] ; None                       ; None                       ; 1.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S1 ; Control:inst1|stepperDrive[3] ; speedSel[5] ; speedSel[5] ; None                       ; None                       ; 1.044 ns                 ;
+------------------------------------------+---------------------+-------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'speedSel[4]'                                                                                                                                                                                       ;
+------------------------------------------+---------------------+-------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                ; To                            ; From Clock  ; To Clock    ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------------+-------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S2 ; Control:inst1|PS.S1           ; speedSel[4] ; speedSel[4] ; None                       ; None                       ; 0.553 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S2 ; Control:inst1|PS.S3           ; speedSel[4] ; speedSel[4] ; None                       ; None                       ; 0.558 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S0 ; Control:inst1|stepperDrive[0] ; speedSel[4] ; speedSel[4] ; None                       ; None                       ; 0.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S0 ; Control:inst1|stepperDrive[2] ; speedSel[4] ; speedSel[4] ; None                       ; None                       ; 0.565 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S3 ; Control:inst1|stepperDrive[0] ; speedSel[4] ; speedSel[4] ; None                       ; None                       ; 0.649 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S1 ; Control:inst1|stepperDrive[2] ; speedSel[4] ; speedSel[4] ; None                       ; None                       ; 0.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S1 ; Control:inst1|PS.S0           ; speedSel[4] ; speedSel[4] ; None                       ; None                       ; 0.679 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S1 ; Control:inst1|PS.S2           ; speedSel[4] ; speedSel[4] ; None                       ; None                       ; 0.679 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S0 ; Control:inst1|PS.S1           ; speedSel[4] ; speedSel[4] ; None                       ; None                       ; 0.842 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S0 ; Control:inst1|PS.S3           ; speedSel[4] ; speedSel[4] ; None                       ; None                       ; 0.845 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S3 ; Control:inst1|PS.S0           ; speedSel[4] ; speedSel[4] ; None                       ; None                       ; 0.858 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S3 ; Control:inst1|PS.S2           ; speedSel[4] ; speedSel[4] ; None                       ; None                       ; 0.858 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S0 ; Control:inst1|stepperDrive[3] ; speedSel[4] ; speedSel[4] ; None                       ; None                       ; 0.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S0 ; Control:inst1|stepperDrive[1] ; speedSel[4] ; speedSel[4] ; None                       ; None                       ; 0.958 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S3 ; Control:inst1|stepperDrive[1] ; speedSel[4] ; speedSel[4] ; None                       ; None                       ; 1.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S1 ; Control:inst1|stepperDrive[3] ; speedSel[4] ; speedSel[4] ; None                       ; None                       ; 1.044 ns                 ;
+------------------------------------------+---------------------+-------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'speedSel[6]'                                                                                                                                                                                       ;
+------------------------------------------+---------------------+-------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                ; To                            ; From Clock  ; To Clock    ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------------+-------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S2 ; Control:inst1|PS.S1           ; speedSel[6] ; speedSel[6] ; None                       ; None                       ; 0.553 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S2 ; Control:inst1|PS.S3           ; speedSel[6] ; speedSel[6] ; None                       ; None                       ; 0.558 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S0 ; Control:inst1|stepperDrive[0] ; speedSel[6] ; speedSel[6] ; None                       ; None                       ; 0.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S0 ; Control:inst1|stepperDrive[2] ; speedSel[6] ; speedSel[6] ; None                       ; None                       ; 0.565 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S3 ; Control:inst1|stepperDrive[0] ; speedSel[6] ; speedSel[6] ; None                       ; None                       ; 0.649 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S1 ; Control:inst1|stepperDrive[2] ; speedSel[6] ; speedSel[6] ; None                       ; None                       ; 0.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S1 ; Control:inst1|PS.S0           ; speedSel[6] ; speedSel[6] ; None                       ; None                       ; 0.679 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S1 ; Control:inst1|PS.S2           ; speedSel[6] ; speedSel[6] ; None                       ; None                       ; 0.679 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S0 ; Control:inst1|PS.S1           ; speedSel[6] ; speedSel[6] ; None                       ; None                       ; 0.842 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S0 ; Control:inst1|PS.S3           ; speedSel[6] ; speedSel[6] ; None                       ; None                       ; 0.845 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S3 ; Control:inst1|PS.S0           ; speedSel[6] ; speedSel[6] ; None                       ; None                       ; 0.858 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S3 ; Control:inst1|PS.S2           ; speedSel[6] ; speedSel[6] ; None                       ; None                       ; 0.858 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S0 ; Control:inst1|stepperDrive[3] ; speedSel[6] ; speedSel[6] ; None                       ; None                       ; 0.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S0 ; Control:inst1|stepperDrive[1] ; speedSel[6] ; speedSel[6] ; None                       ; None                       ; 0.958 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S3 ; Control:inst1|stepperDrive[1] ; speedSel[6] ; speedSel[6] ; None                       ; None                       ; 1.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S1 ; Control:inst1|stepperDrive[3] ; speedSel[6] ; speedSel[6] ; None                       ; None                       ; 1.044 ns                 ;
+------------------------------------------+---------------------+-------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'speedSel[7]'                                                                                                                                                                                       ;
+------------------------------------------+---------------------+-------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                ; To                            ; From Clock  ; To Clock    ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------------+-------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S2 ; Control:inst1|PS.S1           ; speedSel[7] ; speedSel[7] ; None                       ; None                       ; 0.553 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S2 ; Control:inst1|PS.S3           ; speedSel[7] ; speedSel[7] ; None                       ; None                       ; 0.558 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S0 ; Control:inst1|stepperDrive[0] ; speedSel[7] ; speedSel[7] ; None                       ; None                       ; 0.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S0 ; Control:inst1|stepperDrive[2] ; speedSel[7] ; speedSel[7] ; None                       ; None                       ; 0.565 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S3 ; Control:inst1|stepperDrive[0] ; speedSel[7] ; speedSel[7] ; None                       ; None                       ; 0.649 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S1 ; Control:inst1|stepperDrive[2] ; speedSel[7] ; speedSel[7] ; None                       ; None                       ; 0.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S1 ; Control:inst1|PS.S0           ; speedSel[7] ; speedSel[7] ; None                       ; None                       ; 0.679 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S1 ; Control:inst1|PS.S2           ; speedSel[7] ; speedSel[7] ; None                       ; None                       ; 0.679 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S0 ; Control:inst1|PS.S1           ; speedSel[7] ; speedSel[7] ; None                       ; None                       ; 0.842 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S0 ; Control:inst1|PS.S3           ; speedSel[7] ; speedSel[7] ; None                       ; None                       ; 0.845 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S3 ; Control:inst1|PS.S0           ; speedSel[7] ; speedSel[7] ; None                       ; None                       ; 0.858 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S3 ; Control:inst1|PS.S2           ; speedSel[7] ; speedSel[7] ; None                       ; None                       ; 0.858 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S0 ; Control:inst1|stepperDrive[3] ; speedSel[7] ; speedSel[7] ; None                       ; None                       ; 0.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S0 ; Control:inst1|stepperDrive[1] ; speedSel[7] ; speedSel[7] ; None                       ; None                       ; 0.958 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S3 ; Control:inst1|stepperDrive[1] ; speedSel[7] ; speedSel[7] ; None                       ; None                       ; 1.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S1 ; Control:inst1|stepperDrive[3] ; speedSel[7] ; speedSel[7] ; None                       ; None                       ; 1.044 ns                 ;
+------------------------------------------+---------------------+-------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'speedSel[3]'                                                                                                                                                                                       ;
+------------------------------------------+---------------------+-------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                ; To                            ; From Clock  ; To Clock    ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------------+-------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S2 ; Control:inst1|PS.S1           ; speedSel[3] ; speedSel[3] ; None                       ; None                       ; 0.553 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S2 ; Control:inst1|PS.S3           ; speedSel[3] ; speedSel[3] ; None                       ; None                       ; 0.558 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S0 ; Control:inst1|stepperDrive[0] ; speedSel[3] ; speedSel[3] ; None                       ; None                       ; 0.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S0 ; Control:inst1|stepperDrive[2] ; speedSel[3] ; speedSel[3] ; None                       ; None                       ; 0.565 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S3 ; Control:inst1|stepperDrive[0] ; speedSel[3] ; speedSel[3] ; None                       ; None                       ; 0.649 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S1 ; Control:inst1|stepperDrive[2] ; speedSel[3] ; speedSel[3] ; None                       ; None                       ; 0.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S1 ; Control:inst1|PS.S0           ; speedSel[3] ; speedSel[3] ; None                       ; None                       ; 0.679 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S1 ; Control:inst1|PS.S2           ; speedSel[3] ; speedSel[3] ; None                       ; None                       ; 0.679 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S0 ; Control:inst1|PS.S1           ; speedSel[3] ; speedSel[3] ; None                       ; None                       ; 0.842 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S0 ; Control:inst1|PS.S3           ; speedSel[3] ; speedSel[3] ; None                       ; None                       ; 0.845 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S3 ; Control:inst1|PS.S0           ; speedSel[3] ; speedSel[3] ; None                       ; None                       ; 0.858 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S3 ; Control:inst1|PS.S2           ; speedSel[3] ; speedSel[3] ; None                       ; None                       ; 0.858 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S0 ; Control:inst1|stepperDrive[3] ; speedSel[3] ; speedSel[3] ; None                       ; None                       ; 0.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S0 ; Control:inst1|stepperDrive[1] ; speedSel[3] ; speedSel[3] ; None                       ; None                       ; 0.958 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S3 ; Control:inst1|stepperDrive[1] ; speedSel[3] ; speedSel[3] ; None                       ; None                       ; 1.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S1 ; Control:inst1|stepperDrive[3] ; speedSel[3] ; speedSel[3] ; None                       ; None                       ; 1.044 ns                 ;
+------------------------------------------+---------------------+-------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'speedSel[1]'                                                                                                                                                                                       ;
+------------------------------------------+---------------------+-------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                ; To                            ; From Clock  ; To Clock    ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------------+-------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S2 ; Control:inst1|PS.S1           ; speedSel[1] ; speedSel[1] ; None                       ; None                       ; 0.553 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S2 ; Control:inst1|PS.S3           ; speedSel[1] ; speedSel[1] ; None                       ; None                       ; 0.558 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S0 ; Control:inst1|stepperDrive[0] ; speedSel[1] ; speedSel[1] ; None                       ; None                       ; 0.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S0 ; Control:inst1|stepperDrive[2] ; speedSel[1] ; speedSel[1] ; None                       ; None                       ; 0.565 ns                 ;
+------------------------------------------+---------------------+-------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'speedSel[2]'                                                                                                                                                                                       ;
+------------------------------------------+---------------------+-------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                ; To                            ; From Clock  ; To Clock    ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------------+-------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S2 ; Control:inst1|PS.S1           ; speedSel[2] ; speedSel[2] ; None                       ; None                       ; 0.553 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S2 ; Control:inst1|PS.S3           ; speedSel[2] ; speedSel[2] ; None                       ; None                       ; 0.558 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S0 ; Control:inst1|stepperDrive[0] ; speedSel[2] ; speedSel[2] ; None                       ; None                       ; 0.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S0 ; Control:inst1|stepperDrive[2] ; speedSel[2] ; speedSel[2] ; None                       ; None                       ; 0.565 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S3 ; Control:inst1|stepperDrive[0] ; speedSel[2] ; speedSel[2] ; None                       ; None                       ; 0.649 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S1 ; Control:inst1|stepperDrive[2] ; speedSel[2] ; speedSel[2] ; None                       ; None                       ; 0.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S1 ; Control:inst1|PS.S0           ; speedSel[2] ; speedSel[2] ; None                       ; None                       ; 0.679 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S1 ; Control:inst1|PS.S2           ; speedSel[2] ; speedSel[2] ; None                       ; None                       ; 0.679 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S0 ; Control:inst1|PS.S1           ; speedSel[2] ; speedSel[2] ; None                       ; None                       ; 0.842 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S0 ; Control:inst1|PS.S3           ; speedSel[2] ; speedSel[2] ; None                       ; None                       ; 0.845 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S3 ; Control:inst1|PS.S0           ; speedSel[2] ; speedSel[2] ; None                       ; None                       ; 0.858 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S3 ; Control:inst1|PS.S2           ; speedSel[2] ; speedSel[2] ; None                       ; None                       ; 0.858 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S0 ; Control:inst1|stepperDrive[3] ; speedSel[2] ; speedSel[2] ; None                       ; None                       ; 0.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S0 ; Control:inst1|stepperDrive[1] ; speedSel[2] ; speedSel[2] ; None                       ; None                       ; 0.958 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S3 ; Control:inst1|stepperDrive[1] ; speedSel[2] ; speedSel[2] ; None                       ; None                       ; 1.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control:inst1|PS.S1 ; Control:inst1|stepperDrive[3] ; speedSel[2] ; speedSel[2] ; None                       ; None                       ; 1.044 ns                 ;
+------------------------------------------+---------------------+-------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------+-------------------------------+-------------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From        ; To                            ; To Clock    ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------+-------------------------------+-------------+
; N/A                                     ; None                                                ; 2.313 ns   ; dirSelect   ; Control:inst1|PS.S2           ; speedSel[6] ;
; N/A                                     ; None                                                ; 2.308 ns   ; dirSelect   ; Control:inst1|PS.S1           ; speedSel[6] ;
; N/A                                     ; None                                                ; 2.308 ns   ; dirSelect   ; Control:inst1|PS.S0           ; speedSel[6] ;
; N/A                                     ; None                                                ; 2.283 ns   ; dirSelect   ; Control:inst1|PS.S3           ; speedSel[6] ;
; N/A                                     ; None                                                ; 2.210 ns   ; dirSelect   ; Control:inst1|PS.S2           ; speedSel[5] ;
; N/A                                     ; None                                                ; 2.205 ns   ; dirSelect   ; Control:inst1|PS.S1           ; speedSel[5] ;
; N/A                                     ; None                                                ; 2.205 ns   ; dirSelect   ; Control:inst1|PS.S0           ; speedSel[5] ;
; N/A                                     ; None                                                ; 2.180 ns   ; dirSelect   ; Control:inst1|PS.S3           ; speedSel[5] ;
; N/A                                     ; None                                                ; 2.158 ns   ; dirSelect   ; Control:inst1|PS.S2           ; speedSel[7] ;
; N/A                                     ; None                                                ; 2.153 ns   ; dirSelect   ; Control:inst1|PS.S1           ; speedSel[7] ;
; N/A                                     ; None                                                ; 2.153 ns   ; dirSelect   ; Control:inst1|PS.S0           ; speedSel[7] ;
; N/A                                     ; None                                                ; 2.128 ns   ; dirSelect   ; Control:inst1|PS.S3           ; speedSel[7] ;
; N/A                                     ; None                                                ; 2.093 ns   ; dirSelect   ; Control:inst1|PS.S2           ; speedSel[4] ;
; N/A                                     ; None                                                ; 2.088 ns   ; dirSelect   ; Control:inst1|PS.S1           ; speedSel[4] ;
; N/A                                     ; None                                                ; 2.088 ns   ; dirSelect   ; Control:inst1|PS.S0           ; speedSel[4] ;
; N/A                                     ; None                                                ; 2.063 ns   ; dirSelect   ; Control:inst1|PS.S3           ; speedSel[4] ;
; N/A                                     ; None                                                ; 1.905 ns   ; dirSelect   ; Control:inst1|PS.S2           ; speedSel[2] ;
; N/A                                     ; None                                                ; 1.900 ns   ; dirSelect   ; Control:inst1|PS.S1           ; speedSel[2] ;
; N/A                                     ; None                                                ; 1.900 ns   ; dirSelect   ; Control:inst1|PS.S0           ; speedSel[2] ;
; N/A                                     ; None                                                ; 1.875 ns   ; dirSelect   ; Control:inst1|PS.S3           ; speedSel[2] ;
; N/A                                     ; None                                                ; 1.127 ns   ; dirSelect   ; Control:inst1|PS.S2           ; speedSel[1] ;
; N/A                                     ; None                                                ; 1.122 ns   ; dirSelect   ; Control:inst1|PS.S1           ; speedSel[1] ;
; N/A                                     ; None                                                ; 1.122 ns   ; dirSelect   ; Control:inst1|PS.S0           ; speedSel[1] ;
; N/A                                     ; None                                                ; 1.097 ns   ; dirSelect   ; Control:inst1|PS.S3           ; speedSel[1] ;
; N/A                                     ; None                                                ; 1.004 ns   ; dirSelect   ; Control:inst1|PS.S2           ; speedSel[3] ;
; N/A                                     ; None                                                ; 0.999 ns   ; dirSelect   ; Control:inst1|PS.S1           ; speedSel[3] ;
; N/A                                     ; None                                                ; 0.999 ns   ; dirSelect   ; Control:inst1|PS.S0           ; speedSel[3] ;
; N/A                                     ; None                                                ; 0.974 ns   ; dirSelect   ; Control:inst1|PS.S3           ; speedSel[3] ;
; N/A                                     ; None                                                ; 0.576 ns   ; speedSel[4] ; Control:inst1|stepperDrive[3] ; speedSel[6] ;
; N/A                                     ; None                                                ; 0.576 ns   ; speedSel[4] ; Control:inst1|stepperDrive[2] ; speedSel[6] ;
; N/A                                     ; None                                                ; 0.576 ns   ; speedSel[4] ; Control:inst1|stepperDrive[1] ; speedSel[6] ;
; N/A                                     ; None                                                ; 0.576 ns   ; speedSel[4] ; Control:inst1|stepperDrive[0] ; speedSel[6] ;
; N/A                                     ; None                                                ; 0.511 ns   ; speedSel[7] ; Control:inst1|stepperDrive[3] ; speedSel[6] ;
; N/A                                     ; None                                                ; 0.511 ns   ; speedSel[7] ; Control:inst1|stepperDrive[2] ; speedSel[6] ;
; N/A                                     ; None                                                ; 0.511 ns   ; speedSel[7] ; Control:inst1|stepperDrive[1] ; speedSel[6] ;
; N/A                                     ; None                                                ; 0.511 ns   ; speedSel[7] ; Control:inst1|stepperDrive[0] ; speedSel[6] ;
; N/A                                     ; None                                                ; 0.473 ns   ; speedSel[4] ; Control:inst1|stepperDrive[3] ; speedSel[5] ;
; N/A                                     ; None                                                ; 0.473 ns   ; speedSel[4] ; Control:inst1|stepperDrive[2] ; speedSel[5] ;
; N/A                                     ; None                                                ; 0.473 ns   ; speedSel[4] ; Control:inst1|stepperDrive[1] ; speedSel[5] ;
; N/A                                     ; None                                                ; 0.473 ns   ; speedSel[4] ; Control:inst1|stepperDrive[0] ; speedSel[5] ;
; N/A                                     ; None                                                ; 0.459 ns   ; speedSel[5] ; Control:inst1|stepperDrive[3] ; speedSel[6] ;
; N/A                                     ; None                                                ; 0.459 ns   ; speedSel[5] ; Control:inst1|stepperDrive[2] ; speedSel[6] ;
; N/A                                     ; None                                                ; 0.459 ns   ; speedSel[5] ; Control:inst1|stepperDrive[1] ; speedSel[6] ;
; N/A                                     ; None                                                ; 0.459 ns   ; speedSel[5] ; Control:inst1|stepperDrive[0] ; speedSel[6] ;
; N/A                                     ; None                                                ; 0.421 ns   ; speedSel[4] ; Control:inst1|stepperDrive[3] ; speedSel[7] ;
; N/A                                     ; None                                                ; 0.421 ns   ; speedSel[4] ; Control:inst1|stepperDrive[2] ; speedSel[7] ;
; N/A                                     ; None                                                ; 0.421 ns   ; speedSel[4] ; Control:inst1|stepperDrive[1] ; speedSel[7] ;
; N/A                                     ; None                                                ; 0.421 ns   ; speedSel[4] ; Control:inst1|stepperDrive[0] ; speedSel[7] ;
; N/A                                     ; None                                                ; 0.408 ns   ; speedSel[7] ; Control:inst1|stepperDrive[3] ; speedSel[5] ;
; N/A                                     ; None                                                ; 0.408 ns   ; speedSel[7] ; Control:inst1|stepperDrive[2] ; speedSel[5] ;
; N/A                                     ; None                                                ; 0.408 ns   ; speedSel[7] ; Control:inst1|stepperDrive[1] ; speedSel[5] ;
; N/A                                     ; None                                                ; 0.408 ns   ; speedSel[7] ; Control:inst1|stepperDrive[0] ; speedSel[5] ;
; N/A                                     ; None                                                ; 0.388 ns   ; dirSelect   ; Control:inst1|PS.S2           ; clk         ;
; N/A                                     ; None                                                ; 0.383 ns   ; dirSelect   ; Control:inst1|PS.S1           ; clk         ;
; N/A                                     ; None                                                ; 0.383 ns   ; dirSelect   ; Control:inst1|PS.S0           ; clk         ;
; N/A                                     ; None                                                ; 0.358 ns   ; dirSelect   ; Control:inst1|PS.S3           ; clk         ;
; N/A                                     ; None                                                ; 0.356 ns   ; speedSel[7] ; Control:inst1|stepperDrive[3] ; speedSel[7] ;
; N/A                                     ; None                                                ; 0.356 ns   ; speedSel[7] ; Control:inst1|stepperDrive[2] ; speedSel[7] ;
; N/A                                     ; None                                                ; 0.356 ns   ; speedSel[7] ; Control:inst1|stepperDrive[1] ; speedSel[7] ;
; N/A                                     ; None                                                ; 0.356 ns   ; speedSel[7] ; Control:inst1|stepperDrive[0] ; speedSel[7] ;
; N/A                                     ; None                                                ; 0.356 ns   ; speedSel[6] ; Control:inst1|stepperDrive[3] ; speedSel[6] ;
; N/A                                     ; None                                                ; 0.356 ns   ; speedSel[6] ; Control:inst1|stepperDrive[2] ; speedSel[6] ;
; N/A                                     ; None                                                ; 0.356 ns   ; speedSel[6] ; Control:inst1|stepperDrive[1] ; speedSel[6] ;
; N/A                                     ; None                                                ; 0.356 ns   ; speedSel[6] ; Control:inst1|stepperDrive[0] ; speedSel[6] ;
; N/A                                     ; None                                                ; 0.356 ns   ; speedSel[4] ; Control:inst1|stepperDrive[3] ; speedSel[4] ;
; N/A                                     ; None                                                ; 0.356 ns   ; speedSel[4] ; Control:inst1|stepperDrive[2] ; speedSel[4] ;
; N/A                                     ; None                                                ; 0.356 ns   ; speedSel[4] ; Control:inst1|stepperDrive[1] ; speedSel[4] ;
; N/A                                     ; None                                                ; 0.356 ns   ; speedSel[4] ; Control:inst1|stepperDrive[0] ; speedSel[4] ;
; N/A                                     ; None                                                ; 0.356 ns   ; speedSel[5] ; Control:inst1|stepperDrive[3] ; speedSel[5] ;
; N/A                                     ; None                                                ; 0.356 ns   ; speedSel[5] ; Control:inst1|stepperDrive[2] ; speedSel[5] ;
; N/A                                     ; None                                                ; 0.356 ns   ; speedSel[5] ; Control:inst1|stepperDrive[1] ; speedSel[5] ;
; N/A                                     ; None                                                ; 0.356 ns   ; speedSel[5] ; Control:inst1|stepperDrive[0] ; speedSel[5] ;
; N/A                                     ; None                                                ; 0.304 ns   ; speedSel[5] ; Control:inst1|stepperDrive[3] ; speedSel[7] ;
; N/A                                     ; None                                                ; 0.304 ns   ; speedSel[5] ; Control:inst1|stepperDrive[2] ; speedSel[7] ;
; N/A                                     ; None                                                ; 0.304 ns   ; speedSel[5] ; Control:inst1|stepperDrive[1] ; speedSel[7] ;
; N/A                                     ; None                                                ; 0.304 ns   ; speedSel[5] ; Control:inst1|stepperDrive[0] ; speedSel[7] ;
; N/A                                     ; None                                                ; 0.291 ns   ; speedSel[7] ; Control:inst1|stepperDrive[3] ; speedSel[4] ;
; N/A                                     ; None                                                ; 0.291 ns   ; speedSel[7] ; Control:inst1|stepperDrive[2] ; speedSel[4] ;
; N/A                                     ; None                                                ; 0.291 ns   ; speedSel[7] ; Control:inst1|stepperDrive[1] ; speedSel[4] ;
; N/A                                     ; None                                                ; 0.291 ns   ; speedSel[7] ; Control:inst1|stepperDrive[0] ; speedSel[4] ;
; N/A                                     ; None                                                ; 0.253 ns   ; speedSel[6] ; Control:inst1|stepperDrive[3] ; speedSel[5] ;
; N/A                                     ; None                                                ; 0.253 ns   ; speedSel[6] ; Control:inst1|stepperDrive[2] ; speedSel[5] ;
; N/A                                     ; None                                                ; 0.253 ns   ; speedSel[6] ; Control:inst1|stepperDrive[1] ; speedSel[5] ;
; N/A                                     ; None                                                ; 0.253 ns   ; speedSel[6] ; Control:inst1|stepperDrive[0] ; speedSel[5] ;
; N/A                                     ; None                                                ; 0.239 ns   ; speedSel[5] ; Control:inst1|stepperDrive[3] ; speedSel[4] ;
; N/A                                     ; None                                                ; 0.239 ns   ; speedSel[5] ; Control:inst1|stepperDrive[2] ; speedSel[4] ;
; N/A                                     ; None                                                ; 0.239 ns   ; speedSel[5] ; Control:inst1|stepperDrive[1] ; speedSel[4] ;
; N/A                                     ; None                                                ; 0.239 ns   ; speedSel[5] ; Control:inst1|stepperDrive[0] ; speedSel[4] ;
; N/A                                     ; None                                                ; 0.201 ns   ; speedSel[6] ; Control:inst1|stepperDrive[3] ; speedSel[7] ;
; N/A                                     ; None                                                ; 0.201 ns   ; speedSel[6] ; Control:inst1|stepperDrive[2] ; speedSel[7] ;
; N/A                                     ; None                                                ; 0.201 ns   ; speedSel[6] ; Control:inst1|stepperDrive[1] ; speedSel[7] ;
; N/A                                     ; None                                                ; 0.201 ns   ; speedSel[6] ; Control:inst1|stepperDrive[0] ; speedSel[7] ;
; N/A                                     ; None                                                ; 0.168 ns   ; speedSel[4] ; Control:inst1|stepperDrive[3] ; speedSel[2] ;
; N/A                                     ; None                                                ; 0.168 ns   ; speedSel[4] ; Control:inst1|stepperDrive[2] ; speedSel[2] ;
; N/A                                     ; None                                                ; 0.168 ns   ; speedSel[4] ; Control:inst1|stepperDrive[1] ; speedSel[2] ;
; N/A                                     ; None                                                ; 0.168 ns   ; speedSel[4] ; Control:inst1|stepperDrive[0] ; speedSel[2] ;
; N/A                                     ; None                                                ; 0.136 ns   ; speedSel[6] ; Control:inst1|stepperDrive[3] ; speedSel[4] ;
; N/A                                     ; None                                                ; 0.136 ns   ; speedSel[6] ; Control:inst1|stepperDrive[2] ; speedSel[4] ;
; N/A                                     ; None                                                ; 0.136 ns   ; speedSel[6] ; Control:inst1|stepperDrive[1] ; speedSel[4] ;
; N/A                                     ; None                                                ; 0.136 ns   ; speedSel[6] ; Control:inst1|stepperDrive[0] ; speedSel[4] ;
; N/A                                     ; None                                                ; 0.118 ns   ; speedSel[3] ; Control:inst1|stepperDrive[3] ; speedSel[6] ;
; N/A                                     ; None                                                ; 0.118 ns   ; speedSel[3] ; Control:inst1|stepperDrive[2] ; speedSel[6] ;
; N/A                                     ; None                                                ; 0.118 ns   ; speedSel[3] ; Control:inst1|stepperDrive[1] ; speedSel[6] ;
; N/A                                     ; None                                                ; 0.118 ns   ; speedSel[3] ; Control:inst1|stepperDrive[0] ; speedSel[6] ;
; N/A                                     ; None                                                ; 0.103 ns   ; speedSel[7] ; Control:inst1|stepperDrive[3] ; speedSel[2] ;
; N/A                                     ; None                                                ; 0.103 ns   ; speedSel[7] ; Control:inst1|stepperDrive[2] ; speedSel[2] ;
; N/A                                     ; None                                                ; 0.103 ns   ; speedSel[7] ; Control:inst1|stepperDrive[1] ; speedSel[2] ;
; N/A                                     ; None                                                ; 0.103 ns   ; speedSel[7] ; Control:inst1|stepperDrive[0] ; speedSel[2] ;
; N/A                                     ; None                                                ; 0.051 ns   ; speedSel[5] ; Control:inst1|stepperDrive[3] ; speedSel[2] ;
; N/A                                     ; None                                                ; 0.051 ns   ; speedSel[5] ; Control:inst1|stepperDrive[2] ; speedSel[2] ;
; N/A                                     ; None                                                ; 0.051 ns   ; speedSel[5] ; Control:inst1|stepperDrive[1] ; speedSel[2] ;
; N/A                                     ; None                                                ; 0.051 ns   ; speedSel[5] ; Control:inst1|stepperDrive[0] ; speedSel[2] ;
; N/A                                     ; None                                                ; 0.015 ns   ; speedSel[3] ; Control:inst1|stepperDrive[3] ; speedSel[5] ;
; N/A                                     ; None                                                ; 0.015 ns   ; speedSel[3] ; Control:inst1|stepperDrive[2] ; speedSel[5] ;
; N/A                                     ; None                                                ; 0.015 ns   ; speedSel[3] ; Control:inst1|stepperDrive[1] ; speedSel[5] ;
; N/A                                     ; None                                                ; 0.015 ns   ; speedSel[3] ; Control:inst1|stepperDrive[0] ; speedSel[5] ;
; N/A                                     ; None                                                ; -0.037 ns  ; speedSel[3] ; Control:inst1|stepperDrive[3] ; speedSel[7] ;
; N/A                                     ; None                                                ; -0.037 ns  ; speedSel[3] ; Control:inst1|stepperDrive[2] ; speedSel[7] ;
; N/A                                     ; None                                                ; -0.037 ns  ; speedSel[3] ; Control:inst1|stepperDrive[1] ; speedSel[7] ;
; N/A                                     ; None                                                ; -0.037 ns  ; speedSel[3] ; Control:inst1|stepperDrive[0] ; speedSel[7] ;
; N/A                                     ; None                                                ; -0.052 ns  ; speedSel[6] ; Control:inst1|stepperDrive[3] ; speedSel[2] ;
; N/A                                     ; None                                                ; -0.052 ns  ; speedSel[6] ; Control:inst1|stepperDrive[2] ; speedSel[2] ;
; N/A                                     ; None                                                ; -0.052 ns  ; speedSel[6] ; Control:inst1|stepperDrive[1] ; speedSel[2] ;
; N/A                                     ; None                                                ; -0.052 ns  ; speedSel[6] ; Control:inst1|stepperDrive[0] ; speedSel[2] ;
; N/A                                     ; None                                                ; -0.102 ns  ; speedSel[3] ; Control:inst1|stepperDrive[3] ; speedSel[4] ;
; N/A                                     ; None                                                ; -0.102 ns  ; speedSel[3] ; Control:inst1|stepperDrive[2] ; speedSel[4] ;
; N/A                                     ; None                                                ; -0.102 ns  ; speedSel[3] ; Control:inst1|stepperDrive[1] ; speedSel[4] ;
; N/A                                     ; None                                                ; -0.102 ns  ; speedSel[3] ; Control:inst1|stepperDrive[0] ; speedSel[4] ;
; N/A                                     ; None                                                ; -0.290 ns  ; speedSel[3] ; Control:inst1|stepperDrive[3] ; speedSel[2] ;
; N/A                                     ; None                                                ; -0.290 ns  ; speedSel[3] ; Control:inst1|stepperDrive[2] ; speedSel[2] ;
; N/A                                     ; None                                                ; -0.290 ns  ; speedSel[3] ; Control:inst1|stepperDrive[1] ; speedSel[2] ;
; N/A                                     ; None                                                ; -0.290 ns  ; speedSel[3] ; Control:inst1|stepperDrive[0] ; speedSel[2] ;
; N/A                                     ; None                                                ; -0.610 ns  ; speedSel[4] ; Control:inst1|stepperDrive[3] ; speedSel[1] ;
; N/A                                     ; None                                                ; -0.610 ns  ; speedSel[4] ; Control:inst1|stepperDrive[2] ; speedSel[1] ;
; N/A                                     ; None                                                ; -0.610 ns  ; speedSel[4] ; Control:inst1|stepperDrive[1] ; speedSel[1] ;
; N/A                                     ; None                                                ; -0.610 ns  ; speedSel[4] ; Control:inst1|stepperDrive[0] ; speedSel[1] ;
; N/A                                     ; None                                                ; -0.675 ns  ; speedSel[7] ; Control:inst1|stepperDrive[3] ; speedSel[1] ;
; N/A                                     ; None                                                ; -0.675 ns  ; speedSel[7] ; Control:inst1|stepperDrive[2] ; speedSel[1] ;
; N/A                                     ; None                                                ; -0.675 ns  ; speedSel[7] ; Control:inst1|stepperDrive[1] ; speedSel[1] ;
; N/A                                     ; None                                                ; -0.675 ns  ; speedSel[7] ; Control:inst1|stepperDrive[0] ; speedSel[1] ;
; N/A                                     ; None                                                ; -0.727 ns  ; speedSel[5] ; Control:inst1|stepperDrive[3] ; speedSel[1] ;
; N/A                                     ; None                                                ; -0.727 ns  ; speedSel[5] ; Control:inst1|stepperDrive[2] ; speedSel[1] ;
; N/A                                     ; None                                                ; -0.727 ns  ; speedSel[5] ; Control:inst1|stepperDrive[1] ; speedSel[1] ;
; N/A                                     ; None                                                ; -0.727 ns  ; speedSel[5] ; Control:inst1|stepperDrive[0] ; speedSel[1] ;
; N/A                                     ; None                                                ; -0.733 ns  ; speedSel[4] ; Control:inst1|stepperDrive[3] ; speedSel[3] ;
; N/A                                     ; None                                                ; -0.733 ns  ; speedSel[4] ; Control:inst1|stepperDrive[2] ; speedSel[3] ;
; N/A                                     ; None                                                ; -0.733 ns  ; speedSel[4] ; Control:inst1|stepperDrive[1] ; speedSel[3] ;
; N/A                                     ; None                                                ; -0.733 ns  ; speedSel[4] ; Control:inst1|stepperDrive[0] ; speedSel[3] ;
; N/A                                     ; None                                                ; -0.783 ns  ; speedSel[2] ; Control:inst1|stepperDrive[3] ; speedSel[6] ;
; N/A                                     ; None                                                ; -0.783 ns  ; speedSel[2] ; Control:inst1|stepperDrive[2] ; speedSel[6] ;
; N/A                                     ; None                                                ; -0.783 ns  ; speedSel[2] ; Control:inst1|stepperDrive[1] ; speedSel[6] ;
; N/A                                     ; None                                                ; -0.783 ns  ; speedSel[2] ; Control:inst1|stepperDrive[0] ; speedSel[6] ;
; N/A                                     ; None                                                ; -0.798 ns  ; speedSel[7] ; Control:inst1|stepperDrive[3] ; speedSel[3] ;
; N/A                                     ; None                                                ; -0.798 ns  ; speedSel[7] ; Control:inst1|stepperDrive[2] ; speedSel[3] ;
; N/A                                     ; None                                                ; -0.798 ns  ; speedSel[7] ; Control:inst1|stepperDrive[1] ; speedSel[3] ;
; N/A                                     ; None                                                ; -0.798 ns  ; speedSel[7] ; Control:inst1|stepperDrive[0] ; speedSel[3] ;
; N/A                                     ; None                                                ; -0.830 ns  ; speedSel[6] ; Control:inst1|stepperDrive[3] ; speedSel[1] ;
; N/A                                     ; None                                                ; -0.830 ns  ; speedSel[6] ; Control:inst1|stepperDrive[2] ; speedSel[1] ;
; N/A                                     ; None                                                ; -0.830 ns  ; speedSel[6] ; Control:inst1|stepperDrive[1] ; speedSel[1] ;
; N/A                                     ; None                                                ; -0.830 ns  ; speedSel[6] ; Control:inst1|stepperDrive[0] ; speedSel[1] ;
; N/A                                     ; None                                                ; -0.850 ns  ; speedSel[5] ; Control:inst1|stepperDrive[3] ; speedSel[3] ;
; N/A                                     ; None                                                ; -0.850 ns  ; speedSel[5] ; Control:inst1|stepperDrive[2] ; speedSel[3] ;
; N/A                                     ; None                                                ; -0.850 ns  ; speedSel[5] ; Control:inst1|stepperDrive[1] ; speedSel[3] ;
; N/A                                     ; None                                                ; -0.850 ns  ; speedSel[5] ; Control:inst1|stepperDrive[0] ; speedSel[3] ;
; N/A                                     ; None                                                ; -0.886 ns  ; speedSel[2] ; Control:inst1|stepperDrive[3] ; speedSel[5] ;
; N/A                                     ; None                                                ; -0.886 ns  ; speedSel[2] ; Control:inst1|stepperDrive[2] ; speedSel[5] ;
; N/A                                     ; None                                                ; -0.886 ns  ; speedSel[2] ; Control:inst1|stepperDrive[1] ; speedSel[5] ;
; N/A                                     ; None                                                ; -0.886 ns  ; speedSel[2] ; Control:inst1|stepperDrive[0] ; speedSel[5] ;
; N/A                                     ; None                                                ; -0.938 ns  ; speedSel[2] ; Control:inst1|stepperDrive[3] ; speedSel[7] ;
; N/A                                     ; None                                                ; -0.938 ns  ; speedSel[2] ; Control:inst1|stepperDrive[2] ; speedSel[7] ;
; N/A                                     ; None                                                ; -0.938 ns  ; speedSel[2] ; Control:inst1|stepperDrive[1] ; speedSel[7] ;
; N/A                                     ; None                                                ; -0.938 ns  ; speedSel[2] ; Control:inst1|stepperDrive[0] ; speedSel[7] ;
; N/A                                     ; None                                                ; -0.953 ns  ; speedSel[6] ; Control:inst1|stepperDrive[3] ; speedSel[3] ;
; N/A                                     ; None                                                ; -0.953 ns  ; speedSel[6] ; Control:inst1|stepperDrive[2] ; speedSel[3] ;
; N/A                                     ; None                                                ; -0.953 ns  ; speedSel[6] ; Control:inst1|stepperDrive[1] ; speedSel[3] ;
; N/A                                     ; None                                                ; -0.953 ns  ; speedSel[6] ; Control:inst1|stepperDrive[0] ; speedSel[3] ;
; N/A                                     ; None                                                ; -1.003 ns  ; speedSel[2] ; Control:inst1|stepperDrive[3] ; speedSel[4] ;
; N/A                                     ; None                                                ; -1.003 ns  ; speedSel[2] ; Control:inst1|stepperDrive[2] ; speedSel[4] ;
; N/A                                     ; None                                                ; -1.003 ns  ; speedSel[2] ; Control:inst1|stepperDrive[1] ; speedSel[4] ;
; N/A                                     ; None                                                ; -1.003 ns  ; speedSel[2] ; Control:inst1|stepperDrive[0] ; speedSel[4] ;
; N/A                                     ; None                                                ; -1.068 ns  ; speedSel[3] ; Control:inst1|stepperDrive[3] ; speedSel[1] ;
; N/A                                     ; None                                                ; -1.068 ns  ; speedSel[3] ; Control:inst1|stepperDrive[2] ; speedSel[1] ;
; N/A                                     ; None                                                ; -1.068 ns  ; speedSel[3] ; Control:inst1|stepperDrive[1] ; speedSel[1] ;
; N/A                                     ; None                                                ; -1.068 ns  ; speedSel[3] ; Control:inst1|stepperDrive[0] ; speedSel[1] ;
; N/A                                     ; None                                                ; -1.191 ns  ; speedSel[2] ; Control:inst1|stepperDrive[3] ; speedSel[2] ;
; N/A                                     ; None                                                ; -1.191 ns  ; speedSel[2] ; Control:inst1|stepperDrive[2] ; speedSel[2] ;
; N/A                                     ; None                                                ; -1.191 ns  ; speedSel[2] ; Control:inst1|stepperDrive[1] ; speedSel[2] ;
; N/A                                     ; None                                                ; -1.191 ns  ; speedSel[2] ; Control:inst1|stepperDrive[0] ; speedSel[2] ;
; N/A                                     ; None                                                ; -1.191 ns  ; speedSel[3] ; Control:inst1|stepperDrive[3] ; speedSel[3] ;
; N/A                                     ; None                                                ; -1.191 ns  ; speedSel[3] ; Control:inst1|stepperDrive[2] ; speedSel[3] ;
; N/A                                     ; None                                                ; -1.191 ns  ; speedSel[3] ; Control:inst1|stepperDrive[1] ; speedSel[3] ;
; N/A                                     ; None                                                ; -1.191 ns  ; speedSel[3] ; Control:inst1|stepperDrive[0] ; speedSel[3] ;
; N/A                                     ; None                                                ; -1.349 ns  ; speedSel[4] ; Control:inst1|stepperDrive[3] ; clk         ;
; N/A                                     ; None                                                ; -1.349 ns  ; speedSel[4] ; Control:inst1|stepperDrive[2] ; clk         ;
; N/A                                     ; None                                                ; -1.349 ns  ; speedSel[4] ; Control:inst1|stepperDrive[1] ; clk         ;
; N/A                                     ; None                                                ; -1.349 ns  ; speedSel[4] ; Control:inst1|stepperDrive[0] ; clk         ;
; N/A                                     ; None                                                ; -1.414 ns  ; speedSel[7] ; Control:inst1|stepperDrive[3] ; clk         ;
; N/A                                     ; None                                                ; -1.414 ns  ; speedSel[7] ; Control:inst1|stepperDrive[2] ; clk         ;
; N/A                                     ; None                                                ; -1.414 ns  ; speedSel[7] ; Control:inst1|stepperDrive[1] ; clk         ;
; N/A                                     ; None                                                ; -1.414 ns  ; speedSel[7] ; Control:inst1|stepperDrive[0] ; clk         ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;             ;                               ;             ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------+-------------------------------+-------------+


+----------------------------------------------------------------------------------------------+
; tco                                                                                          ;
+-------+--------------+------------+-------------------------------+------------+-------------+
; Slack ; Required tco ; Actual tco ; From                          ; To         ; From Clock  ;
+-------+--------------+------------+-------------------------------+------------+-------------+
; N/A   ; None         ; 12.444 ns  ; Control:inst1|stepperDrive[2] ; stepOut[2] ; clk         ;
; N/A   ; None         ; 12.430 ns  ; Control:inst1|stepperDrive[3] ; stepOut[3] ; clk         ;
; N/A   ; None         ; 12.403 ns  ; Control:inst1|stepperDrive[2] ; stepOut[2] ; speedSel[4] ;
; N/A   ; None         ; 12.389 ns  ; Control:inst1|stepperDrive[3] ; stepOut[3] ; speedSel[4] ;
; N/A   ; None         ; 12.231 ns  ; Control:inst1|stepperDrive[1] ; stepOut[1] ; clk         ;
; N/A   ; None         ; 12.190 ns  ; Control:inst1|stepperDrive[1] ; stepOut[1] ; speedSel[4] ;
; N/A   ; None         ; 12.181 ns  ; Control:inst1|stepperDrive[0] ; stepOut[0] ; clk         ;
; N/A   ; None         ; 12.164 ns  ; Control:inst1|stepperDrive[2] ; stepOut[2] ; speedSel[3] ;
; N/A   ; None         ; 12.150 ns  ; Control:inst1|stepperDrive[3] ; stepOut[3] ; speedSel[3] ;
; N/A   ; None         ; 12.140 ns  ; Control:inst1|stepperDrive[0] ; stepOut[0] ; speedSel[4] ;
; N/A   ; None         ; 11.951 ns  ; Control:inst1|stepperDrive[1] ; stepOut[1] ; speedSel[3] ;
; N/A   ; None         ; 11.901 ns  ; Control:inst1|stepperDrive[0] ; stepOut[0] ; speedSel[3] ;
; N/A   ; None         ; 11.846 ns  ; Control:inst1|stepperDrive[2] ; stepOut[2] ; speedSel[7] ;
; N/A   ; None         ; 11.832 ns  ; Control:inst1|stepperDrive[3] ; stepOut[3] ; speedSel[7] ;
; N/A   ; None         ; 11.756 ns  ; Control:inst1|stepperDrive[2] ; stepOut[2] ; speedSel[5] ;
; N/A   ; None         ; 11.742 ns  ; Control:inst1|stepperDrive[3] ; stepOut[3] ; speedSel[5] ;
; N/A   ; None         ; 11.700 ns  ; Control:inst1|stepperDrive[2] ; stepOut[2] ; speedSel[6] ;
; N/A   ; None         ; 11.686 ns  ; Control:inst1|stepperDrive[3] ; stepOut[3] ; speedSel[6] ;
; N/A   ; None         ; 11.633 ns  ; Control:inst1|stepperDrive[1] ; stepOut[1] ; speedSel[7] ;
; N/A   ; None         ; 11.583 ns  ; Control:inst1|stepperDrive[0] ; stepOut[0] ; speedSel[7] ;
; N/A   ; None         ; 11.543 ns  ; Control:inst1|stepperDrive[1] ; stepOut[1] ; speedSel[5] ;
; N/A   ; None         ; 11.493 ns  ; Control:inst1|stepperDrive[0] ; stepOut[0] ; speedSel[5] ;
; N/A   ; None         ; 11.487 ns  ; Control:inst1|stepperDrive[1] ; stepOut[1] ; speedSel[6] ;
; N/A   ; None         ; 11.437 ns  ; Control:inst1|stepperDrive[0] ; stepOut[0] ; speedSel[6] ;
; N/A   ; None         ; 11.406 ns  ; Control:inst1|stepperDrive[2] ; stepOut[2] ; speedSel[2] ;
; N/A   ; None         ; 11.399 ns  ; Control:inst1|stepperDrive[2] ; stepOut[2] ; speedSel[1] ;
; N/A   ; None         ; 11.392 ns  ; Control:inst1|stepperDrive[3] ; stepOut[3] ; speedSel[2] ;
; N/A   ; None         ; 11.385 ns  ; Control:inst1|stepperDrive[3] ; stepOut[3] ; speedSel[1] ;
; N/A   ; None         ; 11.193 ns  ; Control:inst1|stepperDrive[1] ; stepOut[1] ; speedSel[2] ;
; N/A   ; None         ; 11.186 ns  ; Control:inst1|stepperDrive[1] ; stepOut[1] ; speedSel[1] ;
; N/A   ; None         ; 11.143 ns  ; Control:inst1|stepperDrive[0] ; stepOut[0] ; speedSel[2] ;
; N/A   ; None         ; 11.136 ns  ; Control:inst1|stepperDrive[0] ; stepOut[0] ; speedSel[1] ;
+-------+--------------+------------+-------------------------------+------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+-----------+-------------+-------------------------------+-------------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From        ; To                            ; To Clock    ;
+-----------------------------------------+-----------------------------------------------------+-----------+-------------+-------------------------------+-------------+
; N/A                                     ; None                                                ; 4.682 ns  ; speedSel[0] ; Control:inst1|stepperDrive[3] ; clk         ;
; N/A                                     ; None                                                ; 4.682 ns  ; speedSel[0] ; Control:inst1|stepperDrive[2] ; clk         ;
; N/A                                     ; None                                                ; 4.682 ns  ; speedSel[0] ; Control:inst1|stepperDrive[1] ; clk         ;
; N/A                                     ; None                                                ; 4.682 ns  ; speedSel[0] ; Control:inst1|stepperDrive[0] ; clk         ;
; N/A                                     ; None                                                ; 4.641 ns  ; speedSel[0] ; Control:inst1|stepperDrive[3] ; speedSel[4] ;
; N/A                                     ; None                                                ; 4.641 ns  ; speedSel[0] ; Control:inst1|stepperDrive[2] ; speedSel[4] ;
; N/A                                     ; None                                                ; 4.641 ns  ; speedSel[0] ; Control:inst1|stepperDrive[1] ; speedSel[4] ;
; N/A                                     ; None                                                ; 4.641 ns  ; speedSel[0] ; Control:inst1|stepperDrive[0] ; speedSel[4] ;
; N/A                                     ; None                                                ; 4.556 ns  ; speedSel[1] ; Control:inst1|stepperDrive[3] ; clk         ;
; N/A                                     ; None                                                ; 4.556 ns  ; speedSel[1] ; Control:inst1|stepperDrive[2] ; clk         ;
; N/A                                     ; None                                                ; 4.556 ns  ; speedSel[1] ; Control:inst1|stepperDrive[1] ; clk         ;
; N/A                                     ; None                                                ; 4.556 ns  ; speedSel[1] ; Control:inst1|stepperDrive[0] ; clk         ;
; N/A                                     ; None                                                ; 4.515 ns  ; speedSel[1] ; Control:inst1|stepperDrive[3] ; speedSel[4] ;
; N/A                                     ; None                                                ; 4.515 ns  ; speedSel[1] ; Control:inst1|stepperDrive[2] ; speedSel[4] ;
; N/A                                     ; None                                                ; 4.515 ns  ; speedSel[1] ; Control:inst1|stepperDrive[1] ; speedSel[4] ;
; N/A                                     ; None                                                ; 4.515 ns  ; speedSel[1] ; Control:inst1|stepperDrive[0] ; speedSel[4] ;
; N/A                                     ; None                                                ; 4.402 ns  ; speedSel[0] ; Control:inst1|stepperDrive[3] ; speedSel[3] ;
; N/A                                     ; None                                                ; 4.402 ns  ; speedSel[0] ; Control:inst1|stepperDrive[2] ; speedSel[3] ;
; N/A                                     ; None                                                ; 4.402 ns  ; speedSel[0] ; Control:inst1|stepperDrive[1] ; speedSel[3] ;
; N/A                                     ; None                                                ; 4.402 ns  ; speedSel[0] ; Control:inst1|stepperDrive[0] ; speedSel[3] ;
; N/A                                     ; None                                                ; 4.276 ns  ; speedSel[1] ; Control:inst1|stepperDrive[3] ; speedSel[3] ;
; N/A                                     ; None                                                ; 4.276 ns  ; speedSel[1] ; Control:inst1|stepperDrive[2] ; speedSel[3] ;
; N/A                                     ; None                                                ; 4.276 ns  ; speedSel[1] ; Control:inst1|stepperDrive[1] ; speedSel[3] ;
; N/A                                     ; None                                                ; 4.276 ns  ; speedSel[1] ; Control:inst1|stepperDrive[0] ; speedSel[3] ;
; N/A                                     ; None                                                ; 4.084 ns  ; speedSel[0] ; Control:inst1|stepperDrive[3] ; speedSel[7] ;
; N/A                                     ; None                                                ; 4.084 ns  ; speedSel[0] ; Control:inst1|stepperDrive[2] ; speedSel[7] ;
; N/A                                     ; None                                                ; 4.084 ns  ; speedSel[0] ; Control:inst1|stepperDrive[1] ; speedSel[7] ;
; N/A                                     ; None                                                ; 4.084 ns  ; speedSel[0] ; Control:inst1|stepperDrive[0] ; speedSel[7] ;
; N/A                                     ; None                                                ; 3.994 ns  ; speedSel[0] ; Control:inst1|stepperDrive[3] ; speedSel[5] ;
; N/A                                     ; None                                                ; 3.994 ns  ; speedSel[0] ; Control:inst1|stepperDrive[2] ; speedSel[5] ;
; N/A                                     ; None                                                ; 3.994 ns  ; speedSel[0] ; Control:inst1|stepperDrive[1] ; speedSel[5] ;
; N/A                                     ; None                                                ; 3.994 ns  ; speedSel[0] ; Control:inst1|stepperDrive[0] ; speedSel[5] ;
; N/A                                     ; None                                                ; 3.958 ns  ; speedSel[1] ; Control:inst1|stepperDrive[3] ; speedSel[7] ;
; N/A                                     ; None                                                ; 3.958 ns  ; speedSel[1] ; Control:inst1|stepperDrive[2] ; speedSel[7] ;
; N/A                                     ; None                                                ; 3.958 ns  ; speedSel[1] ; Control:inst1|stepperDrive[1] ; speedSel[7] ;
; N/A                                     ; None                                                ; 3.958 ns  ; speedSel[1] ; Control:inst1|stepperDrive[0] ; speedSel[7] ;
; N/A                                     ; None                                                ; 3.938 ns  ; speedSel[0] ; Control:inst1|stepperDrive[3] ; speedSel[6] ;
; N/A                                     ; None                                                ; 3.938 ns  ; speedSel[0] ; Control:inst1|stepperDrive[2] ; speedSel[6] ;
; N/A                                     ; None                                                ; 3.938 ns  ; speedSel[0] ; Control:inst1|stepperDrive[1] ; speedSel[6] ;
; N/A                                     ; None                                                ; 3.938 ns  ; speedSel[0] ; Control:inst1|stepperDrive[0] ; speedSel[6] ;
; N/A                                     ; None                                                ; 3.872 ns  ; speedSel[2] ; Control:inst1|stepperDrive[3] ; clk         ;
; N/A                                     ; None                                                ; 3.872 ns  ; speedSel[2] ; Control:inst1|stepperDrive[2] ; clk         ;
; N/A                                     ; None                                                ; 3.872 ns  ; speedSel[2] ; Control:inst1|stepperDrive[1] ; clk         ;
; N/A                                     ; None                                                ; 3.872 ns  ; speedSel[2] ; Control:inst1|stepperDrive[0] ; clk         ;
; N/A                                     ; None                                                ; 3.868 ns  ; speedSel[1] ; Control:inst1|stepperDrive[3] ; speedSel[5] ;
; N/A                                     ; None                                                ; 3.868 ns  ; speedSel[1] ; Control:inst1|stepperDrive[2] ; speedSel[5] ;
; N/A                                     ; None                                                ; 3.868 ns  ; speedSel[1] ; Control:inst1|stepperDrive[1] ; speedSel[5] ;
; N/A                                     ; None                                                ; 3.868 ns  ; speedSel[1] ; Control:inst1|stepperDrive[0] ; speedSel[5] ;
; N/A                                     ; None                                                ; 3.831 ns  ; speedSel[2] ; Control:inst1|stepperDrive[3] ; speedSel[4] ;
; N/A                                     ; None                                                ; 3.831 ns  ; speedSel[2] ; Control:inst1|stepperDrive[2] ; speedSel[4] ;
; N/A                                     ; None                                                ; 3.831 ns  ; speedSel[2] ; Control:inst1|stepperDrive[1] ; speedSel[4] ;
; N/A                                     ; None                                                ; 3.831 ns  ; speedSel[2] ; Control:inst1|stepperDrive[0] ; speedSel[4] ;
; N/A                                     ; None                                                ; 3.812 ns  ; speedSel[1] ; Control:inst1|stepperDrive[3] ; speedSel[6] ;
; N/A                                     ; None                                                ; 3.812 ns  ; speedSel[1] ; Control:inst1|stepperDrive[2] ; speedSel[6] ;
; N/A                                     ; None                                                ; 3.812 ns  ; speedSel[1] ; Control:inst1|stepperDrive[1] ; speedSel[6] ;
; N/A                                     ; None                                                ; 3.812 ns  ; speedSel[1] ; Control:inst1|stepperDrive[0] ; speedSel[6] ;
; N/A                                     ; None                                                ; 3.644 ns  ; speedSel[0] ; Control:inst1|stepperDrive[3] ; speedSel[2] ;
; N/A                                     ; None                                                ; 3.644 ns  ; speedSel[0] ; Control:inst1|stepperDrive[2] ; speedSel[2] ;
; N/A                                     ; None                                                ; 3.644 ns  ; speedSel[0] ; Control:inst1|stepperDrive[1] ; speedSel[2] ;
; N/A                                     ; None                                                ; 3.644 ns  ; speedSel[0] ; Control:inst1|stepperDrive[0] ; speedSel[2] ;
; N/A                                     ; None                                                ; 3.637 ns  ; speedSel[0] ; Control:inst1|stepperDrive[3] ; speedSel[1] ;
; N/A                                     ; None                                                ; 3.637 ns  ; speedSel[0] ; Control:inst1|stepperDrive[2] ; speedSel[1] ;
; N/A                                     ; None                                                ; 3.637 ns  ; speedSel[0] ; Control:inst1|stepperDrive[1] ; speedSel[1] ;
; N/A                                     ; None                                                ; 3.637 ns  ; speedSel[0] ; Control:inst1|stepperDrive[0] ; speedSel[1] ;
; N/A                                     ; None                                                ; 3.592 ns  ; speedSel[2] ; Control:inst1|stepperDrive[3] ; speedSel[3] ;
; N/A                                     ; None                                                ; 3.592 ns  ; speedSel[2] ; Control:inst1|stepperDrive[2] ; speedSel[3] ;
; N/A                                     ; None                                                ; 3.592 ns  ; speedSel[2] ; Control:inst1|stepperDrive[1] ; speedSel[3] ;
; N/A                                     ; None                                                ; 3.592 ns  ; speedSel[2] ; Control:inst1|stepperDrive[0] ; speedSel[3] ;
; N/A                                     ; None                                                ; 3.518 ns  ; speedSel[1] ; Control:inst1|stepperDrive[3] ; speedSel[2] ;
; N/A                                     ; None                                                ; 3.518 ns  ; speedSel[1] ; Control:inst1|stepperDrive[2] ; speedSel[2] ;
; N/A                                     ; None                                                ; 3.518 ns  ; speedSel[1] ; Control:inst1|stepperDrive[1] ; speedSel[2] ;
; N/A                                     ; None                                                ; 3.518 ns  ; speedSel[1] ; Control:inst1|stepperDrive[0] ; speedSel[2] ;
; N/A                                     ; None                                                ; 3.511 ns  ; speedSel[1] ; Control:inst1|stepperDrive[3] ; speedSel[1] ;
; N/A                                     ; None                                                ; 3.511 ns  ; speedSel[1] ; Control:inst1|stepperDrive[2] ; speedSel[1] ;
; N/A                                     ; None                                                ; 3.511 ns  ; speedSel[1] ; Control:inst1|stepperDrive[1] ; speedSel[1] ;
; N/A                                     ; None                                                ; 3.511 ns  ; speedSel[1] ; Control:inst1|stepperDrive[0] ; speedSel[1] ;
; N/A                                     ; None                                                ; 3.274 ns  ; speedSel[2] ; Control:inst1|stepperDrive[3] ; speedSel[7] ;
; N/A                                     ; None                                                ; 3.274 ns  ; speedSel[2] ; Control:inst1|stepperDrive[2] ; speedSel[7] ;
; N/A                                     ; None                                                ; 3.274 ns  ; speedSel[2] ; Control:inst1|stepperDrive[1] ; speedSel[7] ;
; N/A                                     ; None                                                ; 3.274 ns  ; speedSel[2] ; Control:inst1|stepperDrive[0] ; speedSel[7] ;
; N/A                                     ; None                                                ; 3.184 ns  ; speedSel[2] ; Control:inst1|stepperDrive[3] ; speedSel[5] ;
; N/A                                     ; None                                                ; 3.184 ns  ; speedSel[2] ; Control:inst1|stepperDrive[2] ; speedSel[5] ;
; N/A                                     ; None                                                ; 3.184 ns  ; speedSel[2] ; Control:inst1|stepperDrive[1] ; speedSel[5] ;
; N/A                                     ; None                                                ; 3.184 ns  ; speedSel[2] ; Control:inst1|stepperDrive[0] ; speedSel[5] ;
; N/A                                     ; None                                                ; 3.128 ns  ; speedSel[2] ; Control:inst1|stepperDrive[3] ; speedSel[6] ;
; N/A                                     ; None                                                ; 3.128 ns  ; speedSel[2] ; Control:inst1|stepperDrive[2] ; speedSel[6] ;
; N/A                                     ; None                                                ; 3.128 ns  ; speedSel[2] ; Control:inst1|stepperDrive[1] ; speedSel[6] ;
; N/A                                     ; None                                                ; 3.128 ns  ; speedSel[2] ; Control:inst1|stepperDrive[0] ; speedSel[6] ;
; N/A                                     ; None                                                ; 2.971 ns  ; speedSel[3] ; Control:inst1|stepperDrive[3] ; clk         ;
; N/A                                     ; None                                                ; 2.971 ns  ; speedSel[3] ; Control:inst1|stepperDrive[2] ; clk         ;
; N/A                                     ; None                                                ; 2.971 ns  ; speedSel[3] ; Control:inst1|stepperDrive[1] ; clk         ;
; N/A                                     ; None                                                ; 2.971 ns  ; speedSel[3] ; Control:inst1|stepperDrive[0] ; clk         ;
; N/A                                     ; None                                                ; 2.930 ns  ; speedSel[3] ; Control:inst1|stepperDrive[3] ; speedSel[4] ;
; N/A                                     ; None                                                ; 2.930 ns  ; speedSel[3] ; Control:inst1|stepperDrive[2] ; speedSel[4] ;
; N/A                                     ; None                                                ; 2.930 ns  ; speedSel[3] ; Control:inst1|stepperDrive[1] ; speedSel[4] ;
; N/A                                     ; None                                                ; 2.930 ns  ; speedSel[3] ; Control:inst1|stepperDrive[0] ; speedSel[4] ;
; N/A                                     ; None                                                ; 2.834 ns  ; speedSel[2] ; Control:inst1|stepperDrive[3] ; speedSel[2] ;
; N/A                                     ; None                                                ; 2.834 ns  ; speedSel[2] ; Control:inst1|stepperDrive[2] ; speedSel[2] ;
; N/A                                     ; None                                                ; 2.834 ns  ; speedSel[2] ; Control:inst1|stepperDrive[1] ; speedSel[2] ;
; N/A                                     ; None                                                ; 2.834 ns  ; speedSel[2] ; Control:inst1|stepperDrive[0] ; speedSel[2] ;
; N/A                                     ; None                                                ; 2.827 ns  ; speedSel[2] ; Control:inst1|stepperDrive[3] ; speedSel[1] ;
; N/A                                     ; None                                                ; 2.827 ns  ; speedSel[2] ; Control:inst1|stepperDrive[2] ; speedSel[1] ;
; N/A                                     ; None                                                ; 2.827 ns  ; speedSel[2] ; Control:inst1|stepperDrive[1] ; speedSel[1] ;
; N/A                                     ; None                                                ; 2.827 ns  ; speedSel[2] ; Control:inst1|stepperDrive[0] ; speedSel[1] ;
; N/A                                     ; None                                                ; 2.733 ns  ; speedSel[6] ; Control:inst1|stepperDrive[3] ; clk         ;
; N/A                                     ; None                                                ; 2.733 ns  ; speedSel[6] ; Control:inst1|stepperDrive[2] ; clk         ;
; N/A                                     ; None                                                ; 2.733 ns  ; speedSel[6] ; Control:inst1|stepperDrive[1] ; clk         ;
; N/A                                     ; None                                                ; 2.733 ns  ; speedSel[6] ; Control:inst1|stepperDrive[0] ; clk         ;
; N/A                                     ; None                                                ; 2.692 ns  ; speedSel[6] ; Control:inst1|stepperDrive[3] ; speedSel[4] ;
; N/A                                     ; None                                                ; 2.692 ns  ; speedSel[6] ; Control:inst1|stepperDrive[2] ; speedSel[4] ;
; N/A                                     ; None                                                ; 2.692 ns  ; speedSel[6] ; Control:inst1|stepperDrive[1] ; speedSel[4] ;
; N/A                                     ; None                                                ; 2.692 ns  ; speedSel[6] ; Control:inst1|stepperDrive[0] ; speedSel[4] ;
; N/A                                     ; None                                                ; 2.691 ns  ; speedSel[3] ; Control:inst1|stepperDrive[3] ; speedSel[3] ;
; N/A                                     ; None                                                ; 2.691 ns  ; speedSel[3] ; Control:inst1|stepperDrive[2] ; speedSel[3] ;
; N/A                                     ; None                                                ; 2.691 ns  ; speedSel[3] ; Control:inst1|stepperDrive[1] ; speedSel[3] ;
; N/A                                     ; None                                                ; 2.691 ns  ; speedSel[3] ; Control:inst1|stepperDrive[0] ; speedSel[3] ;
; N/A                                     ; None                                                ; 2.630 ns  ; speedSel[5] ; Control:inst1|stepperDrive[3] ; clk         ;
; N/A                                     ; None                                                ; 2.630 ns  ; speedSel[5] ; Control:inst1|stepperDrive[2] ; clk         ;
; N/A                                     ; None                                                ; 2.630 ns  ; speedSel[5] ; Control:inst1|stepperDrive[1] ; clk         ;
; N/A                                     ; None                                                ; 2.630 ns  ; speedSel[5] ; Control:inst1|stepperDrive[0] ; clk         ;
; N/A                                     ; None                                                ; 2.589 ns  ; speedSel[5] ; Control:inst1|stepperDrive[3] ; speedSel[4] ;
; N/A                                     ; None                                                ; 2.589 ns  ; speedSel[5] ; Control:inst1|stepperDrive[2] ; speedSel[4] ;
; N/A                                     ; None                                                ; 2.589 ns  ; speedSel[5] ; Control:inst1|stepperDrive[1] ; speedSel[4] ;
; N/A                                     ; None                                                ; 2.589 ns  ; speedSel[5] ; Control:inst1|stepperDrive[0] ; speedSel[4] ;
; N/A                                     ; None                                                ; 2.578 ns  ; speedSel[7] ; Control:inst1|stepperDrive[3] ; clk         ;
; N/A                                     ; None                                                ; 2.578 ns  ; speedSel[7] ; Control:inst1|stepperDrive[2] ; clk         ;
; N/A                                     ; None                                                ; 2.578 ns  ; speedSel[7] ; Control:inst1|stepperDrive[1] ; clk         ;
; N/A                                     ; None                                                ; 2.578 ns  ; speedSel[7] ; Control:inst1|stepperDrive[0] ; clk         ;
; N/A                                     ; None                                                ; 2.537 ns  ; speedSel[7] ; Control:inst1|stepperDrive[3] ; speedSel[4] ;
; N/A                                     ; None                                                ; 2.537 ns  ; speedSel[7] ; Control:inst1|stepperDrive[2] ; speedSel[4] ;
; N/A                                     ; None                                                ; 2.537 ns  ; speedSel[7] ; Control:inst1|stepperDrive[1] ; speedSel[4] ;
; N/A                                     ; None                                                ; 2.537 ns  ; speedSel[7] ; Control:inst1|stepperDrive[0] ; speedSel[4] ;
; N/A                                     ; None                                                ; 2.513 ns  ; speedSel[4] ; Control:inst1|stepperDrive[3] ; clk         ;
; N/A                                     ; None                                                ; 2.513 ns  ; speedSel[4] ; Control:inst1|stepperDrive[2] ; clk         ;
; N/A                                     ; None                                                ; 2.513 ns  ; speedSel[4] ; Control:inst1|stepperDrive[1] ; clk         ;
; N/A                                     ; None                                                ; 2.513 ns  ; speedSel[4] ; Control:inst1|stepperDrive[0] ; clk         ;
; N/A                                     ; None                                                ; 2.472 ns  ; speedSel[4] ; Control:inst1|stepperDrive[3] ; speedSel[4] ;
; N/A                                     ; None                                                ; 2.472 ns  ; speedSel[4] ; Control:inst1|stepperDrive[2] ; speedSel[4] ;
; N/A                                     ; None                                                ; 2.472 ns  ; speedSel[4] ; Control:inst1|stepperDrive[1] ; speedSel[4] ;
; N/A                                     ; None                                                ; 2.472 ns  ; speedSel[4] ; Control:inst1|stepperDrive[0] ; speedSel[4] ;
; N/A                                     ; None                                                ; 2.453 ns  ; speedSel[6] ; Control:inst1|stepperDrive[3] ; speedSel[3] ;
; N/A                                     ; None                                                ; 2.453 ns  ; speedSel[6] ; Control:inst1|stepperDrive[2] ; speedSel[3] ;
; N/A                                     ; None                                                ; 2.453 ns  ; speedSel[6] ; Control:inst1|stepperDrive[1] ; speedSel[3] ;
; N/A                                     ; None                                                ; 2.453 ns  ; speedSel[6] ; Control:inst1|stepperDrive[0] ; speedSel[3] ;
; N/A                                     ; None                                                ; 2.373 ns  ; speedSel[3] ; Control:inst1|stepperDrive[3] ; speedSel[7] ;
; N/A                                     ; None                                                ; 2.373 ns  ; speedSel[3] ; Control:inst1|stepperDrive[2] ; speedSel[7] ;
; N/A                                     ; None                                                ; 2.373 ns  ; speedSel[3] ; Control:inst1|stepperDrive[1] ; speedSel[7] ;
; N/A                                     ; None                                                ; 2.373 ns  ; speedSel[3] ; Control:inst1|stepperDrive[0] ; speedSel[7] ;
; N/A                                     ; None                                                ; 2.350 ns  ; speedSel[5] ; Control:inst1|stepperDrive[3] ; speedSel[3] ;
; N/A                                     ; None                                                ; 2.350 ns  ; speedSel[5] ; Control:inst1|stepperDrive[2] ; speedSel[3] ;
; N/A                                     ; None                                                ; 2.350 ns  ; speedSel[5] ; Control:inst1|stepperDrive[1] ; speedSel[3] ;
; N/A                                     ; None                                                ; 2.350 ns  ; speedSel[5] ; Control:inst1|stepperDrive[0] ; speedSel[3] ;
; N/A                                     ; None                                                ; 2.298 ns  ; speedSel[7] ; Control:inst1|stepperDrive[3] ; speedSel[3] ;
; N/A                                     ; None                                                ; 2.298 ns  ; speedSel[7] ; Control:inst1|stepperDrive[2] ; speedSel[3] ;
; N/A                                     ; None                                                ; 2.298 ns  ; speedSel[7] ; Control:inst1|stepperDrive[1] ; speedSel[3] ;
; N/A                                     ; None                                                ; 2.298 ns  ; speedSel[7] ; Control:inst1|stepperDrive[0] ; speedSel[3] ;
; N/A                                     ; None                                                ; 2.283 ns  ; speedSel[3] ; Control:inst1|stepperDrive[3] ; speedSel[5] ;
; N/A                                     ; None                                                ; 2.283 ns  ; speedSel[3] ; Control:inst1|stepperDrive[2] ; speedSel[5] ;
; N/A                                     ; None                                                ; 2.283 ns  ; speedSel[3] ; Control:inst1|stepperDrive[1] ; speedSel[5] ;
; N/A                                     ; None                                                ; 2.283 ns  ; speedSel[3] ; Control:inst1|stepperDrive[0] ; speedSel[5] ;
; N/A                                     ; None                                                ; 2.233 ns  ; speedSel[4] ; Control:inst1|stepperDrive[3] ; speedSel[3] ;
; N/A                                     ; None                                                ; 2.233 ns  ; speedSel[4] ; Control:inst1|stepperDrive[2] ; speedSel[3] ;
; N/A                                     ; None                                                ; 2.233 ns  ; speedSel[4] ; Control:inst1|stepperDrive[1] ; speedSel[3] ;
; N/A                                     ; None                                                ; 2.233 ns  ; speedSel[4] ; Control:inst1|stepperDrive[0] ; speedSel[3] ;
; N/A                                     ; None                                                ; 2.227 ns  ; speedSel[3] ; Control:inst1|stepperDrive[3] ; speedSel[6] ;
; N/A                                     ; None                                                ; 2.227 ns  ; speedSel[3] ; Control:inst1|stepperDrive[2] ; speedSel[6] ;
; N/A                                     ; None                                                ; 2.227 ns  ; speedSel[3] ; Control:inst1|stepperDrive[1] ; speedSel[6] ;
; N/A                                     ; None                                                ; 2.227 ns  ; speedSel[3] ; Control:inst1|stepperDrive[0] ; speedSel[6] ;
; N/A                                     ; None                                                ; 2.135 ns  ; speedSel[6] ; Control:inst1|stepperDrive[3] ; speedSel[7] ;
; N/A                                     ; None                                                ; 2.135 ns  ; speedSel[6] ; Control:inst1|stepperDrive[2] ; speedSel[7] ;
; N/A                                     ; None                                                ; 2.135 ns  ; speedSel[6] ; Control:inst1|stepperDrive[1] ; speedSel[7] ;
; N/A                                     ; None                                                ; 2.135 ns  ; speedSel[6] ; Control:inst1|stepperDrive[0] ; speedSel[7] ;
; N/A                                     ; None                                                ; 2.045 ns  ; speedSel[6] ; Control:inst1|stepperDrive[3] ; speedSel[5] ;
; N/A                                     ; None                                                ; 2.045 ns  ; speedSel[6] ; Control:inst1|stepperDrive[2] ; speedSel[5] ;
; N/A                                     ; None                                                ; 2.045 ns  ; speedSel[6] ; Control:inst1|stepperDrive[1] ; speedSel[5] ;
; N/A                                     ; None                                                ; 2.045 ns  ; speedSel[6] ; Control:inst1|stepperDrive[0] ; speedSel[5] ;
; N/A                                     ; None                                                ; 2.032 ns  ; speedSel[5] ; Control:inst1|stepperDrive[3] ; speedSel[7] ;
; N/A                                     ; None                                                ; 2.032 ns  ; speedSel[5] ; Control:inst1|stepperDrive[2] ; speedSel[7] ;
; N/A                                     ; None                                                ; 2.032 ns  ; speedSel[5] ; Control:inst1|stepperDrive[1] ; speedSel[7] ;
; N/A                                     ; None                                                ; 2.032 ns  ; speedSel[5] ; Control:inst1|stepperDrive[0] ; speedSel[7] ;
; N/A                                     ; None                                                ; 1.989 ns  ; speedSel[6] ; Control:inst1|stepperDrive[3] ; speedSel[6] ;
; N/A                                     ; None                                                ; 1.989 ns  ; speedSel[6] ; Control:inst1|stepperDrive[2] ; speedSel[6] ;
; N/A                                     ; None                                                ; 1.989 ns  ; speedSel[6] ; Control:inst1|stepperDrive[1] ; speedSel[6] ;
; N/A                                     ; None                                                ; 1.989 ns  ; speedSel[6] ; Control:inst1|stepperDrive[0] ; speedSel[6] ;
; N/A                                     ; None                                                ; 1.980 ns  ; speedSel[7] ; Control:inst1|stepperDrive[3] ; speedSel[7] ;
; N/A                                     ; None                                                ; 1.980 ns  ; speedSel[7] ; Control:inst1|stepperDrive[2] ; speedSel[7] ;
; N/A                                     ; None                                                ; 1.980 ns  ; speedSel[7] ; Control:inst1|stepperDrive[1] ; speedSel[7] ;
; N/A                                     ; None                                                ; 1.980 ns  ; speedSel[7] ; Control:inst1|stepperDrive[0] ; speedSel[7] ;
; N/A                                     ; None                                                ; 1.942 ns  ; speedSel[5] ; Control:inst1|stepperDrive[3] ; speedSel[5] ;
; N/A                                     ; None                                                ; 1.942 ns  ; speedSel[5] ; Control:inst1|stepperDrive[2] ; speedSel[5] ;
; N/A                                     ; None                                                ; 1.942 ns  ; speedSel[5] ; Control:inst1|stepperDrive[1] ; speedSel[5] ;
; N/A                                     ; None                                                ; 1.942 ns  ; speedSel[5] ; Control:inst1|stepperDrive[0] ; speedSel[5] ;
; N/A                                     ; None                                                ; 1.933 ns  ; speedSel[3] ; Control:inst1|stepperDrive[3] ; speedSel[2] ;
; N/A                                     ; None                                                ; 1.933 ns  ; speedSel[3] ; Control:inst1|stepperDrive[2] ; speedSel[2] ;
; N/A                                     ; None                                                ; 1.933 ns  ; speedSel[3] ; Control:inst1|stepperDrive[1] ; speedSel[2] ;
; N/A                                     ; None                                                ; 1.933 ns  ; speedSel[3] ; Control:inst1|stepperDrive[0] ; speedSel[2] ;
; N/A                                     ; None                                                ; 1.926 ns  ; speedSel[3] ; Control:inst1|stepperDrive[3] ; speedSel[1] ;
; N/A                                     ; None                                                ; 1.926 ns  ; speedSel[3] ; Control:inst1|stepperDrive[2] ; speedSel[1] ;
; N/A                                     ; None                                                ; 1.926 ns  ; speedSel[3] ; Control:inst1|stepperDrive[1] ; speedSel[1] ;
; N/A                                     ; None                                                ; 1.926 ns  ; speedSel[3] ; Control:inst1|stepperDrive[0] ; speedSel[1] ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;             ;                               ;             ;
+-----------------------------------------+-----------------------------------------------------+-----------+-------------+-------------------------------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Fri Dec 16 22:58:34 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off StepperMotor -c stepper --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "speedSel[5]" is an undefined clock
    Info: Assuming node "speedSel[4]" is an undefined clock
    Info: Assuming node "speedSel[6]" is an undefined clock
    Info: Assuming node "speedSel[7]" is an undefined clock
    Info: Assuming node "speedSel[3]" is an undefined clock
    Info: Assuming node "speedSel[1]" is an undefined clock
    Info: Assuming node "speedSel[2]" is an undefined clock
Warning: Found 19 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "PEncoder:inst2|Outp[0]~14" as buffer
    Info: Detected gated clock "PEncoder:inst2|Outp[1]~16" as buffer
    Info: Detected gated clock "PEncoder:inst2|Outp[0]~15" as buffer
    Info: Detected gated clock "clkDivider:inst|Mux0~0" as buffer
    Info: Detected gated clock "clkDivider:inst|Mux0~1" as buffer
    Info: Detected gated clock "clkDivider:inst|Mux0~3" as buffer
    Info: Detected gated clock "PEncoder:inst2|Outp[1]~17" as buffer
    Info: Detected gated clock "clkDivider:inst|Mux0~4" as buffer
    Info: Detected gated clock "clkDivider:inst|Mux0~5" as buffer
    Info: Detected gated clock "PEncoder:inst2|Equal0~1" as buffer
    Info: Detected gated clock "PEncoder:inst2|Equal0~0" as buffer
    Info: Detected ripple clock "clkDivider:inst|counter[23]" as buffer
    Info: Detected ripple clock "clkDivider:inst|counter[22]" as buffer
    Info: Detected ripple clock "clkDivider:inst|counter[21]" as buffer
    Info: Detected ripple clock "clkDivider:inst|counter[20]" as buffer
    Info: Detected ripple clock "clkDivider:inst|counter[19]" as buffer
    Info: Detected ripple clock "clkDivider:inst|counter[18]" as buffer
    Info: Detected ripple clock "clkDivider:inst|counter[17]" as buffer
    Info: Detected ripple clock "clkDivider:inst|counter[16]" as buffer
Info: Clock "clk" has Internal fmax of 390.17 MHz between source register "clkDivider:inst|counter[0]" and destination register "clkDivider:inst|counter[15]" (period= 2.563 ns)
    Info: + Longest register to register delay is 2.351 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X58_Y20_N9; Fanout = 2; REG Node = 'clkDivider:inst|counter[0]'
        Info: 2: + IC(0.307 ns) + CELL(0.393 ns) = 0.700 ns; Loc. = LCCOMB_X58_Y20_N8; Fanout = 2; COMB Node = 'clkDivider:inst|counter[0]~49'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.771 ns; Loc. = LCCOMB_X58_Y20_N10; Fanout = 2; COMB Node = 'clkDivider:inst|counter[1]~51'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.842 ns; Loc. = LCCOMB_X58_Y20_N12; Fanout = 2; COMB Node = 'clkDivider:inst|counter[2]~53'
        Info: 5: + IC(0.000 ns) + CELL(0.159 ns) = 1.001 ns; Loc. = LCCOMB_X58_Y20_N14; Fanout = 2; COMB Node = 'clkDivider:inst|counter[3]~55'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.072 ns; Loc. = LCCOMB_X58_Y20_N16; Fanout = 2; COMB Node = 'clkDivider:inst|counter[4]~57'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.143 ns; Loc. = LCCOMB_X58_Y20_N18; Fanout = 2; COMB Node = 'clkDivider:inst|counter[5]~59'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.214 ns; Loc. = LCCOMB_X58_Y20_N20; Fanout = 2; COMB Node = 'clkDivider:inst|counter[6]~61'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.285 ns; Loc. = LCCOMB_X58_Y20_N22; Fanout = 2; COMB Node = 'clkDivider:inst|counter[7]~63'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.356 ns; Loc. = LCCOMB_X58_Y20_N24; Fanout = 2; COMB Node = 'clkDivider:inst|counter[8]~65'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.427 ns; Loc. = LCCOMB_X58_Y20_N26; Fanout = 2; COMB Node = 'clkDivider:inst|counter[9]~67'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.498 ns; Loc. = LCCOMB_X58_Y20_N28; Fanout = 2; COMB Node = 'clkDivider:inst|counter[10]~69'
        Info: 13: + IC(0.000 ns) + CELL(0.146 ns) = 1.644 ns; Loc. = LCCOMB_X58_Y20_N30; Fanout = 2; COMB Node = 'clkDivider:inst|counter[11]~71'
        Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.715 ns; Loc. = LCCOMB_X58_Y19_N0; Fanout = 2; COMB Node = 'clkDivider:inst|counter[12]~73'
        Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.786 ns; Loc. = LCCOMB_X58_Y19_N2; Fanout = 2; COMB Node = 'clkDivider:inst|counter[13]~75'
        Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.857 ns; Loc. = LCCOMB_X58_Y19_N4; Fanout = 2; COMB Node = 'clkDivider:inst|counter[14]~77'
        Info: 17: + IC(0.000 ns) + CELL(0.410 ns) = 2.267 ns; Loc. = LCCOMB_X58_Y19_N6; Fanout = 1; COMB Node = 'clkDivider:inst|counter[15]~78'
        Info: 18: + IC(0.000 ns) + CELL(0.084 ns) = 2.351 ns; Loc. = LCFF_X58_Y19_N7; Fanout = 2; REG Node = 'clkDivider:inst|counter[15]'
        Info: Total cell delay = 2.044 ns ( 86.94 % )
        Info: Total interconnect delay = 0.307 ns ( 13.06 % )
    Info: - Smallest clock skew is 0.002 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.687 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 9; CLK Node = 'clk'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.033 ns) + CELL(0.537 ns) = 2.687 ns; Loc. = LCFF_X58_Y19_N7; Fanout = 2; REG Node = 'clkDivider:inst|counter[15]'
            Info: Total cell delay = 1.536 ns ( 57.16 % )
            Info: Total interconnect delay = 1.151 ns ( 42.84 % )
        Info: - Longest clock path from clock "clk" to source register is 2.685 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 9; CLK Node = 'clk'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.685 ns; Loc. = LCFF_X58_Y20_N9; Fanout = 2; REG Node = 'clkDivider:inst|counter[0]'
            Info: Total cell delay = 1.536 ns ( 57.21 % )
            Info: Total interconnect delay = 1.149 ns ( 42.79 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: Clock "speedSel[5]" has Internal fmax of 300.66 MHz between source register "Control:inst1|PS.S1" and destination register "Control:inst1|stepperDrive[3]" (period= 3.326 ns)
    Info: + Longest register to register delay is 1.044 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y31_N9; Fanout = 3; REG Node = 'Control:inst1|PS.S1'
        Info: 2: + IC(0.323 ns) + CELL(0.245 ns) = 0.568 ns; Loc. = LCCOMB_X64_Y31_N18; Fanout = 2; COMB Node = 'Control:inst1|stepperDrive~0'
        Info: 3: + IC(0.242 ns) + CELL(0.150 ns) = 0.960 ns; Loc. = LCCOMB_X64_Y31_N24; Fanout = 1; COMB Node = 'Control:inst1|stepperDrive[3]~8'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.044 ns; Loc. = LCFF_X64_Y31_N25; Fanout = 1; REG Node = 'Control:inst1|stepperDrive[3]'
        Info: Total cell delay = 0.479 ns ( 45.88 % )
        Info: Total interconnect delay = 0.565 ns ( 54.12 % )
    Info: - Smallest clock skew is -2.068 ns
        Info: + Shortest clock path from clock "speedSel[5]" to destination register is 6.042 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AD13; Fanout = 3; CLK Node = 'speedSel[5]'
            Info: 2: + IC(1.972 ns) + CELL(0.150 ns) = 3.111 ns; Loc. = LCCOMB_X57_Y19_N26; Fanout = 2; COMB Node = 'PEncoder:inst2|Equal0~0'
            Info: 3: + IC(0.246 ns) + CELL(0.150 ns) = 3.507 ns; Loc. = LCCOMB_X57_Y19_N24; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0'
            Info: 4: + IC(0.968 ns) + CELL(0.000 ns) = 4.475 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clkDivider:inst|Mux0~clkctrl'
            Info: 5: + IC(1.030 ns) + CELL(0.537 ns) = 6.042 ns; Loc. = LCFF_X64_Y31_N25; Fanout = 1; REG Node = 'Control:inst1|stepperDrive[3]'
            Info: Total cell delay = 1.826 ns ( 30.22 % )
            Info: Total interconnect delay = 4.216 ns ( 69.78 % )
        Info: - Longest clock path from clock "speedSel[5]" to source register is 8.110 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AD13; Fanout = 3; CLK Node = 'speedSel[5]'
            Info: 2: + IC(1.973 ns) + CELL(0.150 ns) = 3.112 ns; Loc. = LCCOMB_X57_Y19_N30; Fanout = 4; COMB Node = 'PEncoder:inst2|Outp[0]~15'
            Info: 3: + IC(0.427 ns) + CELL(0.275 ns) = 3.814 ns; Loc. = LCCOMB_X58_Y19_N30; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0~4'
            Info: 4: + IC(0.676 ns) + CELL(0.438 ns) = 4.928 ns; Loc. = LCCOMB_X57_Y19_N8; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0~5'
            Info: 5: + IC(0.259 ns) + CELL(0.388 ns) = 5.575 ns; Loc. = LCCOMB_X57_Y19_N24; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0'
            Info: 6: + IC(0.968 ns) + CELL(0.000 ns) = 6.543 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clkDivider:inst|Mux0~clkctrl'
            Info: 7: + IC(1.030 ns) + CELL(0.537 ns) = 8.110 ns; Loc. = LCFF_X64_Y31_N9; Fanout = 3; REG Node = 'Control:inst1|PS.S1'
            Info: Total cell delay = 2.777 ns ( 34.24 % )
            Info: Total interconnect delay = 5.333 ns ( 65.76 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: Clock "speedSel[4]" has Internal fmax of 259.34 MHz between source register "Control:inst1|PS.S1" and destination register "Control:inst1|stepperDrive[3]" (period= 3.856 ns)
    Info: + Longest register to register delay is 1.044 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y31_N9; Fanout = 3; REG Node = 'Control:inst1|PS.S1'
        Info: 2: + IC(0.323 ns) + CELL(0.245 ns) = 0.568 ns; Loc. = LCCOMB_X64_Y31_N18; Fanout = 2; COMB Node = 'Control:inst1|stepperDrive~0'
        Info: 3: + IC(0.242 ns) + CELL(0.150 ns) = 0.960 ns; Loc. = LCCOMB_X64_Y31_N24; Fanout = 1; COMB Node = 'Control:inst1|stepperDrive[3]~8'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.044 ns; Loc. = LCFF_X64_Y31_N25; Fanout = 1; REG Node = 'Control:inst1|stepperDrive[3]'
        Info: Total cell delay = 0.479 ns ( 45.88 % )
        Info: Total interconnect delay = 0.565 ns ( 54.12 % )
    Info: - Smallest clock skew is -2.598 ns
        Info: + Shortest clock path from clock "speedSel[4]" to destination register is 6.159 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 3; CLK Node = 'speedSel[4]'
            Info: 2: + IC(1.954 ns) + CELL(0.275 ns) = 3.228 ns; Loc. = LCCOMB_X57_Y19_N26; Fanout = 2; COMB Node = 'PEncoder:inst2|Equal0~0'
            Info: 3: + IC(0.246 ns) + CELL(0.150 ns) = 3.624 ns; Loc. = LCCOMB_X57_Y19_N24; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0'
            Info: 4: + IC(0.968 ns) + CELL(0.000 ns) = 4.592 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clkDivider:inst|Mux0~clkctrl'
            Info: 5: + IC(1.030 ns) + CELL(0.537 ns) = 6.159 ns; Loc. = LCFF_X64_Y31_N25; Fanout = 1; REG Node = 'Control:inst1|stepperDrive[3]'
            Info: Total cell delay = 1.961 ns ( 31.84 % )
            Info: Total interconnect delay = 4.198 ns ( 68.16 % )
        Info: - Longest clock path from clock "speedSel[4]" to source register is 8.757 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 3; CLK Node = 'speedSel[4]'
            Info: 2: + IC(1.954 ns) + CELL(0.275 ns) = 3.228 ns; Loc. = LCCOMB_X57_Y19_N20; Fanout = 1; COMB Node = 'PEncoder:inst2|Outp[0]~14'
            Info: 3: + IC(0.256 ns) + CELL(0.275 ns) = 3.759 ns; Loc. = LCCOMB_X57_Y19_N30; Fanout = 4; COMB Node = 'PEncoder:inst2|Outp[0]~15'
            Info: 4: + IC(0.427 ns) + CELL(0.275 ns) = 4.461 ns; Loc. = LCCOMB_X58_Y19_N30; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0~4'
            Info: 5: + IC(0.676 ns) + CELL(0.438 ns) = 5.575 ns; Loc. = LCCOMB_X57_Y19_N8; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0~5'
            Info: 6: + IC(0.259 ns) + CELL(0.388 ns) = 6.222 ns; Loc. = LCCOMB_X57_Y19_N24; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0'
            Info: 7: + IC(0.968 ns) + CELL(0.000 ns) = 7.190 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clkDivider:inst|Mux0~clkctrl'
            Info: 8: + IC(1.030 ns) + CELL(0.537 ns) = 8.757 ns; Loc. = LCFF_X64_Y31_N9; Fanout = 3; REG Node = 'Control:inst1|PS.S1'
            Info: Total cell delay = 3.187 ns ( 36.39 % )
            Info: Total interconnect delay = 5.570 ns ( 63.61 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: Clock "speedSel[6]" has Internal fmax of 296.47 MHz between source register "Control:inst1|PS.S1" and destination register "Control:inst1|stepperDrive[3]" (period= 3.373 ns)
    Info: + Longest register to register delay is 1.044 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y31_N9; Fanout = 3; REG Node = 'Control:inst1|PS.S1'
        Info: 2: + IC(0.323 ns) + CELL(0.245 ns) = 0.568 ns; Loc. = LCCOMB_X64_Y31_N18; Fanout = 2; COMB Node = 'Control:inst1|stepperDrive~0'
        Info: 3: + IC(0.242 ns) + CELL(0.150 ns) = 0.960 ns; Loc. = LCCOMB_X64_Y31_N24; Fanout = 1; COMB Node = 'Control:inst1|stepperDrive[3]~8'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.044 ns; Loc. = LCFF_X64_Y31_N25; Fanout = 1; REG Node = 'Control:inst1|stepperDrive[3]'
        Info: Total cell delay = 0.479 ns ( 45.88 % )
        Info: Total interconnect delay = 0.565 ns ( 54.12 % )
    Info: - Smallest clock skew is -2.115 ns
        Info: + Shortest clock path from clock "speedSel[6]" to destination register is 5.939 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AC13; Fanout = 3; CLK Node = 'speedSel[6]'
            Info: 2: + IC(1.648 ns) + CELL(0.371 ns) = 3.008 ns; Loc. = LCCOMB_X57_Y19_N26; Fanout = 2; COMB Node = 'PEncoder:inst2|Equal0~0'
            Info: 3: + IC(0.246 ns) + CELL(0.150 ns) = 3.404 ns; Loc. = LCCOMB_X57_Y19_N24; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0'
            Info: 4: + IC(0.968 ns) + CELL(0.000 ns) = 4.372 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clkDivider:inst|Mux0~clkctrl'
            Info: 5: + IC(1.030 ns) + CELL(0.537 ns) = 5.939 ns; Loc. = LCFF_X64_Y31_N25; Fanout = 1; REG Node = 'Control:inst1|stepperDrive[3]'
            Info: Total cell delay = 2.047 ns ( 34.47 % )
            Info: Total interconnect delay = 3.892 ns ( 65.53 % )
        Info: - Longest clock path from clock "speedSel[6]" to source register is 8.054 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AC13; Fanout = 3; CLK Node = 'speedSel[6]'
            Info: 2: + IC(1.647 ns) + CELL(0.420 ns) = 3.056 ns; Loc. = LCCOMB_X57_Y19_N30; Fanout = 4; COMB Node = 'PEncoder:inst2|Outp[0]~15'
            Info: 3: + IC(0.427 ns) + CELL(0.275 ns) = 3.758 ns; Loc. = LCCOMB_X58_Y19_N30; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0~4'
            Info: 4: + IC(0.676 ns) + CELL(0.438 ns) = 4.872 ns; Loc. = LCCOMB_X57_Y19_N8; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0~5'
            Info: 5: + IC(0.259 ns) + CELL(0.388 ns) = 5.519 ns; Loc. = LCCOMB_X57_Y19_N24; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0'
            Info: 6: + IC(0.968 ns) + CELL(0.000 ns) = 6.487 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clkDivider:inst|Mux0~clkctrl'
            Info: 7: + IC(1.030 ns) + CELL(0.537 ns) = 8.054 ns; Loc. = LCFF_X64_Y31_N9; Fanout = 3; REG Node = 'Control:inst1|PS.S1'
            Info: Total cell delay = 3.047 ns ( 37.83 % )
            Info: Total interconnect delay = 5.007 ns ( 62.17 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: Clock "speedSel[7]" has Internal fmax of 297.27 MHz between source register "Control:inst1|PS.S1" and destination register "Control:inst1|stepperDrive[3]" (period= 3.364 ns)
    Info: + Longest register to register delay is 1.044 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y31_N9; Fanout = 3; REG Node = 'Control:inst1|PS.S1'
        Info: 2: + IC(0.323 ns) + CELL(0.245 ns) = 0.568 ns; Loc. = LCCOMB_X64_Y31_N18; Fanout = 2; COMB Node = 'Control:inst1|stepperDrive~0'
        Info: 3: + IC(0.242 ns) + CELL(0.150 ns) = 0.960 ns; Loc. = LCCOMB_X64_Y31_N24; Fanout = 1; COMB Node = 'Control:inst1|stepperDrive[3]~8'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.044 ns; Loc. = LCFF_X64_Y31_N25; Fanout = 1; REG Node = 'Control:inst1|stepperDrive[3]'
        Info: Total cell delay = 0.479 ns ( 45.88 % )
        Info: Total interconnect delay = 0.565 ns ( 54.12 % )
    Info: - Smallest clock skew is -2.106 ns
        Info: + Shortest clock path from clock "speedSel[7]" to destination register is 6.094 ns
            Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 3; CLK Node = 'speedSel[7]'
            Info: 2: + IC(1.786 ns) + CELL(0.398 ns) = 3.163 ns; Loc. = LCCOMB_X57_Y19_N26; Fanout = 2; COMB Node = 'PEncoder:inst2|Equal0~0'
            Info: 3: + IC(0.246 ns) + CELL(0.150 ns) = 3.559 ns; Loc. = LCCOMB_X57_Y19_N24; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0'
            Info: 4: + IC(0.968 ns) + CELL(0.000 ns) = 4.527 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clkDivider:inst|Mux0~clkctrl'
            Info: 5: + IC(1.030 ns) + CELL(0.537 ns) = 6.094 ns; Loc. = LCFF_X64_Y31_N25; Fanout = 1; REG Node = 'Control:inst1|stepperDrive[3]'
            Info: Total cell delay = 2.064 ns ( 33.87 % )
            Info: Total interconnect delay = 4.030 ns ( 66.13 % )
        Info: - Longest clock path from clock "speedSel[7]" to source register is 8.200 ns
            Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 3; CLK Node = 'speedSel[7]'
            Info: 2: + IC(1.785 ns) + CELL(0.438 ns) = 3.202 ns; Loc. = LCCOMB_X57_Y19_N30; Fanout = 4; COMB Node = 'PEncoder:inst2|Outp[0]~15'
            Info: 3: + IC(0.427 ns) + CELL(0.275 ns) = 3.904 ns; Loc. = LCCOMB_X58_Y19_N30; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0~4'
            Info: 4: + IC(0.676 ns) + CELL(0.438 ns) = 5.018 ns; Loc. = LCCOMB_X57_Y19_N8; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0~5'
            Info: 5: + IC(0.259 ns) + CELL(0.388 ns) = 5.665 ns; Loc. = LCCOMB_X57_Y19_N24; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0'
            Info: 6: + IC(0.968 ns) + CELL(0.000 ns) = 6.633 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clkDivider:inst|Mux0~clkctrl'
            Info: 7: + IC(1.030 ns) + CELL(0.537 ns) = 8.200 ns; Loc. = LCFF_X64_Y31_N9; Fanout = 3; REG Node = 'Control:inst1|PS.S1'
            Info: Total cell delay = 3.055 ns ( 37.26 % )
            Info: Total interconnect delay = 5.145 ns ( 62.74 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: Clock "speedSel[3]" has Internal fmax of 395.57 MHz between source register "Control:inst1|PS.S1" and destination register "Control:inst1|stepperDrive[3]" (period= 2.528 ns)
    Info: + Longest register to register delay is 1.044 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y31_N9; Fanout = 3; REG Node = 'Control:inst1|PS.S1'
        Info: 2: + IC(0.323 ns) + CELL(0.245 ns) = 0.568 ns; Loc. = LCCOMB_X64_Y31_N18; Fanout = 2; COMB Node = 'Control:inst1|stepperDrive~0'
        Info: 3: + IC(0.242 ns) + CELL(0.150 ns) = 0.960 ns; Loc. = LCCOMB_X64_Y31_N24; Fanout = 1; COMB Node = 'Control:inst1|stepperDrive[3]~8'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.044 ns; Loc. = LCFF_X64_Y31_N25; Fanout = 1; REG Node = 'Control:inst1|stepperDrive[3]'
        Info: Total cell delay = 0.479 ns ( 45.88 % )
        Info: Total interconnect delay = 0.565 ns ( 54.12 % )
    Info: - Smallest clock skew is -1.270 ns
        Info: + Shortest clock path from clock "speedSel[3]" to destination register is 7.248 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 2; CLK Node = 'speedSel[3]'
            Info: 2: + IC(1.840 ns) + CELL(0.150 ns) = 2.989 ns; Loc. = LCCOMB_X57_Y19_N14; Fanout = 2; COMB Node = 'PEncoder:inst2|Equal0~1'
            Info: 3: + IC(0.265 ns) + CELL(0.275 ns) = 3.529 ns; Loc. = LCCOMB_X57_Y19_N16; Fanout = 2; COMB Node = 'PEncoder:inst2|Outp[1]~17'
            Info: 4: + IC(0.262 ns) + CELL(0.275 ns) = 4.066 ns; Loc. = LCCOMB_X57_Y19_N8; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0~5'
            Info: 5: + IC(0.259 ns) + CELL(0.388 ns) = 4.713 ns; Loc. = LCCOMB_X57_Y19_N24; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0'
            Info: 6: + IC(0.968 ns) + CELL(0.000 ns) = 5.681 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clkDivider:inst|Mux0~clkctrl'
            Info: 7: + IC(1.030 ns) + CELL(0.537 ns) = 7.248 ns; Loc. = LCFF_X64_Y31_N25; Fanout = 1; REG Node = 'Control:inst1|stepperDrive[3]'
            Info: Total cell delay = 2.624 ns ( 36.20 % )
            Info: Total interconnect delay = 4.624 ns ( 63.80 % )
        Info: - Longest clock path from clock "speedSel[3]" to source register is 8.518 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 2; CLK Node = 'speedSel[3]'
            Info: 2: + IC(1.840 ns) + CELL(0.150 ns) = 2.989 ns; Loc. = LCCOMB_X57_Y19_N20; Fanout = 1; COMB Node = 'PEncoder:inst2|Outp[0]~14'
            Info: 3: + IC(0.256 ns) + CELL(0.275 ns) = 3.520 ns; Loc. = LCCOMB_X57_Y19_N30; Fanout = 4; COMB Node = 'PEncoder:inst2|Outp[0]~15'
            Info: 4: + IC(0.427 ns) + CELL(0.275 ns) = 4.222 ns; Loc. = LCCOMB_X58_Y19_N30; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0~4'
            Info: 5: + IC(0.676 ns) + CELL(0.438 ns) = 5.336 ns; Loc. = LCCOMB_X57_Y19_N8; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0~5'
            Info: 6: + IC(0.259 ns) + CELL(0.388 ns) = 5.983 ns; Loc. = LCCOMB_X57_Y19_N24; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0'
            Info: 7: + IC(0.968 ns) + CELL(0.000 ns) = 6.951 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clkDivider:inst|Mux0~clkctrl'
            Info: 8: + IC(1.030 ns) + CELL(0.537 ns) = 8.518 ns; Loc. = LCFF_X64_Y31_N9; Fanout = 3; REG Node = 'Control:inst1|PS.S1'
            Info: Total cell delay = 3.062 ns ( 35.95 % )
            Info: Total interconnect delay = 5.456 ns ( 64.05 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: Clock "speedSel[1]" Internal fmax is restricted to 420.17 MHz between source register "Control:inst1|PS.S1" and destination register "Control:inst1|stepperDrive[3]"
    Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.044 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y31_N9; Fanout = 3; REG Node = 'Control:inst1|PS.S1'
            Info: 2: + IC(0.323 ns) + CELL(0.245 ns) = 0.568 ns; Loc. = LCCOMB_X64_Y31_N18; Fanout = 2; COMB Node = 'Control:inst1|stepperDrive~0'
            Info: 3: + IC(0.242 ns) + CELL(0.150 ns) = 0.960 ns; Loc. = LCCOMB_X64_Y31_N24; Fanout = 1; COMB Node = 'Control:inst1|stepperDrive[3]~8'
            Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.044 ns; Loc. = LCFF_X64_Y31_N25; Fanout = 1; REG Node = 'Control:inst1|stepperDrive[3]'
            Info: Total cell delay = 0.479 ns ( 45.88 % )
            Info: Total interconnect delay = 0.565 ns ( 54.12 % )
        Info: - Smallest clock skew is -0.628 ns
            Info: + Shortest clock path from clock "speedSel[1]" to destination register is 7.125 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 2; CLK Node = 'speedSel[1]'
                Info: 2: + IC(0.809 ns) + CELL(0.416 ns) = 2.224 ns; Loc. = LCCOMB_X57_Y19_N20; Fanout = 1; COMB Node = 'PEncoder:inst2|Outp[0]~14'
                Info: 3: + IC(0.256 ns) + CELL(0.275 ns) = 2.755 ns; Loc. = LCCOMB_X57_Y19_N30; Fanout = 4; COMB Node = 'PEncoder:inst2|Outp[0]~15'
                Info: 4: + IC(0.429 ns) + CELL(0.275 ns) = 3.459 ns; Loc. = LCCOMB_X58_Y19_N24; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0~0'
                Info: 5: + IC(0.444 ns) + CELL(0.150 ns) = 4.053 ns; Loc. = LCCOMB_X57_Y19_N4; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0~2'
                Info: 6: + IC(0.262 ns) + CELL(0.275 ns) = 4.590 ns; Loc. = LCCOMB_X57_Y19_N24; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0'
                Info: 7: + IC(0.968 ns) + CELL(0.000 ns) = 5.558 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clkDivider:inst|Mux0~clkctrl'
                Info: 8: + IC(1.030 ns) + CELL(0.537 ns) = 7.125 ns; Loc. = LCFF_X64_Y31_N25; Fanout = 1; REG Node = 'Control:inst1|stepperDrive[3]'
                Info: Total cell delay = 2.927 ns ( 41.08 % )
                Info: Total interconnect delay = 4.198 ns ( 58.92 % )
            Info: - Longest clock path from clock "speedSel[1]" to source register is 7.753 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 2; CLK Node = 'speedSel[1]'
                Info: 2: + IC(0.809 ns) + CELL(0.416 ns) = 2.224 ns; Loc. = LCCOMB_X57_Y19_N20; Fanout = 1; COMB Node = 'PEncoder:inst2|Outp[0]~14'
                Info: 3: + IC(0.256 ns) + CELL(0.275 ns) = 2.755 ns; Loc. = LCCOMB_X57_Y19_N30; Fanout = 4; COMB Node = 'PEncoder:inst2|Outp[0]~15'
                Info: 4: + IC(0.427 ns) + CELL(0.275 ns) = 3.457 ns; Loc. = LCCOMB_X58_Y19_N30; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0~4'
                Info: 5: + IC(0.676 ns) + CELL(0.438 ns) = 4.571 ns; Loc. = LCCOMB_X57_Y19_N8; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0~5'
                Info: 6: + IC(0.259 ns) + CELL(0.388 ns) = 5.218 ns; Loc. = LCCOMB_X57_Y19_N24; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0'
                Info: 7: + IC(0.968 ns) + CELL(0.000 ns) = 6.186 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clkDivider:inst|Mux0~clkctrl'
                Info: 8: + IC(1.030 ns) + CELL(0.537 ns) = 7.753 ns; Loc. = LCFF_X64_Y31_N9; Fanout = 3; REG Node = 'Control:inst1|PS.S1'
                Info: Total cell delay = 3.328 ns ( 42.93 % )
                Info: Total interconnect delay = 4.425 ns ( 57.07 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: Clock "speedSel[2]" has Internal fmax of 374.39 MHz between source register "Control:inst1|PS.S1" and destination register "Control:inst1|stepperDrive[3]" (period= 2.671 ns)
    Info: + Longest register to register delay is 1.044 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y31_N9; Fanout = 3; REG Node = 'Control:inst1|PS.S1'
        Info: 2: + IC(0.323 ns) + CELL(0.245 ns) = 0.568 ns; Loc. = LCCOMB_X64_Y31_N18; Fanout = 2; COMB Node = 'Control:inst1|stepperDrive~0'
        Info: 3: + IC(0.242 ns) + CELL(0.150 ns) = 0.960 ns; Loc. = LCCOMB_X64_Y31_N24; Fanout = 1; COMB Node = 'Control:inst1|stepperDrive[3]~8'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.044 ns; Loc. = LCFF_X64_Y31_N25; Fanout = 1; REG Node = 'Control:inst1|stepperDrive[3]'
        Info: Total cell delay = 0.479 ns ( 45.88 % )
        Info: Total interconnect delay = 0.565 ns ( 54.12 % )
    Info: - Smallest clock skew is -1.413 ns
        Info: + Shortest clock path from clock "speedSel[2]" to destination register is 6.347 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 2; CLK Node = 'speedSel[2]'
            Info: 2: + IC(0.814 ns) + CELL(0.275 ns) = 2.088 ns; Loc. = LCCOMB_X57_Y19_N14; Fanout = 2; COMB Node = 'PEncoder:inst2|Equal0~1'
            Info: 3: + IC(0.265 ns) + CELL(0.275 ns) = 2.628 ns; Loc. = LCCOMB_X57_Y19_N16; Fanout = 2; COMB Node = 'PEncoder:inst2|Outp[1]~17'
            Info: 4: + IC(0.262 ns) + CELL(0.275 ns) = 3.165 ns; Loc. = LCCOMB_X57_Y19_N8; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0~5'
            Info: 5: + IC(0.259 ns) + CELL(0.388 ns) = 3.812 ns; Loc. = LCCOMB_X57_Y19_N24; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0'
            Info: 6: + IC(0.968 ns) + CELL(0.000 ns) = 4.780 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clkDivider:inst|Mux0~clkctrl'
            Info: 7: + IC(1.030 ns) + CELL(0.537 ns) = 6.347 ns; Loc. = LCFF_X64_Y31_N25; Fanout = 1; REG Node = 'Control:inst1|stepperDrive[3]'
            Info: Total cell delay = 2.749 ns ( 43.31 % )
            Info: Total interconnect delay = 3.598 ns ( 56.69 % )
        Info: - Longest clock path from clock "speedSel[2]" to source register is 7.760 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 2; CLK Node = 'speedSel[2]'
            Info: 2: + IC(0.824 ns) + CELL(0.408 ns) = 2.231 ns; Loc. = LCCOMB_X57_Y19_N20; Fanout = 1; COMB Node = 'PEncoder:inst2|Outp[0]~14'
            Info: 3: + IC(0.256 ns) + CELL(0.275 ns) = 2.762 ns; Loc. = LCCOMB_X57_Y19_N30; Fanout = 4; COMB Node = 'PEncoder:inst2|Outp[0]~15'
            Info: 4: + IC(0.427 ns) + CELL(0.275 ns) = 3.464 ns; Loc. = LCCOMB_X58_Y19_N30; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0~4'
            Info: 5: + IC(0.676 ns) + CELL(0.438 ns) = 4.578 ns; Loc. = LCCOMB_X57_Y19_N8; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0~5'
            Info: 6: + IC(0.259 ns) + CELL(0.388 ns) = 5.225 ns; Loc. = LCCOMB_X57_Y19_N24; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0'
            Info: 7: + IC(0.968 ns) + CELL(0.000 ns) = 6.193 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clkDivider:inst|Mux0~clkctrl'
            Info: 8: + IC(1.030 ns) + CELL(0.537 ns) = 7.760 ns; Loc. = LCFF_X64_Y31_N9; Fanout = 3; REG Node = 'Control:inst1|PS.S1'
            Info: Total cell delay = 3.320 ns ( 42.78 % )
            Info: Total interconnect delay = 4.440 ns ( 57.22 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Warning: Circuit may not operate. Detected 12 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Control:inst1|PS.S2" and destination pin or register "Control:inst1|PS.S1" for clock "clk" (Hold time is 397 ps)
    Info: + Largest clock skew is 0.934 ns
        Info: + Longest clock path from clock "clk" to destination register is 8.798 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 9; CLK Node = 'clk'
            Info: 2: + IC(1.943 ns) + CELL(0.787 ns) = 3.729 ns; Loc. = LCFF_X58_Y19_N21; Fanout = 3; REG Node = 'clkDivider:inst|counter[22]'
            Info: 3: + IC(0.335 ns) + CELL(0.438 ns) = 4.502 ns; Loc. = LCCOMB_X58_Y19_N30; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0~4'
            Info: 4: + IC(0.676 ns) + CELL(0.438 ns) = 5.616 ns; Loc. = LCCOMB_X57_Y19_N8; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0~5'
            Info: 5: + IC(0.259 ns) + CELL(0.388 ns) = 6.263 ns; Loc. = LCCOMB_X57_Y19_N24; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0'
            Info: 6: + IC(0.968 ns) + CELL(0.000 ns) = 7.231 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clkDivider:inst|Mux0~clkctrl'
            Info: 7: + IC(1.030 ns) + CELL(0.537 ns) = 8.798 ns; Loc. = LCFF_X64_Y31_N9; Fanout = 3; REG Node = 'Control:inst1|PS.S1'
            Info: Total cell delay = 3.587 ns ( 40.77 % )
            Info: Total interconnect delay = 5.211 ns ( 59.23 % )
        Info: - Shortest clock path from clock "clk" to source register is 7.864 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 9; CLK Node = 'clk'
            Info: 2: + IC(1.943 ns) + CELL(0.787 ns) = 3.729 ns; Loc. = LCFF_X58_Y19_N11; Fanout = 3; REG Node = 'clkDivider:inst|counter[17]'
            Info: 3: + IC(0.319 ns) + CELL(0.150 ns) = 4.198 ns; Loc. = LCCOMB_X58_Y19_N24; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0~0'
            Info: 4: + IC(0.444 ns) + CELL(0.150 ns) = 4.792 ns; Loc. = LCCOMB_X57_Y19_N4; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0~2'
            Info: 5: + IC(0.262 ns) + CELL(0.275 ns) = 5.329 ns; Loc. = LCCOMB_X57_Y19_N24; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0'
            Info: 6: + IC(0.968 ns) + CELL(0.000 ns) = 6.297 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clkDivider:inst|Mux0~clkctrl'
            Info: 7: + IC(1.030 ns) + CELL(0.537 ns) = 7.864 ns; Loc. = LCFF_X64_Y31_N7; Fanout = 2; REG Node = 'Control:inst1|PS.S2'
            Info: Total cell delay = 2.898 ns ( 36.85 % )
            Info: Total interconnect delay = 4.966 ns ( 63.15 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 0.553 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y31_N7; Fanout = 2; REG Node = 'Control:inst1|PS.S2'
        Info: 2: + IC(0.319 ns) + CELL(0.150 ns) = 0.469 ns; Loc. = LCCOMB_X64_Y31_N8; Fanout = 1; COMB Node = 'Control:inst1|Selector1~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.553 ns; Loc. = LCFF_X64_Y31_N9; Fanout = 3; REG Node = 'Control:inst1|PS.S1'
        Info: Total cell delay = 0.234 ns ( 42.31 % )
        Info: Total interconnect delay = 0.319 ns ( 57.69 % )
    Info: + Micro hold delay of destination is 0.266 ns
Warning: Circuit may not operate. Detected 16 non-operational path(s) clocked by clock "speedSel[5]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Control:inst1|PS.S2" and destination pin or register "Control:inst1|PS.S1" for clock "speedSel[5]" (Hold time is 1.531 ns)
    Info: + Largest clock skew is 2.068 ns
        Info: + Longest clock path from clock "speedSel[5]" to destination register is 8.110 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AD13; Fanout = 3; CLK Node = 'speedSel[5]'
            Info: 2: + IC(1.973 ns) + CELL(0.150 ns) = 3.112 ns; Loc. = LCCOMB_X57_Y19_N30; Fanout = 4; COMB Node = 'PEncoder:inst2|Outp[0]~15'
            Info: 3: + IC(0.427 ns) + CELL(0.275 ns) = 3.814 ns; Loc. = LCCOMB_X58_Y19_N30; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0~4'
            Info: 4: + IC(0.676 ns) + CELL(0.438 ns) = 4.928 ns; Loc. = LCCOMB_X57_Y19_N8; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0~5'
            Info: 5: + IC(0.259 ns) + CELL(0.388 ns) = 5.575 ns; Loc. = LCCOMB_X57_Y19_N24; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0'
            Info: 6: + IC(0.968 ns) + CELL(0.000 ns) = 6.543 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clkDivider:inst|Mux0~clkctrl'
            Info: 7: + IC(1.030 ns) + CELL(0.537 ns) = 8.110 ns; Loc. = LCFF_X64_Y31_N9; Fanout = 3; REG Node = 'Control:inst1|PS.S1'
            Info: Total cell delay = 2.777 ns ( 34.24 % )
            Info: Total interconnect delay = 5.333 ns ( 65.76 % )
        Info: - Shortest clock path from clock "speedSel[5]" to source register is 6.042 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AD13; Fanout = 3; CLK Node = 'speedSel[5]'
            Info: 2: + IC(1.972 ns) + CELL(0.150 ns) = 3.111 ns; Loc. = LCCOMB_X57_Y19_N26; Fanout = 2; COMB Node = 'PEncoder:inst2|Equal0~0'
            Info: 3: + IC(0.246 ns) + CELL(0.150 ns) = 3.507 ns; Loc. = LCCOMB_X57_Y19_N24; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0'
            Info: 4: + IC(0.968 ns) + CELL(0.000 ns) = 4.475 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clkDivider:inst|Mux0~clkctrl'
            Info: 5: + IC(1.030 ns) + CELL(0.537 ns) = 6.042 ns; Loc. = LCFF_X64_Y31_N7; Fanout = 2; REG Node = 'Control:inst1|PS.S2'
            Info: Total cell delay = 1.826 ns ( 30.22 % )
            Info: Total interconnect delay = 4.216 ns ( 69.78 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 0.553 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y31_N7; Fanout = 2; REG Node = 'Control:inst1|PS.S2'
        Info: 2: + IC(0.319 ns) + CELL(0.150 ns) = 0.469 ns; Loc. = LCCOMB_X64_Y31_N8; Fanout = 1; COMB Node = 'Control:inst1|Selector1~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.553 ns; Loc. = LCFF_X64_Y31_N9; Fanout = 3; REG Node = 'Control:inst1|PS.S1'
        Info: Total cell delay = 0.234 ns ( 42.31 % )
        Info: Total interconnect delay = 0.319 ns ( 57.69 % )
    Info: + Micro hold delay of destination is 0.266 ns
Warning: Circuit may not operate. Detected 16 non-operational path(s) clocked by clock "speedSel[4]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Control:inst1|PS.S2" and destination pin or register "Control:inst1|PS.S1" for clock "speedSel[4]" (Hold time is 2.061 ns)
    Info: + Largest clock skew is 2.598 ns
        Info: + Longest clock path from clock "speedSel[4]" to destination register is 8.757 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 3; CLK Node = 'speedSel[4]'
            Info: 2: + IC(1.954 ns) + CELL(0.275 ns) = 3.228 ns; Loc. = LCCOMB_X57_Y19_N20; Fanout = 1; COMB Node = 'PEncoder:inst2|Outp[0]~14'
            Info: 3: + IC(0.256 ns) + CELL(0.275 ns) = 3.759 ns; Loc. = LCCOMB_X57_Y19_N30; Fanout = 4; COMB Node = 'PEncoder:inst2|Outp[0]~15'
            Info: 4: + IC(0.427 ns) + CELL(0.275 ns) = 4.461 ns; Loc. = LCCOMB_X58_Y19_N30; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0~4'
            Info: 5: + IC(0.676 ns) + CELL(0.438 ns) = 5.575 ns; Loc. = LCCOMB_X57_Y19_N8; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0~5'
            Info: 6: + IC(0.259 ns) + CELL(0.388 ns) = 6.222 ns; Loc. = LCCOMB_X57_Y19_N24; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0'
            Info: 7: + IC(0.968 ns) + CELL(0.000 ns) = 7.190 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clkDivider:inst|Mux0~clkctrl'
            Info: 8: + IC(1.030 ns) + CELL(0.537 ns) = 8.757 ns; Loc. = LCFF_X64_Y31_N9; Fanout = 3; REG Node = 'Control:inst1|PS.S1'
            Info: Total cell delay = 3.187 ns ( 36.39 % )
            Info: Total interconnect delay = 5.570 ns ( 63.61 % )
        Info: - Shortest clock path from clock "speedSel[4]" to source register is 6.159 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 3; CLK Node = 'speedSel[4]'
            Info: 2: + IC(1.954 ns) + CELL(0.275 ns) = 3.228 ns; Loc. = LCCOMB_X57_Y19_N26; Fanout = 2; COMB Node = 'PEncoder:inst2|Equal0~0'
            Info: 3: + IC(0.246 ns) + CELL(0.150 ns) = 3.624 ns; Loc. = LCCOMB_X57_Y19_N24; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0'
            Info: 4: + IC(0.968 ns) + CELL(0.000 ns) = 4.592 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clkDivider:inst|Mux0~clkctrl'
            Info: 5: + IC(1.030 ns) + CELL(0.537 ns) = 6.159 ns; Loc. = LCFF_X64_Y31_N7; Fanout = 2; REG Node = 'Control:inst1|PS.S2'
            Info: Total cell delay = 1.961 ns ( 31.84 % )
            Info: Total interconnect delay = 4.198 ns ( 68.16 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 0.553 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y31_N7; Fanout = 2; REG Node = 'Control:inst1|PS.S2'
        Info: 2: + IC(0.319 ns) + CELL(0.150 ns) = 0.469 ns; Loc. = LCCOMB_X64_Y31_N8; Fanout = 1; COMB Node = 'Control:inst1|Selector1~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.553 ns; Loc. = LCFF_X64_Y31_N9; Fanout = 3; REG Node = 'Control:inst1|PS.S1'
        Info: Total cell delay = 0.234 ns ( 42.31 % )
        Info: Total interconnect delay = 0.319 ns ( 57.69 % )
    Info: + Micro hold delay of destination is 0.266 ns
Warning: Circuit may not operate. Detected 16 non-operational path(s) clocked by clock "speedSel[6]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Control:inst1|PS.S2" and destination pin or register "Control:inst1|PS.S1" for clock "speedSel[6]" (Hold time is 1.578 ns)
    Info: + Largest clock skew is 2.115 ns
        Info: + Longest clock path from clock "speedSel[6]" to destination register is 8.054 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AC13; Fanout = 3; CLK Node = 'speedSel[6]'
            Info: 2: + IC(1.647 ns) + CELL(0.420 ns) = 3.056 ns; Loc. = LCCOMB_X57_Y19_N30; Fanout = 4; COMB Node = 'PEncoder:inst2|Outp[0]~15'
            Info: 3: + IC(0.427 ns) + CELL(0.275 ns) = 3.758 ns; Loc. = LCCOMB_X58_Y19_N30; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0~4'
            Info: 4: + IC(0.676 ns) + CELL(0.438 ns) = 4.872 ns; Loc. = LCCOMB_X57_Y19_N8; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0~5'
            Info: 5: + IC(0.259 ns) + CELL(0.388 ns) = 5.519 ns; Loc. = LCCOMB_X57_Y19_N24; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0'
            Info: 6: + IC(0.968 ns) + CELL(0.000 ns) = 6.487 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clkDivider:inst|Mux0~clkctrl'
            Info: 7: + IC(1.030 ns) + CELL(0.537 ns) = 8.054 ns; Loc. = LCFF_X64_Y31_N9; Fanout = 3; REG Node = 'Control:inst1|PS.S1'
            Info: Total cell delay = 3.047 ns ( 37.83 % )
            Info: Total interconnect delay = 5.007 ns ( 62.17 % )
        Info: - Shortest clock path from clock "speedSel[6]" to source register is 5.939 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AC13; Fanout = 3; CLK Node = 'speedSel[6]'
            Info: 2: + IC(1.648 ns) + CELL(0.371 ns) = 3.008 ns; Loc. = LCCOMB_X57_Y19_N26; Fanout = 2; COMB Node = 'PEncoder:inst2|Equal0~0'
            Info: 3: + IC(0.246 ns) + CELL(0.150 ns) = 3.404 ns; Loc. = LCCOMB_X57_Y19_N24; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0'
            Info: 4: + IC(0.968 ns) + CELL(0.000 ns) = 4.372 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clkDivider:inst|Mux0~clkctrl'
            Info: 5: + IC(1.030 ns) + CELL(0.537 ns) = 5.939 ns; Loc. = LCFF_X64_Y31_N7; Fanout = 2; REG Node = 'Control:inst1|PS.S2'
            Info: Total cell delay = 2.047 ns ( 34.47 % )
            Info: Total interconnect delay = 3.892 ns ( 65.53 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 0.553 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y31_N7; Fanout = 2; REG Node = 'Control:inst1|PS.S2'
        Info: 2: + IC(0.319 ns) + CELL(0.150 ns) = 0.469 ns; Loc. = LCCOMB_X64_Y31_N8; Fanout = 1; COMB Node = 'Control:inst1|Selector1~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.553 ns; Loc. = LCFF_X64_Y31_N9; Fanout = 3; REG Node = 'Control:inst1|PS.S1'
        Info: Total cell delay = 0.234 ns ( 42.31 % )
        Info: Total interconnect delay = 0.319 ns ( 57.69 % )
    Info: + Micro hold delay of destination is 0.266 ns
Warning: Circuit may not operate. Detected 16 non-operational path(s) clocked by clock "speedSel[7]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Control:inst1|PS.S2" and destination pin or register "Control:inst1|PS.S1" for clock "speedSel[7]" (Hold time is 1.569 ns)
    Info: + Largest clock skew is 2.106 ns
        Info: + Longest clock path from clock "speedSel[7]" to destination register is 8.200 ns
            Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 3; CLK Node = 'speedSel[7]'
            Info: 2: + IC(1.785 ns) + CELL(0.438 ns) = 3.202 ns; Loc. = LCCOMB_X57_Y19_N30; Fanout = 4; COMB Node = 'PEncoder:inst2|Outp[0]~15'
            Info: 3: + IC(0.427 ns) + CELL(0.275 ns) = 3.904 ns; Loc. = LCCOMB_X58_Y19_N30; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0~4'
            Info: 4: + IC(0.676 ns) + CELL(0.438 ns) = 5.018 ns; Loc. = LCCOMB_X57_Y19_N8; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0~5'
            Info: 5: + IC(0.259 ns) + CELL(0.388 ns) = 5.665 ns; Loc. = LCCOMB_X57_Y19_N24; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0'
            Info: 6: + IC(0.968 ns) + CELL(0.000 ns) = 6.633 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clkDivider:inst|Mux0~clkctrl'
            Info: 7: + IC(1.030 ns) + CELL(0.537 ns) = 8.200 ns; Loc. = LCFF_X64_Y31_N9; Fanout = 3; REG Node = 'Control:inst1|PS.S1'
            Info: Total cell delay = 3.055 ns ( 37.26 % )
            Info: Total interconnect delay = 5.145 ns ( 62.74 % )
        Info: - Shortest clock path from clock "speedSel[7]" to source register is 6.094 ns
            Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 3; CLK Node = 'speedSel[7]'
            Info: 2: + IC(1.786 ns) + CELL(0.398 ns) = 3.163 ns; Loc. = LCCOMB_X57_Y19_N26; Fanout = 2; COMB Node = 'PEncoder:inst2|Equal0~0'
            Info: 3: + IC(0.246 ns) + CELL(0.150 ns) = 3.559 ns; Loc. = LCCOMB_X57_Y19_N24; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0'
            Info: 4: + IC(0.968 ns) + CELL(0.000 ns) = 4.527 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clkDivider:inst|Mux0~clkctrl'
            Info: 5: + IC(1.030 ns) + CELL(0.537 ns) = 6.094 ns; Loc. = LCFF_X64_Y31_N7; Fanout = 2; REG Node = 'Control:inst1|PS.S2'
            Info: Total cell delay = 2.064 ns ( 33.87 % )
            Info: Total interconnect delay = 4.030 ns ( 66.13 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 0.553 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y31_N7; Fanout = 2; REG Node = 'Control:inst1|PS.S2'
        Info: 2: + IC(0.319 ns) + CELL(0.150 ns) = 0.469 ns; Loc. = LCCOMB_X64_Y31_N8; Fanout = 1; COMB Node = 'Control:inst1|Selector1~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.553 ns; Loc. = LCFF_X64_Y31_N9; Fanout = 3; REG Node = 'Control:inst1|PS.S1'
        Info: Total cell delay = 0.234 ns ( 42.31 % )
        Info: Total interconnect delay = 0.319 ns ( 57.69 % )
    Info: + Micro hold delay of destination is 0.266 ns
Warning: Circuit may not operate. Detected 16 non-operational path(s) clocked by clock "speedSel[3]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Control:inst1|PS.S2" and destination pin or register "Control:inst1|PS.S1" for clock "speedSel[3]" (Hold time is 733 ps)
    Info: + Largest clock skew is 1.270 ns
        Info: + Longest clock path from clock "speedSel[3]" to destination register is 8.518 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 2; CLK Node = 'speedSel[3]'
            Info: 2: + IC(1.840 ns) + CELL(0.150 ns) = 2.989 ns; Loc. = LCCOMB_X57_Y19_N20; Fanout = 1; COMB Node = 'PEncoder:inst2|Outp[0]~14'
            Info: 3: + IC(0.256 ns) + CELL(0.275 ns) = 3.520 ns; Loc. = LCCOMB_X57_Y19_N30; Fanout = 4; COMB Node = 'PEncoder:inst2|Outp[0]~15'
            Info: 4: + IC(0.427 ns) + CELL(0.275 ns) = 4.222 ns; Loc. = LCCOMB_X58_Y19_N30; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0~4'
            Info: 5: + IC(0.676 ns) + CELL(0.438 ns) = 5.336 ns; Loc. = LCCOMB_X57_Y19_N8; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0~5'
            Info: 6: + IC(0.259 ns) + CELL(0.388 ns) = 5.983 ns; Loc. = LCCOMB_X57_Y19_N24; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0'
            Info: 7: + IC(0.968 ns) + CELL(0.000 ns) = 6.951 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clkDivider:inst|Mux0~clkctrl'
            Info: 8: + IC(1.030 ns) + CELL(0.537 ns) = 8.518 ns; Loc. = LCFF_X64_Y31_N9; Fanout = 3; REG Node = 'Control:inst1|PS.S1'
            Info: Total cell delay = 3.062 ns ( 35.95 % )
            Info: Total interconnect delay = 5.456 ns ( 64.05 % )
        Info: - Shortest clock path from clock "speedSel[3]" to source register is 7.248 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 2; CLK Node = 'speedSel[3]'
            Info: 2: + IC(1.840 ns) + CELL(0.150 ns) = 2.989 ns; Loc. = LCCOMB_X57_Y19_N14; Fanout = 2; COMB Node = 'PEncoder:inst2|Equal0~1'
            Info: 3: + IC(0.265 ns) + CELL(0.275 ns) = 3.529 ns; Loc. = LCCOMB_X57_Y19_N16; Fanout = 2; COMB Node = 'PEncoder:inst2|Outp[1]~17'
            Info: 4: + IC(0.262 ns) + CELL(0.275 ns) = 4.066 ns; Loc. = LCCOMB_X57_Y19_N8; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0~5'
            Info: 5: + IC(0.259 ns) + CELL(0.388 ns) = 4.713 ns; Loc. = LCCOMB_X57_Y19_N24; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0'
            Info: 6: + IC(0.968 ns) + CELL(0.000 ns) = 5.681 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clkDivider:inst|Mux0~clkctrl'
            Info: 7: + IC(1.030 ns) + CELL(0.537 ns) = 7.248 ns; Loc. = LCFF_X64_Y31_N7; Fanout = 2; REG Node = 'Control:inst1|PS.S2'
            Info: Total cell delay = 2.624 ns ( 36.20 % )
            Info: Total interconnect delay = 4.624 ns ( 63.80 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 0.553 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y31_N7; Fanout = 2; REG Node = 'Control:inst1|PS.S2'
        Info: 2: + IC(0.319 ns) + CELL(0.150 ns) = 0.469 ns; Loc. = LCCOMB_X64_Y31_N8; Fanout = 1; COMB Node = 'Control:inst1|Selector1~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.553 ns; Loc. = LCFF_X64_Y31_N9; Fanout = 3; REG Node = 'Control:inst1|PS.S1'
        Info: Total cell delay = 0.234 ns ( 42.31 % )
        Info: Total interconnect delay = 0.319 ns ( 57.69 % )
    Info: + Micro hold delay of destination is 0.266 ns
Warning: Circuit may not operate. Detected 4 non-operational path(s) clocked by clock "speedSel[1]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Control:inst1|PS.S2" and destination pin or register "Control:inst1|PS.S1" for clock "speedSel[1]" (Hold time is 91 ps)
    Info: + Largest clock skew is 0.628 ns
        Info: + Longest clock path from clock "speedSel[1]" to destination register is 7.753 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 2; CLK Node = 'speedSel[1]'
            Info: 2: + IC(0.809 ns) + CELL(0.416 ns) = 2.224 ns; Loc. = LCCOMB_X57_Y19_N20; Fanout = 1; COMB Node = 'PEncoder:inst2|Outp[0]~14'
            Info: 3: + IC(0.256 ns) + CELL(0.275 ns) = 2.755 ns; Loc. = LCCOMB_X57_Y19_N30; Fanout = 4; COMB Node = 'PEncoder:inst2|Outp[0]~15'
            Info: 4: + IC(0.427 ns) + CELL(0.275 ns) = 3.457 ns; Loc. = LCCOMB_X58_Y19_N30; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0~4'
            Info: 5: + IC(0.676 ns) + CELL(0.438 ns) = 4.571 ns; Loc. = LCCOMB_X57_Y19_N8; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0~5'
            Info: 6: + IC(0.259 ns) + CELL(0.388 ns) = 5.218 ns; Loc. = LCCOMB_X57_Y19_N24; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0'
            Info: 7: + IC(0.968 ns) + CELL(0.000 ns) = 6.186 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clkDivider:inst|Mux0~clkctrl'
            Info: 8: + IC(1.030 ns) + CELL(0.537 ns) = 7.753 ns; Loc. = LCFF_X64_Y31_N9; Fanout = 3; REG Node = 'Control:inst1|PS.S1'
            Info: Total cell delay = 3.328 ns ( 42.93 % )
            Info: Total interconnect delay = 4.425 ns ( 57.07 % )
        Info: - Shortest clock path from clock "speedSel[1]" to source register is 7.125 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 2; CLK Node = 'speedSel[1]'
            Info: 2: + IC(0.809 ns) + CELL(0.416 ns) = 2.224 ns; Loc. = LCCOMB_X57_Y19_N20; Fanout = 1; COMB Node = 'PEncoder:inst2|Outp[0]~14'
            Info: 3: + IC(0.256 ns) + CELL(0.275 ns) = 2.755 ns; Loc. = LCCOMB_X57_Y19_N30; Fanout = 4; COMB Node = 'PEncoder:inst2|Outp[0]~15'
            Info: 4: + IC(0.429 ns) + CELL(0.275 ns) = 3.459 ns; Loc. = LCCOMB_X58_Y19_N24; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0~0'
            Info: 5: + IC(0.444 ns) + CELL(0.150 ns) = 4.053 ns; Loc. = LCCOMB_X57_Y19_N4; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0~2'
            Info: 6: + IC(0.262 ns) + CELL(0.275 ns) = 4.590 ns; Loc. = LCCOMB_X57_Y19_N24; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0'
            Info: 7: + IC(0.968 ns) + CELL(0.000 ns) = 5.558 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clkDivider:inst|Mux0~clkctrl'
            Info: 8: + IC(1.030 ns) + CELL(0.537 ns) = 7.125 ns; Loc. = LCFF_X64_Y31_N7; Fanout = 2; REG Node = 'Control:inst1|PS.S2'
            Info: Total cell delay = 2.927 ns ( 41.08 % )
            Info: Total interconnect delay = 4.198 ns ( 58.92 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 0.553 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y31_N7; Fanout = 2; REG Node = 'Control:inst1|PS.S2'
        Info: 2: + IC(0.319 ns) + CELL(0.150 ns) = 0.469 ns; Loc. = LCCOMB_X64_Y31_N8; Fanout = 1; COMB Node = 'Control:inst1|Selector1~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.553 ns; Loc. = LCFF_X64_Y31_N9; Fanout = 3; REG Node = 'Control:inst1|PS.S1'
        Info: Total cell delay = 0.234 ns ( 42.31 % )
        Info: Total interconnect delay = 0.319 ns ( 57.69 % )
    Info: + Micro hold delay of destination is 0.266 ns
Warning: Circuit may not operate. Detected 16 non-operational path(s) clocked by clock "speedSel[2]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Control:inst1|PS.S2" and destination pin or register "Control:inst1|PS.S1" for clock "speedSel[2]" (Hold time is 876 ps)
    Info: + Largest clock skew is 1.413 ns
        Info: + Longest clock path from clock "speedSel[2]" to destination register is 7.760 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 2; CLK Node = 'speedSel[2]'
            Info: 2: + IC(0.824 ns) + CELL(0.408 ns) = 2.231 ns; Loc. = LCCOMB_X57_Y19_N20; Fanout = 1; COMB Node = 'PEncoder:inst2|Outp[0]~14'
            Info: 3: + IC(0.256 ns) + CELL(0.275 ns) = 2.762 ns; Loc. = LCCOMB_X57_Y19_N30; Fanout = 4; COMB Node = 'PEncoder:inst2|Outp[0]~15'
            Info: 4: + IC(0.427 ns) + CELL(0.275 ns) = 3.464 ns; Loc. = LCCOMB_X58_Y19_N30; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0~4'
            Info: 5: + IC(0.676 ns) + CELL(0.438 ns) = 4.578 ns; Loc. = LCCOMB_X57_Y19_N8; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0~5'
            Info: 6: + IC(0.259 ns) + CELL(0.388 ns) = 5.225 ns; Loc. = LCCOMB_X57_Y19_N24; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0'
            Info: 7: + IC(0.968 ns) + CELL(0.000 ns) = 6.193 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clkDivider:inst|Mux0~clkctrl'
            Info: 8: + IC(1.030 ns) + CELL(0.537 ns) = 7.760 ns; Loc. = LCFF_X64_Y31_N9; Fanout = 3; REG Node = 'Control:inst1|PS.S1'
            Info: Total cell delay = 3.320 ns ( 42.78 % )
            Info: Total interconnect delay = 4.440 ns ( 57.22 % )
        Info: - Shortest clock path from clock "speedSel[2]" to source register is 6.347 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 2; CLK Node = 'speedSel[2]'
            Info: 2: + IC(0.814 ns) + CELL(0.275 ns) = 2.088 ns; Loc. = LCCOMB_X57_Y19_N14; Fanout = 2; COMB Node = 'PEncoder:inst2|Equal0~1'
            Info: 3: + IC(0.265 ns) + CELL(0.275 ns) = 2.628 ns; Loc. = LCCOMB_X57_Y19_N16; Fanout = 2; COMB Node = 'PEncoder:inst2|Outp[1]~17'
            Info: 4: + IC(0.262 ns) + CELL(0.275 ns) = 3.165 ns; Loc. = LCCOMB_X57_Y19_N8; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0~5'
            Info: 5: + IC(0.259 ns) + CELL(0.388 ns) = 3.812 ns; Loc. = LCCOMB_X57_Y19_N24; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0'
            Info: 6: + IC(0.968 ns) + CELL(0.000 ns) = 4.780 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clkDivider:inst|Mux0~clkctrl'
            Info: 7: + IC(1.030 ns) + CELL(0.537 ns) = 6.347 ns; Loc. = LCFF_X64_Y31_N7; Fanout = 2; REG Node = 'Control:inst1|PS.S2'
            Info: Total cell delay = 2.749 ns ( 43.31 % )
            Info: Total interconnect delay = 3.598 ns ( 56.69 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 0.553 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y31_N7; Fanout = 2; REG Node = 'Control:inst1|PS.S2'
        Info: 2: + IC(0.319 ns) + CELL(0.150 ns) = 0.469 ns; Loc. = LCCOMB_X64_Y31_N8; Fanout = 1; COMB Node = 'Control:inst1|Selector1~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.553 ns; Loc. = LCFF_X64_Y31_N9; Fanout = 3; REG Node = 'Control:inst1|PS.S1'
        Info: Total cell delay = 0.234 ns ( 42.31 % )
        Info: Total interconnect delay = 0.319 ns ( 57.69 % )
    Info: + Micro hold delay of destination is 0.266 ns
Info: tsu for register "Control:inst1|PS.S2" (data pin = "dirSelect", clock pin = "speedSel[6]") is 2.313 ns
    Info: + Longest pin to register delay is 8.288 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 4; PIN Node = 'dirSelect'
        Info: 2: + IC(6.933 ns) + CELL(0.419 ns) = 8.204 ns; Loc. = LCCOMB_X64_Y31_N6; Fanout = 1; COMB Node = 'Control:inst1|Selector2~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 8.288 ns; Loc. = LCFF_X64_Y31_N7; Fanout = 2; REG Node = 'Control:inst1|PS.S2'
        Info: Total cell delay = 1.355 ns ( 16.35 % )
        Info: Total interconnect delay = 6.933 ns ( 83.65 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "speedSel[6]" to destination register is 5.939 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AC13; Fanout = 3; CLK Node = 'speedSel[6]'
        Info: 2: + IC(1.648 ns) + CELL(0.371 ns) = 3.008 ns; Loc. = LCCOMB_X57_Y19_N26; Fanout = 2; COMB Node = 'PEncoder:inst2|Equal0~0'
        Info: 3: + IC(0.246 ns) + CELL(0.150 ns) = 3.404 ns; Loc. = LCCOMB_X57_Y19_N24; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0'
        Info: 4: + IC(0.968 ns) + CELL(0.000 ns) = 4.372 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clkDivider:inst|Mux0~clkctrl'
        Info: 5: + IC(1.030 ns) + CELL(0.537 ns) = 5.939 ns; Loc. = LCFF_X64_Y31_N7; Fanout = 2; REG Node = 'Control:inst1|PS.S2'
        Info: Total cell delay = 2.047 ns ( 34.47 % )
        Info: Total interconnect delay = 3.892 ns ( 65.53 % )
Info: tco from clock "clk" to destination pin "stepOut[2]" through register "Control:inst1|stepperDrive[2]" is 12.444 ns
    Info: + Longest clock path from clock "clk" to source register is 8.798 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 9; CLK Node = 'clk'
        Info: 2: + IC(1.943 ns) + CELL(0.787 ns) = 3.729 ns; Loc. = LCFF_X58_Y19_N21; Fanout = 3; REG Node = 'clkDivider:inst|counter[22]'
        Info: 3: + IC(0.335 ns) + CELL(0.438 ns) = 4.502 ns; Loc. = LCCOMB_X58_Y19_N30; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0~4'
        Info: 4: + IC(0.676 ns) + CELL(0.438 ns) = 5.616 ns; Loc. = LCCOMB_X57_Y19_N8; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0~5'
        Info: 5: + IC(0.259 ns) + CELL(0.388 ns) = 6.263 ns; Loc. = LCCOMB_X57_Y19_N24; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0'
        Info: 6: + IC(0.968 ns) + CELL(0.000 ns) = 7.231 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clkDivider:inst|Mux0~clkctrl'
        Info: 7: + IC(1.030 ns) + CELL(0.537 ns) = 8.798 ns; Loc. = LCFF_X64_Y31_N19; Fanout = 1; REG Node = 'Control:inst1|stepperDrive[2]'
        Info: Total cell delay = 3.587 ns ( 40.77 % )
        Info: Total interconnect delay = 5.211 ns ( 59.23 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 3.396 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y31_N19; Fanout = 1; REG Node = 'Control:inst1|stepperDrive[2]'
        Info: 2: + IC(0.744 ns) + CELL(2.652 ns) = 3.396 ns; Loc. = PIN_F23; Fanout = 0; PIN Node = 'stepOut[2]'
        Info: Total cell delay = 2.652 ns ( 78.09 % )
        Info: Total interconnect delay = 0.744 ns ( 21.91 % )
Info: th for register "Control:inst1|stepperDrive[3]" (data pin = "speedSel[0]", clock pin = "clk") is 4.682 ns
    Info: + Longest clock path from clock "clk" to destination register is 8.798 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 9; CLK Node = 'clk'
        Info: 2: + IC(1.943 ns) + CELL(0.787 ns) = 3.729 ns; Loc. = LCFF_X58_Y19_N21; Fanout = 3; REG Node = 'clkDivider:inst|counter[22]'
        Info: 3: + IC(0.335 ns) + CELL(0.438 ns) = 4.502 ns; Loc. = LCCOMB_X58_Y19_N30; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0~4'
        Info: 4: + IC(0.676 ns) + CELL(0.438 ns) = 5.616 ns; Loc. = LCCOMB_X57_Y19_N8; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0~5'
        Info: 5: + IC(0.259 ns) + CELL(0.388 ns) = 6.263 ns; Loc. = LCCOMB_X57_Y19_N24; Fanout = 1; COMB Node = 'clkDivider:inst|Mux0'
        Info: 6: + IC(0.968 ns) + CELL(0.000 ns) = 7.231 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clkDivider:inst|Mux0~clkctrl'
        Info: 7: + IC(1.030 ns) + CELL(0.537 ns) = 8.798 ns; Loc. = LCFF_X64_Y31_N25; Fanout = 1; REG Node = 'Control:inst1|stepperDrive[3]'
        Info: Total cell delay = 3.587 ns ( 40.77 % )
        Info: Total interconnect delay = 5.211 ns ( 59.23 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 4.382 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; PIN Node = 'speedSel[0]'
        Info: 2: + IC(0.810 ns) + CELL(0.150 ns) = 1.959 ns; Loc. = LCCOMB_X57_Y19_N22; Fanout = 5; COMB Node = 'PEncoder:inst2|Equal0~2'
        Info: 3: + IC(1.763 ns) + CELL(0.660 ns) = 4.382 ns; Loc. = LCFF_X64_Y31_N25; Fanout = 1; REG Node = 'Control:inst1|stepperDrive[3]'
        Info: Total cell delay = 1.809 ns ( 41.28 % )
        Info: Total interconnect delay = 2.573 ns ( 58.72 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 195 megabytes
    Info: Processing ended: Fri Dec 16 22:58:35 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


