INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fumi/Zybo/practice_VGA/practice_VGA.srcs/sources_1/imports/HDL/gradation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gradation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fumi/Zybo/practice_VGA/practice_VGA.srcs/sources_1/imports/HDL/pckgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pckgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fumi/Zybo/practice_VGA/practice_VGA.srcs/sources_1/imports/HDL/syncgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module syncgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fumi/Zybo/practice_VGA/practice_VGA.srcs/sim_1/new/gradation_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gradation_sim
