; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1

define void @triton_poi_fused_add_mul_4(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, ptr addrspace(1) %6, i32 %7) local_unnamed_addr !dbg !7 {
  %9 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !10
  %10 = shl i32 %9, 8, !dbg !11
  %11 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %12 = shl i32 %11, 1, !dbg !12
  %13 = and i32 %12, 254, !dbg !12
  %14 = or disjoint i32 %10, %13, !dbg !13
  %15 = icmp slt i32 %14, 256, !dbg !14
  %16 = srem i32 %14, 4, !dbg !15
  %17 = sdiv i32 %14, 64, !dbg !16
  %18 = sext i32 %14 to i64, !dbg !17
  %19 = getelementptr float, ptr addrspace(1) %0, i64 %18, !dbg !17
  %20 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %19, i1 %15) #3, !dbg !18
  %21 = sext i32 %16 to i64, !dbg !19
  %22 = getelementptr float, ptr addrspace(1) %1, i64 %21, !dbg !19
  %23 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %22, i1 %15) #3, !dbg !20
  %24 = insertelement <2 x i32> poison, i32 %14, i64 0, !dbg !21
  %25 = shufflevector <2 x i32> %24, <2 x i32> poison, <2 x i32> zeroinitializer, !dbg !21
  %26 = sdiv <2 x i32> %25, <i32 16, i32 4>, !dbg !21
  %27 = srem <2 x i32> %26, splat (i32 4), !dbg !22
  %28 = shl nsw <2 x i32> %27, <i32 2, i32 4>, !dbg !23
  %29 = extractelement <2 x i32> %28, i64 0, !dbg !24
  %30 = add nsw i32 %29, %17, !dbg !24
  %31 = extractelement <2 x i32> %28, i64 1, !dbg !25
  %32 = add nsw i32 %30, %31, !dbg !25
  %33 = sext i32 %32 to i64, !dbg !26
  %34 = getelementptr float, ptr addrspace(1) %2, i64 %33, !dbg !26
  %35 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %34, i1 %15) #3, !dbg !27
  %36 = bitcast i32 %35 to float, !dbg !27
  %37 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %34, i1 %15) #3, !dbg !27
  %38 = bitcast i32 %37 to float, !dbg !27
  %39 = getelementptr float, ptr addrspace(1) %3, i64 %21, !dbg !28
  %40 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %39, i1 %15) #3, !dbg !29
  %41 = extractelement <2 x i32> %26, i64 1, !dbg !30
  %42 = sext i32 %41 to i64, !dbg !30
  %43 = getelementptr float, ptr addrspace(1) %4, i64 %42, !dbg !30
  %44 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %43, i1 %15) #3, !dbg !31
  %45 = bitcast i32 %44 to float, !dbg !31
  %46 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %43, i1 %15) #3, !dbg !31
  %47 = bitcast i32 %46 to float, !dbg !31
  %48 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %5, i1 true) #3, !dbg !32
  %49 = bitcast i32 %48 to float, !dbg !32
  %50 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !33
  %.not.i = icmp eq i32 %50, 0, !dbg !33
  %51 = tail call float @llvm.nvvm.fabs.ftz.f(float %36) #3, !dbg !33
  %52 = tail call float @llvm.nvvm.fabs.f(float %36) #3, !dbg !33
  %.01.i = select i1 %.not.i, float %52, float %51, !dbg !33
  %53 = fcmp ult float %.01.i, 0x3FE3333340000000, !dbg !33
  br i1 %53, label %__internal_fmad.exit3.i, label %__internal_fmad.exit1.i, !dbg !33

__internal_fmad.exit1.i:                          ; preds = %8
  %54 = fmul float %.01.i, 0x4007154760000000, !dbg !33
  %55 = tail call float @llvm.nvvm.ex2.approx.ftz.f(float %54) #3, !dbg !33
  %56 = fadd float %55, 1.000000e+00, !dbg !33
  %57 = tail call float asm "rcp.approx.ftz.f32 $0,$1;", "=f,f"(float %56) #4, !dbg !33, !srcloc !34
  %58 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !33
  %.not6.i = icmp eq i32 %58, 0, !dbg !33
  %59 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %57, float -2.000000e+00, float 1.000000e+00) #3, !dbg !33
  %60 = tail call float @llvm.nvvm.fma.rn.f(float %57, float -2.000000e+00, float 1.000000e+00) #3, !dbg !33
  %.03.i = select i1 %.not6.i, float %60, float %59, !dbg !33
  %61 = fcmp oge float %.01.i, 0x4022059680000000, !dbg !33
  %s.0.i = select i1 %61, float 1.000000e+00, float %.03.i, !dbg !33
  %62 = bitcast float %s.0.i to i32, !dbg !33
  %63 = and i32 %35, -2147483648, !dbg !33
  %64 = or i32 %63, %62, !dbg !33
  %65 = bitcast i32 %64 to float, !dbg !33
  br label %__nv_tanhf.exit, !dbg !33

__internal_fmad.exit3.i:                          ; preds = %8
  %66 = fmul float %36, %36, !dbg !33
  %67 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !33
  %.not1.i = icmp eq i32 %67, 0, !dbg !33
  %68 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0x3F901E1040000000, float %66, float 0xBFAAC795C0000000) #3, !dbg !33
  %69 = tail call float @llvm.nvvm.fma.rn.f(float 0x3F901E1040000000, float %66, float 0xBFAAC795C0000000) #3, !dbg !33
  %.06.i = select i1 %.not1.i, float %69, float %68, !dbg !33
  %70 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !33
  %.not2.i = icmp eq i32 %70, 0, !dbg !33
  %71 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.06.i, float %66, float 0x3FC10B2820000000) #3, !dbg !33
  %72 = tail call float @llvm.nvvm.fma.rn.f(float %.06.i, float %66, float 0x3FC10B2820000000) #3, !dbg !33
  %.05.i = select i1 %.not2.i, float %72, float %71, !dbg !33
  %73 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !33
  %.not3.i = icmp eq i32 %73, 0, !dbg !33
  %74 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.05.i, float %66, float 0xBFD5553DA0000000) #3, !dbg !33
  %75 = tail call float @llvm.nvvm.fma.rn.f(float %.05.i, float %66, float 0xBFD5553DA0000000) #3, !dbg !33
  %.0.i = select i1 %.not3.i, float %75, float %74, !dbg !33
  %76 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !33
  %.not4.i = icmp eq i32 %76, 0, !dbg !33
  %77 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.0.i, float %66, float 0.000000e+00) #3, !dbg !33
  %78 = tail call float @llvm.nvvm.fma.rn.f(float %.0.i, float %66, float 0.000000e+00) #3, !dbg !33
  %.04.i = select i1 %.not4.i, float %78, float %77, !dbg !33
  %79 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !33
  %.not5.i = icmp eq i32 %79, 0, !dbg !33
  %80 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.04.i, float %36, float %36) #3, !dbg !33
  %81 = tail call float @llvm.nvvm.fma.rn.f(float %.04.i, float %36, float %36) #3, !dbg !33
  %.02.i = select i1 %.not5.i, float %81, float %80, !dbg !33
  br label %__nv_tanhf.exit, !dbg !33

__nv_tanhf.exit:                                  ; preds = %__internal_fmad.exit1.i, %__internal_fmad.exit3.i
  %s.1.i = phi float [ %65, %__internal_fmad.exit1.i ], [ %.02.i, %__internal_fmad.exit3.i ], !dbg !33
  %82 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !33
  %.not.i1 = icmp eq i32 %82, 0, !dbg !33
  %83 = tail call float @llvm.nvvm.fabs.ftz.f(float %38) #3, !dbg !33
  %84 = tail call float @llvm.nvvm.fabs.f(float %38) #3, !dbg !33
  %.01.i2 = select i1 %.not.i1, float %84, float %83, !dbg !33
  %85 = fcmp ult float %.01.i2, 0x3FE3333340000000, !dbg !33
  br i1 %85, label %__internal_fmad.exit3.i8, label %__internal_fmad.exit1.i3, !dbg !33

__internal_fmad.exit1.i3:                         ; preds = %__nv_tanhf.exit
  %86 = fmul float %.01.i2, 0x4007154760000000, !dbg !33
  %87 = tail call float @llvm.nvvm.ex2.approx.ftz.f(float %86) #3, !dbg !33
  %88 = fadd float %87, 1.000000e+00, !dbg !33
  %89 = tail call float asm "rcp.approx.ftz.f32 $0,$1;", "=f,f"(float %88) #4, !dbg !33, !srcloc !34
  %90 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !33
  %.not6.i4 = icmp eq i32 %90, 0, !dbg !33
  %91 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %89, float -2.000000e+00, float 1.000000e+00) #3, !dbg !33
  %92 = tail call float @llvm.nvvm.fma.rn.f(float %89, float -2.000000e+00, float 1.000000e+00) #3, !dbg !33
  %.03.i5 = select i1 %.not6.i4, float %92, float %91, !dbg !33
  %93 = fcmp oge float %.01.i2, 0x4022059680000000, !dbg !33
  %s.0.i6 = select i1 %93, float 1.000000e+00, float %.03.i5, !dbg !33
  %94 = bitcast float %s.0.i6 to i32, !dbg !33
  %95 = and i32 %37, -2147483648, !dbg !33
  %96 = or i32 %95, %94, !dbg !33
  %97 = bitcast i32 %96 to float, !dbg !33
  br label %__nv_tanhf.exit19, !dbg !33

__internal_fmad.exit3.i8:                         ; preds = %__nv_tanhf.exit
  %98 = fmul float %38, %38, !dbg !33
  %99 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !33
  %.not1.i9 = icmp eq i32 %99, 0, !dbg !33
  %100 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0x3F901E1040000000, float %98, float 0xBFAAC795C0000000) #3, !dbg !33
  %101 = tail call float @llvm.nvvm.fma.rn.f(float 0x3F901E1040000000, float %98, float 0xBFAAC795C0000000) #3, !dbg !33
  %.06.i10 = select i1 %.not1.i9, float %101, float %100, !dbg !33
  %102 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !33
  %.not2.i11 = icmp eq i32 %102, 0, !dbg !33
  %103 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.06.i10, float %98, float 0x3FC10B2820000000) #3, !dbg !33
  %104 = tail call float @llvm.nvvm.fma.rn.f(float %.06.i10, float %98, float 0x3FC10B2820000000) #3, !dbg !33
  %.05.i12 = select i1 %.not2.i11, float %104, float %103, !dbg !33
  %105 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !33
  %.not3.i13 = icmp eq i32 %105, 0, !dbg !33
  %106 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.05.i12, float %98, float 0xBFD5553DA0000000) #3, !dbg !33
  %107 = tail call float @llvm.nvvm.fma.rn.f(float %.05.i12, float %98, float 0xBFD5553DA0000000) #3, !dbg !33
  %.0.i14 = select i1 %.not3.i13, float %107, float %106, !dbg !33
  %108 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !33
  %.not4.i15 = icmp eq i32 %108, 0, !dbg !33
  %109 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.0.i14, float %98, float 0.000000e+00) #3, !dbg !33
  %110 = tail call float @llvm.nvvm.fma.rn.f(float %.0.i14, float %98, float 0.000000e+00) #3, !dbg !33
  %.04.i16 = select i1 %.not4.i15, float %110, float %109, !dbg !33
  %111 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !33
  %.not5.i17 = icmp eq i32 %111, 0, !dbg !33
  %112 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.04.i16, float %38, float %38) #3, !dbg !33
  %113 = tail call float @llvm.nvvm.fma.rn.f(float %.04.i16, float %38, float %38) #3, !dbg !33
  %.02.i18 = select i1 %.not5.i17, float %113, float %112, !dbg !33
  br label %__nv_tanhf.exit19, !dbg !33

__nv_tanhf.exit19:                                ; preds = %__internal_fmad.exit1.i3, %__internal_fmad.exit3.i8
  %s.1.i7 = phi float [ %97, %__internal_fmad.exit1.i3 ], [ %.02.i18, %__internal_fmad.exit3.i8 ], !dbg !33
  %114 = fadd float %45, %49, !dbg !35
  %115 = fadd float %47, %49, !dbg !35
  %116 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %.not.i20 = icmp eq i32 %116, 0, !dbg !36
  %117 = tail call float @llvm.nvvm.fabs.ftz.f(float %114) #3, !dbg !36
  %118 = tail call float @llvm.nvvm.fabs.f(float %114) #3, !dbg !36
  %.01.i21 = select i1 %.not.i20, float %118, float %117, !dbg !36
  %119 = fcmp ult float %.01.i21, 0x3FE3333340000000, !dbg !36
  br i1 %119, label %__internal_fmad.exit3.i27, label %__internal_fmad.exit1.i22, !dbg !36

__internal_fmad.exit1.i22:                        ; preds = %__nv_tanhf.exit19
  %120 = fmul float %.01.i21, 0x4007154760000000, !dbg !36
  %121 = tail call float @llvm.nvvm.ex2.approx.ftz.f(float %120) #3, !dbg !36
  %122 = fadd float %121, 1.000000e+00, !dbg !36
  %123 = tail call float asm "rcp.approx.ftz.f32 $0,$1;", "=f,f"(float %122) #4, !dbg !36, !srcloc !34
  %124 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %.not6.i23 = icmp eq i32 %124, 0, !dbg !36
  %125 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %123, float -2.000000e+00, float 1.000000e+00) #3, !dbg !36
  %126 = tail call float @llvm.nvvm.fma.rn.f(float %123, float -2.000000e+00, float 1.000000e+00) #3, !dbg !36
  %.03.i24 = select i1 %.not6.i23, float %126, float %125, !dbg !36
  %127 = fcmp oge float %.01.i21, 0x4022059680000000, !dbg !36
  %s.0.i25 = select i1 %127, float 1.000000e+00, float %.03.i24, !dbg !36
  %128 = bitcast float %s.0.i25 to i32, !dbg !36
  %129 = bitcast float %114 to i32, !dbg !36
  %130 = and i32 %129, -2147483648, !dbg !36
  %131 = or i32 %130, %128, !dbg !36
  %132 = bitcast i32 %131 to float, !dbg !36
  br label %__nv_tanhf.exit38, !dbg !36

__internal_fmad.exit3.i27:                        ; preds = %__nv_tanhf.exit19
  %133 = fmul float %114, %114, !dbg !36
  %134 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %.not1.i28 = icmp eq i32 %134, 0, !dbg !36
  %135 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0x3F901E1040000000, float %133, float 0xBFAAC795C0000000) #3, !dbg !36
  %136 = tail call float @llvm.nvvm.fma.rn.f(float 0x3F901E1040000000, float %133, float 0xBFAAC795C0000000) #3, !dbg !36
  %.06.i29 = select i1 %.not1.i28, float %136, float %135, !dbg !36
  %137 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %.not2.i30 = icmp eq i32 %137, 0, !dbg !36
  %138 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.06.i29, float %133, float 0x3FC10B2820000000) #3, !dbg !36
  %139 = tail call float @llvm.nvvm.fma.rn.f(float %.06.i29, float %133, float 0x3FC10B2820000000) #3, !dbg !36
  %.05.i31 = select i1 %.not2.i30, float %139, float %138, !dbg !36
  %140 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %.not3.i32 = icmp eq i32 %140, 0, !dbg !36
  %141 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.05.i31, float %133, float 0xBFD5553DA0000000) #3, !dbg !36
  %142 = tail call float @llvm.nvvm.fma.rn.f(float %.05.i31, float %133, float 0xBFD5553DA0000000) #3, !dbg !36
  %.0.i33 = select i1 %.not3.i32, float %142, float %141, !dbg !36
  %143 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %.not4.i34 = icmp eq i32 %143, 0, !dbg !36
  %144 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.0.i33, float %133, float 0.000000e+00) #3, !dbg !36
  %145 = tail call float @llvm.nvvm.fma.rn.f(float %.0.i33, float %133, float 0.000000e+00) #3, !dbg !36
  %.04.i35 = select i1 %.not4.i34, float %145, float %144, !dbg !36
  %146 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %.not5.i36 = icmp eq i32 %146, 0, !dbg !36
  %147 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.04.i35, float %114, float %114) #3, !dbg !36
  %148 = tail call float @llvm.nvvm.fma.rn.f(float %.04.i35, float %114, float %114) #3, !dbg !36
  %.02.i37 = select i1 %.not5.i36, float %148, float %147, !dbg !36
  br label %__nv_tanhf.exit38, !dbg !36

__nv_tanhf.exit38:                                ; preds = %__internal_fmad.exit1.i22, %__internal_fmad.exit3.i27
  %s.1.i26 = phi float [ %132, %__internal_fmad.exit1.i22 ], [ %.02.i37, %__internal_fmad.exit3.i27 ], !dbg !36
  %149 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %.not.i39 = icmp eq i32 %149, 0, !dbg !36
  %150 = tail call float @llvm.nvvm.fabs.ftz.f(float %115) #3, !dbg !36
  %151 = tail call float @llvm.nvvm.fabs.f(float %115) #3, !dbg !36
  %.01.i40 = select i1 %.not.i39, float %151, float %150, !dbg !36
  %152 = fcmp ult float %.01.i40, 0x3FE3333340000000, !dbg !36
  br i1 %152, label %__internal_fmad.exit3.i46, label %__internal_fmad.exit1.i41, !dbg !36

__internal_fmad.exit1.i41:                        ; preds = %__nv_tanhf.exit38
  %153 = fmul float %.01.i40, 0x4007154760000000, !dbg !36
  %154 = tail call float @llvm.nvvm.ex2.approx.ftz.f(float %153) #3, !dbg !36
  %155 = fadd float %154, 1.000000e+00, !dbg !36
  %156 = tail call float asm "rcp.approx.ftz.f32 $0,$1;", "=f,f"(float %155) #4, !dbg !36, !srcloc !34
  %157 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %.not6.i42 = icmp eq i32 %157, 0, !dbg !36
  %158 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %156, float -2.000000e+00, float 1.000000e+00) #3, !dbg !36
  %159 = tail call float @llvm.nvvm.fma.rn.f(float %156, float -2.000000e+00, float 1.000000e+00) #3, !dbg !36
  %.03.i43 = select i1 %.not6.i42, float %159, float %158, !dbg !36
  %160 = fcmp oge float %.01.i40, 0x4022059680000000, !dbg !36
  %s.0.i44 = select i1 %160, float 1.000000e+00, float %.03.i43, !dbg !36
  %161 = bitcast float %s.0.i44 to i32, !dbg !36
  %162 = bitcast float %115 to i32, !dbg !36
  %163 = and i32 %162, -2147483648, !dbg !36
  %164 = or i32 %163, %161, !dbg !36
  %165 = bitcast i32 %164 to float, !dbg !36
  br label %__nv_tanhf.exit57, !dbg !36

__internal_fmad.exit3.i46:                        ; preds = %__nv_tanhf.exit38
  %166 = fmul float %115, %115, !dbg !36
  %167 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %.not1.i47 = icmp eq i32 %167, 0, !dbg !36
  %168 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0x3F901E1040000000, float %166, float 0xBFAAC795C0000000) #3, !dbg !36
  %169 = tail call float @llvm.nvvm.fma.rn.f(float 0x3F901E1040000000, float %166, float 0xBFAAC795C0000000) #3, !dbg !36
  %.06.i48 = select i1 %.not1.i47, float %169, float %168, !dbg !36
  %170 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %.not2.i49 = icmp eq i32 %170, 0, !dbg !36
  %171 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.06.i48, float %166, float 0x3FC10B2820000000) #3, !dbg !36
  %172 = tail call float @llvm.nvvm.fma.rn.f(float %.06.i48, float %166, float 0x3FC10B2820000000) #3, !dbg !36
  %.05.i50 = select i1 %.not2.i49, float %172, float %171, !dbg !36
  %173 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %.not3.i51 = icmp eq i32 %173, 0, !dbg !36
  %174 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.05.i50, float %166, float 0xBFD5553DA0000000) #3, !dbg !36
  %175 = tail call float @llvm.nvvm.fma.rn.f(float %.05.i50, float %166, float 0xBFD5553DA0000000) #3, !dbg !36
  %.0.i52 = select i1 %.not3.i51, float %175, float %174, !dbg !36
  %176 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %.not4.i53 = icmp eq i32 %176, 0, !dbg !36
  %177 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.0.i52, float %166, float 0.000000e+00) #3, !dbg !36
  %178 = tail call float @llvm.nvvm.fma.rn.f(float %.0.i52, float %166, float 0.000000e+00) #3, !dbg !36
  %.04.i54 = select i1 %.not4.i53, float %178, float %177, !dbg !36
  %179 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %.not5.i55 = icmp eq i32 %179, 0, !dbg !36
  %180 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.04.i54, float %115, float %115) #3, !dbg !36
  %181 = tail call float @llvm.nvvm.fma.rn.f(float %.04.i54, float %115, float %115) #3, !dbg !36
  %.02.i56 = select i1 %.not5.i55, float %181, float %180, !dbg !36
  br label %__nv_tanhf.exit57, !dbg !36

__nv_tanhf.exit57:                                ; preds = %__internal_fmad.exit1.i41, %__internal_fmad.exit3.i46
  %s.1.i45 = phi float [ %165, %__internal_fmad.exit1.i41 ], [ %.02.i56, %__internal_fmad.exit3.i46 ], !dbg !36
  %182 = extractvalue { i32, i32 } %23, 1, !dbg !20
  %183 = bitcast i32 %182 to float, !dbg !20
  %184 = fmul float %s.1.i7, %183, !dbg !37
  %185 = extractvalue { i32, i32 } %20, 1, !dbg !18
  %186 = bitcast i32 %185 to float, !dbg !18
  %187 = fadd float %184, %186, !dbg !38
  %188 = extractvalue { i32, i32 } %23, 0, !dbg !20
  %189 = bitcast i32 %188 to float, !dbg !20
  %190 = fmul float %s.1.i, %189, !dbg !37
  %191 = extractvalue { i32, i32 } %20, 0, !dbg !18
  %192 = bitcast i32 %191 to float, !dbg !18
  %193 = fadd float %190, %192, !dbg !38
  %194 = extractvalue { i32, i32 } %40, 1, !dbg !29
  %195 = bitcast i32 %194 to float, !dbg !29
  %196 = extractvalue { i32, i32 } %40, 0, !dbg !29
  %197 = bitcast i32 %196 to float, !dbg !29
  %198 = fmul float %s.1.i26, %197, !dbg !39
  %199 = fmul float %s.1.i45, %195, !dbg !39
  %200 = fadd float %193, %198, !dbg !40
  %201 = fadd float %187, %199, !dbg !40
  %202 = getelementptr float, ptr addrspace(1) %6, i64 %18, !dbg !41
  %203 = bitcast float %200 to i32, !dbg !42
  %204 = bitcast float %201 to i32, !dbg !42
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %203, i32 %204, ptr addrspace(1) %202, i1 %15) #3, !dbg !42
  ret void, !dbg !43
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fabs.ftz.f(float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fabs.f(float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.ex2.approx.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fma.rn.ftz.f(float, float, float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fma.rn.f(float, float, float) #0

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #3 = { nounwind }
attributes #4 = { nounwind memory(none) }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "ch4jtceqwsfonq3dj4hjcdqgy7xi32pfk3rakfrffrpxxiblsed4.py", directory: "inductor_cache/h4")
!4 = !{ptr @triton_poi_fused_add_mul_4, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_add_mul_4, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_add_mul_4", linkageName: "triton_poi_fused_add_mul_4", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 23, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 19, scope: !7)
!16 = !DILocation(line: 28, column: 19, scope: !7)
!17 = !DILocation(line: 30, column: 30, scope: !7)
!18 = !DILocation(line: 30, column: 35, scope: !7)
!19 = !DILocation(line: 31, column: 30, scope: !7)
!20 = !DILocation(line: 31, column: 35, scope: !7)
!21 = !DILocation(line: 27, column: 21, scope: !7)
!22 = !DILocation(line: 27, column: 27, scope: !7)
!23 = !DILocation(line: 32, column: 37, scope: !7)
!24 = !DILocation(line: 32, column: 35, scope: !7)
!25 = !DILocation(line: 32, column: 42, scope: !7)
!26 = !DILocation(line: 32, column: 30, scope: !7)
!27 = !DILocation(line: 32, column: 50, scope: !7)
!28 = !DILocation(line: 33, column: 30, scope: !7)
!29 = !DILocation(line: 33, column: 35, scope: !7)
!30 = !DILocation(line: 34, column: 30, scope: !7)
!31 = !DILocation(line: 34, column: 35, scope: !7)
!32 = !DILocation(line: 35, column: 19, scope: !7)
!33 = !DILocation(line: 37, column: 26, scope: !7)
!34 = !{i32 21046}
!35 = !DILocation(line: 40, column: 19, scope: !7)
!36 = !DILocation(line: 41, column: 27, scope: !7)
!37 = !DILocation(line: 38, column: 18, scope: !7)
!38 = !DILocation(line: 39, column: 18, scope: !7)
!39 = !DILocation(line: 42, column: 19, scope: !7)
!40 = !DILocation(line: 43, column: 19, scope: !7)
!41 = !DILocation(line: 44, column: 25, scope: !7)
!42 = !DILocation(line: 44, column: 37, scope: !7)
!43 = !DILocation(line: 44, column: 4, scope: !7)
