--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml total_link.twx total_link.ncd -o total_link.twr
total_link.pcf -ucf total_link.ucf

Design file:              total_link.ncd
Physical constraint file: total_link.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Dout<0>     |    0.511(R)|      SLOW  |    0.342(R)|      SLOW  |clk_BUFGP         |   0.000|
Dout<1>     |    0.432(R)|      FAST  |    0.432(R)|      SLOW  |clk_BUFGP         |   0.000|
Dout<2>     |    0.477(R)|      SLOW  |    0.373(R)|      SLOW  |clk_BUFGP         |   0.000|
Dout<3>     |    1.242(R)|      SLOW  |   -0.349(R)|      SLOW  |clk_BUFGP         |   0.000|
Dout<4>     |    0.995(R)|      SLOW  |   -0.100(R)|      SLOW  |clk_BUFGP         |   0.000|
Dout<5>     |    1.180(R)|      SLOW  |   -0.278(R)|      SLOW  |clk_BUFGP         |   0.000|
Dout<6>     |    1.057(R)|      SLOW  |   -0.160(R)|      SLOW  |clk_BUFGP         |   0.000|
Dout<7>     |    1.247(R)|      SLOW  |   -0.340(R)|      SLOW  |clk_BUFGP         |   0.000|
Dout<8>     |    2.005(R)|      SLOW  |   -0.907(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<9>     |    1.888(R)|      SLOW  |   -0.829(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<10>    |    1.844(R)|      SLOW  |   -0.795(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<11>    |    1.746(R)|      SLOW  |   -0.751(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<12>    |    1.895(R)|      SLOW  |   -0.895(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<13>    |    2.059(R)|      SLOW  |   -0.973(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<14>    |    2.223(R)|      SLOW  |   -1.264(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<15>    |    1.823(R)|      SLOW  |   -0.835(R)|      FAST  |clk_BUFGP         |   0.000|
cpu_mosi    |    0.273(R)|      FAST  |    0.673(R)|      SLOW  |clk_BUFGP         |   0.000|
cpu_sclk    |    0.838(R)|      SLOW  |    0.031(R)|      SLOW  |clk_BUFGP         |   0.000|
si4463_irq  |    4.027(R)|      SLOW  |   -1.477(R)|      FAST  |clk_BUFGP         |   0.000|
si4463_miso |    3.084(R)|      SLOW  |   -1.538(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
--------------------+-----------------+------------+-----------------+------------+------------------+--------+
                    |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination         |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------------+-----------------+------------+-----------------+------------+------------------+--------+
Dout<0>             |         7.603(R)|      SLOW  |         3.805(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<1>             |         7.783(R)|      SLOW  |         3.827(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<2>             |         7.790(R)|      SLOW  |         3.699(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<3>             |         8.796(R)|      SLOW  |         4.304(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<4>             |         7.812(R)|      SLOW  |         4.057(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<5>             |         7.846(R)|      SLOW  |         3.860(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<6>             |         7.860(R)|      SLOW  |         3.860(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<7>             |         7.836(R)|      SLOW  |         3.817(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<8>             |         8.924(R)|      SLOW  |         4.655(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<9>             |         9.322(R)|      SLOW  |         4.758(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<10>            |         9.718(R)|      SLOW  |         4.655(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<11>            |         8.997(R)|      SLOW  |         4.758(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<12>            |         9.419(R)|      SLOW  |         4.747(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<13>            |         9.208(R)|      SLOW  |         4.644(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<14>            |         9.317(R)|      SLOW  |         4.747(R)|      FAST  |clk_BUFGP         |   0.000|
Dout<15>            |         9.333(R)|      SLOW  |         4.644(R)|      FAST  |clk_BUFGP         |   0.000|
OE_n                |         8.137(R)|      SLOW  |         4.260(R)|      FAST  |clk_BUFGP         |   0.000|
Spi_Current_State<0>|         8.943(R)|      SLOW  |         4.798(R)|      FAST  |clk_BUFGP         |   0.000|
Spi_Current_State<1>|         8.499(R)|      SLOW  |         4.474(R)|      FAST  |clk_BUFGP         |   0.000|
Spi_Current_State<2>|         9.228(R)|      SLOW  |         4.947(R)|      FAST  |clk_BUFGP         |   0.000|
Spi_Current_State<3>|         9.123(R)|      SLOW  |         4.913(R)|      FAST  |clk_BUFGP         |   0.000|
WE_n                |         7.356(R)|      SLOW  |         3.848(R)|      FAST  |clk_BUFGP         |   0.000|
cpu_irq_recv        |         7.809(R)|      SLOW  |         4.176(R)|      FAST  |clk_BUFGP         |   0.000|
cpu_miso            |         7.483(R)|      SLOW  |         3.957(R)|      FAST  |clk_BUFGP         |   0.000|
led<0>              |         9.434(R)|      SLOW  |         5.221(R)|      FAST  |clk_BUFGP         |   0.000|
led<1>              |         9.161(R)|      SLOW  |         5.017(R)|      FAST  |clk_BUFGP         |   0.000|
led<2>              |         7.821(R)|      SLOW  |         4.094(R)|      FAST  |clk_BUFGP         |   0.000|
led<3>              |         8.094(R)|      SLOW  |         4.298(R)|      FAST  |clk_BUFGP         |   0.000|
si4463_mosi         |         8.915(R)|      SLOW  |         4.683(R)|      FAST  |clk_BUFGP         |   0.000|
si4463_reset        |         8.183(R)|      SLOW  |         4.379(R)|      FAST  |clk_BUFGP         |   0.000|
si4463_sclk         |         8.780(R)|      SLOW  |         4.631(R)|      FAST  |clk_BUFGP         |   0.000|
si4463_ss_n         |         9.423(R)|      SLOW  |         4.708(R)|      FAST  |clk_BUFGP         |   0.000|
sram_mem_addr<0>    |         7.807(R)|      SLOW  |         4.077(R)|      FAST  |clk_BUFGP         |   0.000|
sram_mem_addr<1>    |         7.189(R)|      SLOW  |         3.648(R)|      FAST  |clk_BUFGP         |   0.000|
sram_mem_addr<2>    |         7.197(R)|      SLOW  |         3.655(R)|      FAST  |clk_BUFGP         |   0.000|
sram_mem_addr<3>    |         7.296(R)|      SLOW  |         3.730(R)|      FAST  |clk_BUFGP         |   0.000|
sram_mem_addr<4>    |         7.206(R)|      SLOW  |         3.658(R)|      FAST  |clk_BUFGP         |   0.000|
sram_mem_addr<5>    |         7.463(R)|      SLOW  |         3.859(R)|      FAST  |clk_BUFGP         |   0.000|
sram_mem_addr<6>    |         7.189(R)|      SLOW  |         3.653(R)|      FAST  |clk_BUFGP         |   0.000|
sram_mem_addr<7>    |         8.005(R)|      SLOW  |         4.162(R)|      FAST  |clk_BUFGP         |   0.000|
sram_mem_addr<8>    |         8.389(R)|      SLOW  |         4.479(R)|      FAST  |clk_BUFGP         |   0.000|
sram_mem_addr<9>    |         8.219(R)|      SLOW  |         4.416(R)|      FAST  |clk_BUFGP         |   0.000|
sram_mem_addr<10>   |         7.965(R)|      SLOW  |         4.215(R)|      FAST  |clk_BUFGP         |   0.000|
sram_mem_addr<11>   |         7.783(R)|      SLOW  |         4.091(R)|      FAST  |clk_BUFGP         |   0.000|
sram_mem_addr<12>   |         8.143(R)|      SLOW  |         4.329(R)|      FAST  |clk_BUFGP         |   0.000|
--------------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.618|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu May 12 15:07:32 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 239 MB



