#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-659-g791c056b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x55a930a9c9c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55a930a983e0 .scope module, "xdispDecoder" "xdispDecoder" 3 3;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 2 "msg";
    .port_info 3 /INPUT 1 "led0_sel";
    .port_info 4 /INPUT 1 "wr_enable";
    .port_info 5 /INPUT 8 "bin";
    .port_info 6 /INPUT 1 "sgn";
    .port_info 7 /INPUT 2 "dot";
    .port_info 8 /OUTPUT 4 "disp_select";
    .port_info 9 /OUTPUT 8 "disp_value";
v0x55a930a8b3e0_0 .net "LED_activating_counter", 1 0, L_0x55a930ac0720;  1 drivers
v0x55a930a846f0_0 .var "aux", 4 0;
v0x55a930a82580_0 .var "bcd", 11 0;
o0x7fbd31ebf0a8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55a930a5ee90_0 .net "bin", 7 0, o0x7fbd31ebf0a8;  0 drivers
v0x55a930a5cd20_0 .var "bin_reg", 7 0;
o0x7fbd31ebf108 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a930a55cf0_0 .net "clk", 0 0, o0x7fbd31ebf108;  0 drivers
v0x55a930a53b80_0 .var "disp_dot", 1 0;
v0x55a930a67c10_0 .var "disp_select", 3 0;
v0x55a930a60c50_0 .var "disp_value", 7 0;
o0x7fbd31ebf1c8 .functor BUFZ 2, C4<zz>; HiZ drive
v0x55a930a60d30_0 .net "dot", 1 0, o0x7fbd31ebf1c8;  0 drivers
v0x55a930a5eae0_0 .var "j", 3 0;
o0x7fbd31ebf228 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a930a5eba0_0 .net "led0_sel", 0 0, o0x7fbd31ebf228;  0 drivers
o0x7fbd31ebf258 .functor BUFZ 2, C4<zz>; HiZ drive
v0x55a930a5c910_0 .net "msg", 1 0, o0x7fbd31ebf258;  0 drivers
v0x55a930a5c9d0_0 .var "refresh_counter", 19 0;
o0x7fbd31ebf2b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a930a5a830_0 .net "rst", 0 0, o0x7fbd31ebf2b8;  0 drivers
o0x7fbd31ebf2e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a930a5a8f0_0 .net "sgn", 0 0, o0x7fbd31ebf2e8;  0 drivers
o0x7fbd31ebf318 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a930a57ab0_0 .net "wr_enable", 0 0, o0x7fbd31ebf318;  0 drivers
E_0x55a930a80820/0 .event edge, v0x55a930a8b3e0_0, v0x55a930a5c910_0, v0x55a930a82580_0, v0x55a930a60d30_0;
E_0x55a930a80820/1 .event edge, v0x55a930a5a8f0_0;
E_0x55a930a80820 .event/or E_0x55a930a80820/0, E_0x55a930a80820/1;
E_0x55a930a80380 .event edge, v0x55a930a846f0_0, v0x55a930a53b80_0;
E_0x55a930a02c90 .event edge, v0x55a930a82580_0, v0x55a930a5cd20_0;
E_0x55a930a9ce90 .event posedge, v0x55a930a5a830_0, v0x55a930a55cf0_0;
L_0x55a930ac0720 .part v0x55a930a5c9d0_0, 18, 2;
S_0x55a930a96ee0 .scope module, "xled" "xled" 4 4;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "led0_sel";
    .port_info 3 /INPUT 1 "sw0";
    .port_info 4 /OUTPUT 1 "led0";
o0x7fbd31ebf528 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a930a55a20_0 .net "clk", 0 0, o0x7fbd31ebf528;  0 drivers
v0x55a930a53790_0 .var "led0", 0 0;
o0x7fbd31ebf588 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a930a53850_0 .net "led0_sel", 0 0, o0x7fbd31ebf588;  0 drivers
o0x7fbd31ebf5b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a930a51690_0 .net "reset", 0 0, o0x7fbd31ebf5b8;  0 drivers
o0x7fbd31ebf5e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a930a51730_0 .net "sw0", 0 0, o0x7fbd31ebf5e8;  0 drivers
E_0x55a930a9ce10 .event posedge, v0x55a930a51690_0, v0x55a930a55a20_0;
S_0x55a930a975e0 .scope module, "xtop_tb" "xtop_tb" 5 5;
 .timescale -9 -12;
P_0x55a9309772c0 .param/l "clk_period" 0 5 8, +C4<00000000000000000000000000001010>;
v0x55a930abcef0_0 .array/port v0x55a930abcef0, 0;
L_0x55a930ae2300 .functor BUFZ 32, v0x55a930abcef0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55a930abcef0_1 .array/port v0x55a930abcef0, 1;
L_0x55a930ae2370 .functor BUFZ 32, v0x55a930abcef0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55a930abcef0_2 .array/port v0x55a930abcef0, 2;
L_0x55a930ae2440 .functor BUFZ 32, v0x55a930abcef0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55a930abcef0_3 .array/port v0x55a930abcef0, 3;
L_0x55a930ae2510 .functor BUFZ 32, v0x55a930abcef0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55a930abcef0_4 .array/port v0x55a930abcef0, 4;
L_0x55a930ae2610 .functor BUFZ 32, v0x55a930abcef0_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55a930abcef0_5 .array/port v0x55a930abcef0, 5;
L_0x55a930ae26e0 .functor BUFZ 32, v0x55a930abcef0_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55a930abcef0_6 .array/port v0x55a930abcef0, 6;
L_0x55a930ae27b0 .functor BUFZ 32, v0x55a930abcef0_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55a930abcef0_7 .array/port v0x55a930abcef0, 7;
L_0x55a930ae2850 .functor BUFZ 32, v0x55a930abcef0_7, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55a930abcef0_8 .array/port v0x55a930abcef0, 8;
L_0x55a930ae2970 .functor BUFZ 32, v0x55a930abcef0_8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55a930abcef0_9 .array/port v0x55a930abcef0, 9;
L_0x55a930ae2a40 .functor BUFZ 32, v0x55a930abcef0_9, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55a930abcef0_10 .array/port v0x55a930abcef0, 10;
L_0x55a930ae2b70 .functor BUFZ 32, v0x55a930abcef0_10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55a930abcef0_11 .array/port v0x55a930abcef0, 11;
L_0x55a930ae2c40 .functor BUFZ 32, v0x55a930abcef0_11, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55a930abcef0_12 .array/port v0x55a930abcef0, 12;
L_0x55a930ae2d80 .functor BUFZ 32, v0x55a930abcef0_12, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55a930abcef0_13 .array/port v0x55a930abcef0, 13;
L_0x55a930ae2e50 .functor BUFZ 32, v0x55a930abcef0_13, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55a930abcef0_14 .array/port v0x55a930abcef0, 14;
L_0x55a930ae2d10 .functor BUFZ 32, v0x55a930abcef0_14, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55a930abcef0_15 .array/port v0x55a930abcef0, 15;
L_0x55a930ae3000 .functor BUFZ 32, v0x55a930abcef0_15, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55a930abef80_0 .var "Btn2", 0 0;
v0x55a930abf040_0 .var "Btn3", 0 0;
o0x7fbd31ec8228 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55a930abf150_0 .net "Disp", 7 0, o0x7fbd31ec8228;  0 drivers
o0x7fbd31ec8258 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x55a930abf1f0_0 .net "Disp_sel", 3 0, o0x7fbd31ec8258;  0 drivers
v0x55a930abf290_0 .var "Sw", 7 0;
v0x55a930abf3d0_0 .var "clk", 0 0;
v0x55a930abf470 .array "data", 0 15, 31 0;
v0x55a930abf510_0 .var/i "k", 31 0;
v0x55a930abf5f0_0 .net "r0", 31 0, L_0x55a930ae2300;  1 drivers
v0x55a930abf6d0_0 .net "r1", 31 0, L_0x55a930ae2370;  1 drivers
v0x55a930abf7b0_0 .net "r10", 31 0, L_0x55a930ae2b70;  1 drivers
v0x55a930abf890_0 .net "r11", 31 0, L_0x55a930ae2c40;  1 drivers
v0x55a930abf970_0 .net "r12", 31 0, L_0x55a930ae2d80;  1 drivers
v0x55a930abfa50_0 .net "r13", 31 0, L_0x55a930ae2e50;  1 drivers
v0x55a930abfb30_0 .net "r14", 31 0, L_0x55a930ae2d10;  1 drivers
v0x55a930abfc10_0 .net "r15", 31 0, L_0x55a930ae3000;  1 drivers
v0x55a930abfcf0_0 .net "r2", 31 0, L_0x55a930ae2440;  1 drivers
v0x55a930abfee0_0 .net "r3", 31 0, L_0x55a930ae2510;  1 drivers
v0x55a930abffc0_0 .net "r4", 31 0, L_0x55a930ae2610;  1 drivers
v0x55a930ac00a0_0 .net "r5", 31 0, L_0x55a930ae26e0;  1 drivers
v0x55a930ac0180_0 .net "r6", 31 0, L_0x55a930ae27b0;  1 drivers
v0x55a930ac0260_0 .net "r7", 31 0, L_0x55a930ae2850;  1 drivers
v0x55a930ac0340_0 .net "r8", 31 0, L_0x55a930ae2970;  1 drivers
v0x55a930ac0420_0 .net "r9", 31 0, L_0x55a930ae2a40;  1 drivers
v0x55a930ac0500_0 .var "rst", 0 0;
v0x55a930ac05a0_0 .var/i "start_time", 31 0;
v0x55a930ac0680_0 .net "trap", 0 0, v0x55a930a80130_0;  1 drivers
S_0x55a930a97ce0 .scope module, "uut" "xtop" 5 38, 6 6 0, S_0x55a930a975e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "Btn3";
    .port_info 3 /INPUT 1 "Btn2";
    .port_info 4 /INPUT 8 "Sw";
    .port_info 5 /OUTPUT 1 "trap";
    .port_info 6 /OUTPUT 8 "Disp";
    .port_info 7 /OUTPUT 4 "Disp_sel";
L_0x55a930ae21c0 .functor AND 1, v0x55a930a1d150_0, L_0x55a930ad6690, C4<1>, C4<1>;
v0x55a930abd4d0_0 .net "Btn2", 0 0, v0x55a930abef80_0;  1 drivers
v0x55a930abd5c0_0 .net "Btn3", 0 0, v0x55a930abf040_0;  1 drivers
v0x55a930abd690_0 .net "Disp", 7 0, o0x7fbd31ec8228;  alias, 0 drivers
v0x55a930abd760_0 .net "Disp_sel", 3 0, o0x7fbd31ec8258;  alias, 0 drivers
v0x55a930abd820_0 .net "Sw", 7 0, v0x55a930abf290_0;  1 drivers
v0x55a930abd8e0_0 .net "alu_sel", 0 0, v0x55a930a46240_0;  1 drivers
v0x55a930abda10_0 .net "clk", 0 0, v0x55a930abf3d0_0;  1 drivers
v0x55a930abdab0_0 .net "complement2_finish", 0 0, v0x55a930964c50_0;  1 drivers
v0x55a930abdb50_0 .net "complement2_sel", 0 0, v0x55a930a25750_0;  1 drivers
v0x55a930abdc80_0 .net "cprt_sel", 0 0, v0x55a930a1d150_0;  1 drivers
v0x55a930abdd20_0 .net "data_addr", 9 0, v0x55a930aa4020_0;  1 drivers
v0x55a930abde10_0 .net "data_sel", 0 0, L_0x55a930ad64d0;  1 drivers
v0x55a930abdf00_0 .net "data_to_rd", 31 0, v0x55a930a1d210_0;  1 drivers
v0x55a930abdff0_0 .net "data_to_wr", 31 0, L_0x55a930ad6700;  1 drivers
v0x55a930abe0b0_0 .net "data_we", 0 0, L_0x55a930ad6690;  1 drivers
v0x55a930abe1e0_0 .net "first_nr", 3 0, v0x55a930932b50_0;  1 drivers
v0x55a930abe2a0_0 .net "instruction", 31 0, v0x55a930aa66b0_0;  1 drivers
v0x55a930abe4c0_0 .net "led0_sel", 0 0, v0x55a930a88ef0_0;  1 drivers
v0x55a930abe560_0 .net "mem_data_to_rd", 31 0, L_0x55a930ad6c90;  1 drivers
v0x55a930abe650_0 .net "mem_sel", 0 0, v0x55a930a8f310_0;  1 drivers
v0x55a930abe740_0 .net "operation", 3 0, v0x55a930944890_0;  1 drivers
v0x55a930abe850_0 .net "pc", 8 0, v0x55a930aa45a0_0;  1 drivers
v0x55a930abe960_0 .net "regf_data_to_rd", 31 0, L_0x55a930ad6fc0;  1 drivers
v0x55a930abea70_0 .net "regf_sel", 0 0, v0x55a930a8d1a0_0;  1 drivers
v0x55a930abeb60_0 .net "result_uncoded", 7 0, v0x55a930abc140_0;  1 drivers
v0x55a930abec20_0 .net "rst", 0 0, v0x55a930ac0500_0;  1 drivers
v0x55a930abecc0_0 .net "second_nr", 3 0, v0x55a930980c40_0;  1 drivers
v0x55a930abedb0_0 .net "trap", 0 0, v0x55a930a80130_0;  alias, 1 drivers
L_0x55a930ad5be0 .part v0x55a930aa4020_0, 0, 9;
L_0x55a930ad7100 .part v0x55a930aa4020_0, 0, 4;
L_0x55a930ae2120 .part L_0x55a930ad6700, 0, 12;
L_0x55a930ae2230 .part L_0x55a930ad6700, 0, 8;
S_0x55a930a998e0 .scope module, "addr_decoder" "xaddr_decoder" 6 125, 7 4 0, S_0x55a930a97ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addr";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /OUTPUT 1 "mem_sel";
    .port_info 3 /INPUT 32 "mem_data_to_rd";
    .port_info 4 /OUTPUT 1 "regf_sel";
    .port_info 5 /INPUT 32 "regf_data_to_rd";
    .port_info 6 /OUTPUT 1 "btn2_sel";
    .port_info 7 /INPUT 1 "btn2_data_to_read";
    .port_info 8 /OUTPUT 1 "btn3_sel";
    .port_info 9 /INPUT 1 "btn3_data_to_read";
    .port_info 10 /OUTPUT 1 "alu_sel";
    .port_info 11 /INPUT 1 "alu_data_to_read";
    .port_info 12 /OUTPUT 1 "sw2_sel";
    .port_info 13 /OUTPUT 1 "sw_sel";
    .port_info 14 /INPUT 8 "sw_data_to_read";
    .port_info 15 /OUTPUT 1 "led0_sel";
    .port_info 16 /OUTPUT 1 "complement2_sel";
    .port_info 17 /OUTPUT 1 "cprt_sel";
    .port_info 18 /OUTPUT 1 "trap_sel";
    .port_info 19 /OUTPUT 32 "data_to_rd";
v0x55a930a48410_0 .net "addr", 9 0, v0x55a930aa4020_0;  alias, 1 drivers
v0x55a930a48510_0 .net "alu_data_to_read", 0 0, v0x55a930964c50_0;  alias, 1 drivers
v0x55a930a46240_0 .var "alu_sel", 0 0;
v0x55a930a462e0_0 .net "btn2_data_to_read", 0 0, v0x55a930abef80_0;  alias, 1 drivers
v0x55a930a45e30_0 .var "btn2_sel", 0 0;
v0x55a930a45ef0_0 .net "btn3_data_to_read", 0 0, v0x55a930abf040_0;  alias, 1 drivers
v0x55a930a256b0_0 .var "btn3_sel", 0 0;
v0x55a930a25750_0 .var "complement2_sel", 0 0;
v0x55a930a1d150_0 .var "cprt_sel", 0 0;
v0x55a930a1d210_0 .var "data_to_rd", 31 0;
v0x55a930a88ef0_0 .var "led0_sel", 0 0;
v0x55a930a88fb0_0 .net "mem_data_to_rd", 31 0, L_0x55a930ad6c90;  alias, 1 drivers
v0x55a930a8f310_0 .var "mem_sel", 0 0;
v0x55a930a8f3d0_0 .net "regf_data_to_rd", 31 0, L_0x55a930ad6fc0;  alias, 1 drivers
v0x55a930a8d1a0_0 .var "regf_sel", 0 0;
v0x55a930a8d260_0 .net "sel", 0 0, L_0x55a930ad64d0;  alias, 1 drivers
v0x55a930a8afd0_0 .var "sw2_sel", 0 0;
v0x55a930a8b070_0 .net "sw_data_to_read", 7 0, v0x55a930abf290_0;  alias, 1 drivers
v0x55a930a80090_0 .var "sw_sel", 0 0;
v0x55a930a80130_0 .var "trap_sel", 0 0;
E_0x55a930a9dd00/0 .event edge, v0x55a930a8f310_0, v0x55a930a88fb0_0, v0x55a930a8d1a0_0, v0x55a930a8f3d0_0;
E_0x55a930a9dd00/1 .event edge, v0x55a930a80090_0, v0x55a930a8b070_0, v0x55a930a8afd0_0, v0x55a930a256b0_0;
E_0x55a930a9dd00/2 .event edge, v0x55a930a45ef0_0, v0x55a930a45e30_0, v0x55a930a462e0_0, v0x55a930a46240_0;
E_0x55a930a9dd00/3 .event edge, v0x55a930a48510_0;
E_0x55a930a9dd00 .event/or E_0x55a930a9dd00/0, E_0x55a930a9dd00/1, E_0x55a930a9dd00/2, E_0x55a930a9dd00/3;
E_0x55a930a4a6a0 .event edge, v0x55a930a48410_0, v0x55a930a8d260_0;
S_0x55a930a991e0 .scope module, "complement1" "complement_to_2" 6 201, 8 3 0, S_0x55a930a97ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 12 "nr_coded";
    .port_info 3 /INPUT 1 "complement1_sel";
    .port_info 4 /OUTPUT 4 "first_nr";
    .port_info 5 /OUTPUT 4 "second_nr";
    .port_info 6 /OUTPUT 4 "operation";
    .port_info 7 /OUTPUT 1 "complement1_finish";
L_0x7fbd31e77218 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55a9309649e0_0 .net "ci", 0 0, L_0x7fbd31e77218;  1 drivers
v0x55a930964a80_0 .net "clk", 0 0, v0x55a930abf3d0_0;  alias, 1 drivers
v0x55a930964c50_0 .var "complement1_finish", 0 0;
v0x55a930964cf0_0 .net "complement1_finish_nr1", 0 0, v0x55a930a8f6c0_0;  1 drivers
v0x55a930932880_0 .net "complement1_finish_nr2", 0 0, v0x55a9309a7d50_0;  1 drivers
v0x55a930932920_0 .net "complement1_sel", 0 0, v0x55a930a25750_0;  alias, 1 drivers
v0x55a9309329c0_0 .var "complement1_sel_delay", 0 0;
L_0x7fbd31e771d0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55a930932a60_0 .net "dumb_0", 3 0, L_0x7fbd31e771d0;  1 drivers
v0x55a930932b50_0 .var "first_nr", 3 0;
v0x55a930932bf0_0 .net "first_nr_aux", 3 0, v0x55a930a741b0_0;  1 drivers
v0x55a930944670_0 .var "first_nr_reg", 3 0;
v0x55a930944710_0 .net "nr_coded", 11 0, L_0x55a930ae2120;  1 drivers
v0x55a9309447b0_0 .var "oper_nr_reg", 3 0;
v0x55a930944890_0 .var "operation", 3 0;
v0x55a930944970_0 .net "rst", 0 0, v0x55a930ac0500_0;  alias, 1 drivers
v0x55a930980c40_0 .var "second_nr", 3 0;
v0x55a930980d20_0 .net "second_nr_aux", 3 0, v0x55a9308e9610_0;  1 drivers
v0x55a930981ce0_0 .var "second_nr_reg", 3 0;
S_0x55a930a93de0 .scope module, "complement_first_nr" "full_adder_4bits_XOR" 8 25, 9 3 0, S_0x55a930a991e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "complement1_sel";
    .port_info 3 /INPUT 4 "a";
    .port_info 4 /INPUT 4 "b";
    .port_info 5 /INPUT 1 "ci";
    .port_info 6 /OUTPUT 1 "co";
    .port_info 7 /OUTPUT 4 "sum";
    .port_info 8 /OUTPUT 1 "complement1_finish";
L_0x7fbd31e77260 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
L_0x55a930adf6e0 .functor XOR 4, v0x55a930944670_0, L_0x7fbd31e77260, C4<0000>, C4<0000>;
o0x7fbd31ec06f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55a930a5c530_0 name=_s33
v0x55a930a5c630_0 .net *"_s5", 0 0, L_0x55a930adf7f0;  1 drivers
v0x55a930a53390_0 .net *"_s7", 2 0, L_0x55a930adf890;  1 drivers
v0x55a930a53470_0 .net "a", 3 0, v0x55a930944670_0;  1 drivers
v0x55a930a37350_0 .net "a_xor", 3 0, L_0x55a930adf6e0;  1 drivers
v0x55a930a37410_0 .net "aux1", 0 0, L_0x55a930adfd20;  1 drivers
v0x55a930a8abf0_0 .net "aux2", 0 0, L_0x55a930ae02f0;  1 drivers
v0x55a930a8ace0_0 .net "aux3", 0 0, L_0x55a930ae0830;  1 drivers
v0x55a930a81d90_0 .net "aux_xor", 3 0, L_0x7fbd31e77260;  1 drivers
v0x55a930a57d20_0 .net "b", 3 0, L_0x7fbd31e771d0;  alias, 1 drivers
v0x55a930a57e00_0 .net "ci", 0 0, L_0x7fbd31e77218;  alias, 1 drivers
v0x55a930a8f580_0 .net "clk", 0 0, v0x55a930abf3d0_0;  alias, 1 drivers
o0x7fbd31ec0848 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a930a8f620_0 .net "co", 0 0, o0x7fbd31ec0848;  0 drivers
v0x55a930a8f6c0_0 .var "complement1_finish", 0 0;
v0x55a930a74050_0 .net "complement1_sel", 0 0, v0x55a9309329c0_0;  1 drivers
v0x55a930a74110_0 .net "rst", 0 0, v0x55a930ac0500_0;  alias, 1 drivers
v0x55a930a741b0_0 .var "sum", 3 0;
v0x55a930a72030_0 .net "sum_aux", 3 0, L_0x55a930ae3570;  1 drivers
v0x55a930a6fd70_0 .net "sum_aux_v2", 3 0, L_0x55a930adf930;  1 drivers
E_0x55a9309cfe30 .event posedge, v0x55a9309e3ff0_0, v0x55a9309ea7d0_0;
L_0x55a930adf7f0 .part v0x55a930944670_0, 3, 1;
L_0x55a930adf890 .part L_0x55a930ae3570, 0, 3;
L_0x55a930adf930 .concat [ 3 1 0 0], L_0x55a930adf890, L_0x55a930adf7f0;
L_0x55a930adfe30 .part L_0x55a930adf6e0, 0, 1;
L_0x55a930adff20 .part L_0x7fbd31e771d0, 0, 1;
L_0x55a930ae0400 .part L_0x55a930adf6e0, 1, 1;
L_0x55a930ae04a0 .part L_0x7fbd31e771d0, 1, 1;
L_0x55a930ae0990 .part L_0x55a930adf6e0, 2, 1;
L_0x55a930ae0b10 .part L_0x7fbd31e771d0, 2, 1;
L_0x55a930ae3570 .concat [ 1 1 1 1], L_0x55a930adfcb0, L_0x55a930ae0280, L_0x55a930ae07c0, o0x7fbd31ec06f8;
S_0x55a930a99fe0 .scope module, "adder0" "full_adder" 9 30, 10 3 0, S_0x55a930a93de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x55a930adfa70 .functor XOR 1, L_0x55a930adfe30, L_0x55a930adff20, C4<0>, C4<0>;
L_0x55a930adfae0 .functor AND 1, L_0x55a930adfa70, L_0x7fbd31e77218, C4<1>, C4<1>;
L_0x55a930adfba0 .functor AND 1, L_0x55a930adfe30, L_0x55a930adff20, C4<1>, C4<1>;
L_0x55a930adfcb0 .functor XOR 1, L_0x55a930adfa70, L_0x7fbd31e77218, C4<0>, C4<0>;
L_0x55a930adfd20 .functor OR 1, L_0x55a930adfae0, L_0x55a930adfba0, C4<0>, C4<0>;
v0x55a930a84420_0 .net "a", 0 0, L_0x55a930adfe30;  1 drivers
v0x55a9309ea9b0_0 .net "b", 0 0, L_0x55a930adff20;  1 drivers
v0x55a9309eaa70_0 .net "ci", 0 0, L_0x7fbd31e77218;  alias, 1 drivers
v0x55a9309ea7d0_0 .net "clk", 0 0, v0x55a930abf3d0_0;  alias, 1 drivers
v0x55a9309ea890_0 .net "co", 0 0, L_0x55a930adfd20;  alias, 1 drivers
v0x55a9309e4110_0 .net "out_and1", 0 0, L_0x55a930adfae0;  1 drivers
v0x55a9309e41d0_0 .net "out_and2", 0 0, L_0x55a930adfba0;  1 drivers
v0x55a9309e3f30_0 .net "out_xor", 0 0, L_0x55a930adfa70;  1 drivers
v0x55a9309e3ff0_0 .net "rst", 0 0, v0x55a930ac0500_0;  alias, 1 drivers
v0x55a9309de1b0_0 .net "sum", 0 0, L_0x55a930adfcb0;  1 drivers
S_0x55a9309ddfd0 .scope module, "adder1" "full_adder" 9 40, 10 3 0, S_0x55a930a93de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x55a930ae0050 .functor XOR 1, L_0x55a930ae0400, L_0x55a930ae04a0, C4<0>, C4<0>;
L_0x55a930ae00c0 .functor AND 1, L_0x55a930ae0050, L_0x55a930adfd20, C4<1>, C4<1>;
L_0x55a930ae01c0 .functor AND 1, L_0x55a930ae0400, L_0x55a930ae04a0, C4<1>, C4<1>;
L_0x55a930ae0280 .functor XOR 1, L_0x55a930ae0050, L_0x55a930adfd20, C4<0>, C4<0>;
L_0x55a930ae02f0 .functor OR 1, L_0x55a930ae00c0, L_0x55a930ae01c0, C4<0>, C4<0>;
v0x55a9309fe540_0 .net "a", 0 0, L_0x55a930ae0400;  1 drivers
v0x55a9309fe2b0_0 .net "b", 0 0, L_0x55a930ae04a0;  1 drivers
v0x55a9309fe370_0 .net "ci", 0 0, L_0x55a930adfd20;  alias, 1 drivers
v0x55a9309fe0d0_0 .net "clk", 0 0, v0x55a930abf3d0_0;  alias, 1 drivers
v0x55a9309fe170_0 .net "co", 0 0, L_0x55a930ae02f0;  alias, 1 drivers
v0x55a9309f8750_0 .net "out_and1", 0 0, L_0x55a930ae00c0;  1 drivers
v0x55a9309f87f0_0 .net "out_and2", 0 0, L_0x55a930ae01c0;  1 drivers
v0x55a9309f8570_0 .net "out_xor", 0 0, L_0x55a930ae0050;  1 drivers
v0x55a9309f8630_0 .net "rst", 0 0, v0x55a930ac0500_0;  alias, 1 drivers
v0x55a9309f8390_0 .net "sum", 0 0, L_0x55a930ae0280;  1 drivers
S_0x55a930a65990 .scope module, "adder2" "full_adder" 9 50, 10 3 0, S_0x55a930a93de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x55a930ae0540 .functor XOR 1, L_0x55a930ae0990, L_0x55a930ae0b10, C4<0>, C4<0>;
L_0x55a930ae05b0 .functor AND 1, L_0x55a930ae0540, L_0x55a930ae02f0, C4<1>, C4<1>;
L_0x55a930ae0700 .functor AND 1, L_0x55a930ae0990, L_0x55a930ae0b10, C4<1>, C4<1>;
L_0x55a930ae07c0 .functor XOR 1, L_0x55a930ae0540, L_0x55a930ae02f0, C4<0>, C4<0>;
L_0x55a930ae0830 .functor OR 1, L_0x55a930ae05b0, L_0x55a930ae0700, C4<0>, C4<0>;
v0x55a930a725e0_0 .net "a", 0 0, L_0x55a930ae0990;  1 drivers
v0x55a930a703c0_0 .net "b", 0 0, L_0x55a930ae0b10;  1 drivers
v0x55a930a70480_0 .net "ci", 0 0, L_0x55a930ae02f0;  alias, 1 drivers
v0x55a930a65c60_0 .net "clk", 0 0, v0x55a930abf3d0_0;  alias, 1 drivers
v0x55a930a65d00_0 .net "co", 0 0, L_0x55a930ae0830;  alias, 1 drivers
v0x55a930a4c960_0 .net "out_and1", 0 0, L_0x55a930ae05b0;  1 drivers
v0x55a930a4ca00_0 .net "out_and2", 0 0, L_0x55a930ae0700;  1 drivers
v0x55a930a86720_0 .net "out_xor", 0 0, L_0x55a930ae0540;  1 drivers
v0x55a930a867e0_0 .net "rst", 0 0, v0x55a930ac0500_0;  alias, 1 drivers
v0x55a930a655b0_0 .net "sum", 0 0, L_0x55a930ae07c0;  1 drivers
S_0x55a930a6dc00 .scope module, "complement_second_nr" "full_adder_4bits_XOR" 8 37, 9 3 0, S_0x55a930a991e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "complement1_sel";
    .port_info 3 /INPUT 4 "a";
    .port_info 4 /INPUT 4 "b";
    .port_info 5 /INPUT 1 "ci";
    .port_info 6 /OUTPUT 1 "co";
    .port_info 7 /OUTPUT 4 "sum";
    .port_info 8 /OUTPUT 1 "complement1_finish";
L_0x7fbd31e772a8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
L_0x55a930ae0bb0 .functor XOR 4, v0x55a930981ce0_0, L_0x7fbd31e772a8, C4<0000>, C4<0000>;
o0x7fbd31ec12f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55a930a8d410_0 name=_s33
v0x55a930a8d510_0 .net *"_s5", 0 0, L_0x55a930ae0c70;  1 drivers
v0x55a9309b2470_0 .net *"_s7", 2 0, L_0x55a930ae0d10;  1 drivers
v0x55a9309b2530_0 .net "a", 3 0, v0x55a930981ce0_0;  1 drivers
v0x55a9309b2610_0 .net "a_xor", 3 0, L_0x55a930ae0bb0;  1 drivers
v0x55a93092a970_0 .net "aux1", 0 0, L_0x55a930ae12b0;  1 drivers
v0x55a93092aa60_0 .net "aux2", 0 0, L_0x55a930ae17b0;  1 drivers
v0x55a93092ab50_0 .net "aux3", 0 0, L_0x55a930ae1da0;  1 drivers
v0x55a93092abf0_0 .net "aux_xor", 3 0, L_0x7fbd31e772a8;  1 drivers
v0x55a93092ac90_0 .net "b", 3 0, L_0x7fbd31e771d0;  alias, 1 drivers
v0x55a9309a7b70_0 .net "ci", 0 0, L_0x7fbd31e77218;  alias, 1 drivers
v0x55a9309a7c10_0 .net "clk", 0 0, v0x55a930abf3d0_0;  alias, 1 drivers
o0x7fbd31ec1418 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a9309a7cb0_0 .net "co", 0 0, o0x7fbd31ec1418;  0 drivers
v0x55a9309a7d50_0 .var "complement1_finish", 0 0;
v0x55a9309a7e10_0 .net "complement1_sel", 0 0, v0x55a9309329c0_0;  alias, 1 drivers
v0x55a9309a7eb0_0 .net "rst", 0 0, v0x55a930ac0500_0;  alias, 1 drivers
v0x55a9308e9610_0 .var "sum", 3 0;
v0x55a9308e97e0_0 .net "sum_aux", 3 0, L_0x55a930ae3760;  1 drivers
v0x55a9308e98c0_0 .net "sum_aux_v2", 3 0, L_0x55a930ae0db0;  1 drivers
L_0x55a930ae0c70 .part v0x55a930981ce0_0, 3, 1;
L_0x55a930ae0d10 .part L_0x55a930ae3760, 0, 3;
L_0x55a930ae0db0 .concat [ 3 1 0 0], L_0x55a930ae0d10, L_0x55a930ae0c70;
L_0x55a930ae13c0 .part L_0x55a930ae0bb0, 0, 1;
L_0x55a930ae14b0 .part L_0x7fbd31e771d0, 0, 1;
L_0x55a930ae18c0 .part L_0x55a930ae0bb0, 1, 1;
L_0x55a930ae1960 .part L_0x7fbd31e771d0, 1, 1;
L_0x55a930ae1f00 .part L_0x55a930ae0bb0, 2, 1;
L_0x55a930ae2080 .part L_0x7fbd31e771d0, 2, 1;
L_0x55a930ae3760 .concat [ 1 1 1 1], L_0x55a930ae1240, L_0x55a930ae1740, L_0x55a930ae1d00, o0x7fbd31ec12f8;
S_0x55a930a69920 .scope module, "adder0" "full_adder" 9 30, 10 3 0, S_0x55a930a6dc00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x55a930ae0ef0 .functor XOR 1, L_0x55a930ae13c0, L_0x55a930ae14b0, C4<0>, C4<0>;
L_0x55a930ae0f60 .functor AND 1, L_0x55a930ae0ef0, L_0x7fbd31e77218, C4<1>, C4<1>;
L_0x55a930ae1130 .functor AND 1, L_0x55a930ae13c0, L_0x55a930ae14b0, C4<1>, C4<1>;
L_0x55a930ae1240 .functor XOR 1, L_0x55a930ae0ef0, L_0x7fbd31e77218, C4<0>, C4<0>;
L_0x55a930ae12b0 .functor OR 1, L_0x55a930ae0f60, L_0x55a930ae1130, C4<0>, C4<0>;
v0x55a930a6bc20_0 .net "a", 0 0, L_0x55a930ae13c0;  1 drivers
v0x55a930a677b0_0 .net "b", 0 0, L_0x55a930ae14b0;  1 drivers
v0x55a930a67870_0 .net "ci", 0 0, L_0x7fbd31e77218;  alias, 1 drivers
v0x55a930a60870_0 .net "clk", 0 0, v0x55a930abf3d0_0;  alias, 1 drivers
v0x55a930a60910_0 .net "co", 0 0, L_0x55a930ae12b0;  alias, 1 drivers
v0x55a930a609b0_0 .net "out_and1", 0 0, L_0x55a930ae0f60;  1 drivers
v0x55a930a5e700_0 .net "out_and2", 0 0, L_0x55a930ae1130;  1 drivers
v0x55a930a5e7c0_0 .net "out_xor", 0 0, L_0x55a930ae0ef0;  1 drivers
v0x55a930a5e880_0 .net "rst", 0 0, v0x55a930ac0500_0;  alias, 1 drivers
v0x55a930a576d0_0 .net "sum", 0 0, L_0x55a930ae1240;  1 drivers
S_0x55a930a55560 .scope module, "adder1" "full_adder" 9 40, 10 3 0, S_0x55a930a6dc00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x55a930ae1550 .functor XOR 1, L_0x55a930ae18c0, L_0x55a930ae1960, C4<0>, C4<0>;
L_0x55a930ae15c0 .functor AND 1, L_0x55a930ae1550, L_0x55a930ae12b0, C4<1>, C4<1>;
L_0x55a930ae1680 .functor AND 1, L_0x55a930ae18c0, L_0x55a930ae1960, C4<1>, C4<1>;
L_0x55a930ae1740 .functor XOR 1, L_0x55a930ae1550, L_0x55a930ae12b0, C4<0>, C4<0>;
L_0x55a930ae17b0 .functor OR 1, L_0x55a930ae15c0, L_0x55a930ae1680, C4<0>, C4<0>;
v0x55a930a4c310_0 .net "a", 0 0, L_0x55a930ae18c0;  1 drivers
v0x55a930a4c3d0_0 .net "b", 0 0, L_0x55a930ae1960;  1 drivers
v0x55a930a4c490_0 .net "ci", 0 0, L_0x55a930ae12b0;  alias, 1 drivers
v0x55a930a4a1a0_0 .net "clk", 0 0, v0x55a930abf3d0_0;  alias, 1 drivers
v0x55a930a4a240_0 .net "co", 0 0, L_0x55a930ae17b0;  alias, 1 drivers
v0x55a930a4a2e0_0 .net "out_and1", 0 0, L_0x55a930ae15c0;  1 drivers
v0x55a930a48030_0 .net "out_and2", 0 0, L_0x55a930ae1680;  1 drivers
v0x55a930a480d0_0 .net "out_xor", 0 0, L_0x55a930ae1550;  1 drivers
v0x55a930a48190_0 .net "rst", 0 0, v0x55a930ac0500_0;  alias, 1 drivers
v0x55a930a8ef30_0 .net "sum", 0 0, L_0x55a930ae1740;  1 drivers
S_0x55a930a8cdc0 .scope module, "adder2" "full_adder" 9 50, 10 3 0, S_0x55a930a6dc00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x55a930ae1b10 .functor XOR 1, L_0x55a930ae1f00, L_0x55a930ae2080, C4<0>, C4<0>;
L_0x55a930ae1b80 .functor AND 1, L_0x55a930ae1b10, L_0x55a930ae17b0, C4<1>, C4<1>;
L_0x55a930ae1c40 .functor AND 1, L_0x55a930ae1f00, L_0x55a930ae2080, C4<1>, C4<1>;
L_0x55a930ae1d00 .functor XOR 1, L_0x55a930ae1b10, L_0x55a930ae17b0, C4<0>, C4<0>;
L_0x55a930ae1da0 .functor OR 1, L_0x55a930ae1b80, L_0x55a930ae1c40, C4<0>, C4<0>;
v0x55a930a8f0d0_0 .net "a", 0 0, L_0x55a930ae1f00;  1 drivers
v0x55a930a860d0_0 .net "b", 0 0, L_0x55a930ae2080;  1 drivers
v0x55a930a86170_0 .net "ci", 0 0, L_0x55a930ae17b0;  alias, 1 drivers
v0x55a930a86210_0 .net "clk", 0 0, v0x55a930abf3d0_0;  alias, 1 drivers
v0x55a930a83f60_0 .net "co", 0 0, L_0x55a930ae1da0;  alias, 1 drivers
v0x55a930a84050_0 .net "out_and1", 0 0, L_0x55a930ae1b80;  1 drivers
v0x55a930a840f0_0 .net "out_and2", 0 0, L_0x55a930ae1c40;  1 drivers
v0x55a930a4a7f0_0 .net "out_xor", 0 0, L_0x55a930ae1b10;  1 drivers
v0x55a930a4a8b0_0 .net "rst", 0 0, v0x55a930ac0500_0;  alias, 1 drivers
v0x55a930a4a950_0 .net "sum", 0 0, L_0x55a930ae1d00;  1 drivers
S_0x55a930981e60 .scope module, "controller" "xctrl" 6 80, 11 7 0, S_0x55a930a97ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 9 "pc";
    .port_info 3 /INPUT 32 "instruction";
    .port_info 4 /OUTPUT 1 "mem_sel";
    .port_info 5 /OUTPUT 1 "mem_we";
    .port_info 6 /OUTPUT 10 "mem_addr";
    .port_info 7 /INPUT 32 "mem_data_from";
    .port_info 8 /OUTPUT 32 "mem_data_to";
L_0x55a930a2e100 .functor OR 1, L_0x55a930ad08c0, L_0x55a930ad0b40, C4<0>, C4<0>;
L_0x55a930a2d480 .functor OR 1, L_0x55a930ad0e90, L_0x55a930ad10b0, C4<0>, C4<0>;
L_0x55a930a2f140 .functor OR 1, L_0x55a930a2e100, L_0x55a930a2d480, C4<0>, C4<0>;
L_0x55a930a91d30 .functor OR 1, L_0x55a930ad1500, L_0x55a930ad16f0, C4<0>, C4<0>;
L_0x55a930ad1830 .functor OR 1, L_0x55a930ad1a30, L_0x55a930ad1df0, C4<0>, C4<0>;
L_0x55a930a90580 .functor OR 1, L_0x55a930ad2260, L_0x55a930ad2530, C4<0>, C4<0>;
L_0x55a930a03720 .functor OR 1, L_0x55a930a90580, L_0x55a930ad2850, C4<0>, C4<0>;
L_0x55a9309ba130 .functor OR 1, L_0x55a930ad2be0, L_0x55a930ad2ee0, C4<0>, C4<0>;
L_0x55a930ad3510 .functor AND 1, L_0x55a930a03720, L_0x55a930ad32e0, C4<1>, C4<1>;
L_0x55a930ad3620 .functor OR 1, L_0x55a930ad3510, L_0x55a9309ba130, C4<0>, C4<0>;
L_0x55a930ad3790 .functor OR 1, L_0x55a930ad1830, L_0x55a9309ba130, C4<0>, C4<0>;
L_0x55a930ad3800 .functor OR 1, L_0x55a930ad3790, L_0x55a930a03720, C4<0>, C4<0>;
L_0x55a930ad3930 .functor OR 1, L_0x55a930a2e100, L_0x55a930ad1830, C4<0>, C4<0>;
L_0x55a930ad4010 .functor OR 1, L_0x55a930ad3a90, L_0x55a930ad3dc0, C4<0>, C4<0>;
L_0x55a930ad38c0 .functor OR 1, L_0x55a930ad4010, L_0x55a930ad4290, C4<0>, C4<0>;
L_0x55a930ad43d0 .functor OR 1, L_0x55a930ad38c0, L_0x55a930ad4680, C4<0>, C4<0>;
L_0x55a930ad5a10 .functor OR 1, L_0x55a930a91d30, L_0x55a930a2d480, C4<0>, C4<0>;
L_0x55a930ad5ad0 .functor OR 1, L_0x55a930ad5a10, L_0x55a930ad3620, C4<0>, C4<0>;
L_0x55a930ad6040 .functor AND 1, L_0x55a930ad5ad0, L_0x55a930ad5f00, C4<1>, C4<1>;
L_0x55a930ad64d0 .functor AND 1, L_0x55a930ad6040, L_0x55a930ad6390, C4<1>, C4<1>;
L_0x55a930ad6690 .functor BUFZ 1, L_0x55a930a91d30, C4<0>, C4<0>, C4<0>;
L_0x55a930ad6700 .functor BUFZ 32, v0x55a930aa4680_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55a930ad6830 .functor AND 32, v0x55a930aa4680_0, v0x55a930aa44c0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x55a930ad68a0 .functor XOR 32, v0x55a930aa4680_0, v0x55a930aa44c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55a930976450_0 .net *"_s0", 31 0, L_0x55a930ac07c0;  1 drivers
v0x55a930976530_0 .net *"_s102", 31 0, L_0x55a930ad2af0;  1 drivers
L_0x7fbd31e76648 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a930976610_0 .net *"_s105", 27 0, L_0x7fbd31e76648;  1 drivers
L_0x7fbd31e76690 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55a9309766d0_0 .net/2u *"_s106", 31 0, L_0x7fbd31e76690;  1 drivers
v0x55a9309767b0_0 .net *"_s108", 0 0, L_0x55a930ad2be0;  1 drivers
L_0x7fbd31e760a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a93097a370_0 .net *"_s11", 27 0, L_0x7fbd31e760a8;  1 drivers
v0x55a93097a430_0 .net *"_s110", 31 0, L_0x55a930ad2df0;  1 drivers
L_0x7fbd31e766d8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a93097a510_0 .net *"_s113", 27 0, L_0x7fbd31e766d8;  1 drivers
L_0x7fbd31e76720 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x55a93097a5f0_0 .net/2u *"_s114", 31 0, L_0x7fbd31e76720;  1 drivers
v0x55a93097a6d0_0 .net *"_s116", 0 0, L_0x55a930ad2ee0;  1 drivers
L_0x7fbd31e760f0 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x55a930969760_0 .net/2u *"_s12", 31 0, L_0x7fbd31e760f0;  1 drivers
v0x55a930969840_0 .net *"_s120", 31 0, L_0x55a930ad31f0;  1 drivers
L_0x7fbd31e76768 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a930969920_0 .net *"_s123", 27 0, L_0x7fbd31e76768;  1 drivers
L_0x7fbd31e767b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a930969a00_0 .net/2u *"_s124", 31 0, L_0x7fbd31e767b0;  1 drivers
v0x55a930969ae0_0 .net *"_s126", 0 0, L_0x55a930ad32e0;  1 drivers
v0x55a93093b470_0 .net *"_s128", 0 0, L_0x55a930ad3510;  1 drivers
v0x55a93093b530_0 .net *"_s132", 0 0, L_0x55a930ad3790;  1 drivers
v0x55a93093b720_0 .net *"_s138", 31 0, L_0x55a930ad39a0;  1 drivers
v0x55a9309b9cd0_0 .net *"_s14", 0 0, L_0x55a930ad0b40;  1 drivers
L_0x7fbd31e767f8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a9309b9d90_0 .net *"_s141", 27 0, L_0x7fbd31e767f8;  1 drivers
L_0x7fbd31e76840 .functor BUFT 1, C4<00000000000000000000000000001100>, C4<0>, C4<0>, C4<0>;
v0x55a9309b9e70_0 .net/2u *"_s142", 31 0, L_0x7fbd31e76840;  1 drivers
v0x55a9309b9f50_0 .net *"_s144", 0 0, L_0x55a930ad3a90;  1 drivers
v0x55a9309ba010_0 .net *"_s146", 31 0, L_0x55a930ad3cd0;  1 drivers
L_0x7fbd31e76888 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a9309a07e0_0 .net *"_s149", 27 0, L_0x7fbd31e76888;  1 drivers
L_0x7fbd31e768d0 .functor BUFT 1, C4<00000000000000000000000000001110>, C4<0>, C4<0>, C4<0>;
v0x55a9309a08c0_0 .net/2u *"_s150", 31 0, L_0x7fbd31e768d0;  1 drivers
v0x55a9309a09a0_0 .net *"_s152", 0 0, L_0x55a930ad3dc0;  1 drivers
v0x55a9309a0a60_0 .net *"_s154", 0 0, L_0x55a930ad4010;  1 drivers
v0x55a9309a0b20_0 .net *"_s156", 31 0, L_0x55a930ad41a0;  1 drivers
L_0x7fbd31e76918 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a930a9f2a0_0 .net *"_s159", 27 0, L_0x7fbd31e76918;  1 drivers
L_0x7fbd31e76960 .functor BUFT 1, C4<00000000000000000000000000001101>, C4<0>, C4<0>, C4<0>;
v0x55a930a9f340_0 .net/2u *"_s160", 31 0, L_0x7fbd31e76960;  1 drivers
v0x55a930a9f3e0_0 .net *"_s162", 0 0, L_0x55a930ad4290;  1 drivers
v0x55a930a9f480_0 .net *"_s164", 0 0, L_0x55a930ad38c0;  1 drivers
v0x55a930a9f520_0 .net *"_s166", 31 0, L_0x55a930ad4590;  1 drivers
L_0x7fbd31e769a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a930a9f7d0_0 .net *"_s169", 27 0, L_0x7fbd31e769a8;  1 drivers
L_0x7fbd31e769f0 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0x55a930a9f870_0 .net/2u *"_s170", 31 0, L_0x7fbd31e769f0;  1 drivers
v0x55a930a9f910_0 .net *"_s172", 0 0, L_0x55a930ad4680;  1 drivers
v0x55a930a9f9b0_0 .net *"_s178", 31 0, L_0x55a930ad4a20;  1 drivers
v0x55a930a9fa50_0 .net *"_s18", 31 0, L_0x55a930ad0d50;  1 drivers
L_0x7fbd31e76a38 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a930a9faf0_0 .net *"_s181", 27 0, L_0x7fbd31e76a38;  1 drivers
L_0x7fbd31e76a80 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x55a930a9fb90_0 .net/2u *"_s182", 31 0, L_0x7fbd31e76a80;  1 drivers
v0x55a930a9fc30_0 .net *"_s184", 0 0, L_0x55a930ad4c50;  1 drivers
v0x55a930a9fcd0_0 .net *"_s187", 15 0, L_0x55a930ad4d90;  1 drivers
v0x55a930a9fd70_0 .net *"_s189", 15 0, L_0x55a930ad4f80;  1 drivers
v0x55a930a9fe10_0 .net *"_s190", 31 0, L_0x55a930ad5020;  1 drivers
v0x55a930a9feb0_0 .net *"_s193", 0 0, L_0x55a930ad5270;  1 drivers
v0x55a930a9ff50_0 .net *"_s194", 3 0, L_0x55a930ad5310;  1 drivers
v0x55a930a9fff0_0 .net *"_s197", 27 0, L_0x55a930ad5570;  1 drivers
v0x55a930aa0090_0 .net *"_s198", 31 0, L_0x55a930ad5610;  1 drivers
v0x55a930aa0130_0 .net *"_s202", 0 0, L_0x55a930ad5a10;  1 drivers
v0x55a930aa01d0_0 .net *"_s204", 0 0, L_0x55a930ad5ad0;  1 drivers
v0x55a930aa0290_0 .net *"_s206", 31 0, L_0x55a930ad5c80;  1 drivers
L_0x7fbd31e76ac8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a930aa0370_0 .net *"_s209", 21 0, L_0x7fbd31e76ac8;  1 drivers
L_0x7fbd31e76138 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a930aa0450_0 .net *"_s21", 27 0, L_0x7fbd31e76138;  1 drivers
L_0x7fbd31e76b10 .functor BUFT 1, C4<00000000000000000000001000010000>, C4<0>, C4<0>, C4<0>;
v0x55a930aa0530_0 .net/2u *"_s210", 31 0, L_0x7fbd31e76b10;  1 drivers
v0x55a930aa0610_0 .net *"_s212", 0 0, L_0x55a930ad5f00;  1 drivers
v0x55a930aa06d0_0 .net *"_s214", 0 0, L_0x55a930ad6040;  1 drivers
v0x55a930aa0790_0 .net *"_s216", 31 0, L_0x55a930ad6150;  1 drivers
L_0x7fbd31e76b58 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a930aa0870_0 .net *"_s219", 21 0, L_0x7fbd31e76b58;  1 drivers
L_0x7fbd31e76180 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x55a930aa0950_0 .net/2u *"_s22", 31 0, L_0x7fbd31e76180;  1 drivers
L_0x7fbd31e76ba0 .functor BUFT 1, C4<00000000000000000000001000010001>, C4<0>, C4<0>, C4<0>;
v0x55a930aa0a30_0 .net/2u *"_s220", 31 0, L_0x7fbd31e76ba0;  1 drivers
v0x55a930aa0b10_0 .net *"_s222", 0 0, L_0x55a930ad6390;  1 drivers
v0x55a930aa0bd0_0 .net *"_s24", 0 0, L_0x55a930ad0e90;  1 drivers
v0x55a930aa0c90_0 .net *"_s26", 31 0, L_0x55a930ad1010;  1 drivers
L_0x7fbd31e761c8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a930aa0d70_0 .net *"_s29", 27 0, L_0x7fbd31e761c8;  1 drivers
L_0x7fbd31e76018 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a930aa0e50_0 .net *"_s3", 27 0, L_0x7fbd31e76018;  1 drivers
L_0x7fbd31e76210 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0x55a930aa1340_0 .net/2u *"_s30", 31 0, L_0x7fbd31e76210;  1 drivers
v0x55a930aa1420_0 .net *"_s32", 0 0, L_0x55a930ad10b0;  1 drivers
v0x55a930aa14e0_0 .net *"_s38", 31 0, L_0x55a930ad1380;  1 drivers
L_0x7fbd31e76060 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x55a930aa15c0_0 .net/2u *"_s4", 31 0, L_0x7fbd31e76060;  1 drivers
L_0x7fbd31e76258 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a930aa16a0_0 .net *"_s41", 27 0, L_0x7fbd31e76258;  1 drivers
L_0x7fbd31e762a0 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0x55a930aa1780_0 .net/2u *"_s42", 31 0, L_0x7fbd31e762a0;  1 drivers
v0x55a930aa1860_0 .net *"_s44", 0 0, L_0x55a930ad1500;  1 drivers
v0x55a930aa1920_0 .net *"_s46", 31 0, L_0x55a930ad1650;  1 drivers
L_0x7fbd31e762e8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a930aa1a00_0 .net *"_s49", 27 0, L_0x7fbd31e762e8;  1 drivers
L_0x7fbd31e76330 .functor BUFT 1, C4<00000000000000000000000000001011>, C4<0>, C4<0>, C4<0>;
v0x55a930aa1ae0_0 .net/2u *"_s50", 31 0, L_0x7fbd31e76330;  1 drivers
v0x55a930aa1bc0_0 .net *"_s52", 0 0, L_0x55a930ad16f0;  1 drivers
v0x55a930aa1c80_0 .net *"_s56", 31 0, L_0x55a930ad1940;  1 drivers
L_0x7fbd31e76378 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a930aa1d60_0 .net *"_s59", 27 0, L_0x7fbd31e76378;  1 drivers
v0x55a930aa1e40_0 .net *"_s6", 0 0, L_0x55a930ad08c0;  1 drivers
L_0x7fbd31e763c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a930aa1f00_0 .net/2u *"_s60", 31 0, L_0x7fbd31e763c0;  1 drivers
v0x55a930aa1fe0_0 .net *"_s62", 0 0, L_0x55a930ad1a30;  1 drivers
v0x55a930aa20a0_0 .net *"_s64", 31 0, L_0x55a930ad1bf0;  1 drivers
L_0x7fbd31e76408 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a930aa2180_0 .net *"_s67", 27 0, L_0x7fbd31e76408;  1 drivers
L_0x7fbd31e76450 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55a930aa2260_0 .net/2u *"_s68", 31 0, L_0x7fbd31e76450;  1 drivers
v0x55a930aa2340_0 .net *"_s70", 0 0, L_0x55a930ad1df0;  1 drivers
v0x55a930aa2400_0 .net *"_s74", 31 0, L_0x55a930ad2060;  1 drivers
L_0x7fbd31e76498 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a930aa24e0_0 .net *"_s77", 27 0, L_0x7fbd31e76498;  1 drivers
L_0x7fbd31e764e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a930aa25c0_0 .net/2u *"_s78", 31 0, L_0x7fbd31e764e0;  1 drivers
v0x55a930aa26a0_0 .net *"_s8", 31 0, L_0x55a930ad0a00;  1 drivers
v0x55a930aa2780_0 .net *"_s80", 0 0, L_0x55a930ad2260;  1 drivers
v0x55a930aa2840_0 .net *"_s82", 31 0, L_0x55a930ad2440;  1 drivers
L_0x7fbd31e76528 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a930aa2920_0 .net *"_s85", 27 0, L_0x7fbd31e76528;  1 drivers
L_0x7fbd31e76570 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55a930aa2a00_0 .net/2u *"_s86", 31 0, L_0x7fbd31e76570;  1 drivers
v0x55a930aa2ae0_0 .net *"_s88", 0 0, L_0x55a930ad2530;  1 drivers
v0x55a930aa2ba0_0 .net *"_s90", 0 0, L_0x55a930a90580;  1 drivers
v0x55a930aa2c60_0 .net *"_s92", 31 0, L_0x55a930ad23a0;  1 drivers
L_0x7fbd31e765b8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a930aa2d40_0 .net *"_s95", 27 0, L_0x7fbd31e765b8;  1 drivers
L_0x7fbd31e76600 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55a930aa2e20_0 .net/2u *"_s96", 31 0, L_0x7fbd31e76600;  1 drivers
v0x55a930aa2f00_0 .net *"_s98", 0 0, L_0x55a930ad2850;  1 drivers
v0x55a930aa2fc0_0 .var "adder_res", 31 0;
v0x55a930aa30a0_0 .net "alu_arith_ops", 0 0, L_0x55a930a03720;  1 drivers
v0x55a930aa3160_0 .var "alu_carry", 0 0;
v0x55a930aa3220_0 .net "alu_imm_ops", 0 0, L_0x55a930ad1830;  1 drivers
v0x55a930aa32e0_0 .net "alu_logic_ops", 0 0, L_0x55a9309ba130;  1 drivers
v0x55a930aa33a0_0 .net "alu_mem_ops", 0 0, L_0x55a930ad3620;  1 drivers
v0x55a930aa3460_0 .var "alu_negative", 0 0;
v0x55a930aa3520_0 .net "alu_ops", 0 0, L_0x55a930ad3800;  1 drivers
v0x55a930aa35e0_0 .var "alu_overflow", 0 0;
v0x55a930aa36a0_0 .var "alu_result", 31 0;
v0x55a930aa3780_0 .net "and_res", 31 0, L_0x55a930ad6830;  1 drivers
v0x55a930aa3860_0 .net "branch_ops", 0 0, L_0x55a930ad43d0;  1 drivers
v0x55a930aa3920_0 .var "carry_res_n", 0 0;
v0x55a930aa39e0_0 .var "carry_res_n_1", 31 0;
v0x55a930aa3ac0_0 .net "clk", 0 0, v0x55a930abf3d0_0;  alias, 1 drivers
v0x55a930aa3b60_0 .net/s "imm", 31 0, L_0x55a930ad5880;  1 drivers
v0x55a930aa3c40_0 .net "imm_ops", 0 0, L_0x55a930ad3930;  1 drivers
v0x55a930aa3d00_0 .net "instruction", 31 0, v0x55a930aa66b0_0;  alias, 1 drivers
v0x55a930aa3de0_0 .net "load_imm_ops", 0 0, L_0x55a930a2e100;  1 drivers
v0x55a930aa3ea0_0 .net "load_mem_ops", 0 0, L_0x55a930a2d480;  1 drivers
v0x55a930aa3f60_0 .net "load_ops", 0 0, L_0x55a930a2f140;  1 drivers
v0x55a930aa4020_0 .var "mem_addr", 9 0;
v0x55a930aa40e0_0 .net "mem_data_from", 31 0, v0x55a930a1d210_0;  alias, 1 drivers
v0x55a930aa41b0_0 .net "mem_data_to", 31 0, L_0x55a930ad6700;  alias, 1 drivers
v0x55a930aa4270_0 .net "mem_sel", 0 0, L_0x55a930ad64d0;  alias, 1 drivers
v0x55a930aa4340_0 .net "mem_we", 0 0, L_0x55a930ad6690;  alias, 1 drivers
v0x55a930aa43e0_0 .net "opcode", 3 0, L_0x55a930ad4980;  1 drivers
v0x55a930aa44c0_0 .var "operand", 31 0;
v0x55a930aa45a0_0 .var "pc", 8 0;
v0x55a930aa4680_0 .var "regA", 31 0;
v0x55a930aa4f70_0 .var "regB", 31 0;
v0x55a930aa5050_0 .var "regC", 2 0;
v0x55a930aa5130_0 .net "rst", 0 0, v0x55a930ac0500_0;  alias, 1 drivers
v0x55a930aa51d0_0 .net "store_mem_ops", 0 0, L_0x55a930a91d30;  1 drivers
v0x55a930aa5290_0 .net "xor_res", 31 0, L_0x55a930ad68a0;  1 drivers
E_0x55a930a822b0/0 .event edge, v0x55a930aa30a0_0, v0x55a930aa2fc0_0, v0x55a930aa3920_0, v0x55a930aa39e0_0;
E_0x55a930a822b0/1 .event edge, v0x55a930aa43e0_0, v0x55a930aa44c0_0, v0x55a930aa4680_0, v0x55a930aa3780_0;
E_0x55a930a822b0/2 .event edge, v0x55a930aa5290_0;
E_0x55a930a822b0 .event/or E_0x55a930a822b0/0, E_0x55a930a822b0/1, E_0x55a930a822b0/2;
E_0x55a930a74250 .event edge, v0x55a930aa43e0_0, v0x55a930aa39e0_0, v0x55a930aa4680_0, v0x55a930aa44c0_0;
E_0x55a930951690 .event edge, v0x55a930aa43e0_0, v0x55a930aa4680_0, v0x55a930aa44c0_0, v0x55a930aa39e0_0;
E_0x55a930951700 .event edge, v0x55a930aa43e0_0, v0x55a930aa4680_0, v0x55a930aa44c0_0;
E_0x55a930951790/0 .event edge, v0x55a930aa3f60_0, v0x55a930aa3520_0, v0x55a930a48410_0, v0x55a930aa4f70_0;
E_0x55a930951790/1 .event edge, v0x55a930aa5050_0, v0x55a930aa3c40_0, v0x55a930aa3b60_0, v0x55a930a8d260_0;
E_0x55a930951790/2 .event edge, v0x55a930a1d210_0;
E_0x55a930951790 .event/or E_0x55a930951790/0, E_0x55a930951790/1, E_0x55a930951790/2;
E_0x55a930951820 .event edge, v0x55a930aa43e0_0, v0x55a930aa4f70_0, v0x55a930aa3b60_0;
L_0x55a930ac07c0 .concat [ 4 28 0 0], L_0x55a930ad4980, L_0x7fbd31e76018;
L_0x55a930ad08c0 .cmp/eq 32, L_0x55a930ac07c0, L_0x7fbd31e76060;
L_0x55a930ad0a00 .concat [ 4 28 0 0], L_0x55a930ad4980, L_0x7fbd31e760a8;
L_0x55a930ad0b40 .cmp/eq 32, L_0x55a930ad0a00, L_0x7fbd31e760f0;
L_0x55a930ad0d50 .concat [ 4 28 0 0], L_0x55a930ad4980, L_0x7fbd31e76138;
L_0x55a930ad0e90 .cmp/eq 32, L_0x55a930ad0d50, L_0x7fbd31e76180;
L_0x55a930ad1010 .concat [ 4 28 0 0], L_0x55a930ad4980, L_0x7fbd31e761c8;
L_0x55a930ad10b0 .cmp/eq 32, L_0x55a930ad1010, L_0x7fbd31e76210;
L_0x55a930ad1380 .concat [ 4 28 0 0], L_0x55a930ad4980, L_0x7fbd31e76258;
L_0x55a930ad1500 .cmp/eq 32, L_0x55a930ad1380, L_0x7fbd31e762a0;
L_0x55a930ad1650 .concat [ 4 28 0 0], L_0x55a930ad4980, L_0x7fbd31e762e8;
L_0x55a930ad16f0 .cmp/eq 32, L_0x55a930ad1650, L_0x7fbd31e76330;
L_0x55a930ad1940 .concat [ 4 28 0 0], L_0x55a930ad4980, L_0x7fbd31e76378;
L_0x55a930ad1a30 .cmp/eq 32, L_0x55a930ad1940, L_0x7fbd31e763c0;
L_0x55a930ad1bf0 .concat [ 4 28 0 0], L_0x55a930ad4980, L_0x7fbd31e76408;
L_0x55a930ad1df0 .cmp/eq 32, L_0x55a930ad1bf0, L_0x7fbd31e76450;
L_0x55a930ad2060 .concat [ 4 28 0 0], L_0x55a930ad4980, L_0x7fbd31e76498;
L_0x55a930ad2260 .cmp/eq 32, L_0x55a930ad2060, L_0x7fbd31e764e0;
L_0x55a930ad2440 .concat [ 4 28 0 0], L_0x55a930ad4980, L_0x7fbd31e76528;
L_0x55a930ad2530 .cmp/eq 32, L_0x55a930ad2440, L_0x7fbd31e76570;
L_0x55a930ad23a0 .concat [ 4 28 0 0], L_0x55a930ad4980, L_0x7fbd31e765b8;
L_0x55a930ad2850 .cmp/eq 32, L_0x55a930ad23a0, L_0x7fbd31e76600;
L_0x55a930ad2af0 .concat [ 4 28 0 0], L_0x55a930ad4980, L_0x7fbd31e76648;
L_0x55a930ad2be0 .cmp/eq 32, L_0x55a930ad2af0, L_0x7fbd31e76690;
L_0x55a930ad2df0 .concat [ 4 28 0 0], L_0x55a930ad4980, L_0x7fbd31e766d8;
L_0x55a930ad2ee0 .cmp/eq 32, L_0x55a930ad2df0, L_0x7fbd31e76720;
L_0x55a930ad31f0 .concat [ 4 28 0 0], L_0x55a930ad4980, L_0x7fbd31e76768;
L_0x55a930ad32e0 .cmp/ne 32, L_0x55a930ad31f0, L_0x7fbd31e767b0;
L_0x55a930ad39a0 .concat [ 4 28 0 0], L_0x55a930ad4980, L_0x7fbd31e767f8;
L_0x55a930ad3a90 .cmp/eq 32, L_0x55a930ad39a0, L_0x7fbd31e76840;
L_0x55a930ad3cd0 .concat [ 4 28 0 0], L_0x55a930ad4980, L_0x7fbd31e76888;
L_0x55a930ad3dc0 .cmp/eq 32, L_0x55a930ad3cd0, L_0x7fbd31e768d0;
L_0x55a930ad41a0 .concat [ 4 28 0 0], L_0x55a930ad4980, L_0x7fbd31e76918;
L_0x55a930ad4290 .cmp/eq 32, L_0x55a930ad41a0, L_0x7fbd31e76960;
L_0x55a930ad4590 .concat [ 4 28 0 0], L_0x55a930ad4980, L_0x7fbd31e769a8;
L_0x55a930ad4680 .cmp/eq 32, L_0x55a930ad4590, L_0x7fbd31e769f0;
L_0x55a930ad4980 .part v0x55a930aa66b0_0, 28, 4;
L_0x55a930ad4a20 .concat [ 4 28 0 0], L_0x55a930ad4980, L_0x7fbd31e76a38;
L_0x55a930ad4c50 .cmp/eq 32, L_0x55a930ad4a20, L_0x7fbd31e76a80;
L_0x55a930ad4d90 .part v0x55a930aa66b0_0, 0, 16;
L_0x55a930ad4f80 .part v0x55a930aa4680_0, 0, 16;
L_0x55a930ad5020 .concat [ 16 16 0 0], L_0x55a930ad4f80, L_0x55a930ad4d90;
L_0x55a930ad5270 .part v0x55a930aa66b0_0, 27, 1;
L_0x55a930ad5310 .concat [ 1 1 1 1], L_0x55a930ad5270, L_0x55a930ad5270, L_0x55a930ad5270, L_0x55a930ad5270;
L_0x55a930ad5570 .part v0x55a930aa66b0_0, 0, 28;
L_0x55a930ad5610 .concat [ 28 4 0 0], L_0x55a930ad5570, L_0x55a930ad5310;
L_0x55a930ad5880 .functor MUXZ 32, L_0x55a930ad5610, L_0x55a930ad5020, L_0x55a930ad4c50, C4<>;
L_0x55a930ad5c80 .concat [ 10 22 0 0], v0x55a930aa4020_0, L_0x7fbd31e76ac8;
L_0x55a930ad5f00 .cmp/ne 32, L_0x55a930ad5c80, L_0x7fbd31e76b10;
L_0x55a930ad6150 .concat [ 10 22 0 0], v0x55a930aa4020_0, L_0x7fbd31e76b58;
L_0x55a930ad6390 .cmp/ne 32, L_0x55a930ad6150, L_0x7fbd31e76ba0;
S_0x55a930aa5490 .scope module, "cprint" "xcprint" 6 213, 12 4 0, S_0x55a930a97ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 8 "data_in";
v0x55a930aa5710_0 .net "clk", 0 0, v0x55a930abf3d0_0;  alias, 1 drivers
v0x55a930aa57d0_0 .net "data_in", 7 0, L_0x55a930ae2230;  1 drivers
v0x55a930aa58b0_0 .net "sel", 0 0, L_0x55a930ae21c0;  1 drivers
E_0x55a930aa5690 .event posedge, v0x55a9309ea7d0_0;
S_0x55a930aa5a00 .scope module, "ram" "xram" 6 97, 13 4 0, S_0x55a930a97ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 9 "pc";
    .port_info 2 /OUTPUT 32 "instruction";
    .port_info 3 /INPUT 1 "data_sel";
    .port_info 4 /INPUT 1 "data_we";
    .port_info 5 /INPUT 9 "data_addr";
    .port_info 6 /INPUT 32 "data_in";
    .port_info 7 /OUTPUT 32 "data_out";
L_0x55a930ad6a70 .functor BUFZ 9, L_0x55a930ad5be0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x55a930ad6ae0 .functor BUFZ 1, L_0x55a930ad6690, C4<0>, C4<0>, C4<0>;
L_0x55a930ad6b50 .functor BUFZ 32, L_0x55a930ad6700, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55a930ad6bc0 .functor BUFZ 1, v0x55a930a8f310_0, C4<0>, C4<0>, C4<0>;
L_0x55a930ad6c90 .functor BUFZ 32, v0x55a930aa6310_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55a930aa5d50_0 .net "clk", 0 0, v0x55a930abf3d0_0;  alias, 1 drivers
v0x55a930aa5df0_0 .net "data_addr", 8 0, L_0x55a930ad5be0;  1 drivers
v0x55a930aa5ed0_0 .net "data_addr_int", 8 0, L_0x55a930ad6a70;  1 drivers
v0x55a930aa5f90_0 .net "data_en_int", 0 0, L_0x55a930ad6bc0;  1 drivers
v0x55a930aa6050_0 .net "data_in", 31 0, L_0x55a930ad6700;  alias, 1 drivers
v0x55a930aa6160_0 .net "data_in_int", 31 0, L_0x55a930ad6b50;  1 drivers
v0x55a930aa6220_0 .net "data_out", 31 0, L_0x55a930ad6c90;  alias, 1 drivers
v0x55a930aa6310_0 .var "data_out_int", 31 0;
v0x55a930aa63d0_0 .net "data_sel", 0 0, v0x55a930a8f310_0;  alias, 1 drivers
v0x55a930aa64a0_0 .net "data_we", 0 0, L_0x55a930ad6690;  alias, 1 drivers
v0x55a930aa6570_0 .net "data_we_int", 0 0, L_0x55a930ad6ae0;  1 drivers
L_0x7fbd31e76be8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55a930aa6610_0 .net "instr_en", 0 0, L_0x7fbd31e76be8;  1 drivers
v0x55a930aa66b0_0 .var "instruction", 31 0;
v0x55a930aa67a0 .array "mem", 0 511, 31 0;
v0x55a930aa6840_0 .net "pc", 8 0, v0x55a930aa45a0_0;  alias, 1 drivers
S_0x55a930aa6a10 .scope module, "real_alu" "xALU" 6 190, 14 3 0, S_0x55a930a97ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "alu_sel";
    .port_info 3 /INPUT 1 "wr_enable";
    .port_info 4 /INPUT 4 "first_nr";
    .port_info 5 /INPUT 4 "second_nr";
    .port_info 6 /INPUT 4 "operation";
    .port_info 7 /OUTPUT 8 "result_uncoded";
    .port_info 8 /OUTPUT 1 "alu_done";
L_0x7fbd31e76cc0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55a930ad71f0 .functor XNOR 1, L_0x55a930ad7660, L_0x7fbd31e76cc0, C4<0>, C4<0>;
L_0x7fbd31e76d08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55a930ad7300 .functor XNOR 1, L_0x55a930adf0f0, L_0x7fbd31e76d08, C4<0>, C4<0>;
L_0x55a930ad7410 .functor OR 1, L_0x55a930ad71f0, L_0x55a930ad7300, C4<0>, C4<0>;
v0x55a930abb0f0_0 .net/2u *"_s0", 0 0, L_0x7fbd31e76cc0;  1 drivers
v0x55a930abb1f0_0 .net *"_s2", 0 0, L_0x55a930ad71f0;  1 drivers
v0x55a930abb2b0_0 .net/2u *"_s4", 0 0, L_0x7fbd31e76d08;  1 drivers
v0x55a930abb370_0 .net *"_s6", 0 0, L_0x55a930ad7300;  1 drivers
v0x55a930abb430_0 .var "alu_done", 0 0;
v0x55a930abb540_0 .net "alu_done_aux", 0 0, L_0x55a930ad7410;  1 drivers
v0x55a930abb600_0 .net "alu_sel", 0 0, v0x55a930a46240_0;  alias, 1 drivers
v0x55a930abb6a0_0 .var "alu_sel_reg", 0 0;
v0x55a930abb760_0 .net "clk", 0 0, v0x55a930abf3d0_0;  alias, 1 drivers
v0x55a930abb890_0 .net "done_sum", 0 0, L_0x55a930ad7660;  1 drivers
v0x55a930abb930_0 .net "first_nr", 3 0, v0x55a930932b50_0;  alias, 1 drivers
v0x55a930abba00_0 .var "first_nr_reg", 3 0;
v0x55a930abbb30_0 .net "multiply_done", 0 0, L_0x55a930adf0f0;  1 drivers
v0x55a930abbc00_0 .net "operation", 3 0, v0x55a930944890_0;  alias, 1 drivers
v0x55a930abbcd0_0 .var "operation_reg", 3 0;
v0x55a930abbd90_0 .net "result_finish_adder", 7 0, v0x55a930aaaaf0_0;  1 drivers
o0x7fbd31ec7b08 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55a930abbe80_0 .net "result_finish_div", 7 0, o0x7fbd31ec7b08;  0 drivers
v0x55a930abc050_0 .net "result_finish_mult", 7 0, v0x55a930aba890_0;  1 drivers
v0x55a930abc140_0 .var "result_uncoded", 7 0;
v0x55a930abc200_0 .net "rst", 0 0, v0x55a930ac0500_0;  alias, 1 drivers
v0x55a930abc2a0_0 .net "second_nr", 3 0, v0x55a930980c40_0;  alias, 1 drivers
v0x55a930abc390_0 .var "second_nr_reg", 3 0;
v0x55a930abc430_0 .net "wr_enable", 0 0, L_0x55a930ad6690;  alias, 1 drivers
S_0x55a930aa6cd0 .scope module, "adder4bits" "full_adder_4bits" 14 31, 15 3 0, S_0x55a930aa6a10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "a";
    .port_info 4 /INPUT 4 "b";
    .port_info 5 /OUTPUT 1 "done_sum";
    .port_info 6 /OUTPUT 8 "sum";
L_0x7fbd31e76d98 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x55a930aa9df0_0 .net/2u *"_s2", 3 0, L_0x7fbd31e76d98;  1 drivers
L_0x7fbd31e76de0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x55a930aa9ef0_0 .net/2u *"_s6", 3 0, L_0x7fbd31e76de0;  1 drivers
v0x55a930aa9fd0_0 .net "a", 3 0, v0x55a930abba00_0;  1 drivers
v0x55a930aaa090_0 .net "aux1", 0 0, L_0x55a930ad7b10;  1 drivers
v0x55a930aaa130_0 .net "aux2", 0 0, L_0x55a930ad8090;  1 drivers
v0x55a930aaa270_0 .net "aux3", 0 0, L_0x55a930ad8640;  1 drivers
v0x55a930aaa360_0 .net "aux_sum_final", 3 0, L_0x55a930ad8f30;  1 drivers
v0x55a930aaa440_0 .net "b", 3 0, v0x55a930abc390_0;  1 drivers
L_0x7fbd31e76d50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a930aaa520_0 .net "ci", 0 0, L_0x7fbd31e76d50;  1 drivers
v0x55a930aaa650_0 .net "clk", 0 0, v0x55a930abf3d0_0;  alias, 1 drivers
v0x55a930aaa6f0_0 .net "co", 0 0, L_0x55a930ad8c30;  1 drivers
v0x55a930aaa790_0 .var "counter", 3 0;
v0x55a930aaa830_0 .net "done_aux", 0 0, L_0x55a930ad7570;  1 drivers
v0x55a930aaa8f0_0 .net "done_sum", 0 0, L_0x55a930ad7660;  alias, 1 drivers
v0x55a930aaa9b0_0 .net "rst", 0 0, v0x55a930ac0500_0;  alias, 1 drivers
v0x55a930aaaa50_0 .net "start", 0 0, v0x55a930a46240_0;  alias, 1 drivers
v0x55a930aaaaf0_0 .var "sum", 7 0;
L_0x55a930ad7570 .cmp/eq 4, v0x55a930aaa790_0, L_0x7fbd31e76d98;
L_0x55a930ad7660 .cmp/eq 4, v0x55a930aaa790_0, L_0x7fbd31e76de0;
L_0x55a930ad7bd0 .part v0x55a930abba00_0, 0, 1;
L_0x55a930ad7c70 .part v0x55a930abc390_0, 0, 1;
L_0x55a930ad81a0 .part v0x55a930abba00_0, 1, 1;
L_0x55a930ad8240 .part v0x55a930abc390_0, 1, 1;
L_0x55a930ad8750 .part v0x55a930abba00_0, 2, 1;
L_0x55a930ad87f0 .part v0x55a930abc390_0, 2, 1;
L_0x55a930ad8d90 .part v0x55a930abba00_0, 3, 1;
L_0x55a930ad8e30 .part v0x55a930abc390_0, 3, 1;
L_0x55a930ad8f30 .concat8 [ 1 1 1 1], L_0x55a930ad79e0, L_0x55a930ad7ff0, L_0x55a930ad85a0, L_0x55a930ad8b90;
S_0x55a930aa6fc0 .scope module, "adder0" "full_adder" 15 24, 10 3 0, S_0x55a930aa6cd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x55a930ad77a0 .functor XOR 1, L_0x55a930ad7bd0, L_0x55a930ad7c70, C4<0>, C4<0>;
L_0x55a930ad7810 .functor AND 1, L_0x55a930ad77a0, L_0x7fbd31e76d50, C4<1>, C4<1>;
L_0x55a930ad78d0 .functor AND 1, L_0x55a930ad7bd0, L_0x55a930ad7c70, C4<1>, C4<1>;
L_0x55a930ad79e0 .functor XOR 1, L_0x55a930ad77a0, L_0x7fbd31e76d50, C4<0>, C4<0>;
L_0x55a930ad7b10 .functor OR 1, L_0x55a930ad7810, L_0x55a930ad78d0, C4<0>, C4<0>;
v0x55a930aa72b0_0 .net "a", 0 0, L_0x55a930ad7bd0;  1 drivers
v0x55a930aa7390_0 .net "b", 0 0, L_0x55a930ad7c70;  1 drivers
v0x55a930aa7450_0 .net "ci", 0 0, L_0x7fbd31e76d50;  alias, 1 drivers
v0x55a930aa7520_0 .net "clk", 0 0, v0x55a930abf3d0_0;  alias, 1 drivers
v0x55a930aa75c0_0 .net "co", 0 0, L_0x55a930ad7b10;  alias, 1 drivers
v0x55a930aa76d0_0 .net "out_and1", 0 0, L_0x55a930ad7810;  1 drivers
v0x55a930aa7790_0 .net "out_and2", 0 0, L_0x55a930ad78d0;  1 drivers
v0x55a930aa7850_0 .net "out_xor", 0 0, L_0x55a930ad77a0;  1 drivers
v0x55a930aa7910_0 .net "rst", 0 0, v0x55a930ac0500_0;  alias, 1 drivers
v0x55a930aa79b0_0 .net "sum", 0 0, L_0x55a930ad79e0;  1 drivers
S_0x55a930aa7b90 .scope module, "adder1" "full_adder" 15 34, 10 3 0, S_0x55a930aa6cd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x55a930ad7d40 .functor XOR 1, L_0x55a930ad81a0, L_0x55a930ad8240, C4<0>, C4<0>;
L_0x55a930ad7db0 .functor AND 1, L_0x55a930ad7d40, L_0x55a930ad7b10, C4<1>, C4<1>;
L_0x55a930ad7f30 .functor AND 1, L_0x55a930ad81a0, L_0x55a930ad8240, C4<1>, C4<1>;
L_0x55a930ad7ff0 .functor XOR 1, L_0x55a930ad7d40, L_0x55a930ad7b10, C4<0>, C4<0>;
L_0x55a930ad8090 .functor OR 1, L_0x55a930ad7db0, L_0x55a930ad7f30, C4<0>, C4<0>;
v0x55a930aa7df0_0 .net "a", 0 0, L_0x55a930ad81a0;  1 drivers
v0x55a930aa7eb0_0 .net "b", 0 0, L_0x55a930ad8240;  1 drivers
v0x55a930aa7f70_0 .net "ci", 0 0, L_0x55a930ad7b10;  alias, 1 drivers
v0x55a930aa8040_0 .net "clk", 0 0, v0x55a930abf3d0_0;  alias, 1 drivers
v0x55a930aa80e0_0 .net "co", 0 0, L_0x55a930ad8090;  alias, 1 drivers
v0x55a930aa81d0_0 .net "out_and1", 0 0, L_0x55a930ad7db0;  1 drivers
v0x55a930aa8270_0 .net "out_and2", 0 0, L_0x55a930ad7f30;  1 drivers
v0x55a930aa8330_0 .net "out_xor", 0 0, L_0x55a930ad7d40;  1 drivers
v0x55a930aa83f0_0 .net "rst", 0 0, v0x55a930ac0500_0;  alias, 1 drivers
v0x55a930aa8520_0 .net "sum", 0 0, L_0x55a930ad7ff0;  1 drivers
S_0x55a930aa8700 .scope module, "adder2" "full_adder" 15 43, 10 3 0, S_0x55a930aa6cd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x55a930ad8320 .functor XOR 1, L_0x55a930ad8750, L_0x55a930ad87f0, C4<0>, C4<0>;
L_0x55a930ad8390 .functor AND 1, L_0x55a930ad8320, L_0x55a930ad8090, C4<1>, C4<1>;
L_0x55a930ad84e0 .functor AND 1, L_0x55a930ad8750, L_0x55a930ad87f0, C4<1>, C4<1>;
L_0x55a930ad85a0 .functor XOR 1, L_0x55a930ad8320, L_0x55a930ad8090, C4<0>, C4<0>;
L_0x55a930ad8640 .functor OR 1, L_0x55a930ad8390, L_0x55a930ad84e0, C4<0>, C4<0>;
v0x55a930aa8940_0 .net "a", 0 0, L_0x55a930ad8750;  1 drivers
v0x55a930aa8a00_0 .net "b", 0 0, L_0x55a930ad87f0;  1 drivers
v0x55a930aa8ac0_0 .net "ci", 0 0, L_0x55a930ad8090;  alias, 1 drivers
v0x55a930aa8bc0_0 .net "clk", 0 0, v0x55a930abf3d0_0;  alias, 1 drivers
v0x55a930aa8c60_0 .net "co", 0 0, L_0x55a930ad8640;  alias, 1 drivers
v0x55a930aa8d50_0 .net "out_and1", 0 0, L_0x55a930ad8390;  1 drivers
v0x55a930aa8df0_0 .net "out_and2", 0 0, L_0x55a930ad84e0;  1 drivers
v0x55a930aa8eb0_0 .net "out_xor", 0 0, L_0x55a930ad8320;  1 drivers
v0x55a930aa8f70_0 .net "rst", 0 0, v0x55a930ac0500_0;  alias, 1 drivers
v0x55a930aa90a0_0 .net "sum", 0 0, L_0x55a930ad85a0;  1 drivers
S_0x55a930aa9280 .scope module, "adder3" "full_adder" 15 52, 10 3 0, S_0x55a930aa6cd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x55a930ad88e0 .functor XOR 1, L_0x55a930ad8d90, L_0x55a930ad8e30, C4<0>, C4<0>;
L_0x55a930ad8950 .functor AND 1, L_0x55a930ad88e0, L_0x55a930ad8640, C4<1>, C4<1>;
L_0x55a930ad8ad0 .functor AND 1, L_0x55a930ad8d90, L_0x55a930ad8e30, C4<1>, C4<1>;
L_0x55a930ad8b90 .functor XOR 1, L_0x55a930ad88e0, L_0x55a930ad8640, C4<0>, C4<0>;
L_0x55a930ad8c30 .functor OR 1, L_0x55a930ad8950, L_0x55a930ad8ad0, C4<0>, C4<0>;
v0x55a930aa94c0_0 .net "a", 0 0, L_0x55a930ad8d90;  1 drivers
v0x55a930aa95a0_0 .net "b", 0 0, L_0x55a930ad8e30;  1 drivers
v0x55a930aa9660_0 .net "ci", 0 0, L_0x55a930ad8640;  alias, 1 drivers
v0x55a930aa9730_0 .net "clk", 0 0, v0x55a930abf3d0_0;  alias, 1 drivers
v0x55a930aa97d0_0 .net "co", 0 0, L_0x55a930ad8c30;  alias, 1 drivers
v0x55a930aa98c0_0 .net "out_and1", 0 0, L_0x55a930ad8950;  1 drivers
v0x55a930aa9960_0 .net "out_and2", 0 0, L_0x55a930ad8ad0;  1 drivers
v0x55a930aa9a20_0 .net "out_xor", 0 0, L_0x55a930ad88e0;  1 drivers
v0x55a930aa9ae0_0 .net "rst", 0 0, v0x55a930ac0500_0;  alias, 1 drivers
v0x55a930aa9c10_0 .net "sum", 0 0, L_0x55a930ad8b90;  1 drivers
S_0x55a930aaac90 .scope module, "mult" "multiply_block" 14 41, 16 3 0, S_0x55a930aa6a10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 4 "a";
    .port_info 3 /INPUT 4 "b";
    .port_info 4 /OUTPUT 8 "c";
    .port_info 5 /INPUT 1 "start";
    .port_info 6 /OUTPUT 1 "multiply_done";
L_0x7fbd31e77188 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x55a930aba4b0_0 .net/2u *"_s10", 3 0, L_0x7fbd31e77188;  1 drivers
L_0x7fbd31e77140 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x55a930aba5b0_0 .net/2u *"_s6", 3 0, L_0x7fbd31e77140;  1 drivers
v0x55a930aba690_0 .net "a", 3 0, v0x55a930abba00_0;  alias, 1 drivers
v0x55a930aba730_0 .var "aux_sumy_v2", 7 0;
v0x55a930aba7f0_0 .net "b", 3 0, v0x55a930abc390_0;  alias, 1 drivers
v0x55a930aba890_0 .var "c", 7 0;
v0x55a930aba970_0 .net "clk", 0 0, v0x55a930abf3d0_0;  alias, 1 drivers
v0x55a930abaa10_0 .var "complement_result_sel", 0 0;
v0x55a930abaab0_0 .var "counter", 3 0;
v0x55a930abab70_0 .net "done", 0 0, L_0x55a930adf190;  1 drivers
v0x55a930abac30_0 .net "first_nr_aux", 3 0, v0x55a930ab2700_0;  1 drivers
v0x55a930abacf0_0 .net "multiply_done", 0 0, L_0x55a930adf0f0;  alias, 1 drivers
v0x55a930abad90_0 .net "resulty", 7 0, v0x55a930aba1a0_0;  1 drivers
v0x55a930abae50_0 .net "rst", 0 0, v0x55a930ac0500_0;  alias, 1 drivers
v0x55a930abaef0_0 .net "second_nr_aux", 3 0, v0x55a930ab2a30_0;  1 drivers
v0x55a930abaf90_0 .net "start", 0 0, v0x55a930a46240_0;  alias, 1 drivers
L_0x55a930adf0f0 .cmp/eq 4, v0x55a930abaab0_0, L_0x7fbd31e77140;
L_0x55a930adf190 .cmp/eq 4, v0x55a930abaab0_0, L_0x7fbd31e77188;
S_0x55a930aaaef0 .scope module, "multiply_comple2" "multiply_complement_to_2" 16 26, 17 3 0, S_0x55a930aaac90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 4 "first_nr_reg";
    .port_info 3 /INPUT 4 "second_nr_reg";
    .port_info 4 /INPUT 1 "complement1_sel";
    .port_info 5 /OUTPUT 4 "first_nr";
    .port_info 6 /OUTPUT 4 "second_nr";
    .port_info 7 /OUTPUT 1 "complement1_finish";
L_0x7fbd31e76e70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55a930ab21b0_0 .net "ci", 0 0, L_0x7fbd31e76e70;  1 drivers
v0x55a930ab2270_0 .net "clk", 0 0, v0x55a930abf3d0_0;  alias, 1 drivers
v0x55a930ab2330_0 .var "complement1_finish", 0 0;
v0x55a930ab2400_0 .net "complement1_finish_nr1", 0 0, v0x55a930aae4a0_0;  1 drivers
v0x55a930ab24d0_0 .net "complement1_finish_nr2", 0 0, v0x55a930ab1b30_0;  1 drivers
L_0x7fbd31e76fd8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55a930ab2570_0 .net "complement1_sel", 0 0, L_0x7fbd31e76fd8;  1 drivers
L_0x7fbd31e76e28 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55a930ab2610_0 .net "dumb_0", 3 0, L_0x7fbd31e76e28;  1 drivers
v0x55a930ab2700_0 .var "first_nr", 3 0;
v0x55a930ab27a0_0 .net "first_nr_aux", 3 0, v0x55a930aae7a0_0;  1 drivers
v0x55a930ab28f0_0 .net "first_nr_reg", 3 0, v0x55a930abba00_0;  alias, 1 drivers
v0x55a930ab2990_0 .net "rst", 0 0, v0x55a930ac0500_0;  alias, 1 drivers
v0x55a930ab2a30_0 .var "second_nr", 3 0;
v0x55a930ab2b10_0 .net "second_nr_aux", 3 0, v0x55a930ab1df0_0;  1 drivers
v0x55a930ab2bd0_0 .net "second_nr_reg", 3 0, v0x55a930abc390_0;  alias, 1 drivers
S_0x55a930aab1f0 .scope module, "multiply_complement_first_nr" "multiply_4bits_XOR" 17 26, 18 3 0, S_0x55a930aaaef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "complement1_sel";
    .port_info 3 /INPUT 4 "a";
    .port_info 4 /INPUT 4 "b";
    .port_info 5 /INPUT 1 "ci";
    .port_info 6 /OUTPUT 1 "co";
    .port_info 7 /OUTPUT 4 "sum";
    .port_info 8 /OUTPUT 1 "complement1_finish";
L_0x7fbd31e76f00 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
L_0x55a930ad90c0 .functor XOR 4, v0x55a930abba00_0, L_0x7fbd31e76f00, C4<0000>, C4<0000>;
o0x7fbd31ec4c88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55a930aad9c0_0 name=_s35
v0x55a930aadac0_0 .net *"_s7", 0 0, L_0x55a930ad9180;  1 drivers
v0x55a930aadba0_0 .net *"_s9", 2 0, L_0x55a930ad9270;  1 drivers
v0x55a930aadc60_0 .net "a", 3 0, v0x55a930abba00_0;  alias, 1 drivers
v0x55a930aadd50_0 .net "a_xor", 3 0, L_0x55a930ad90c0;  1 drivers
v0x55a930aade10_0 .net "aux1", 0 0, L_0x55a930ad9760;  1 drivers
v0x55a930aadf00_0 .net "aux2", 0 0, L_0x55a930ad9c70;  1 drivers
v0x55a930aadff0_0 .net "aux3", 0 0, L_0x55a930ada220;  1 drivers
v0x55a930aae090_0 .net "aux_xor", 3 0, L_0x7fbd31e76f00;  1 drivers
v0x55a930aae1e0_0 .net "b", 3 0, L_0x7fbd31e76e28;  alias, 1 drivers
v0x55a930aae2c0_0 .net "ci", 0 0, L_0x7fbd31e76e70;  alias, 1 drivers
v0x55a930aae360_0 .net "clk", 0 0, v0x55a930abf3d0_0;  alias, 1 drivers
o0x7fbd31ec4da8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a930aae400_0 .net "co", 0 0, o0x7fbd31ec4da8;  0 drivers
v0x55a930aae4a0_0 .var "complement1_finish", 0 0;
v0x55a930aae560_0 .net "complement1_sel", 0 0, L_0x7fbd31e76fd8;  alias, 1 drivers
L_0x7fbd31e76eb8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55a930aae620_0 .net "dumby", 3 0, L_0x7fbd31e76eb8;  1 drivers
v0x55a930aae700_0 .net "rst", 0 0, v0x55a930ac0500_0;  alias, 1 drivers
v0x55a930aae7a0_0 .var "sum", 3 0;
v0x55a930aae880_0 .net "sum_aux", 3 0, L_0x55a930ae3160;  1 drivers
v0x55a930aae960_0 .net "sum_aux_v2", 3 0, L_0x55a930ad9310;  1 drivers
L_0x55a930ad9180 .part L_0x7fbd31e76eb8, 3, 1;
L_0x55a930ad9270 .part L_0x55a930ae3160, 0, 3;
L_0x55a930ad9310 .concat [ 3 1 0 0], L_0x55a930ad9270, L_0x55a930ad9180;
L_0x55a930ad9870 .part L_0x55a930ad90c0, 0, 1;
L_0x55a930ad9990 .part L_0x7fbd31e76e28, 0, 1;
L_0x55a930ad9d80 .part L_0x55a930ad90c0, 1, 1;
L_0x55a930ad9e60 .part L_0x7fbd31e76e28, 1, 1;
L_0x55a930ada380 .part L_0x55a930ad90c0, 2, 1;
L_0x55a930ada500 .part L_0x7fbd31e76e28, 2, 1;
L_0x55a930ae3160 .concat [ 1 1 1 1], L_0x55a930ad96c0, L_0x55a930ad9bd0, L_0x55a930ada180, o0x7fbd31ec4c88;
S_0x55a930aab520 .scope module, "adder0" "full_adder" 18 30, 10 3 0, S_0x55a930aab1f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x55a930ad9450 .functor XOR 1, L_0x55a930ad9870, L_0x55a930ad9990, C4<0>, C4<0>;
L_0x55a930ad94c0 .functor AND 1, L_0x55a930ad9450, L_0x7fbd31e76e70, C4<1>, C4<1>;
L_0x55a930ad95b0 .functor AND 1, L_0x55a930ad9870, L_0x55a930ad9990, C4<1>, C4<1>;
L_0x55a930ad96c0 .functor XOR 1, L_0x55a930ad9450, L_0x7fbd31e76e70, C4<0>, C4<0>;
L_0x55a930ad9760 .functor OR 1, L_0x55a930ad94c0, L_0x55a930ad95b0, C4<0>, C4<0>;
v0x55a930aab810_0 .net "a", 0 0, L_0x55a930ad9870;  1 drivers
v0x55a930aab8f0_0 .net "b", 0 0, L_0x55a930ad9990;  1 drivers
v0x55a930aab9b0_0 .net "ci", 0 0, L_0x7fbd31e76e70;  alias, 1 drivers
v0x55a930aaba50_0 .net "clk", 0 0, v0x55a930abf3d0_0;  alias, 1 drivers
v0x55a930aabaf0_0 .net "co", 0 0, L_0x55a930ad9760;  alias, 1 drivers
v0x55a930aabc00_0 .net "out_and1", 0 0, L_0x55a930ad94c0;  1 drivers
v0x55a930aabcc0_0 .net "out_and2", 0 0, L_0x55a930ad95b0;  1 drivers
v0x55a930aabd80_0 .net "out_xor", 0 0, L_0x55a930ad9450;  1 drivers
v0x55a930aabe40_0 .net "rst", 0 0, v0x55a930ac0500_0;  alias, 1 drivers
v0x55a930aabee0_0 .net "sum", 0 0, L_0x55a930ad96c0;  1 drivers
S_0x55a930aac0c0 .scope module, "adder1" "full_adder" 18 40, 10 3 0, S_0x55a930aab1f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x55a930ad9a30 .functor XOR 1, L_0x55a930ad9d80, L_0x55a930ad9e60, C4<0>, C4<0>;
L_0x55a930ad9aa0 .functor AND 1, L_0x55a930ad9a30, L_0x55a930ad9760, C4<1>, C4<1>;
L_0x55a930ad9b10 .functor AND 1, L_0x55a930ad9d80, L_0x55a930ad9e60, C4<1>, C4<1>;
L_0x55a930ad9bd0 .functor XOR 1, L_0x55a930ad9a30, L_0x55a930ad9760, C4<0>, C4<0>;
L_0x55a930ad9c70 .functor OR 1, L_0x55a930ad9aa0, L_0x55a930ad9b10, C4<0>, C4<0>;
v0x55a930aac320_0 .net "a", 0 0, L_0x55a930ad9d80;  1 drivers
v0x55a930aac3e0_0 .net "b", 0 0, L_0x55a930ad9e60;  1 drivers
v0x55a930aac4a0_0 .net "ci", 0 0, L_0x55a930ad9760;  alias, 1 drivers
v0x55a930aac570_0 .net "clk", 0 0, v0x55a930abf3d0_0;  alias, 1 drivers
v0x55a930aac610_0 .net "co", 0 0, L_0x55a930ad9c70;  alias, 1 drivers
v0x55a930aac700_0 .net "out_and1", 0 0, L_0x55a930ad9aa0;  1 drivers
v0x55a930aac7a0_0 .net "out_and2", 0 0, L_0x55a930ad9b10;  1 drivers
v0x55a930aac860_0 .net "out_xor", 0 0, L_0x55a930ad9a30;  1 drivers
v0x55a930aac920_0 .net "rst", 0 0, v0x55a930ac0500_0;  alias, 1 drivers
v0x55a930aacc60_0 .net "sum", 0 0, L_0x55a930ad9bd0;  1 drivers
S_0x55a930aace40 .scope module, "adder2" "full_adder" 18 50, 10 3 0, S_0x55a930aab1f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x55a930ad9f00 .functor XOR 1, L_0x55a930ada380, L_0x55a930ada500, C4<0>, C4<0>;
L_0x55a930ad9f70 .functor AND 1, L_0x55a930ad9f00, L_0x55a930ad9c70, C4<1>, C4<1>;
L_0x55a930ada0c0 .functor AND 1, L_0x55a930ada380, L_0x55a930ada500, C4<1>, C4<1>;
L_0x55a930ada180 .functor XOR 1, L_0x55a930ad9f00, L_0x55a930ad9c70, C4<0>, C4<0>;
L_0x55a930ada220 .functor OR 1, L_0x55a930ad9f70, L_0x55a930ada0c0, C4<0>, C4<0>;
v0x55a930aad080_0 .net "a", 0 0, L_0x55a930ada380;  1 drivers
v0x55a930aad140_0 .net "b", 0 0, L_0x55a930ada500;  1 drivers
v0x55a930aad200_0 .net "ci", 0 0, L_0x55a930ad9c70;  alias, 1 drivers
v0x55a930aad300_0 .net "clk", 0 0, v0x55a930abf3d0_0;  alias, 1 drivers
v0x55a930aad3a0_0 .net "co", 0 0, L_0x55a930ada220;  alias, 1 drivers
v0x55a930aad490_0 .net "out_and1", 0 0, L_0x55a930ad9f70;  1 drivers
v0x55a930aad530_0 .net "out_and2", 0 0, L_0x55a930ada0c0;  1 drivers
v0x55a930aad5f0_0 .net "out_xor", 0 0, L_0x55a930ad9f00;  1 drivers
v0x55a930aad6b0_0 .net "rst", 0 0, v0x55a930ac0500_0;  alias, 1 drivers
v0x55a930aad7e0_0 .net "sum", 0 0, L_0x55a930ada180;  1 drivers
S_0x55a930aaeb60 .scope module, "multiply_complement_second_nr" "multiply_4bits_XOR" 17 38, 18 3 0, S_0x55a930aaaef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "complement1_sel";
    .port_info 3 /INPUT 4 "a";
    .port_info 4 /INPUT 4 "b";
    .port_info 5 /INPUT 1 "ci";
    .port_info 6 /OUTPUT 1 "co";
    .port_info 7 /OUTPUT 4 "sum";
    .port_info 8 /OUTPUT 1 "complement1_finish";
L_0x7fbd31e76f90 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
L_0x55a930ada5a0 .functor XOR 4, v0x55a930abc390_0, L_0x7fbd31e76f90, C4<0000>, C4<0000>;
o0x7fbd31ec5888 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55a930ab1070_0 name=_s35
v0x55a930ab1170_0 .net *"_s7", 0 0, L_0x55a930ada610;  1 drivers
v0x55a930ab1250_0 .net *"_s9", 2 0, L_0x55a930ada700;  1 drivers
v0x55a930ab1310_0 .net "a", 3 0, v0x55a930abc390_0;  alias, 1 drivers
v0x55a930ab1400_0 .net "a_xor", 3 0, L_0x55a930ada5a0;  1 drivers
v0x55a930ab14c0_0 .net "aux1", 0 0, L_0x55a930adac50;  1 drivers
v0x55a930ab15b0_0 .net "aux2", 0 0, L_0x55a930adb1b0;  1 drivers
v0x55a930ab16a0_0 .net "aux3", 0 0, L_0x55a930adb7e0;  1 drivers
v0x55a930ab1740_0 .net "aux_xor", 3 0, L_0x7fbd31e76f90;  1 drivers
v0x55a930ab1890_0 .net "b", 3 0, L_0x7fbd31e76e28;  alias, 1 drivers
v0x55a930ab1950_0 .net "ci", 0 0, L_0x7fbd31e76e70;  alias, 1 drivers
v0x55a930ab19f0_0 .net "clk", 0 0, v0x55a930abf3d0_0;  alias, 1 drivers
o0x7fbd31ec5978 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a930ab1a90_0 .net "co", 0 0, o0x7fbd31ec5978;  0 drivers
v0x55a930ab1b30_0 .var "complement1_finish", 0 0;
v0x55a930ab1bf0_0 .net "complement1_sel", 0 0, L_0x7fbd31e76fd8;  alias, 1 drivers
L_0x7fbd31e76f48 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55a930ab1c90_0 .net "dumby", 3 0, L_0x7fbd31e76f48;  1 drivers
v0x55a930ab1d50_0 .net "rst", 0 0, v0x55a930ac0500_0;  alias, 1 drivers
v0x55a930ab1df0_0 .var "sum", 3 0;
v0x55a930ab1ed0_0 .net "sum_aux", 3 0, L_0x55a930ae3380;  1 drivers
v0x55a930ab1fb0_0 .net "sum_aux_v2", 3 0, L_0x55a930ada7a0;  1 drivers
L_0x55a930ada610 .part L_0x7fbd31e76f48, 3, 1;
L_0x55a930ada700 .part L_0x55a930ae3380, 0, 3;
L_0x55a930ada7a0 .concat [ 3 1 0 0], L_0x55a930ada700, L_0x55a930ada610;
L_0x55a930adad60 .part L_0x55a930ada5a0, 0, 1;
L_0x55a930adae80 .part L_0x7fbd31e76e28, 0, 1;
L_0x55a930adb2c0 .part L_0x55a930ada5a0, 1, 1;
L_0x55a930adb3a0 .part L_0x7fbd31e76e28, 1, 1;
L_0x55a930adb940 .part L_0x55a930ada5a0, 2, 1;
L_0x55a930adbac0 .part L_0x7fbd31e76e28, 2, 1;
L_0x55a930ae3380 .concat [ 1 1 1 1], L_0x55a930adabb0, L_0x55a930adb110, L_0x55a930adb740, o0x7fbd31ec5888;
S_0x55a930aaee40 .scope module, "adder0" "full_adder" 18 30, 10 3 0, S_0x55a930aaeb60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x55a930ada910 .functor XOR 1, L_0x55a930adad60, L_0x55a930adae80, C4<0>, C4<0>;
L_0x55a930ada9b0 .functor AND 1, L_0x55a930ada910, L_0x7fbd31e76e70, C4<1>, C4<1>;
L_0x55a930adaaa0 .functor AND 1, L_0x55a930adad60, L_0x55a930adae80, C4<1>, C4<1>;
L_0x55a930adabb0 .functor XOR 1, L_0x55a930ada910, L_0x7fbd31e76e70, C4<0>, C4<0>;
L_0x55a930adac50 .functor OR 1, L_0x55a930ada9b0, L_0x55a930adaaa0, C4<0>, C4<0>;
v0x55a930aaf0d0_0 .net "a", 0 0, L_0x55a930adad60;  1 drivers
v0x55a930aaf1b0_0 .net "b", 0 0, L_0x55a930adae80;  1 drivers
v0x55a930aaf270_0 .net "ci", 0 0, L_0x7fbd31e76e70;  alias, 1 drivers
v0x55a930aaf360_0 .net "clk", 0 0, v0x55a930abf3d0_0;  alias, 1 drivers
v0x55a930aaf400_0 .net "co", 0 0, L_0x55a930adac50;  alias, 1 drivers
v0x55a930aaf4f0_0 .net "out_and1", 0 0, L_0x55a930ada9b0;  1 drivers
v0x55a930aaf5b0_0 .net "out_and2", 0 0, L_0x55a930adaaa0;  1 drivers
v0x55a930aaf670_0 .net "out_xor", 0 0, L_0x55a930ada910;  1 drivers
v0x55a930aaf730_0 .net "rst", 0 0, v0x55a930ac0500_0;  alias, 1 drivers
v0x55a930aaf7d0_0 .net "sum", 0 0, L_0x55a930adabb0;  1 drivers
S_0x55a930aaf9b0 .scope module, "adder1" "full_adder" 18 40, 10 3 0, S_0x55a930aaeb60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x55a930adaf20 .functor XOR 1, L_0x55a930adb2c0, L_0x55a930adb3a0, C4<0>, C4<0>;
L_0x55a930adaf90 .functor AND 1, L_0x55a930adaf20, L_0x55a930adac50, C4<1>, C4<1>;
L_0x55a930adb050 .functor AND 1, L_0x55a930adb2c0, L_0x55a930adb3a0, C4<1>, C4<1>;
L_0x55a930adb110 .functor XOR 1, L_0x55a930adaf20, L_0x55a930adac50, C4<0>, C4<0>;
L_0x55a930adb1b0 .functor OR 1, L_0x55a930adaf90, L_0x55a930adb050, C4<0>, C4<0>;
v0x55a930aafc10_0 .net "a", 0 0, L_0x55a930adb2c0;  1 drivers
v0x55a930aafcd0_0 .net "b", 0 0, L_0x55a930adb3a0;  1 drivers
v0x55a930aafd90_0 .net "ci", 0 0, L_0x55a930adac50;  alias, 1 drivers
v0x55a930aafe30_0 .net "clk", 0 0, v0x55a930abf3d0_0;  alias, 1 drivers
v0x55a930aafed0_0 .net "co", 0 0, L_0x55a930adb1b0;  alias, 1 drivers
v0x55a930aaffc0_0 .net "out_and1", 0 0, L_0x55a930adaf90;  1 drivers
v0x55a930ab0060_0 .net "out_and2", 0 0, L_0x55a930adb050;  1 drivers
v0x55a930ab0120_0 .net "out_xor", 0 0, L_0x55a930adaf20;  1 drivers
v0x55a930ab01e0_0 .net "rst", 0 0, v0x55a930ac0500_0;  alias, 1 drivers
v0x55a930ab0310_0 .net "sum", 0 0, L_0x55a930adb110;  1 drivers
S_0x55a930ab04f0 .scope module, "adder2" "full_adder" 18 50, 10 3 0, S_0x55a930aaeb60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x55a930adb550 .functor XOR 1, L_0x55a930adb940, L_0x55a930adbac0, C4<0>, C4<0>;
L_0x55a930adb5c0 .functor AND 1, L_0x55a930adb550, L_0x55a930adb1b0, C4<1>, C4<1>;
L_0x55a930adb680 .functor AND 1, L_0x55a930adb940, L_0x55a930adbac0, C4<1>, C4<1>;
L_0x55a930adb740 .functor XOR 1, L_0x55a930adb550, L_0x55a930adb1b0, C4<0>, C4<0>;
L_0x55a930adb7e0 .functor OR 1, L_0x55a930adb5c0, L_0x55a930adb680, C4<0>, C4<0>;
v0x55a930ab0730_0 .net "a", 0 0, L_0x55a930adb940;  1 drivers
v0x55a930ab07f0_0 .net "b", 0 0, L_0x55a930adbac0;  1 drivers
v0x55a930ab08b0_0 .net "ci", 0 0, L_0x55a930adb1b0;  alias, 1 drivers
v0x55a930ab09b0_0 .net "clk", 0 0, v0x55a930abf3d0_0;  alias, 1 drivers
v0x55a930ab0a50_0 .net "co", 0 0, L_0x55a930adb7e0;  alias, 1 drivers
v0x55a930ab0b40_0 .net "out_and1", 0 0, L_0x55a930adb5c0;  1 drivers
v0x55a930ab0be0_0 .net "out_and2", 0 0, L_0x55a930adb680;  1 drivers
v0x55a930ab0ca0_0 .net "out_xor", 0 0, L_0x55a930adb550;  1 drivers
v0x55a930ab0d60_0 .net "rst", 0 0, v0x55a930ac0500_0;  alias, 1 drivers
v0x55a930ab0e90_0 .net "sum", 0 0, L_0x55a930adb740;  1 drivers
S_0x55a930ab2e10 .scope module, "multiply_complement_result" "multiply_8bits_XOR" 16 37, 19 3 0, S_0x55a930aaac90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "complement1_sel";
    .port_info 3 /INPUT 8 "a";
    .port_info 4 /INPUT 8 "b";
    .port_info 5 /INPUT 1 "ci";
    .port_info 6 /OUTPUT 1 "co";
    .port_info 7 /OUTPUT 8 "sum";
    .port_info 8 /OUTPUT 1 "complement1_finish";
L_0x7fbd31e77068 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
L_0x55a930adbb60 .functor XOR 8, v0x55a930aba730_0, L_0x7fbd31e77068, C4<00000000>, C4<00000000>;
v0x55a930ab8cd0_0 .net "a", 7 0, v0x55a930aba730_0;  1 drivers
v0x55a930ab8dd0_0 .net "a_xor", 7 0, L_0x55a930adbb60;  1 drivers
v0x55a930ab8eb0_0 .net "aux1", 0 0, L_0x55a930adbf80;  1 drivers
v0x55a930ab8f50_0 .net "aux2", 0 0, L_0x55a930adc540;  1 drivers
v0x55a930ab9040_0 .net "aux3", 0 0, L_0x55a930adcb30;  1 drivers
v0x55a930ab9180_0 .net "aux4", 0 0, L_0x55a930add120;  1 drivers
v0x55a930ab9270_0 .net "aux5", 0 0, L_0x55a930add750;  1 drivers
v0x55a930ab9360_0 .net "aux6", 0 0, L_0x55a930addd00;  1 drivers
v0x55a930ab9450_0 .net "aux7", 0 0, L_0x55a930ade310;  1 drivers
v0x55a930ab9580_0 .net "aux8", 0 0, L_0x55a930ade940;  1 drivers
v0x55a930ab9620_0 .net "aux_xor", 7 0, L_0x7fbd31e77068;  1 drivers
L_0x7fbd31e770b0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55a930ab96c0_0 .net "b", 7 0, L_0x7fbd31e770b0;  1 drivers
L_0x7fbd31e770f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55a930ab97a0_0 .net "ci", 0 0, L_0x7fbd31e770f8;  1 drivers
v0x55a930ab9840_0 .net "clk", 0 0, v0x55a930abf3d0_0;  alias, 1 drivers
o0x7fbd31ec7448 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a930ab98e0_0 .net "co", 0 0, o0x7fbd31ec7448;  0 drivers
v0x55a930ab9980_0 .var "complement1_finish", 0 0;
v0x55a930ab9a40_0 .net "complement1_sel", 0 0, v0x55a930abaa10_0;  1 drivers
L_0x7fbd31e77020 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55a930ab9c10_0 .net "dumby", 7 0, L_0x7fbd31e77020;  1 drivers
v0x55a930ab9cf0_0 .net "rst", 0 0, v0x55a930ac0500_0;  alias, 1 drivers
v0x55a930aba1a0_0 .var "sum", 7 0;
v0x55a930aba260_0 .net "sum_aux", 7 0, L_0x55a930aded80;  1 drivers
L_0x55a930adc090 .part L_0x55a930adbb60, 0, 1;
L_0x55a930adc180 .part L_0x7fbd31e770b0, 0, 1;
L_0x55a930adc650 .part L_0x55a930adbb60, 1, 1;
L_0x55a930adc6f0 .part L_0x7fbd31e770b0, 1, 1;
L_0x55a930adcc40 .part L_0x55a930adbb60, 2, 1;
L_0x55a930adcd70 .part L_0x7fbd31e770b0, 2, 1;
L_0x55a930add230 .part L_0x55a930adbb60, 3, 1;
L_0x55a930add2d0 .part L_0x7fbd31e770b0, 3, 1;
L_0x55a930add860 .part L_0x55a930adbb60, 4, 1;
L_0x55a930add900 .part L_0x7fbd31e770b0, 4, 1;
L_0x55a930adde10 .part L_0x55a930adbb60, 5, 1;
L_0x55a930addeb0 .part L_0x7fbd31e770b0, 5, 1;
L_0x55a930ade420 .part L_0x55a930adbb60, 6, 1;
L_0x55a930ade5d0 .part L_0x7fbd31e770b0, 6, 1;
L_0x55a930adeaa0 .part L_0x55a930adbb60, 7, 1;
L_0x55a930adeb40 .part L_0x7fbd31e770b0, 7, 1;
LS_0x55a930aded80_0_0 .concat8 [ 1 1 1 1], L_0x55a930adbee0, L_0x55a930adc4a0, L_0x55a930adca90, L_0x55a930add080;
LS_0x55a930aded80_0_4 .concat8 [ 1 1 1 1], L_0x55a930add6b0, L_0x55a930addc60, L_0x55a930ade270, L_0x55a930ade8a0;
L_0x55a930aded80 .concat8 [ 4 4 0 0], LS_0x55a930aded80_0_0, LS_0x55a930aded80_0_4;
S_0x55a930ab30f0 .scope module, "adder0" "full_adder" 19 35, 10 3 0, S_0x55a930ab2e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x55a930adbc20 .functor XOR 1, L_0x55a930adc090, L_0x55a930adc180, C4<0>, C4<0>;
L_0x55a930adbc90 .functor AND 1, L_0x55a930adbc20, L_0x7fbd31e770f8, C4<1>, C4<1>;
L_0x55a930adbdd0 .functor AND 1, L_0x55a930adc090, L_0x55a930adc180, C4<1>, C4<1>;
L_0x55a930adbee0 .functor XOR 1, L_0x55a930adbc20, L_0x7fbd31e770f8, C4<0>, C4<0>;
L_0x55a930adbf80 .functor OR 1, L_0x55a930adbc90, L_0x55a930adbdd0, C4<0>, C4<0>;
v0x55a930ab3380_0 .net "a", 0 0, L_0x55a930adc090;  1 drivers
v0x55a930ab3460_0 .net "b", 0 0, L_0x55a930adc180;  1 drivers
v0x55a930ab3520_0 .net "ci", 0 0, L_0x7fbd31e770f8;  alias, 1 drivers
v0x55a930ab35c0_0 .net "clk", 0 0, v0x55a930abf3d0_0;  alias, 1 drivers
v0x55a930ab3660_0 .net "co", 0 0, L_0x55a930adbf80;  alias, 1 drivers
v0x55a930ab3770_0 .net "out_and1", 0 0, L_0x55a930adbc90;  1 drivers
v0x55a930ab3830_0 .net "out_and2", 0 0, L_0x55a930adbdd0;  1 drivers
v0x55a930ab38f0_0 .net "out_xor", 0 0, L_0x55a930adbc20;  1 drivers
v0x55a930ab39b0_0 .net "rst", 0 0, v0x55a930ac0500_0;  alias, 1 drivers
v0x55a930ab3ae0_0 .net "sum", 0 0, L_0x55a930adbee0;  1 drivers
S_0x55a930ab3cc0 .scope module, "adder1" "full_adder" 19 45, 10 3 0, S_0x55a930ab2e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x55a930adc220 .functor XOR 1, L_0x55a930adc650, L_0x55a930adc6f0, C4<0>, C4<0>;
L_0x55a930adc290 .functor AND 1, L_0x55a930adc220, L_0x55a930adbf80, C4<1>, C4<1>;
L_0x55a930adc3e0 .functor AND 1, L_0x55a930adc650, L_0x55a930adc6f0, C4<1>, C4<1>;
L_0x55a930adc4a0 .functor XOR 1, L_0x55a930adc220, L_0x55a930adbf80, C4<0>, C4<0>;
L_0x55a930adc540 .functor OR 1, L_0x55a930adc290, L_0x55a930adc3e0, C4<0>, C4<0>;
v0x55a930ab3f20_0 .net "a", 0 0, L_0x55a930adc650;  1 drivers
v0x55a930ab3fe0_0 .net "b", 0 0, L_0x55a930adc6f0;  1 drivers
v0x55a930ab40a0_0 .net "ci", 0 0, L_0x55a930adbf80;  alias, 1 drivers
v0x55a930ab4140_0 .net "clk", 0 0, v0x55a930abf3d0_0;  alias, 1 drivers
v0x55a930ab41e0_0 .net "co", 0 0, L_0x55a930adc540;  alias, 1 drivers
v0x55a930ab42d0_0 .net "out_and1", 0 0, L_0x55a930adc290;  1 drivers
v0x55a930ab4370_0 .net "out_and2", 0 0, L_0x55a930adc3e0;  1 drivers
v0x55a930ab4430_0 .net "out_xor", 0 0, L_0x55a930adc220;  1 drivers
v0x55a930ab44f0_0 .net "rst", 0 0, v0x55a930ac0500_0;  alias, 1 drivers
v0x55a930ab4620_0 .net "sum", 0 0, L_0x55a930adc4a0;  1 drivers
S_0x55a930ab4800 .scope module, "adder2" "full_adder" 19 55, 10 3 0, S_0x55a930ab2e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x55a930adc810 .functor XOR 1, L_0x55a930adcc40, L_0x55a930adcd70, C4<0>, C4<0>;
L_0x55a930adc880 .functor AND 1, L_0x55a930adc810, L_0x55a930adc540, C4<1>, C4<1>;
L_0x55a930adc9d0 .functor AND 1, L_0x55a930adcc40, L_0x55a930adcd70, C4<1>, C4<1>;
L_0x55a930adca90 .functor XOR 1, L_0x55a930adc810, L_0x55a930adc540, C4<0>, C4<0>;
L_0x55a930adcb30 .functor OR 1, L_0x55a930adc880, L_0x55a930adc9d0, C4<0>, C4<0>;
v0x55a930ab4a40_0 .net "a", 0 0, L_0x55a930adcc40;  1 drivers
v0x55a930ab4b00_0 .net "b", 0 0, L_0x55a930adcd70;  1 drivers
v0x55a930ab4bc0_0 .net "ci", 0 0, L_0x55a930adc540;  alias, 1 drivers
v0x55a930ab4cc0_0 .net "clk", 0 0, v0x55a930abf3d0_0;  alias, 1 drivers
v0x55a930ab4d60_0 .net "co", 0 0, L_0x55a930adcb30;  alias, 1 drivers
v0x55a930ab4e50_0 .net "out_and1", 0 0, L_0x55a930adc880;  1 drivers
v0x55a930ab4ef0_0 .net "out_and2", 0 0, L_0x55a930adc9d0;  1 drivers
v0x55a930ab4fb0_0 .net "out_xor", 0 0, L_0x55a930adc810;  1 drivers
v0x55a930ab5070_0 .net "rst", 0 0, v0x55a930ac0500_0;  alias, 1 drivers
v0x55a930ab51a0_0 .net "sum", 0 0, L_0x55a930adca90;  1 drivers
S_0x55a930ab5380 .scope module, "adder3" "full_adder" 19 65, 10 3 0, S_0x55a930ab2e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x55a930adce50 .functor XOR 1, L_0x55a930add230, L_0x55a930add2d0, C4<0>, C4<0>;
L_0x55a930adcec0 .functor AND 1, L_0x55a930adce50, L_0x55a930adcb30, C4<1>, C4<1>;
L_0x55a930adcfc0 .functor AND 1, L_0x55a930add230, L_0x55a930add2d0, C4<1>, C4<1>;
L_0x55a930add080 .functor XOR 1, L_0x55a930adce50, L_0x55a930adcb30, C4<0>, C4<0>;
L_0x55a930add120 .functor OR 1, L_0x55a930adcec0, L_0x55a930adcfc0, C4<0>, C4<0>;
v0x55a930ab55c0_0 .net "a", 0 0, L_0x55a930add230;  1 drivers
v0x55a930ab56a0_0 .net "b", 0 0, L_0x55a930add2d0;  1 drivers
v0x55a930ab5760_0 .net "ci", 0 0, L_0x55a930adcb30;  alias, 1 drivers
v0x55a930ab5830_0 .net "clk", 0 0, v0x55a930abf3d0_0;  alias, 1 drivers
v0x55a930ab58d0_0 .net "co", 0 0, L_0x55a930add120;  alias, 1 drivers
v0x55a930ab59c0_0 .net "out_and1", 0 0, L_0x55a930adcec0;  1 drivers
v0x55a930ab5a60_0 .net "out_and2", 0 0, L_0x55a930adcfc0;  1 drivers
v0x55a930ab5b20_0 .net "out_xor", 0 0, L_0x55a930adce50;  1 drivers
v0x55a930ab5be0_0 .net "rst", 0 0, v0x55a930ac0500_0;  alias, 1 drivers
v0x55a930ab5d10_0 .net "sum", 0 0, L_0x55a930add080;  1 drivers
S_0x55a930ab5ef0 .scope module, "adder4" "full_adder" 19 75, 10 3 0, S_0x55a930ab2e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x55a930add450 .functor XOR 1, L_0x55a930add860, L_0x55a930add900, C4<0>, C4<0>;
L_0x55a930add4c0 .functor AND 1, L_0x55a930add450, L_0x55a930add120, C4<1>, C4<1>;
L_0x55a930add5f0 .functor AND 1, L_0x55a930add860, L_0x55a930add900, C4<1>, C4<1>;
L_0x55a930add6b0 .functor XOR 1, L_0x55a930add450, L_0x55a930add120, C4<0>, C4<0>;
L_0x55a930add750 .functor OR 1, L_0x55a930add4c0, L_0x55a930add5f0, C4<0>, C4<0>;
v0x55a930ab6180_0 .net "a", 0 0, L_0x55a930add860;  1 drivers
v0x55a930ab6260_0 .net "b", 0 0, L_0x55a930add900;  1 drivers
v0x55a930ab6320_0 .net "ci", 0 0, L_0x55a930add120;  alias, 1 drivers
v0x55a930ab63c0_0 .net "clk", 0 0, v0x55a930abf3d0_0;  alias, 1 drivers
v0x55a930ab6460_0 .net "co", 0 0, L_0x55a930add750;  alias, 1 drivers
v0x55a930ab6550_0 .net "out_and1", 0 0, L_0x55a930add4c0;  1 drivers
v0x55a930ab65f0_0 .net "out_and2", 0 0, L_0x55a930add5f0;  1 drivers
v0x55a930ab66b0_0 .net "out_xor", 0 0, L_0x55a930add450;  1 drivers
v0x55a930ab6770_0 .net "rst", 0 0, v0x55a930ac0500_0;  alias, 1 drivers
v0x55a930ab68a0_0 .net "sum", 0 0, L_0x55a930add6b0;  1 drivers
S_0x55a930ab6a80 .scope module, "adder5" "full_adder" 19 85, 10 3 0, S_0x55a930ab2e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x55a930adda00 .functor XOR 1, L_0x55a930adde10, L_0x55a930addeb0, C4<0>, C4<0>;
L_0x55a930adda70 .functor AND 1, L_0x55a930adda00, L_0x55a930add750, C4<1>, C4<1>;
L_0x55a930addba0 .functor AND 1, L_0x55a930adde10, L_0x55a930addeb0, C4<1>, C4<1>;
L_0x55a930addc60 .functor XOR 1, L_0x55a930adda00, L_0x55a930add750, C4<0>, C4<0>;
L_0x55a930addd00 .functor OR 1, L_0x55a930adda70, L_0x55a930addba0, C4<0>, C4<0>;
v0x55a930ab6cc0_0 .net "a", 0 0, L_0x55a930adde10;  1 drivers
v0x55a930ab6da0_0 .net "b", 0 0, L_0x55a930addeb0;  1 drivers
v0x55a930ab6e60_0 .net "ci", 0 0, L_0x55a930add750;  alias, 1 drivers
v0x55a930ab6f30_0 .net "clk", 0 0, v0x55a930abf3d0_0;  alias, 1 drivers
v0x55a930ab6fd0_0 .net "co", 0 0, L_0x55a930addd00;  alias, 1 drivers
v0x55a930ab70c0_0 .net "out_and1", 0 0, L_0x55a930adda70;  1 drivers
v0x55a930ab7160_0 .net "out_and2", 0 0, L_0x55a930addba0;  1 drivers
v0x55a930ab7220_0 .net "out_xor", 0 0, L_0x55a930adda00;  1 drivers
v0x55a930ab72e0_0 .net "rst", 0 0, v0x55a930ac0500_0;  alias, 1 drivers
v0x55a930ab7410_0 .net "sum", 0 0, L_0x55a930addc60;  1 drivers
S_0x55a930ab75f0 .scope module, "adder6" "full_adder" 19 95, 10 3 0, S_0x55a930ab2e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x55a930addfc0 .functor XOR 1, L_0x55a930ade420, L_0x55a930ade5d0, C4<0>, C4<0>;
L_0x55a930ade030 .functor AND 1, L_0x55a930addfc0, L_0x55a930addd00, C4<1>, C4<1>;
L_0x55a930ade1b0 .functor AND 1, L_0x55a930ade420, L_0x55a930ade5d0, C4<1>, C4<1>;
L_0x55a930ade270 .functor XOR 1, L_0x55a930addfc0, L_0x55a930addd00, C4<0>, C4<0>;
L_0x55a930ade310 .functor OR 1, L_0x55a930ade030, L_0x55a930ade1b0, C4<0>, C4<0>;
v0x55a930ab7830_0 .net "a", 0 0, L_0x55a930ade420;  1 drivers
v0x55a930ab7910_0 .net "b", 0 0, L_0x55a930ade5d0;  1 drivers
v0x55a930ab79d0_0 .net "ci", 0 0, L_0x55a930addd00;  alias, 1 drivers
v0x55a930ab7aa0_0 .net "clk", 0 0, v0x55a930abf3d0_0;  alias, 1 drivers
v0x55a930ab7b40_0 .net "co", 0 0, L_0x55a930ade310;  alias, 1 drivers
v0x55a930ab7c30_0 .net "out_and1", 0 0, L_0x55a930ade030;  1 drivers
v0x55a930ab7cd0_0 .net "out_and2", 0 0, L_0x55a930ade1b0;  1 drivers
v0x55a930ab7d90_0 .net "out_xor", 0 0, L_0x55a930addfc0;  1 drivers
v0x55a930ab7e50_0 .net "rst", 0 0, v0x55a930ac0500_0;  alias, 1 drivers
v0x55a930ab7f80_0 .net "sum", 0 0, L_0x55a930ade270;  1 drivers
S_0x55a930ab8160 .scope module, "adder7" "full_adder" 19 105, 10 3 0, S_0x55a930ab2e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x55a930addf50 .functor XOR 1, L_0x55a930adeaa0, L_0x55a930adeb40, C4<0>, C4<0>;
L_0x55a930ade6f0 .functor AND 1, L_0x55a930addf50, L_0x55a930ade310, C4<1>, C4<1>;
L_0x55a930ade7e0 .functor AND 1, L_0x55a930adeaa0, L_0x55a930adeb40, C4<1>, C4<1>;
L_0x55a930ade8a0 .functor XOR 1, L_0x55a930addf50, L_0x55a930ade310, C4<0>, C4<0>;
L_0x55a930ade940 .functor OR 1, L_0x55a930ade6f0, L_0x55a930ade7e0, C4<0>, C4<0>;
v0x55a930ab83a0_0 .net "a", 0 0, L_0x55a930adeaa0;  1 drivers
v0x55a930ab8480_0 .net "b", 0 0, L_0x55a930adeb40;  1 drivers
v0x55a930ab8540_0 .net "ci", 0 0, L_0x55a930ade310;  alias, 1 drivers
v0x55a930ab8610_0 .net "clk", 0 0, v0x55a930abf3d0_0;  alias, 1 drivers
v0x55a930ab86b0_0 .net "co", 0 0, L_0x55a930ade940;  alias, 1 drivers
v0x55a930ab87a0_0 .net "out_and1", 0 0, L_0x55a930ade6f0;  1 drivers
v0x55a930ab8840_0 .net "out_and2", 0 0, L_0x55a930ade7e0;  1 drivers
v0x55a930ab8900_0 .net "out_xor", 0 0, L_0x55a930addf50;  1 drivers
v0x55a930ab89c0_0 .net "rst", 0 0, v0x55a930ac0500_0;  alias, 1 drivers
v0x55a930ab8af0_0 .net "sum", 0 0, L_0x55a930ade8a0;  1 drivers
S_0x55a930abc5f0 .scope module, "regf" "xregf" 6 114, 20 4 0, S_0x55a930a97ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 4 "addr";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
v0x55a930abc820_0 .net *"_s0", 31 0, L_0x55a930ad6d80;  1 drivers
v0x55a930abc920_0 .net *"_s2", 5 0, L_0x55a930ad6e50;  1 drivers
L_0x7fbd31e76c30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55a930abca00_0 .net *"_s5", 1 0, L_0x7fbd31e76c30;  1 drivers
L_0x7fbd31e76c78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a930abcac0_0 .net/2u *"_s6", 31 0, L_0x7fbd31e76c78;  1 drivers
v0x55a930abcba0_0 .net "addr", 3 0, L_0x55a930ad7100;  1 drivers
v0x55a930abcc80_0 .net "clk", 0 0, v0x55a930abf3d0_0;  alias, 1 drivers
v0x55a930abcd20_0 .net "data_in", 31 0, L_0x55a930ad6700;  alias, 1 drivers
v0x55a930abce30_0 .net "data_out", 31 0, L_0x55a930ad6fc0;  alias, 1 drivers
v0x55a930abcef0 .array "regf", 0 15, 31 0;
v0x55a930abd2b0_0 .net "sel", 0 0, v0x55a930a8d1a0_0;  alias, 1 drivers
v0x55a930abd350_0 .net "we", 0 0, L_0x55a930ad6690;  alias, 1 drivers
L_0x55a930ad6d80 .array/port v0x55a930abcef0, L_0x55a930ad6e50;
L_0x55a930ad6e50 .concat [ 4 2 0 0], L_0x55a930ad7100, L_0x7fbd31e76c30;
L_0x55a930ad6fc0 .functor MUXZ 32, L_0x7fbd31e76c78, L_0x55a930ad6d80, v0x55a930a8d1a0_0, C4<>;
    .scope S_0x55a930a983e0;
T_0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55a930a53b80_0, 0, 2;
    %end;
    .thread T_0, $init;
    .scope S_0x55a930a983e0;
T_1 ;
    %wait E_0x55a930a9ce90;
    %load/vec4 v0x55a930a5a830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55a930a5cd20_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55a930a57ab0_0;
    %load/vec4 v0x55a930a5eba0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55a930a5ee90_0;
    %assign/vec4 v0x55a930a5cd20_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55a930a983e0;
T_2 ;
    %wait E_0x55a930a9ce90;
    %load/vec4 v0x55a930a5a830_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x55a930a5c9d0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55a930a5c9d0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x55a930a5c9d0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55a930a983e0;
T_3 ;
    %wait E_0x55a930a02c90;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x55a930a82580_0, 0, 12;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55a930a5eae0_0, 0, 4;
T_3.0 ;
    %load/vec4 v0x55a930a5eae0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_3.1, 5;
    %load/vec4 v0x55a930a82580_0;
    %parti/s 11, 0, 2;
    %load/vec4 v0x55a930a5cd20_0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x55a930a5eae0_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a930a82580_0, 0, 12;
    %load/vec4 v0x55a930a5eae0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_get/vec4 5;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x55a930a82580_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x55a930a82580_0;
    %parti/s 4, 0, 2;
    %addi 3, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55a930a82580_0, 4, 4;
T_3.2 ;
    %load/vec4 v0x55a930a5eae0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_get/vec4 5;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x55a930a82580_0;
    %parti/s 4, 4, 4;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x55a930a82580_0;
    %parti/s 4, 4, 4;
    %addi 3, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55a930a82580_0, 4, 4;
T_3.4 ;
    %load/vec4 v0x55a930a5eae0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_get/vec4 5;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x55a930a82580_0;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v0x55a930a82580_0;
    %parti/s 4, 8, 5;
    %addi 3, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55a930a82580_0, 4, 4;
T_3.6 ;
    %load/vec4 v0x55a930a5eae0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x55a930a5eae0_0, 0, 4;
    %jmp T_3.0;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55a930a983e0;
T_4 ;
    %wait E_0x55a930a80380;
    %load/vec4 v0x55a930a846f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x55a930a60c50_0, 0, 8;
    %jmp T_4.20;
T_4.0 ;
    %pushi/vec4 192, 0, 8;
    %store/vec4 v0x55a930a60c50_0, 0, 8;
    %jmp T_4.20;
T_4.1 ;
    %pushi/vec4 249, 0, 8;
    %store/vec4 v0x55a930a60c50_0, 0, 8;
    %jmp T_4.20;
T_4.2 ;
    %pushi/vec4 164, 0, 8;
    %store/vec4 v0x55a930a60c50_0, 0, 8;
    %jmp T_4.20;
T_4.3 ;
    %pushi/vec4 176, 0, 8;
    %store/vec4 v0x55a930a60c50_0, 0, 8;
    %jmp T_4.20;
T_4.4 ;
    %pushi/vec4 153, 0, 8;
    %store/vec4 v0x55a930a60c50_0, 0, 8;
    %jmp T_4.20;
T_4.5 ;
    %pushi/vec4 146, 0, 8;
    %store/vec4 v0x55a930a60c50_0, 0, 8;
    %jmp T_4.20;
T_4.6 ;
    %pushi/vec4 130, 0, 8;
    %store/vec4 v0x55a930a60c50_0, 0, 8;
    %jmp T_4.20;
T_4.7 ;
    %pushi/vec4 248, 0, 8;
    %store/vec4 v0x55a930a60c50_0, 0, 8;
    %jmp T_4.20;
T_4.8 ;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x55a930a60c50_0, 0, 8;
    %jmp T_4.20;
T_4.9 ;
    %pushi/vec4 144, 0, 8;
    %store/vec4 v0x55a930a60c50_0, 0, 8;
    %jmp T_4.20;
T_4.10 ;
    %pushi/vec4 191, 0, 8;
    %store/vec4 v0x55a930a60c50_0, 0, 8;
    %jmp T_4.20;
T_4.11 ;
    %pushi/vec4 192, 0, 8;
    %store/vec4 v0x55a930a60c50_0, 0, 8;
    %jmp T_4.20;
T_4.12 ;
    %pushi/vec4 175, 0, 8;
    %store/vec4 v0x55a930a60c50_0, 0, 8;
    %jmp T_4.20;
T_4.13 ;
    %pushi/vec4 134, 0, 8;
    %store/vec4 v0x55a930a60c50_0, 0, 8;
    %jmp T_4.20;
T_4.14 ;
    %pushi/vec4 140, 0, 8;
    %store/vec4 v0x55a930a60c50_0, 0, 8;
    %jmp T_4.20;
T_4.15 ;
    %pushi/vec4 193, 0, 8;
    %store/vec4 v0x55a930a60c50_0, 0, 8;
    %jmp T_4.20;
T_4.16 ;
    %pushi/vec4 136, 0, 8;
    %store/vec4 v0x55a930a60c50_0, 0, 8;
    %jmp T_4.20;
T_4.17 ;
    %pushi/vec4 199, 0, 8;
    %store/vec4 v0x55a930a60c50_0, 0, 8;
    %jmp T_4.20;
T_4.18 ;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x55a930a60c50_0, 0, 8;
    %jmp T_4.20;
T_4.20 ;
    %pop/vec4 1;
    %load/vec4 v0x55a930a53b80_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_4.21, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55a930a60c50_0, 4, 1;
T_4.21 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55a930a983e0;
T_5 ;
    %wait E_0x55a930a80820;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55a930a53b80_0, 0, 2;
    %load/vec4 v0x55a930a8b3e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x55a930a67c10_0, 0, 4;
    %load/vec4 v0x55a930a5c910_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_5.5, 4;
    %load/vec4 v0x55a930a82580_0;
    %parti/s 4, 0, 2;
    %pad/u 5;
    %store/vec4 v0x55a930a846f0_0, 0, 5;
    %jmp T_5.6;
T_5.5 ;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x55a930a846f0_0, 0, 5;
T_5.6 ;
    %jmp T_5.4;
T_5.1 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x55a930a67c10_0, 0, 4;
    %load/vec4 v0x55a930a5c910_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_5.7, 4;
    %load/vec4 v0x55a930a60d30_0;
    %load/vec4 v0x55a930a8b3e0_0;
    %cmp/e;
    %jmp/0xz  T_5.9, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55a930a53b80_0, 0, 2;
T_5.9 ;
    %load/vec4 v0x55a930a82580_0;
    %parti/s 4, 4, 4;
    %pad/u 5;
    %store/vec4 v0x55a930a846f0_0, 0, 5;
    %jmp T_5.8;
T_5.7 ;
    %load/vec4 v0x55a930a5c910_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_5.11, 4;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x55a930a846f0_0, 0, 5;
    %jmp T_5.12;
T_5.11 ;
    %load/vec4 v0x55a930a5c910_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_5.13, 4;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x55a930a846f0_0, 0, 5;
    %jmp T_5.14;
T_5.13 ;
    %load/vec4 v0x55a930a5c910_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_5.15, 4;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x55a930a846f0_0, 0, 5;
T_5.15 ;
T_5.14 ;
T_5.12 ;
T_5.8 ;
    %jmp T_5.4;
T_5.2 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x55a930a67c10_0, 0, 4;
    %load/vec4 v0x55a930a5c910_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_5.17, 4;
    %load/vec4 v0x55a930a60d30_0;
    %load/vec4 v0x55a930a8b3e0_0;
    %cmp/e;
    %jmp/0xz  T_5.19, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55a930a53b80_0, 0, 2;
T_5.19 ;
    %load/vec4 v0x55a930a82580_0;
    %parti/s 4, 8, 5;
    %pad/u 5;
    %store/vec4 v0x55a930a846f0_0, 0, 5;
    %jmp T_5.18;
T_5.17 ;
    %load/vec4 v0x55a930a5c910_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_5.21, 4;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x55a930a846f0_0, 0, 5;
    %jmp T_5.22;
T_5.21 ;
    %load/vec4 v0x55a930a5c910_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_5.23, 4;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x55a930a846f0_0, 0, 5;
    %jmp T_5.24;
T_5.23 ;
    %load/vec4 v0x55a930a5c910_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_5.25, 4;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x55a930a846f0_0, 0, 5;
T_5.25 ;
T_5.24 ;
T_5.22 ;
T_5.18 ;
    %jmp T_5.4;
T_5.3 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55a930a67c10_0, 0, 4;
    %load/vec4 v0x55a930a5c910_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_5.27, 4;
    %load/vec4 v0x55a930a5a8f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.29, 4;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x55a930a846f0_0, 0, 5;
    %jmp T_5.30;
T_5.29 ;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x55a930a846f0_0, 0, 5;
T_5.30 ;
    %jmp T_5.28;
T_5.27 ;
    %load/vec4 v0x55a930a5c910_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_5.31, 4;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x55a930a846f0_0, 0, 5;
    %jmp T_5.32;
T_5.31 ;
    %load/vec4 v0x55a930a5c910_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_5.33, 4;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x55a930a846f0_0, 0, 5;
    %jmp T_5.34;
T_5.33 ;
    %load/vec4 v0x55a930a5c910_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_5.35, 4;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x55a930a846f0_0, 0, 5;
T_5.35 ;
T_5.34 ;
T_5.32 ;
T_5.28 ;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55a930a96ee0;
T_6 ;
    %wait E_0x55a930a9ce10;
    %load/vec4 v0x55a930a51690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a930a53790_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55a930a53850_0;
    %load/vec4 v0x55a930a51730_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a930a53790_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55a930981e60;
T_7 ;
    %wait E_0x55a930951820;
    %load/vec4 v0x55a930aa43e0_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x55a930aa43e0_0;
    %pad/u 32;
    %cmpi/e 11, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x55a930aa4f70_0;
    %parti/s 10, 0, 2;
    %store/vec4 v0x55a930aa4020_0, 0, 10;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55a930aa3b60_0;
    %parti/s 10, 0, 2;
    %store/vec4 v0x55a930aa4020_0, 0, 10;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55a930981e60;
T_8 ;
    %wait E_0x55a930951790;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a930aa44c0_0, 0, 32;
    %load/vec4 v0x55a930aa3f60_0;
    %flag_set/vec4 8;
    %load/vec4 v0x55a930aa3520_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_8.0, 9;
    %load/vec4 v0x55a930aa4020_0;
    %pad/u 32;
    %cmpi/e 528, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x55a930aa4f70_0;
    %store/vec4 v0x55a930aa44c0_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x55a930aa4020_0;
    %pad/u 32;
    %cmpi/e 529, 0, 32;
    %jmp/0xz  T_8.4, 4;
    %load/vec4 v0x55a930aa5050_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %or;
    %store/vec4 v0x55a930aa44c0_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x55a930aa3c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x55a930aa3b60_0;
    %store/vec4 v0x55a930aa44c0_0, 0, 32;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x55a930aa4270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %load/vec4 v0x55a930aa40e0_0;
    %store/vec4 v0x55a930aa44c0_0, 0, 32;
T_8.8 ;
T_8.7 ;
T_8.5 ;
T_8.3 ;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55a930981e60;
T_9 ;
    %wait E_0x55a9309cfe30;
    %load/vec4 v0x55a930aa5130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55a930aa45a0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55a930aa45a0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x55a930aa45a0_0, 0;
    %load/vec4 v0x55a930aa43e0_0;
    %pad/u 32;
    %pushi/vec4 12, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a930aa4680_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x55a930aa3b60_0;
    %parti/s 10, 0, 2;
    %pad/u 9;
    %assign/vec4 v0x55a930aa45a0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x55a930aa43e0_0;
    %pad/u 32;
    %pushi/vec4 14, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a930aa4680_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x55a930aa3b60_0;
    %parti/s 10, 0, 2;
    %pad/u 9;
    %assign/vec4 v0x55a930aa45a0_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x55a930aa43e0_0;
    %pad/u 32;
    %pushi/vec4 13, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a930aa4680_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x55a930aa4f70_0;
    %parti/s 10, 0, 2;
    %pad/u 9;
    %assign/vec4 v0x55a930aa45a0_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x55a930aa43e0_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a930aa4680_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.8, 8;
    %load/vec4 v0x55a930aa4f70_0;
    %parti/s 10, 0, 2;
    %pad/u 9;
    %assign/vec4 v0x55a930aa45a0_0, 0;
T_9.8 ;
T_9.7 ;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55a930981e60;
T_10 ;
    %wait E_0x55a9309cfe30;
    %load/vec4 v0x55a930aa5130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a930aa4680_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55a930aa3f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x55a930aa44c0_0;
    %assign/vec4 v0x55a930aa4680_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x55a930aa3520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x55a930aa36a0_0;
    %assign/vec4 v0x55a930aa4680_0, 0;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x55a930aa3860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x55a930aa4680_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x55a930aa4680_0, 0;
T_10.6 ;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55a930981e60;
T_11 ;
    %wait E_0x55a9309cfe30;
    %load/vec4 v0x55a930aa5130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a930aa4f70_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x55a930aa4020_0;
    %pad/u 32;
    %pushi/vec4 528, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a930aa4340_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x55a930aa4680_0;
    %assign/vec4 v0x55a930aa4f70_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55a930981e60;
T_12 ;
    %wait E_0x55a9309cfe30;
    %load/vec4 v0x55a930aa5130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55a930aa5050_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x55a930aa3520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x55a930aa3460_0;
    %load/vec4 v0x55a930aa35e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a930aa3160_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55a930aa5050_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55a930981e60;
T_13 ;
    %wait E_0x55a930951700;
    %load/vec4 v0x55a930aa43e0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55a930aa4680_0;
    %parti/s 31, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55a930aa44c0_0;
    %parti/s 31, 0, 2;
    %concat/vec4; draw_concat_vec4
    %sub;
    %store/vec4 v0x55a930aa39e0_0, 0, 32;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55a930aa4680_0;
    %parti/s 31, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55a930aa44c0_0;
    %parti/s 31, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x55a930aa39e0_0, 0, 32;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x55a930981e60;
T_14 ;
    %wait E_0x55a930951690;
    %load/vec4 v0x55a930aa43e0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x55a930aa4680_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x55a930aa44c0_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %load/vec4 v0x55a930aa4680_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x55a930aa44c0_0;
    %parti/s 1, 31, 6;
    %inv;
    %xor;
    %add;
    %load/vec4 v0x55a930aa39e0_0;
    %parti/s 1, 31, 6;
    %and;
    %store/vec4 v0x55a930aa3920_0, 0, 1;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55a930aa4680_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x55a930aa44c0_0;
    %parti/s 1, 31, 6;
    %and;
    %load/vec4 v0x55a930aa4680_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x55a930aa44c0_0;
    %parti/s 1, 31, 6;
    %xor;
    %add;
    %load/vec4 v0x55a930aa39e0_0;
    %parti/s 1, 31, 6;
    %and;
    %store/vec4 v0x55a930aa3920_0, 0, 1;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x55a930981e60;
T_15 ;
    %wait E_0x55a930a74250;
    %load/vec4 v0x55a930aa43e0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0x55a930aa39e0_0;
    %load/vec4 v0x55a930aa4680_0;
    %parti/s 1, 31, 6;
    %concati/vec4 0, 0, 31;
    %add;
    %load/vec4 v0x55a930aa44c0_0;
    %parti/s 1, 31, 6;
    %concati/vec4 0, 0, 31;
    %sub;
    %store/vec4 v0x55a930aa2fc0_0, 0, 32;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x55a930aa39e0_0;
    %load/vec4 v0x55a930aa4680_0;
    %parti/s 1, 31, 6;
    %concati/vec4 0, 0, 31;
    %add;
    %load/vec4 v0x55a930aa44c0_0;
    %parti/s 1, 31, 6;
    %concati/vec4 0, 0, 31;
    %add;
    %store/vec4 v0x55a930aa2fc0_0, 0, 32;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x55a930981e60;
T_16 ;
    %wait E_0x55a930a822b0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a930aa36a0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a930aa3160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a930aa3460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a930aa35e0_0, 0, 1;
    %load/vec4 v0x55a930aa30a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x55a930aa2fc0_0;
    %store/vec4 v0x55a930aa36a0_0, 0, 32;
    %load/vec4 v0x55a930aa3920_0;
    %store/vec4 v0x55a930aa3160_0, 0, 1;
    %load/vec4 v0x55a930aa3920_0;
    %load/vec4 v0x55a930aa39e0_0;
    %parti/s 1, 31, 6;
    %xor;
    %store/vec4 v0x55a930aa35e0_0, 0, 1;
    %load/vec4 v0x55a930aa2fc0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x55a930aa3460_0, 0, 1;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x55a930aa43e0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_16.2, 4;
    %load/vec4 v0x55a930aa44c0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x55a930aa4680_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55a930aa36a0_0, 0, 32;
    %load/vec4 v0x55a930aa4680_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x55a930aa3160_0, 0, 1;
    %load/vec4 v0x55a930aa4680_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x55a930aa4680_0;
    %parti/s 1, 30, 6;
    %xor;
    %store/vec4 v0x55a930aa35e0_0, 0, 1;
    %load/vec4 v0x55a930aa4680_0;
    %parti/s 1, 30, 6;
    %store/vec4 v0x55a930aa3460_0, 0, 1;
    %jmp T_16.5;
T_16.4 ;
    %load/vec4 v0x55a930aa4680_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x55a930aa4680_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a930aa36a0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a930aa3160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a930aa35e0_0, 0, 1;
    %load/vec4 v0x55a930aa4680_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x55a930aa3460_0, 0, 1;
T_16.5 ;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x55a930aa43e0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_16.6, 4;
    %load/vec4 v0x55a930aa3780_0;
    %store/vec4 v0x55a930aa36a0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a930aa3160_0, 0, 1;
    %load/vec4 v0x55a930aa3780_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x55a930aa3460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a930aa35e0_0, 0, 1;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x55a930aa43e0_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_16.8, 4;
    %load/vec4 v0x55a930aa5290_0;
    %store/vec4 v0x55a930aa36a0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a930aa3160_0, 0, 1;
    %load/vec4 v0x55a930aa5290_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x55a930aa3460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a930aa35e0_0, 0, 1;
T_16.8 ;
T_16.7 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x55a930aa5a00;
T_17 ;
    %vpi_call/w 13 63 "$readmemh", "program.hex", v0x55a930aa67a0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000111111111 {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x55a930aa5a00;
T_18 ;
    %wait E_0x55a930aa5690;
    %load/vec4 v0x55a930aa6610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x55a930aa6840_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x55a930aa67a0, 4;
    %assign/vec4 v0x55a930aa66b0_0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x55a930aa5a00;
T_19 ;
    %wait E_0x55a930aa5690;
    %load/vec4 v0x55a930aa5f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x55a930aa6570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x55a930aa6160_0;
    %load/vec4 v0x55a930aa5ed0_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a930aa67a0, 0, 4;
T_19.2 ;
    %load/vec4 v0x55a930aa5ed0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x55a930aa67a0, 4;
    %assign/vec4 v0x55a930aa6310_0, 0;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55a930abc5f0;
T_20 ;
    %wait E_0x55a930aa5690;
    %load/vec4 v0x55a930abd2b0_0;
    %load/vec4 v0x55a930abd350_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x55a930abcd20_0;
    %load/vec4 v0x55a930abcba0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a930abcef0, 0, 4;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x55a930a998e0;
T_21 ;
    %wait E_0x55a930a4a6a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a930a256b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a930a45e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a930a80090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a930a8afd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a930a88ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a930a25750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a930a46240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a930a8f310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a930a8d1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a930a1d150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a930a80130_0, 0, 1;
    %load/vec4 v0x55a930a48410_0;
    %pad/u 32;
    %pushi/vec4 512, 0, 32;
    %and;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.0, 4;
    %load/vec4 v0x55a930a8d260_0;
    %store/vec4 v0x55a930a8f310_0, 0, 1;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x55a930a48410_0;
    %pad/u 32;
    %pushi/vec4 1008, 0, 32;
    %and;
    %cmpi/e 512, 0, 32;
    %jmp/0xz  T_21.2, 4;
    %load/vec4 v0x55a930a8d260_0;
    %store/vec4 v0x55a930a8d1a0_0, 0, 1;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x55a930a48410_0;
    %pad/u 32;
    %pushi/vec4 1023, 0, 32;
    %and;
    %cmpi/e 600, 0, 32;
    %jmp/0xz  T_21.4, 4;
    %load/vec4 v0x55a930a8d260_0;
    %store/vec4 v0x55a930a1d150_0, 0, 1;
    %jmp T_21.5;
T_21.4 ;
    %load/vec4 v0x55a930a48410_0;
    %pad/u 32;
    %pushi/vec4 1023, 0, 32;
    %and;
    %cmpi/e 700, 0, 32;
    %jmp/0xz  T_21.6, 4;
    %load/vec4 v0x55a930a8d260_0;
    %store/vec4 v0x55a930a88ef0_0, 0, 1;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x55a930a48410_0;
    %pad/u 32;
    %pushi/vec4 1023, 0, 32;
    %and;
    %cmpi/e 704, 0, 32;
    %jmp/0xz  T_21.8, 4;
    %load/vec4 v0x55a930a8d260_0;
    %store/vec4 v0x55a930a80090_0, 0, 1;
    %jmp T_21.9;
T_21.8 ;
    %load/vec4 v0x55a930a48410_0;
    %pad/u 32;
    %pushi/vec4 1023, 0, 32;
    %and;
    %cmpi/e 718, 0, 32;
    %jmp/0xz  T_21.10, 4;
    %load/vec4 v0x55a930a8d260_0;
    %store/vec4 v0x55a930a8afd0_0, 0, 1;
    %jmp T_21.11;
T_21.10 ;
    %load/vec4 v0x55a930a48410_0;
    %pad/u 32;
    %pushi/vec4 1023, 0, 32;
    %and;
    %cmpi/e 710, 0, 32;
    %jmp/0xz  T_21.12, 4;
    %load/vec4 v0x55a930a8d260_0;
    %store/vec4 v0x55a930a256b0_0, 0, 1;
    %jmp T_21.13;
T_21.12 ;
    %load/vec4 v0x55a930a48410_0;
    %pad/u 32;
    %pushi/vec4 1023, 0, 32;
    %and;
    %cmpi/e 714, 0, 32;
    %jmp/0xz  T_21.14, 4;
    %load/vec4 v0x55a930a8d260_0;
    %store/vec4 v0x55a930a45e30_0, 0, 1;
    %jmp T_21.15;
T_21.14 ;
    %load/vec4 v0x55a930a48410_0;
    %pad/u 32;
    %pushi/vec4 1023, 0, 32;
    %and;
    %cmpi/e 722, 0, 32;
    %jmp/0xz  T_21.16, 4;
    %load/vec4 v0x55a930a8d260_0;
    %store/vec4 v0x55a930a25750_0, 0, 1;
    %jmp T_21.17;
T_21.16 ;
    %load/vec4 v0x55a930a48410_0;
    %pad/u 32;
    %pushi/vec4 1023, 0, 32;
    %and;
    %cmpi/e 726, 0, 32;
    %jmp/0xz  T_21.18, 4;
    %load/vec4 v0x55a930a8d260_0;
    %store/vec4 v0x55a930a46240_0, 0, 1;
    %jmp T_21.19;
T_21.18 ;
    %load/vec4 v0x55a930a8d260_0;
    %store/vec4 v0x55a930a80130_0, 0, 1;
T_21.19 ;
T_21.17 ;
T_21.15 ;
T_21.13 ;
T_21.11 ;
T_21.9 ;
T_21.7 ;
T_21.5 ;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x55a930a998e0;
T_22 ;
    %wait E_0x55a930a9dd00;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a930a1d210_0, 0, 32;
    %load/vec4 v0x55a930a8f310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x55a930a88fb0_0;
    %store/vec4 v0x55a930a1d210_0, 0, 32;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x55a930a8d1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x55a930a8f3d0_0;
    %store/vec4 v0x55a930a1d210_0, 0, 32;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x55a930a80090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x55a930a8b070_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a930a1d210_0, 0, 32;
    %jmp T_22.5;
T_22.4 ;
    %load/vec4 v0x55a930a8afd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x55a930a8b070_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a930a1d210_0, 0, 32;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x55a930a256b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.8, 8;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55a930a45ef0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a930a1d210_0, 0, 32;
    %jmp T_22.9;
T_22.8 ;
    %load/vec4 v0x55a930a45e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.10, 8;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55a930a462e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a930a1d210_0, 0, 32;
    %jmp T_22.11;
T_22.10 ;
    %load/vec4 v0x55a930a46240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.12, 8;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55a930a48510_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a930a1d210_0, 0, 32;
T_22.12 ;
T_22.11 ;
T_22.9 ;
T_22.7 ;
T_22.5 ;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x55a930aa6cd0;
T_23 ;
    %wait E_0x55a930aa5690;
    %load/vec4 v0x55a930aaa9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55a930aaa790_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55a930aaaaf0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x55a930aaaa50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55a930aaa790_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55a930aaaaf0_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x55a930aaa790_0;
    %cmpi/ne 11, 0, 4;
    %jmp/0xz  T_23.4, 4;
    %load/vec4 v0x55a930aaa790_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55a930aaa790_0, 0;
T_23.4 ;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x55a930aa6cd0;
T_24 ;
    %wait E_0x55a930aa5690;
    %load/vec4 v0x55a930aaa830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x55a930aa9fd0_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a930aaa440_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x55a930aaa6f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a930aaa360_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55a930aaaaf0_0, 0;
T_24.2 ;
    %load/vec4 v0x55a930aa9fd0_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a930aaa440_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %pushi/vec4 7, 0, 3;
    %load/vec4 v0x55a930aaa6f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a930aaa360_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55a930aaaaf0_0, 0;
T_24.4 ;
    %load/vec4 v0x55a930aa9fd0_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a930aaa440_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.6, 8;
    %pushi/vec4 7, 0, 3;
    %load/vec4 v0x55a930aaa6f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a930aaa360_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55a930aaaaf0_0, 0;
T_24.6 ;
    %load/vec4 v0x55a930aa9fd0_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a930aaa440_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.8, 8;
    %pushi/vec4 7, 0, 3;
    %load/vec4 v0x55a930aaa6f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a930aaa360_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55a930aaaaf0_0, 0;
T_24.8 ;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x55a930aab1f0;
T_25 ;
    %wait E_0x55a9309cfe30;
    %load/vec4 v0x55a930aae700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55a930aae7a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a930aae4a0_0, 0;
T_25.0 ;
    %load/vec4 v0x55a930aae560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x55a930aadc60_0;
    %parti/s 1, 3, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_25.4, 4;
    %load/vec4 v0x55a930aadc60_0;
    %assign/vec4 v0x55a930aae7a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a930aae4a0_0, 0;
T_25.4 ;
    %load/vec4 v0x55a930aadc60_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_25.6, 4;
    %load/vec4 v0x55a930aae960_0;
    %assign/vec4 v0x55a930aae7a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a930aae4a0_0, 0;
T_25.6 ;
T_25.2 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x55a930aaeb60;
T_26 ;
    %wait E_0x55a9309cfe30;
    %load/vec4 v0x55a930ab1d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55a930ab1df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a930ab1b30_0, 0;
T_26.0 ;
    %load/vec4 v0x55a930ab1bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x55a930ab1310_0;
    %parti/s 1, 3, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_26.4, 4;
    %load/vec4 v0x55a930ab1310_0;
    %assign/vec4 v0x55a930ab1df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a930ab1b30_0, 0;
T_26.4 ;
    %load/vec4 v0x55a930ab1310_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_26.6, 4;
    %load/vec4 v0x55a930ab1fb0_0;
    %assign/vec4 v0x55a930ab1df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a930ab1b30_0, 0;
T_26.6 ;
T_26.2 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x55a930aaaef0;
T_27 ;
    %wait E_0x55a9309cfe30;
    %load/vec4 v0x55a930ab24d0_0;
    %load/vec4 v0x55a930ab2400_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a930ab2330_0, 0;
    %load/vec4 v0x55a930ab27a0_0;
    %assign/vec4 v0x55a930ab2700_0, 0;
    %load/vec4 v0x55a930ab2b10_0;
    %assign/vec4 v0x55a930ab2a30_0, 0;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x55a930ab2e10;
T_28 ;
    %wait E_0x55a9309cfe30;
    %load/vec4 v0x55a930ab9cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55a930aba1a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a930ab9980_0, 0;
T_28.0 ;
    %load/vec4 v0x55a930ab9a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x55a930ab8cd0_0;
    %parti/s 1, 7, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_28.4, 4;
    %load/vec4 v0x55a930aba260_0;
    %assign/vec4 v0x55a930aba1a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a930ab9980_0, 0;
T_28.4 ;
T_28.2 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x55a930aaac90;
T_29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a930abaa10_0, 0, 1;
    %end;
    .thread T_29, $init;
    .scope S_0x55a930aaac90;
T_30 ;
    %wait E_0x55a930aa5690;
    %load/vec4 v0x55a930abae50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55a930abaab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55a930aba730_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x55a930abaf90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55a930abaab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55a930aba730_0, 0;
    %jmp T_30.3;
T_30.2 ;
    %load/vec4 v0x55a930abaab0_0;
    %cmpi/ne 11, 0, 4;
    %jmp/0xz  T_30.4, 4;
    %load/vec4 v0x55a930abaab0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55a930abaab0_0, 0;
T_30.4 ;
T_30.3 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x55a930aaac90;
T_31 ;
    %wait E_0x55a930aa5690;
    %pushi/vec4 1, 0, 4;
    %load/vec4 v0x55a930abaab0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x55a930abaab0_0;
    %cmpi/u 6, 0, 4;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x55a930aba690_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55a930aba7f0_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0x55a930aba730_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x55a930aba7f0_0;
    %load/vec4 v0x55a930abaab0_0;
    %subi 2, 0, 4;
    %part/u 1;
    %flag_set/vec4 8;
    %jmp/0 T_31.2, 8;
    %load/vec4 v0x55a930aba690_0;
    %pad/u 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %jmp/1 T_31.3, 8;
T_31.2 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_31.3, 8;
 ; End of false expr.
    %blend;
T_31.3;
    %add;
    %assign/vec4 v0x55a930aba730_0, 0;
T_31.0 ;
    %pushi/vec4 1, 0, 4;
    %load/vec4 v0x55a930abaab0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x55a930abaab0_0;
    %cmpi/u 6, 0, 4;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x55a930aba690_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55a930aba7f0_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.4, 8;
    %load/vec4 v0x55a930aba730_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x55a930abac30_0;
    %load/vec4 v0x55a930abaab0_0;
    %subi 2, 0, 4;
    %part/u 1;
    %flag_set/vec4 8;
    %jmp/0 T_31.6, 8;
    %load/vec4 v0x55a930aba7f0_0;
    %pad/u 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %jmp/1 T_31.7, 8;
T_31.6 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_31.7, 8;
 ; End of false expr.
    %blend;
T_31.7;
    %add;
    %assign/vec4 v0x55a930aba730_0, 0;
T_31.4 ;
    %pushi/vec4 1, 0, 4;
    %load/vec4 v0x55a930abaab0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x55a930abaab0_0;
    %cmpi/u 6, 0, 4;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x55a930aba690_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55a930aba7f0_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.8, 8;
    %load/vec4 v0x55a930aba730_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x55a930aba690_0;
    %load/vec4 v0x55a930abaab0_0;
    %subi 2, 0, 4;
    %part/u 1;
    %flag_set/vec4 8;
    %jmp/0 T_31.10, 8;
    %load/vec4 v0x55a930abaef0_0;
    %pad/u 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %jmp/1 T_31.11, 8;
T_31.10 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_31.11, 8;
 ; End of false expr.
    %blend;
T_31.11;
    %add;
    %assign/vec4 v0x55a930aba730_0, 0;
T_31.8 ;
    %pushi/vec4 1, 0, 4;
    %load/vec4 v0x55a930abaab0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x55a930abaab0_0;
    %cmpi/u 6, 0, 4;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x55a930aba690_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55a930aba7f0_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.12, 8;
    %load/vec4 v0x55a930aba730_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x55a930abac30_0;
    %load/vec4 v0x55a930abaab0_0;
    %subi 2, 0, 4;
    %part/u 1;
    %flag_set/vec4 8;
    %jmp/0 T_31.14, 8;
    %load/vec4 v0x55a930abaef0_0;
    %pad/u 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %jmp/1 T_31.15, 8;
T_31.14 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_31.15, 8;
 ; End of false expr.
    %blend;
T_31.15;
    %add;
    %assign/vec4 v0x55a930aba730_0, 0;
T_31.12 ;
    %load/vec4 v0x55a930abab70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.16, 8;
    %load/vec4 v0x55a930aba690_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a930aba7f0_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55a930aba690_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a930aba7f0_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_31.18, 9;
    %load/vec4 v0x55a930abad90_0;
    %assign/vec4 v0x55a930aba890_0, 0;
T_31.18 ;
    %load/vec4 v0x55a930aba690_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a930aba7f0_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55a930aba690_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a930aba7f0_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_31.20, 9;
    %load/vec4 v0x55a930aba730_0;
    %assign/vec4 v0x55a930aba890_0, 0;
T_31.20 ;
T_31.16 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x55a930aa6a10;
T_32 ;
    %wait E_0x55a9309cfe30;
    %load/vec4 v0x55a930abc200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55a930abba00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55a930abc390_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55a930abbcd0_0, 0;
T_32.0 ;
    %load/vec4 v0x55a930abb600_0;
    %load/vec4 v0x55a930abc430_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x55a930abb600_0;
    %assign/vec4 v0x55a930abb6a0_0, 0;
    %load/vec4 v0x55a930abb930_0;
    %assign/vec4 v0x55a930abba00_0, 0;
    %load/vec4 v0x55a930abc2a0_0;
    %assign/vec4 v0x55a930abc390_0, 0;
    %load/vec4 v0x55a930abbc00_0;
    %assign/vec4 v0x55a930abbcd0_0, 0;
T_32.2 ;
    %load/vec4 v0x55a930abbcd0_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_32.4, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55a930abc140_0, 0;
T_32.4 ;
    %load/vec4 v0x55a930abbcd0_0;
    %pushi/vec4 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a930abb890_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.6, 8;
    %load/vec4 v0x55a930abbd90_0;
    %assign/vec4 v0x55a930abc140_0, 0;
T_32.6 ;
    %load/vec4 v0x55a930abbcd0_0;
    %pushi/vec4 2, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a930abbb30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.8, 8;
    %load/vec4 v0x55a930abc050_0;
    %assign/vec4 v0x55a930abc140_0, 0;
T_32.8 ;
    %load/vec4 v0x55a930abbcd0_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_32.10, 4;
    %load/vec4 v0x55a930abbe80_0;
    %assign/vec4 v0x55a930abc140_0, 0;
T_32.10 ;
    %load/vec4 v0x55a930abc200_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.12, 8;
    %load/vec4 v0x55a930abb540_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55a930abb430_0, 0;
T_32.12 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x55a930a93de0;
T_33 ;
    %wait E_0x55a9309cfe30;
    %load/vec4 v0x55a930a74110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55a930a741b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a930a8f6c0_0, 0;
T_33.0 ;
    %load/vec4 v0x55a930a74050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x55a930a6fd70_0;
    %parti/s 1, 3, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_33.4, 4;
    %load/vec4 v0x55a930a53470_0;
    %assign/vec4 v0x55a930a741b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a930a8f6c0_0, 0;
T_33.4 ;
    %load/vec4 v0x55a930a6fd70_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_33.6, 4;
    %load/vec4 v0x55a930a6fd70_0;
    %assign/vec4 v0x55a930a741b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a930a8f6c0_0, 0;
T_33.6 ;
T_33.2 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x55a930a6dc00;
T_34 ;
    %wait E_0x55a9309cfe30;
    %load/vec4 v0x55a9309a7eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55a9308e9610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a9309a7d50_0, 0;
T_34.0 ;
    %load/vec4 v0x55a9309a7e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0x55a9308e98c0_0;
    %parti/s 1, 3, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_34.4, 4;
    %load/vec4 v0x55a9309b2530_0;
    %assign/vec4 v0x55a9308e9610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a9309a7d50_0, 0;
T_34.4 ;
    %load/vec4 v0x55a9308e98c0_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_34.6, 4;
    %load/vec4 v0x55a9308e98c0_0;
    %assign/vec4 v0x55a9308e9610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a9309a7d50_0, 0;
T_34.6 ;
T_34.2 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x55a930a991e0;
T_35 ;
    %wait E_0x55a9309cfe30;
    %load/vec4 v0x55a930944970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55a930944670_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55a930981ce0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55a9309447b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a930964c50_0, 0;
T_35.0 ;
    %load/vec4 v0x55a930932920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x55a930932920_0;
    %assign/vec4 v0x55a9309329c0_0, 0;
    %load/vec4 v0x55a930944710_0;
    %parti/s 4, 8, 5;
    %assign/vec4 v0x55a930944670_0, 0;
    %load/vec4 v0x55a930944710_0;
    %parti/s 4, 4, 4;
    %assign/vec4 v0x55a930981ce0_0, 0;
    %load/vec4 v0x55a930944710_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x55a9309447b0_0, 0;
T_35.2 ;
    %load/vec4 v0x55a930932880_0;
    %load/vec4 v0x55a930964cf0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a930964c50_0, 0;
    %load/vec4 v0x55a930932bf0_0;
    %assign/vec4 v0x55a930932b50_0, 0;
    %load/vec4 v0x55a930980d20_0;
    %assign/vec4 v0x55a930980c40_0, 0;
    %load/vec4 v0x55a9309447b0_0;
    %assign/vec4 v0x55a930944890_0, 0;
T_35.4 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x55a930aa5490;
T_36 ;
    %wait E_0x55a930aa5690;
    %load/vec4 v0x55a930aa58b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %vpi_call/w 12 12 "$write", "%c", v0x55a930aa57d0_0 {0 0 0};
T_36.0 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x55a930a975e0;
T_37 ;
    %vpi_call/w 5 61 "$dumpfile", "xtop.vcd" {0 0 0};
    %vpi_call/w 5 62 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55a930a975e0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a930abf3d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a930ac0500_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x55a930abf290_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a930abf040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a930abef80_0, 0, 1;
    %delay 11000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a930ac0500_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a930ac0500_0, 0, 1;
    %vpi_func 5 80 "$time" 64 {0 0 0};
    %pad/u 32;
    %store/vec4 v0x55a930ac05a0_0, 0, 32;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x55a930abf290_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a930abf040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a930abef80_0, 0, 1;
    %delay 500000, 0;
    %vpi_call/w 5 89 "$finish" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a930abf510_0, 0, 32;
T_37.0 ;
    %load/vec4 v0x55a930abf510_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_37.1, 5;
    %ix/getv/s 4, v0x55a930abf510_0;
    %load/vec4a v0x55a930abcef0, 4;
    %ix/getv/s 4, v0x55a930abf510_0;
    %store/vec4a v0x55a930abf470, 4, 0;
    %load/vec4 v0x55a930abf510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a930abf510_0, 0, 32;
    %jmp T_37.0;
T_37.1 ;
    %vpi_call/w 5 97 "$writememh", "data_out.hex", v0x55a930abf470, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000001111 {0 0 0};
    %end;
    .thread T_37;
    .scope S_0x55a930a975e0;
T_38 ;
    %wait E_0x55a930aa5690;
    %load/vec4 v0x55a930ac0680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %vpi_func 5 107 "$time" 64 {0 0 0};
    %load/vec4 v0x55a930ac05a0_0;
    %pad/u 64;
    %sub;
    %pushi/vec4 10, 0, 64;
    %div;
    %vpi_call/w 5 107 "$display", "Catched Trap at time  %0d clock cycles:", S<0,vec4,u64> {1 0 0};
    %load/vec4 v0x55a930abe0b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_38.2, 8;
    %pushi/vec4 1467115892, 0, 32; draw_string_vec4
    %pushi/vec4 101, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_38.3, 8;
T_38.2 ; End of true expr.
    %pushi/vec4 5399905, 0, 32; draw_string_vec4
    %pushi/vec4 100, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_38.3, 8;
 ; End of false expr.
    %blend;
T_38.3;
    %vpi_call/w 5 108 "$display", "%s address %d, PC 0x%x", S<0,vec4,u40>, v0x55a930abdd20_0, v0x55a930abe850_0 {1 0 0};
    %vpi_call/w 5 109 "$finish" {0 0 0};
T_38.0 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x55a930a975e0;
T_39 ;
    %delay 5000, 0;
    %load/vec4 v0x55a930abf3d0_0;
    %inv;
    %store/vec4 v0x55a930abf3d0_0, 0, 1;
    %jmp T_39;
    .thread T_39;
# The file index is used to find the file name in the following table.
:file_names 21;
    "N/A";
    "<interactive>";
    "-";
    "rtl/src/xdispDecoder.v";
    "rtl/src/xled.v";
    "rtl/testbench/xtop_tb.v";
    "rtl/src/xtop.v";
    "rtl/src/xaddr_decoder.v";
    "rtl/src/xcomplement_to_2.v";
    "rtl/src/full_adder_4bits_XOR.v";
    "rtl/src/full_adder.v";
    "rtl/src/xctrl.v";
    "rtl/src/xcprint.v";
    "rtl/src/xram.v";
    "rtl/src/xALU.v";
    "rtl/src/full_adder_4bits.v";
    "rtl/src/signed_shfit_mult.v";
    "rtl/src/multiply_xcomplement_to_2.v";
    "rtl/src/multiply_4bits_XOR.v";
    "rtl/src/multiply_8bits_XOR.v";
    "rtl/src/xregf.v";
