Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Nov 29 08:17:29 2017
| Host         : SAMSUNG-HUGO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_module_timing_summary_routed.rpt -rpx top_module_timing_summary_routed.rpx
| Design       : top_module
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.034        0.000                      0                  246        0.081        0.000                      0                  246        4.500        0.000                       0                   113  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.034        0.000                      0                  246        0.081        0.000                      0                  246        4.500        0.000                       0                   113  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.034ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.034ns  (required time - arrival time)
  Source:                 commande/offset_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            commande/compteur_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.364ns  (logic 1.348ns (25.131%)  route 4.016ns (74.869%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.726     5.329    commande/clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  commande/offset_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.518     5.847 r  commande/offset_x_reg[0]/Q
                         net (fo=6, routed)           1.343     7.190    commande/Q[0]
    SLICE_X2Y98          LUT5 (Prop_lut5_I4_O)        0.150     7.340 f  commande/compteur[18]_i_4/O
                         net (fo=15, routed)          0.689     8.029    commande/compteur[18]_i_4_n_0
    SLICE_X2Y99          LUT5 (Prop_lut5_I1_O)        0.352     8.381 r  commande/compteur[18]_i_6/O
                         net (fo=14, routed)          1.329     9.710    commande/compteur[18]_i_6_n_0
    SLICE_X1Y104         LUT6 (Prop_lut6_I4_O)        0.328    10.038 r  commande/compteur[17]_i_1/O
                         net (fo=7, routed)           0.655    10.693    commande/compteur[17]_i_1_n_0
    SLICE_X0Y104         FDRE                                         r  commande/compteur_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.589    15.011    commande/clk_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  commande/compteur_reg[13]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X0Y104         FDRE (Setup_fdre_C_R)       -0.429    14.727    commande/compteur_reg[13]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                         -10.693    
  -------------------------------------------------------------------
                         slack                                  4.034    

Slack (MET) :             4.034ns  (required time - arrival time)
  Source:                 commande/offset_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            commande/compteur_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.364ns  (logic 1.348ns (25.131%)  route 4.016ns (74.869%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.726     5.329    commande/clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  commande/offset_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.518     5.847 r  commande/offset_x_reg[0]/Q
                         net (fo=6, routed)           1.343     7.190    commande/Q[0]
    SLICE_X2Y98          LUT5 (Prop_lut5_I4_O)        0.150     7.340 f  commande/compteur[18]_i_4/O
                         net (fo=15, routed)          0.689     8.029    commande/compteur[18]_i_4_n_0
    SLICE_X2Y99          LUT5 (Prop_lut5_I1_O)        0.352     8.381 r  commande/compteur[18]_i_6/O
                         net (fo=14, routed)          1.329     9.710    commande/compteur[18]_i_6_n_0
    SLICE_X1Y104         LUT6 (Prop_lut6_I4_O)        0.328    10.038 r  commande/compteur[17]_i_1/O
                         net (fo=7, routed)           0.655    10.693    commande/compteur[17]_i_1_n_0
    SLICE_X0Y104         FDRE                                         r  commande/compteur_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.589    15.011    commande/clk_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  commande/compteur_reg[14]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X0Y104         FDRE (Setup_fdre_C_R)       -0.429    14.727    commande/compteur_reg[14]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                         -10.693    
  -------------------------------------------------------------------
                         slack                                  4.034    

Slack (MET) :             4.034ns  (required time - arrival time)
  Source:                 commande/offset_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            commande/compteur_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.364ns  (logic 1.348ns (25.131%)  route 4.016ns (74.869%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.726     5.329    commande/clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  commande/offset_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.518     5.847 r  commande/offset_x_reg[0]/Q
                         net (fo=6, routed)           1.343     7.190    commande/Q[0]
    SLICE_X2Y98          LUT5 (Prop_lut5_I4_O)        0.150     7.340 f  commande/compteur[18]_i_4/O
                         net (fo=15, routed)          0.689     8.029    commande/compteur[18]_i_4_n_0
    SLICE_X2Y99          LUT5 (Prop_lut5_I1_O)        0.352     8.381 r  commande/compteur[18]_i_6/O
                         net (fo=14, routed)          1.329     9.710    commande/compteur[18]_i_6_n_0
    SLICE_X1Y104         LUT6 (Prop_lut6_I4_O)        0.328    10.038 r  commande/compteur[17]_i_1/O
                         net (fo=7, routed)           0.655    10.693    commande/compteur[17]_i_1_n_0
    SLICE_X0Y104         FDRE                                         r  commande/compteur_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.589    15.011    commande/clk_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  commande/compteur_reg[16]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X0Y104         FDRE (Setup_fdre_C_R)       -0.429    14.727    commande/compteur_reg[16]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                         -10.693    
  -------------------------------------------------------------------
                         slack                                  4.034    

Slack (MET) :             4.134ns  (required time - arrival time)
  Source:                 commande/offset_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            commande/compteur_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.265ns  (logic 1.348ns (25.605%)  route 3.917ns (74.395%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.726     5.329    commande/clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  commande/offset_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.518     5.847 r  commande/offset_x_reg[0]/Q
                         net (fo=6, routed)           1.343     7.190    commande/Q[0]
    SLICE_X2Y98          LUT5 (Prop_lut5_I4_O)        0.150     7.340 f  commande/compteur[18]_i_4/O
                         net (fo=15, routed)          0.689     8.029    commande/compteur[18]_i_4_n_0
    SLICE_X2Y99          LUT5 (Prop_lut5_I1_O)        0.352     8.381 r  commande/compteur[18]_i_6/O
                         net (fo=14, routed)          1.329     9.710    commande/compteur[18]_i_6_n_0
    SLICE_X1Y104         LUT6 (Prop_lut6_I4_O)        0.328    10.038 r  commande/compteur[17]_i_1/O
                         net (fo=7, routed)           0.556    10.593    commande/compteur[17]_i_1_n_0
    SLICE_X0Y102         FDRE                                         r  commande/compteur_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.590    15.012    commande/clk_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  commande/compteur_reg[5]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y102         FDRE (Setup_fdre_C_R)       -0.429    14.728    commande/compteur_reg[5]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                         -10.593    
  -------------------------------------------------------------------
                         slack                                  4.134    

Slack (MET) :             4.172ns  (required time - arrival time)
  Source:                 commande/offset_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            commande/compteur_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.225ns  (logic 1.348ns (25.797%)  route 3.877ns (74.203%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.726     5.329    commande/clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  commande/offset_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.518     5.847 r  commande/offset_x_reg[0]/Q
                         net (fo=6, routed)           1.343     7.190    commande/Q[0]
    SLICE_X2Y98          LUT5 (Prop_lut5_I4_O)        0.150     7.340 f  commande/compteur[18]_i_4/O
                         net (fo=15, routed)          0.689     8.029    commande/compteur[18]_i_4_n_0
    SLICE_X2Y99          LUT5 (Prop_lut5_I1_O)        0.352     8.381 r  commande/compteur[18]_i_6/O
                         net (fo=14, routed)          1.329     9.710    commande/compteur[18]_i_6_n_0
    SLICE_X1Y104         LUT6 (Prop_lut6_I4_O)        0.328    10.038 r  commande/compteur[17]_i_1/O
                         net (fo=7, routed)           0.517    10.554    commande/compteur[17]_i_1_n_0
    SLICE_X0Y103         FDRE                                         r  commande/compteur_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.589    15.011    commande/clk_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  commande/compteur_reg[10]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X0Y103         FDRE (Setup_fdre_C_R)       -0.429    14.727    commande/compteur_reg[10]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                         -10.554    
  -------------------------------------------------------------------
                         slack                                  4.172    

Slack (MET) :             4.172ns  (required time - arrival time)
  Source:                 commande/offset_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            commande/compteur_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.225ns  (logic 1.348ns (25.797%)  route 3.877ns (74.203%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.726     5.329    commande/clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  commande/offset_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.518     5.847 r  commande/offset_x_reg[0]/Q
                         net (fo=6, routed)           1.343     7.190    commande/Q[0]
    SLICE_X2Y98          LUT5 (Prop_lut5_I4_O)        0.150     7.340 f  commande/compteur[18]_i_4/O
                         net (fo=15, routed)          0.689     8.029    commande/compteur[18]_i_4_n_0
    SLICE_X2Y99          LUT5 (Prop_lut5_I1_O)        0.352     8.381 r  commande/compteur[18]_i_6/O
                         net (fo=14, routed)          1.329     9.710    commande/compteur[18]_i_6_n_0
    SLICE_X1Y104         LUT6 (Prop_lut6_I4_O)        0.328    10.038 r  commande/compteur[17]_i_1/O
                         net (fo=7, routed)           0.517    10.554    commande/compteur[17]_i_1_n_0
    SLICE_X0Y103         FDRE                                         r  commande/compteur_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.589    15.011    commande/clk_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  commande/compteur_reg[11]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X0Y103         FDRE (Setup_fdre_C_R)       -0.429    14.727    commande/compteur_reg[11]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                         -10.554    
  -------------------------------------------------------------------
                         slack                                  4.172    

Slack (MET) :             4.332ns  (required time - arrival time)
  Source:                 commande/offset_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            commande/compteur_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.066ns  (logic 1.348ns (26.611%)  route 3.718ns (73.389%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.726     5.329    commande/clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  commande/offset_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.518     5.847 r  commande/offset_x_reg[0]/Q
                         net (fo=6, routed)           1.343     7.190    commande/Q[0]
    SLICE_X2Y98          LUT5 (Prop_lut5_I4_O)        0.150     7.340 f  commande/compteur[18]_i_4/O
                         net (fo=15, routed)          0.689     8.029    commande/compteur[18]_i_4_n_0
    SLICE_X2Y99          LUT5 (Prop_lut5_I1_O)        0.352     8.381 r  commande/compteur[18]_i_6/O
                         net (fo=14, routed)          1.329     9.710    commande/compteur[18]_i_6_n_0
    SLICE_X1Y104         LUT6 (Prop_lut6_I4_O)        0.328    10.038 r  commande/compteur[17]_i_1/O
                         net (fo=7, routed)           0.357    10.394    commande/compteur[17]_i_1_n_0
    SLICE_X0Y105         FDRE                                         r  commande/compteur_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.589    15.011    commande/clk_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  commande/compteur_reg[17]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X0Y105         FDRE (Setup_fdre_C_R)       -0.429    14.727    commande/compteur_reg[17]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                         -10.394    
  -------------------------------------------------------------------
                         slack                                  4.332    

Slack (MET) :             4.480ns  (required time - arrival time)
  Source:                 commande/offset_x_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/screen_reg_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.068ns  (logic 1.870ns (36.901%)  route 3.198ns (63.099%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 14.972 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.726     5.329    commande/clk_IBUF_BUFG
    SLICE_X3Y99          FDSE                                         r  commande/offset_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDSE (Prop_fdse_C_Q)         0.456     5.785 f  commande/offset_x_reg[3]/Q
                         net (fo=12, routed)          1.052     6.837    commande/Q[3]
    SLICE_X6Y98          LUT5 (Prop_lut5_I1_O)        0.124     6.961 r  commande/_carry__0_i_6/O
                         net (fo=1, routed)           0.291     7.252    commande/_carry__0_i_6_n_0
    SLICE_X4Y98          LUT3 (Prop_lut3_I1_O)        0.124     7.376 r  commande/_carry__0_i_2/O
                         net (fo=1, routed)           0.000     7.376    cm/x_pixel_reg[7]_0[2]
    SLICE_X4Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.774 r  cm/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.774    cm/_carry__0_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.045 f  cm/_carry__1/CO[0]
                         net (fo=1, routed)           0.578     8.623    cm/_carry__1_n_3
    SLICE_X5Y97          LUT4 (Prop_lut4_I2_O)        0.373     8.996 r  cm/screen_reg_0_i_6/O
                         net (fo=1, routed)           0.407     9.403    cm/screen_reg_0_i_6_n_0
    SLICE_X5Y97          LUT6 (Prop_lut6_I3_O)        0.124     9.527 r  cm/screen_reg_0_i_2/O
                         net (fo=2, routed)           0.869    10.396    vga/DIADI[0]
    RAMB36_X0Y20         RAMB36E1                                     r  vga/screen_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.550    14.972    vga/clk_IBUF_BUFG
    RAMB36_X0Y20         RAMB36E1                                     r  vga/screen_reg_0/CLKARDCLK
                         clock pessimism              0.180    15.152    
                         clock uncertainty           -0.035    15.117    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    14.876    vga/screen_reg_0
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                         -10.396    
  -------------------------------------------------------------------
                         slack                                  4.480    

Slack (MET) :             4.480ns  (required time - arrival time)
  Source:                 commande/offset_x_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/screen_reg_0/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.068ns  (logic 1.870ns (36.901%)  route 3.198ns (63.099%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 14.972 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.726     5.329    commande/clk_IBUF_BUFG
    SLICE_X3Y99          FDSE                                         r  commande/offset_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDSE (Prop_fdse_C_Q)         0.456     5.785 f  commande/offset_x_reg[3]/Q
                         net (fo=12, routed)          1.052     6.837    commande/Q[3]
    SLICE_X6Y98          LUT5 (Prop_lut5_I1_O)        0.124     6.961 r  commande/_carry__0_i_6/O
                         net (fo=1, routed)           0.291     7.252    commande/_carry__0_i_6_n_0
    SLICE_X4Y98          LUT3 (Prop_lut3_I1_O)        0.124     7.376 r  commande/_carry__0_i_2/O
                         net (fo=1, routed)           0.000     7.376    cm/x_pixel_reg[7]_0[2]
    SLICE_X4Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.774 r  cm/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.774    cm/_carry__0_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.045 f  cm/_carry__1/CO[0]
                         net (fo=1, routed)           0.578     8.623    cm/_carry__1_n_3
    SLICE_X5Y97          LUT4 (Prop_lut4_I2_O)        0.373     8.996 r  cm/screen_reg_0_i_6/O
                         net (fo=1, routed)           0.407     9.403    cm/screen_reg_0_i_6_n_0
    SLICE_X5Y97          LUT6 (Prop_lut6_I3_O)        0.124     9.527 r  cm/screen_reg_0_i_2/O
                         net (fo=2, routed)           0.869    10.396    vga/DIADI[0]
    RAMB36_X0Y20         RAMB36E1                                     r  vga/screen_reg_0/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.550    14.972    vga/clk_IBUF_BUFG
    RAMB36_X0Y20         RAMB36E1                                     r  vga/screen_reg_0/CLKARDCLK
                         clock pessimism              0.180    15.152    
                         clock uncertainty           -0.035    15.117    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.241    14.876    vga/screen_reg_0
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                         -10.396    
  -------------------------------------------------------------------
                         slack                                  4.480    

Slack (MET) :             4.774ns  (required time - arrival time)
  Source:                 commande/offset_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            commande/offset_x_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.116ns  (logic 2.214ns (43.277%)  route 2.902ns (56.723%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.726     5.329    commande/clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  commande/offset_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.518     5.847 r  commande/offset_x_reg[0]/Q
                         net (fo=6, routed)           1.343     7.190    commande/Q[0]
    SLICE_X2Y98          LUT5 (Prop_lut5_I4_O)        0.150     7.340 f  commande/compteur[18]_i_4/O
                         net (fo=15, routed)          0.689     8.029    commande/compteur[18]_i_4_n_0
    SLICE_X2Y99          LUT5 (Prop_lut5_I1_O)        0.352     8.381 r  commande/compteur[18]_i_6/O
                         net (fo=14, routed)          0.869     9.250    commande/compteur[18]_i_6_n_0
    SLICE_X3Y99          LUT3 (Prop_lut3_I1_O)        0.328     9.578 r  commande/offset_x[4]_i_6/O
                         net (fo=1, routed)           0.000     9.578    commande/offset_x[4]_i_6_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.110 r  commande/offset_x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.111    commande/offset_x_reg[4]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.445 r  commande/offset_x_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.000    10.445    commande/offset_x_reg[7]_i_2_n_6
    SLICE_X3Y100         FDRE                                         r  commande/offset_x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.590    15.012    commande/clk_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  commande/offset_x_reg[6]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X3Y100         FDRE (Setup_fdre_C_D)        0.062    15.219    commande/offset_x_reg[6]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -10.445    
  -------------------------------------------------------------------
                         slack                                  4.774    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 vga/pix_read_addr_reg_rep[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/screen_reg_0/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (50.911%)  route 0.158ns (49.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.570     1.489    vga/clk_IBUF_BUFG
    SLICE_X8Y102         FDRE                                         r  vga/pix_read_addr_reg_rep[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDRE (Prop_fdre_C_Q)         0.164     1.653 r  vga/pix_read_addr_reg_rep[11]/Q
                         net (fo=1, routed)           0.158     1.812    vga/pix_read_addr[11]
    RAMB36_X0Y20         RAMB36E1                                     r  vga/screen_reg_0/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.883     2.048    vga/clk_IBUF_BUFG
    RAMB36_X0Y20         RAMB36E1                                     r  vga/screen_reg_0/CLKBWRCLK
                         clock pessimism             -0.500     1.548    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.731    vga/screen_reg_0
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 commande/offset_x_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            commande/offset_x_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.256ns (56.523%)  route 0.197ns (43.477%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.605     1.524    commande/clk_IBUF_BUFG
    SLICE_X3Y99          FDSE                                         r  commande/offset_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDSE (Prop_fdse_C_Q)         0.141     1.665 r  commande/offset_x_reg[4]/Q
                         net (fo=12, routed)          0.197     1.862    commande/Q[4]
    SLICE_X3Y100         LUT2 (Prop_lut2_I0_O)        0.045     1.907 r  commande/offset_x[7]_i_6/O
                         net (fo=1, routed)           0.000     1.907    commande/offset_x[7]_i_6_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.977 r  commande/offset_x_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.977    commande/offset_x_reg[7]_i_2_n_7
    SLICE_X3Y100         FDSE                                         r  commande/offset_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.872     2.037    commande/clk_IBUF_BUFG
    SLICE_X3Y100         FDSE                                         r  commande/offset_x_reg[5]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y100         FDSE (Hold_fdse_C_D)         0.105     1.896    commande/offset_x_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 commande/offset_x_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            commande/offset_x_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.292ns (59.724%)  route 0.197ns (40.276%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.605     1.524    commande/clk_IBUF_BUFG
    SLICE_X3Y99          FDSE                                         r  commande/offset_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDSE (Prop_fdse_C_Q)         0.141     1.665 r  commande/offset_x_reg[4]/Q
                         net (fo=12, routed)          0.197     1.862    commande/Q[4]
    SLICE_X3Y100         LUT2 (Prop_lut2_I0_O)        0.045     1.907 r  commande/offset_x[7]_i_6/O
                         net (fo=1, routed)           0.000     1.907    commande/offset_x[7]_i_6_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     2.013 r  commande/offset_x_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.000     2.013    commande/offset_x_reg[7]_i_2_n_6
    SLICE_X3Y100         FDRE                                         r  commande/offset_x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.872     2.037    commande/clk_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  commande/offset_x_reg[6]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    commande/offset_x_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 cm/s_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/screen_reg_0/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.110%)  route 0.239ns (62.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.570     1.489    cm/clk_IBUF_BUFG
    SLICE_X11Y100        FDRE                                         r  cm/s_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDRE (Prop_fdre_C_Q)         0.141     1.630 r  cm/s_addr_reg[0]/Q
                         net (fo=4, routed)           0.239     1.869    vga/Q[0]
    RAMB36_X0Y20         RAMB36E1                                     r  vga/screen_reg_0/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.882     2.047    vga/clk_IBUF_BUFG
    RAMB36_X0Y20         RAMB36E1                                     r  vga/screen_reg_0/CLKARDCLK
                         clock pessimism             -0.479     1.568    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     1.751    vga/screen_reg_0
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 cm/s_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/screen_reg_0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.010%)  route 0.240ns (62.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.570     1.489    cm/clk_IBUF_BUFG
    SLICE_X11Y100        FDRE                                         r  cm/s_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDRE (Prop_fdre_C_Q)         0.141     1.630 r  cm/s_addr_reg[3]/Q
                         net (fo=3, routed)           0.240     1.870    vga/Q[3]
    RAMB36_X0Y20         RAMB36E1                                     r  vga/screen_reg_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.882     2.047    vga/clk_IBUF_BUFG
    RAMB36_X0Y20         RAMB36E1                                     r  vga/screen_reg_0/CLKARDCLK
                         clock pessimism             -0.479     1.568    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.751    vga/screen_reg_0
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 vga/pix_read_addr_reg_rep[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/screen_reg_0/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.781%)  route 0.211ns (56.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.569     1.488    vga/clk_IBUF_BUFG
    SLICE_X8Y103         FDRE                                         r  vga/pix_read_addr_reg_rep[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  vga/pix_read_addr_reg_rep[12]/Q
                         net (fo=1, routed)           0.211     1.863    vga/pix_read_addr[12]
    RAMB36_X0Y20         RAMB36E1                                     r  vga/screen_reg_0/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.883     2.048    vga/clk_IBUF_BUFG
    RAMB36_X0Y20         RAMB36E1                                     r  vga/screen_reg_0/CLKBWRCLK
                         clock pessimism             -0.500     1.548    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     1.731    vga/screen_reg_0
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 vga/pix_read_addr_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/screen_reg_0/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.868%)  route 0.210ns (56.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.570     1.489    vga/clk_IBUF_BUFG
    SLICE_X8Y101         FDRE                                         r  vga/pix_read_addr_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y101         FDRE (Prop_fdre_C_Q)         0.164     1.653 r  vga/pix_read_addr_reg_rep[5]/Q
                         net (fo=1, routed)           0.210     1.863    vga/pix_read_addr[5]
    RAMB36_X0Y20         RAMB36E1                                     r  vga/screen_reg_0/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.883     2.048    vga/clk_IBUF_BUFG
    RAMB36_X0Y20         RAMB36E1                                     r  vga/screen_reg_0/CLKBWRCLK
                         clock pessimism             -0.500     1.548    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.731    vga/screen_reg_0
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 vga/pix_read_addr_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/screen_reg_0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.851%)  route 0.210ns (56.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.570     1.489    vga/clk_IBUF_BUFG
    SLICE_X8Y101         FDRE                                         r  vga/pix_read_addr_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y101         FDRE (Prop_fdre_C_Q)         0.164     1.653 r  vga/pix_read_addr_reg_rep[6]/Q
                         net (fo=1, routed)           0.210     1.863    vga/pix_read_addr[6]
    RAMB36_X0Y20         RAMB36E1                                     r  vga/screen_reg_0/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.883     2.048    vga/clk_IBUF_BUFG
    RAMB36_X0Y20         RAMB36E1                                     r  vga/screen_reg_0/CLKBWRCLK
                         clock pessimism             -0.500     1.548    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.731    vga/screen_reg_0
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 vga/pix_read_addr_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/screen_reg_0/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.665%)  route 0.212ns (56.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.570     1.489    vga/clk_IBUF_BUFG
    SLICE_X8Y100         FDRE                                         r  vga/pix_read_addr_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.164     1.653 r  vga/pix_read_addr_reg_rep[3]/Q
                         net (fo=1, routed)           0.212     1.865    vga/pix_read_addr[3]
    RAMB36_X0Y20         RAMB36E1                                     r  vga/screen_reg_0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.883     2.048    vga/clk_IBUF_BUFG
    RAMB36_X0Y20         RAMB36E1                                     r  vga/screen_reg_0/CLKBWRCLK
                         clock pessimism             -0.500     1.548    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     1.731    vga/screen_reg_0
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 vga/pix_read_addr_reg_rep[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/screen_reg_0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.433%)  route 0.214ns (56.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.570     1.489    vga/clk_IBUF_BUFG
    SLICE_X8Y102         FDRE                                         r  vga/pix_read_addr_reg_rep[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDRE (Prop_fdre_C_Q)         0.164     1.653 r  vga/pix_read_addr_reg_rep[10]/Q
                         net (fo=1, routed)           0.214     1.867    vga/pix_read_addr[10]
    RAMB36_X0Y20         RAMB36E1                                     r  vga/screen_reg_0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.883     2.048    vga/clk_IBUF_BUFG
    RAMB36_X0Y20         RAMB36E1                                     r  vga/screen_reg_0/CLKBWRCLK
                         clock pessimism             -0.500     1.548    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.731    vga/screen_reg_0
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.136    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y20    vga/screen_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y20    vga/screen_reg_0/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y100   cm/s_addr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y98    cm/s_addr_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y99    cm/s_addr_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y99    cm/s_addr_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y99    cm/s_addr_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y97     cm/x_pixel_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y96     cm/x_pixel_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y96     cm/x_pixel_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y94     cm/y_pixel_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y94     cm/y_pixel_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y94     cm/y_pixel_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y100    vga/h_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y103    vga/pix_read_addr_reg_rep[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y103    vga/pix_read_addr_reg_rep[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y94     cm/y_pixel_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y94     cm/y_pixel_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y94     cm/y_pixel_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y98    cm/s_addr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y99    cm/s_addr_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y99    cm/s_addr_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y99    cm/s_addr_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y99     vga/h_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y99    cm/s_addr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y98    cm/s_addr_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y98    cm/s_addr_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y99    cm/s_addr_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y99    cm/s_addr_reg[6]/C



