{"sha": "edace3e2295db80d32b1a77676a3697c5029d71b", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZWRhY2UzZTIyOTVkYjgwZDMyYjFhNzc2NzZhMzY5N2M1MDI5ZDcxYg==", "commit": {"author": {"name": "Jim Wilson", "email": "jimw@sifive.com", "date": "2018-07-06T03:14:47Z"}, "committer": {"name": "Jim Wilson", "email": "wilson@gcc.gnu.org", "date": "2018-07-06T03:14:47Z"}, "message": "RISC-V: Add support for riscv-*-*.\n\n\t* config.gcc (riscv*-*-*): When setting xlen, handle riscv-*.\n\nFrom-SVN: r262463", "tree": {"sha": "d778f16d39a5efdcb0d2d11038988fa94d98e559", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/d778f16d39a5efdcb0d2d11038988fa94d98e559"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/edace3e2295db80d32b1a77676a3697c5029d71b", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/edace3e2295db80d32b1a77676a3697c5029d71b", "html_url": "https://github.com/Rust-GCC/gccrs/commit/edace3e2295db80d32b1a77676a3697c5029d71b", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/edace3e2295db80d32b1a77676a3697c5029d71b/comments", "author": null, "committer": null, "parents": [{"sha": "90099a748f9ccc55ddffb86c503e7145e380d863", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/90099a748f9ccc55ddffb86c503e7145e380d863", "html_url": "https://github.com/Rust-GCC/gccrs/commit/90099a748f9ccc55ddffb86c503e7145e380d863"}], "stats": {"total": 6, "additions": 5, "deletions": 1}, "files": [{"sha": "22991846d52542b368f2316b933cc41bb2f97c0a", "filename": "gcc/ChangeLog", "status": "modified", "additions": 4, "deletions": 0, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/edace3e2295db80d32b1a77676a3697c5029d71b/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/edace3e2295db80d32b1a77676a3697c5029d71b/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=edace3e2295db80d32b1a77676a3697c5029d71b", "patch": "@@ -1,3 +1,7 @@\n+2018-07-05  Jim Wilson  <jimw@sifive.com>\n+\n+\t* config.gcc (riscv*-*-*): When setting xlen, handle riscv-*.\n+\n 2018-07-05  Indu Bhagat  <indu.bhagat@oracle.com> \n \n \t* config/aarch64/aarch64-simd.md: correct flags text for "}, {"sha": "78e84c2b864bd63a4df74b684b7810bdd9c397ab", "filename": "gcc/config.gcc", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/edace3e2295db80d32b1a77676a3697c5029d71b/gcc%2Fconfig.gcc", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/edace3e2295db80d32b1a77676a3697c5029d71b/gcc%2Fconfig.gcc", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig.gcc?ref=edace3e2295db80d32b1a77676a3697c5029d71b", "patch": "@@ -4091,7 +4091,7 @@ case \"${target}\" in\n \t\tsupported_defaults=\"abi arch tune\"\n \n \t\tcase \"${target}\" in\n-\t\triscv32*) xlen=32 ;;\n+\t\triscv-* | riscv32*) xlen=32 ;;\n \t\triscv64*) xlen=64 ;;\n \t\t*) echo \"Unsupported RISC-V target ${target}\" 1>&2; exit 1 ;;\n \t\tesac"}]}