
5. Printing statistics.

=== $paramod\input_pipeline\WIDTH=s32'00000000000000000000000000010010 ===

   Number of wires:                 53
   Number of wire bits:            903
   Number of public wires:          53
   Number of public wire bits:     903
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 49
     $adffe                         49

=== adder_with_1_reg ===

   Number of wires:                  6
   Number of wire bits:             74
   Number of public wires:           5
   Number of public wire bits:      56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $add                            1
     $dffe                           1

=== fir ===

   Number of wires:                159
   Number of wire bits:           2815
   Number of public wires:         159
   Number of public wire bits:    2815
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 79
     $adffe                          1
     $paramod\input_pipeline\WIDTH=s32'00000000000000000000000000010010      1
     adder_with_1_reg               48
     multiplier_with_reg            25
     one_register                    4

=== multiplier_with_reg ===

   Number of wires:                  6
   Number of wire bits:             74
   Number of public wires:           5
   Number of public wire bits:      56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $dffe                           1
     $mul                            1

=== one_register ===

   Number of wires:                  4
   Number of wire bits:             38
   Number of public wires:           4
   Number of public wire bits:      38
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $dffe                           1

=== design hierarchy ===

   fir                               1
     $paramod\input_pipeline\WIDTH=s32'00000000000000000000000000010010      1
     adder_with_1_reg               48
     multiplier_with_reg            25
     one_register                    4

   Number of wires:                666
   Number of wire bits:           9272
   Number of public wires:         593
   Number of public wire bits:    7958
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                200
     $add                           48
     $adffe                         50
     $dffe                          77
     $mul                           25

