// Seed: 1350714378
module module_0 (
    output wand id_0,
    input supply1 id_1,
    input uwire id_2
);
  wire id_4;
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    input wor id_2,
    output wand id_3,
    input tri0 id_4,
    output uwire id_5,
    output supply1 id_6,
    input tri id_7,
    input tri0 id_8,
    input tri id_9,
    input supply1 id_10,
    input tri0 id_11,
    input wor id_12,
    input tri1 id_13
);
  always @(1 or negedge 1);
  xor (id_6, id_12, id_0, id_1, id_11, id_4, id_13, id_10, id_7, id_9, id_8, id_2);
  module_0(
      id_3, id_10, id_12
  );
endmodule
