Summary
======
Overall execution cycle = 15937365
Total execution cycles per core:
- Processor 0 = 15647869
- Processor 1 = 15574921
- Processor 2 = 15937365
- Processor 3 = 15625060
======
Number of compute cycles per core:
- Processor 0 = 10430314
- Processor 1 = 10383276
- Processor 2 = 10430338
- Processor 3 = 10394904
======
Number of load/store instructions per core:
- Processor 0: Load = 1489888, Store = 1007461
- Processor 1: Load = 1485857, Store = 1004611
- Processor 2: Load = 1492629, Store = 1016428
- Processor 3: Load = 1493736, Store = 1009391
======
Number of idle cycles
- Processor 0 = 5217555
- Processor 1 = 5191645
- Processor 2 = 5507027
- Processor 3 = 5230156
======
Data cache miss rate for each core
- Processor 0 = 0.40384183388064704 (1008534/2497349)
- Processor 1 = 0.40375102189628614 (1005529/2490468)
- Processor 2 = 0.40588436213286505 (1018387/2509057)
- Processor 3 = 0.4036766812071461 (1010454/2503127)
======
Amount of Data traffic in bytes on the bus
= 1535488
======
Number of invalidations or updates on the bus
= 1283
======
Distribution of accesses to private data versus shared data
- Cache 0: numPrivateAccess = 2022151, numSharedAccess = 475198
- Cache 1: numPrivateAccess = 2017965, numSharedAccess = 472503
- Cache 2: numPrivateAccess = 2034352, numSharedAccess = 474705
- Cache 3: numPrivateAccess = 2027374, numSharedAccess = 475753
======
Number of times each state is entered
- Cache 0: numO = 30
- Cache 1: numO = 15
- Cache 2: numO = 60
- Cache 3: numO = 45
