{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 13 18:19:49 2017 " "Info: Processing started: Mon Nov 13 18:19:49 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off labfor_top -c labfor_top " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off labfor_top -c labfor_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WACF_MISSING_TCL_FILE" "lpm_counter0.qip " "Warning: Tcl Script File lpm_counter0.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE lpm_counter0.qip " "Info: set_global_assignment -name QIP_FILE lpm_counter0.qip" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Tcl Script File %1!s! not found" 0 0 "" 0 -1}
{ "Warning" "WACF_MISSING_TCL_FILE" "lpm_decode0.qip " "Warning: Tcl Script File lpm_decode0.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE lpm_decode0.qip " "Info: set_global_assignment -name QIP_FILE lpm_decode0.qip" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Tcl Script File %1!s! not found" 0 0 "" 0 -1}
{ "Warning" "WACF_MISSING_TCL_FILE" "lpm_mux0.qip " "Warning: Tcl Script File lpm_mux0.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE lpm_mux0.qip " "Info: set_global_assignment -name QIP_FILE lpm_mux0.qip" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Tcl Script File %1!s! not found" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/spds/lr_v1/src/sm_cpu.v 4 4 " "Info: Found 4 design units, including 4 entities, in source file /spds/lr_v1/src/sm_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm_cpu " "Info: Found entity 1: sm_cpu" {  } { { "../../src/sm_cpu.v" "" { Text "F:/SPDS/LR_v1/src/sm_cpu.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 sm_control " "Info: Found entity 2: sm_control" {  } { { "../../src/sm_cpu.v" "" { Text "F:/SPDS/LR_v1/src/sm_cpu.v" 102 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 sm_alu " "Info: Found entity 3: sm_alu" {  } { { "../../src/sm_cpu.v" "" { Text "F:/SPDS/LR_v1/src/sm_cpu.v" 153 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 sm_register_file " "Info: Found entity 4: sm_register_file" {  } { { "../../src/sm_cpu.v" "" { Text "F:/SPDS/LR_v1/src/sm_cpu.v" 185 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/spds/lr_v1/src/sm_hex_display.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file /spds/lr_v1/src/sm_hex_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm_hex_display " "Info: Found entity 1: sm_hex_display" {  } { { "../../src/sm_hex_display.v" "" { Text "F:/SPDS/LR_v1/src/sm_hex_display.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 sm_hex_display_8 " "Info: Found entity 2: sm_hex_display_8" {  } { { "../../src/sm_hex_display.v" "" { Text "F:/SPDS/LR_v1/src/sm_hex_display.v" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/spds/lr_v1/src/sm_register.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file /spds/lr_v1/src/sm_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm_register " "Info: Found entity 1: sm_register" {  } { { "../../src/sm_register.v" "" { Text "F:/SPDS/LR_v1/src/sm_register.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 sm_register_we " "Info: Found entity 2: sm_register_we" {  } { { "../../src/sm_register.v" "" { Text "F:/SPDS/LR_v1/src/sm_register.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/spds/lr_v1/src/sm_rom.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /spds/lr_v1/src/sm_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm_rom " "Info: Found entity 1: sm_rom" {  } { { "../../src/sm_rom.v" "" { Text "F:/SPDS/LR_v1/src/sm_rom.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/spds/lr_v1/src/sm_top.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file /spds/lr_v1/src/sm_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm_top " "Info: Found entity 1: sm_top" {  } { { "../../src/sm_top.v" "" { Text "F:/SPDS/LR_v1/src/sm_top.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 sm_metafilter " "Info: Found entity 2: sm_metafilter" {  } { { "../../src/sm_top.v" "" { Text "F:/SPDS/LR_v1/src/sm_top.v" 52 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 sm_clk_divider " "Info: Found entity 3: sm_clk_divider" {  } { { "../../src/sm_top.v" "" { Text "F:/SPDS/LR_v1/src/sm_top.v" 71 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfor_top.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file labfor_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 labfor_top " "Info: Found entity 1: labfor_top" {  } { { "labfor_top.v" "" { Text "F:/SPDS/LR_v1/board/labfor/labfor_top.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "outSource sm_cpu.v(126) " "Error (10161): Verilog HDL error at sm_cpu.v(126): object \"outSource\" is not declared" {  } { { "../../src/sm_cpu.v" "" { Text "F:/SPDS/LR_v1/src/sm_cpu.v" 126 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "outSource sm_cpu.v(147) " "Error (10161): Verilog HDL error at sm_cpu.v(147): object \"outSource\" is not declared" {  } { { "../../src/sm_cpu.v" "" { Text "F:/SPDS/LR_v1/src/sm_cpu.v" 147 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "203 " "Error: Peak virtual memory: 203 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 13 18:19:50 2017 " "Error: Processing ended: Mon Nov 13 18:19:50 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 3 s " "Error: Quartus II Full Compilation was unsuccessful. 4 errors, 3 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
