

================================================================
== Vitis HLS Report for 'gemver_Pipeline_VITIS_LOOP_35_3_loop_4'
================================================================
* Date:           Sun Jun 23 03:30:06 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        gemver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.579 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   393228|   393228|  1.966 ms|  1.966 ms|  393228|  393228|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_35_3_loop_4  |   393226|   393226|        17|          6|          1|  65536|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     203|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     187|    -|
|Register             |        -|     -|      433|      32|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      433|     422|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln35_1_fu_259_p2     |         +|   0|  0|  16|           9|           1|
    |add_ln35_fu_163_p2       |         +|   0|  0|  24|          17|           1|
    |add_ln38_fu_232_p2       |         +|   0|  0|  16|           9|           1|
    |add_ln39_fu_217_p2       |         +|   0|  0|  23|          16|          16|
    |add_ln41_fu_277_p2       |         +|   0|  0|  24|          17|           9|
    |ap_condition_432         |       and|   0|  0|   2|           1|           1|
    |icmp_ln35_fu_157_p2      |      icmp|   0|  0|  25|          17|          18|
    |icmp_ln38_1_fu_237_p2    |      icmp|   0|  0|  17|           9|          10|
    |icmp_ln38_fu_172_p2      |      icmp|   0|  0|  17|           9|          10|
    |or_ln34_fu_178_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln34_fu_184_p3    |    select|   0|  0|   9|           1|           1|
    |select_ln35_1_fu_265_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln35_fu_203_p3    |    select|   0|  0|  17|           1|          17|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 203|         109|          97|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  37|          7|    1|          7|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                 |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg        |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten17_load  |   9|          2|   17|         34|
    |ap_sig_allocacmp_j_load                 |   9|          2|    9|         18|
    |grp_fu_129_p0                           |  14|          3|   32|         96|
    |grp_fu_129_p1                           |  14|          3|   32|         96|
    |i_fu_58                                 |   9|          2|    9|         18|
    |indvar_flatten17_fu_66                  |   9|          2|   17|         34|
    |j_fu_50                                 |   9|          2|    9|         18|
    |kk_fu_62                                |   9|          2|   17|         34|
    |tmp_fu_70                               |   9|          2|   32|         64|
    |w_address0                              |  14|          3|    8|         24|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 187|         40|  188|        453|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |A_load_reg_403                     |  32|   0|   32|          0|
    |add_ln35_reg_361                   |  17|   0|   17|          0|
    |add_ln414_fu_54                    |  17|   0|   17|          0|
    |ap_CS_fsm                          |   6|   0|    6|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |i_fu_58                            |   9|   0|    9|          0|
    |icmp_ln35_reg_357                  |   1|   0|    1|          0|
    |icmp_ln38_1_reg_413                |   1|   0|    1|          0|
    |icmp_ln38_1_reg_413_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln38_reg_366                  |   1|   0|    1|          0|
    |indvar_flatten17_fu_66             |  17|   0|   17|          0|
    |j_fu_50                            |   9|   0|    9|          0|
    |kk_fu_62                           |  17|   0|   17|          0|
    |mul4_reg_422                       |  32|   0|   32|          0|
    |mul5_reg_437                       |  32|   0|   32|          0|
    |or_ln34_reg_372                    |   1|   0|    1|          0|
    |or_ln34_reg_372_pp0_iter1_reg      |   1|   0|    1|          0|
    |select_ln34_reg_376                |   9|   0|    9|          0|
    |select_ln35_reg_387                |  17|   0|   17|          0|
    |tmp_2_reg_447                      |  32|   0|   32|          0|
    |tmp_fu_70                          |  32|   0|   32|          0|
    |w_addr_reg_417                     |   8|   0|    8|          0|
    |w_addr_reg_417_pp0_iter2_reg       |   8|   0|    8|          0|
    |w_load_reg_427                     |  32|   0|   32|          0|
    |x_load_reg_398                     |  32|   0|   32|          0|
    |icmp_ln35_reg_357                  |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 433|  32|  370|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+--------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  gemver_Pipeline_VITIS_LOOP_35_3_loop_4|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  gemver_Pipeline_VITIS_LOOP_35_3_loop_4|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  gemver_Pipeline_VITIS_LOOP_35_3_loop_4|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  gemver_Pipeline_VITIS_LOOP_35_3_loop_4|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  gemver_Pipeline_VITIS_LOOP_35_3_loop_4|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  gemver_Pipeline_VITIS_LOOP_35_3_loop_4|  return value|
|grp_fu_76_p_din0    |  out|   32|  ap_ctrl_hs|  gemver_Pipeline_VITIS_LOOP_35_3_loop_4|  return value|
|grp_fu_76_p_din1    |  out|   32|  ap_ctrl_hs|  gemver_Pipeline_VITIS_LOOP_35_3_loop_4|  return value|
|grp_fu_76_p_opcode  |  out|    2|  ap_ctrl_hs|  gemver_Pipeline_VITIS_LOOP_35_3_loop_4|  return value|
|grp_fu_76_p_dout0   |   in|   32|  ap_ctrl_hs|  gemver_Pipeline_VITIS_LOOP_35_3_loop_4|  return value|
|grp_fu_76_p_ce      |  out|    1|  ap_ctrl_hs|  gemver_Pipeline_VITIS_LOOP_35_3_loop_4|  return value|
|grp_fu_80_p_din0    |  out|   32|  ap_ctrl_hs|  gemver_Pipeline_VITIS_LOOP_35_3_loop_4|  return value|
|grp_fu_80_p_din1    |  out|   32|  ap_ctrl_hs|  gemver_Pipeline_VITIS_LOOP_35_3_loop_4|  return value|
|grp_fu_80_p_dout0   |   in|   32|  ap_ctrl_hs|  gemver_Pipeline_VITIS_LOOP_35_3_loop_4|  return value|
|grp_fu_80_p_ce      |  out|    1|  ap_ctrl_hs|  gemver_Pipeline_VITIS_LOOP_35_3_loop_4|  return value|
|A_address0          |  out|   16|   ap_memory|                                       A|         array|
|A_ce0               |  out|    1|   ap_memory|                                       A|         array|
|A_q0                |   in|   32|   ap_memory|                                       A|         array|
|x_address0          |  out|    8|   ap_memory|                                       x|         array|
|x_ce0               |  out|    1|   ap_memory|                                       x|         array|
|x_q0                |   in|   32|   ap_memory|                                       x|         array|
|w_address0          |  out|    8|   ap_memory|                                       w|         array|
|w_ce0               |  out|    1|   ap_memory|                                       w|         array|
|w_we0               |  out|    1|   ap_memory|                                       w|         array|
|w_d0                |  out|   32|   ap_memory|                                       w|         array|
|w_q0                |   in|   32|   ap_memory|                                       w|         array|
+--------------------+-----+-----+------------+----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 6, D = 17, States = { 1 2 3 4 5 6 7 8 10 11 9 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 10 
9 --> 12 
10 --> 11 
11 --> 9 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.04>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:38]   --->   Operation 20 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%add_ln414 = alloca i32 1"   --->   Operation 21 'alloca' 'add_ln414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:35]   --->   Operation 22 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%kk = alloca i32 1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:34]   --->   Operation 23 'alloca' 'kk' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten17 = alloca i32 1"   --->   Operation 24 'alloca' 'indvar_flatten17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = alloca i32 1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:36]   --->   Operation 25 'alloca' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.46ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten17"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 30 [1/1] (0.46ns)   --->   "%store_ln34 = store i17 0, i17 %kk" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:34]   --->   Operation 30 'store' 'store_ln34' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 31 [1/1] (0.46ns)   --->   "%store_ln35 = store i9 0, i9 %i" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:35]   --->   Operation 31 'store' 'store_ln35' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 32 [1/1] (0.46ns)   --->   "%store_ln38 = store i9 0, i9 %j" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:38]   --->   Operation 32 'store' 'store_ln38' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 33 [1/1] (0.46ns)   --->   "%br_ln0 = br void %for.inc73"   --->   Operation 33 'br' 'br_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%first_iter_2 = phi i1 0, void %new.latch.for.inc73.split, i1 1, void %newFuncRoot"   --->   Operation 34 'phi' 'first_iter_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%indvar_flatten17_load = load i17 %indvar_flatten17" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:35]   --->   Operation 35 'load' 'indvar_flatten17_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.12ns)   --->   "%icmp_ln35 = icmp_eq  i17 %indvar_flatten17_load, i17 65536" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:35]   --->   Operation 36 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.12ns)   --->   "%add_ln35 = add i17 %indvar_flatten17_load, i17 1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:35]   --->   Operation 37 'add' 'add_ln35' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln35, void %for.inc79, void %for.end81.exitStub" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:35]   --->   Operation 38 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%j_load = load i9 %j" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:38]   --->   Operation 39 'load' 'j_load' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.90ns)   --->   "%icmp_ln38 = icmp_eq  i9 %j_load, i9 256" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:38]   --->   Operation 40 'icmp' 'icmp_ln38' <Predicate = (!icmp_ln35)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.14ns)   --->   "%or_ln34 = or i1 %icmp_ln38, i1 %first_iter_2" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:34]   --->   Operation 41 'or' 'or_ln34' <Predicate = (!icmp_ln35)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.38ns)   --->   "%select_ln34 = select i1 %icmp_ln38, i9 0, i9 %j_load" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:34]   --->   Operation 42 'select' 'select_ln34' <Predicate = (!icmp_ln35)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %or_ln34, void %for.inc73.split, void %for.first.iter.for.inc73" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:38]   --->   Operation 43 'br' 'br_ln38' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i9 %select_ln34" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:38]   --->   Operation 44 'zext' 'zext_ln38' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln38" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:39]   --->   Operation 45 'getelementptr' 'x_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (1.29ns)   --->   "%x_load = load i8 %x_addr" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:39]   --->   Operation 46 'load' 'x_load' <Predicate = (!icmp_ln35)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 2 <SV = 1> <Delay = 2.74>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%add_ln414_load = load i17 %add_ln414" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:35]   --->   Operation 47 'load' 'add_ln414_load' <Predicate = (!icmp_ln35 & icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%kk_load = load i17 %kk" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:35]   --->   Operation 48 'load' 'kk_load' <Predicate = (!icmp_ln35 & !icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.32ns)   --->   "%select_ln35 = select i1 %icmp_ln38, i17 %add_ln414_load, i17 %kk_load" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:35]   --->   Operation 49 'select' 'select_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i17 %select_ln35" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:35]   --->   Operation 50 'trunc' 'trunc_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln38_1 = zext i9 %select_ln34" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:38]   --->   Operation 51 'zext' 'zext_ln38_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.12ns)   --->   "%add_ln39 = add i16 %zext_ln38_1, i16 %trunc_ln35" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:39]   --->   Operation 52 'add' 'add_ln39' <Predicate = (!icmp_ln35)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i16 %add_ln39" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:39]   --->   Operation 53 'zext' 'zext_ln39' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln39" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:39]   --->   Operation 54 'getelementptr' 'A_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 55 [2/2] (1.29ns)   --->   "%A_load = load i16 %A_addr" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:39]   --->   Operation 55 'load' 'A_load' <Predicate = (!icmp_ln35)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_2 : Operation 56 [1/2] (1.29ns)   --->   "%x_load = load i8 %x_addr" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:39]   --->   Operation 56 'load' 'x_load' <Predicate = (!icmp_ln35)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 3 <SV = 2> <Delay = 1.29>
ST_3 : Operation 57 [1/2] (1.29ns)   --->   "%A_load = load i16 %A_addr" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:39]   --->   Operation 57 'load' 'A_load' <Predicate = (!icmp_ln35)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 4 <SV = 3> <Delay = 2.78>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%bitcast_ln39 = bitcast i32 %A_load" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:39]   --->   Operation 58 'bitcast' 'bitcast_ln39' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 59 [4/4] (2.78ns)   --->   "%mul4 = fmul i32 %bitcast_ln39, i32 0.73" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:39]   --->   Operation 59 'fmul' 'mul4' <Predicate = (!icmp_ln35)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.78>
ST_5 : Operation 60 [3/4] (2.78ns)   --->   "%mul4 = fmul i32 %bitcast_ln39, i32 0.73" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:39]   --->   Operation 60 'fmul' 'mul4' <Predicate = (!icmp_ln35)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.78>
ST_6 : Operation 61 [2/4] (2.78ns)   --->   "%mul4 = fmul i32 %bitcast_ln39, i32 0.73" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:39]   --->   Operation 61 'fmul' 'mul4' <Predicate = (!icmp_ln35)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.90ns)   --->   "%add_ln38 = add i9 %select_ln34, i9 1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:38]   --->   Operation 62 'add' 'add_ln38' <Predicate = (!icmp_ln35)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.90ns)   --->   "%icmp_ln38_1 = icmp_eq  i9 %add_ln38, i9 256" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:38]   --->   Operation 63 'icmp' 'icmp_ln38_1' <Predicate = (!icmp_ln35)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38_1, void %new.latch.for.inc73.split, void %last.iter.for.inc73.split" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:38]   --->   Operation 64 'br' 'br_ln38' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.46ns)   --->   "%store_ln35 = store i17 %add_ln35, i17 %indvar_flatten17" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:35]   --->   Operation 65 'store' 'store_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.46>
ST_6 : Operation 66 [1/1] (0.46ns)   --->   "%store_ln34 = store i17 %select_ln35, i17 %kk" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:34]   --->   Operation 66 'store' 'store_ln34' <Predicate = (!icmp_ln35)> <Delay = 0.46>
ST_6 : Operation 67 [1/1] (0.46ns)   --->   "%store_ln38 = store i9 %add_ln38, i9 %j" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:38]   --->   Operation 67 'store' 'store_ln38' <Predicate = (!icmp_ln35)> <Delay = 0.46>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln38 = br void %for.inc73" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:38]   --->   Operation 68 'br' 'br_ln38' <Predicate = (!icmp_ln35)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.78>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:35]   --->   Operation 69 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.90ns)   --->   "%add_ln35_1 = add i9 %i_load, i9 1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:35]   --->   Operation 70 'add' 'add_ln35_1' <Predicate = (icmp_ln38)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (0.38ns)   --->   "%select_ln35_1 = select i1 %icmp_ln38, i9 %add_ln35_1, i9 %i_load" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:35]   --->   Operation 71 'select' 'select_ln35_1' <Predicate = true> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i9 %select_ln35_1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:35]   --->   Operation 72 'zext' 'zext_ln35' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%w_addr = getelementptr i32 %w, i64 0, i64 %zext_ln35" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:36]   --->   Operation 73 'getelementptr' 'w_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [2/2] (1.29ns)   --->   "%w_load = load i8 %w_addr" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:36]   --->   Operation 74 'load' 'w_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_7 : Operation 75 [1/4] (2.78ns)   --->   "%mul4 = fmul i32 %bitcast_ln39, i32 0.73" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:39]   --->   Operation 75 'fmul' 'mul4' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (1.12ns)   --->   "%add_ln41 = add i17 %select_ln35, i17 256" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:41]   --->   Operation 76 'add' 'add_ln41' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.46ns)   --->   "%store_ln35 = store i9 %select_ln35_1, i9 %i" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:35]   --->   Operation 77 'store' 'store_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.46>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%store_ln41 = store i17 %add_ln41, i17 %add_ln414" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:41]   --->   Operation 78 'store' 'store_ln41' <Predicate = (!icmp_ln35)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.78>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_35_3_loop_4_str"   --->   Operation 79 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536"   --->   Operation 80 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/2] (1.29ns)   --->   "%w_load = load i8 %w_addr" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:36]   --->   Operation 81 'load' 'w_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%bitcast_ln39_1 = bitcast i32 %x_load" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:39]   --->   Operation 82 'bitcast' 'bitcast_ln39_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [4/4] (2.78ns)   --->   "%mul5 = fmul i32 %mul4, i32 %bitcast_ln39_1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:39]   --->   Operation 83 'fmul' 'mul5' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 10> <Delay = 2.78>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_1 = bitcast i32 %w_load" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:36]   --->   Operation 84 'bitcast' 'tmp_1' <Predicate = (or_ln34)> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.46ns)   --->   "%store_ln36 = store i32 %tmp_1, i32 %tmp" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:36]   --->   Operation 85 'store' 'store_ln36' <Predicate = (or_ln34)> <Delay = 0.46>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln38 = br void %for.inc73.split" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:38]   --->   Operation 86 'br' 'br_ln38' <Predicate = (or_ln34)> <Delay = 0.00>
ST_9 : Operation 87 [1/4] (2.78ns)   --->   "%mul5 = fmul i32 %mul4, i32 %bitcast_ln39_1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:39]   --->   Operation 87 'fmul' 'mul5' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 101 'ret' 'ret_ln0' <Predicate = (icmp_ln35)> <Delay = 0.00>

State 10 <SV = 8> <Delay = 2.78>
ST_10 : Operation 88 [3/4] (2.78ns)   --->   "%mul5 = fmul i32 %mul4, i32 %bitcast_ln39_1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:39]   --->   Operation 88 'fmul' 'mul5' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 9> <Delay = 2.78>
ST_11 : Operation 89 [2/4] (2.78ns)   --->   "%mul5 = fmul i32 %mul4, i32 %bitcast_ln39_1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:39]   --->   Operation 89 'fmul' 'mul5' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.57>
ST_12 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_4_load = load i32 %tmp" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:39]   --->   Operation 90 'load' 'tmp_4_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 91 [5/5] (3.57ns)   --->   "%tmp_2 = fadd i32 %tmp_4_load, i32 %mul5" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:39]   --->   Operation 91 'fadd' 'tmp_2' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.57>
ST_13 : Operation 92 [4/5] (3.57ns)   --->   "%tmp_2 = fadd i32 %tmp_4_load, i32 %mul5" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:39]   --->   Operation 92 'fadd' 'tmp_2' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.57>
ST_14 : Operation 93 [3/5] (3.57ns)   --->   "%tmp_2 = fadd i32 %tmp_4_load, i32 %mul5" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:39]   --->   Operation 93 'fadd' 'tmp_2' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.57>
ST_15 : Operation 94 [2/5] (3.57ns)   --->   "%tmp_2 = fadd i32 %tmp_4_load, i32 %mul5" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:39]   --->   Operation 94 'fadd' 'tmp_2' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.57>
ST_16 : Operation 95 [1/5] (3.57ns)   --->   "%tmp_2 = fadd i32 %tmp_4_load, i32 %mul5" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:39]   --->   Operation 95 'fadd' 'tmp_2' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.29>
ST_17 : Operation 96 [1/1] (0.00ns)   --->   "%specpipeline_ln36 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:36]   --->   Operation 96 'specpipeline' 'specpipeline_ln36' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 97 [1/1] (0.00ns)   --->   "%bitcast_ln40 = bitcast i32 %tmp_2" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:40]   --->   Operation 97 'bitcast' 'bitcast_ln40' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 98 [1/1] (1.29ns)   --->   "%store_ln40 = store i32 %bitcast_ln40, i8 %w_addr" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:40]   --->   Operation 98 'store' 'store_ln40' <Predicate = (icmp_ln38_1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln38 = br void %new.latch.for.inc73.split" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:38]   --->   Operation 99 'br' 'br_ln38' <Predicate = (icmp_ln38_1)> <Delay = 0.00>
ST_17 : Operation 100 [1/1] (0.46ns)   --->   "%store_ln36 = store i32 %tmp_2, i32 %tmp" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:36]   --->   Operation 100 'store' 'store_ln36' <Predicate = (!icmp_ln35)> <Delay = 0.46>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ w]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 011111100000000000]
add_ln414             (alloca           ) [ 011111110000000000]
i                     (alloca           ) [ 011111110000000000]
kk                    (alloca           ) [ 011111100000000000]
indvar_flatten17      (alloca           ) [ 011111100000000000]
tmp                   (alloca           ) [ 011111111111111111]
specinterface_ln0     (specinterface    ) [ 000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000]
store_ln0             (store            ) [ 000000000000000000]
store_ln34            (store            ) [ 000000000000000000]
store_ln35            (store            ) [ 000000000000000000]
store_ln38            (store            ) [ 000000000000000000]
br_ln0                (br               ) [ 000000000000000000]
first_iter_2          (phi              ) [ 010000000000000000]
indvar_flatten17_load (load             ) [ 000000000000000000]
icmp_ln35             (icmp             ) [ 011111111111111111]
add_ln35              (add              ) [ 001111100000000000]
br_ln35               (br               ) [ 000000000000000000]
j_load                (load             ) [ 000000000000000000]
icmp_ln38             (icmp             ) [ 011111110000000000]
or_ln34               (or               ) [ 011111111111000000]
select_ln34           (select           ) [ 001111100000000000]
br_ln38               (br               ) [ 000000000000000000]
zext_ln38             (zext             ) [ 000000000000000000]
x_addr                (getelementptr    ) [ 001000000000000000]
add_ln414_load        (load             ) [ 000000000000000000]
kk_load               (load             ) [ 000000000000000000]
select_ln35           (select           ) [ 010111110000000000]
trunc_ln35            (trunc            ) [ 000000000000000000]
zext_ln38_1           (zext             ) [ 000000000000000000]
add_ln39              (add              ) [ 000000000000000000]
zext_ln39             (zext             ) [ 000000000000000000]
A_addr                (getelementptr    ) [ 000100000000000000]
x_load                (load             ) [ 011111111000000000]
A_load                (load             ) [ 000010000000000000]
bitcast_ln39          (bitcast          ) [ 010001110000000000]
add_ln38              (add              ) [ 000000000000000000]
icmp_ln38_1           (icmp             ) [ 011111111111111111]
br_ln38               (br               ) [ 000000000000000000]
store_ln35            (store            ) [ 000000000000000000]
store_ln34            (store            ) [ 000000000000000000]
store_ln38            (store            ) [ 000000000000000000]
br_ln38               (br               ) [ 010000100000000000]
i_load                (load             ) [ 000000000000000000]
add_ln35_1            (add              ) [ 000000000000000000]
select_ln35_1         (select           ) [ 000000000000000000]
zext_ln35             (zext             ) [ 000000000000000000]
w_addr                (getelementptr    ) [ 011111101111111111]
mul4                  (fmul             ) [ 001111001111000000]
add_ln41              (add              ) [ 000000000000000000]
store_ln35            (store            ) [ 000000000000000000]
store_ln41            (store            ) [ 000000000000000000]
specloopname_ln0      (specloopname     ) [ 000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000]
w_load                (load             ) [ 000111000111000000]
bitcast_ln39_1        (bitcast          ) [ 000111000111000000]
tmp_1                 (bitcast          ) [ 000000000000000000]
store_ln36            (store            ) [ 000000000000000000]
br_ln38               (br               ) [ 000000000000000000]
mul5                  (fmul             ) [ 011110100000111110]
tmp_4_load            (load             ) [ 011110000000011110]
tmp_2                 (fadd             ) [ 000001000000000001]
specpipeline_ln36     (specpipeline     ) [ 000000000000000000]
bitcast_ln40          (bitcast          ) [ 000000000000000000]
store_ln40            (store            ) [ 000000000000000000]
br_ln38               (br               ) [ 000000000000000000]
store_ln36            (store            ) [ 000000000000000000]
ret_ln0               (ret              ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_35_3_loop_4_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="j_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="add_ln414_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_ln414/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="i_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="kk_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kk/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="indvar_flatten17_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten17/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="tmp_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="x_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="9" slack="0"/>
<pin id="78" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="8" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="A_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="16" slack="0"/>
<pin id="91" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="16" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="w_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="9" slack="0"/>
<pin id="104" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_addr/7 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="8" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="0"/>
<pin id="110" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="w_load/7 store_ln40/17 "/>
</bind>
</comp>

<comp id="113" class="1005" name="first_iter_2_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="1"/>
<pin id="115" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="first_iter_2 (phireg) "/>
</bind>
</comp>

<comp id="117" class="1004" name="first_iter_2_phi_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="1"/>
<pin id="119" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="1" slack="0"/>
<pin id="121" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_iter_2/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="1"/>
<pin id="128" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_2/12 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="0"/>
<pin id="132" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul4/4 mul5/8 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln0_store_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="17" slack="0"/>
<pin id="137" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="store_ln34_store_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="0"/>
<pin id="141" dir="0" index="1" bw="17" slack="0"/>
<pin id="142" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="store_ln35_store_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="9" slack="0"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="store_ln38_store_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="0" index="1" bw="9" slack="0"/>
<pin id="152" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="indvar_flatten17_load_load_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="17" slack="0"/>
<pin id="156" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten17_load/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="icmp_ln35_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="17" slack="0"/>
<pin id="159" dir="0" index="1" bw="17" slack="0"/>
<pin id="160" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="add_ln35_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="17" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="1" index="2" bw="17" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="j_load_load_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="9" slack="0"/>
<pin id="171" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="icmp_ln38_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="9" slack="0"/>
<pin id="174" dir="0" index="1" bw="9" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="or_ln34_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln34/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="select_ln34_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="9" slack="0"/>
<pin id="187" dir="0" index="2" bw="9" slack="0"/>
<pin id="188" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="zext_ln38_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="9" slack="0"/>
<pin id="194" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="add_ln414_load_load_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="17" slack="1"/>
<pin id="199" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_ln414_load/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="kk_load_load_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="17" slack="1"/>
<pin id="202" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kk_load/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="select_ln35_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="1"/>
<pin id="205" dir="0" index="1" bw="17" slack="0"/>
<pin id="206" dir="0" index="2" bw="17" slack="0"/>
<pin id="207" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="trunc_ln35_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="17" slack="0"/>
<pin id="212" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln35/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="zext_ln38_1_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="9" slack="1"/>
<pin id="216" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38_1/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="add_ln39_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="9" slack="0"/>
<pin id="219" dir="0" index="1" bw="16" slack="0"/>
<pin id="220" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="zext_ln39_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="16" slack="0"/>
<pin id="225" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="bitcast_ln39_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="1"/>
<pin id="230" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln39/4 "/>
</bind>
</comp>

<comp id="232" class="1004" name="add_ln38_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="9" slack="5"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38/6 "/>
</bind>
</comp>

<comp id="237" class="1004" name="icmp_ln38_1_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="9" slack="0"/>
<pin id="239" dir="0" index="1" bw="9" slack="0"/>
<pin id="240" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38_1/6 "/>
</bind>
</comp>

<comp id="243" class="1004" name="store_ln35_store_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="17" slack="5"/>
<pin id="245" dir="0" index="1" bw="17" slack="5"/>
<pin id="246" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/6 "/>
</bind>
</comp>

<comp id="247" class="1004" name="store_ln34_store_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="17" slack="4"/>
<pin id="249" dir="0" index="1" bw="17" slack="5"/>
<pin id="250" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/6 "/>
</bind>
</comp>

<comp id="251" class="1004" name="store_ln38_store_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="9" slack="0"/>
<pin id="253" dir="0" index="1" bw="9" slack="5"/>
<pin id="254" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/6 "/>
</bind>
</comp>

<comp id="256" class="1004" name="i_load_load_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="9" slack="6"/>
<pin id="258" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/7 "/>
</bind>
</comp>

<comp id="259" class="1004" name="add_ln35_1_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="9" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/7 "/>
</bind>
</comp>

<comp id="265" class="1004" name="select_ln35_1_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="6"/>
<pin id="267" dir="0" index="1" bw="9" slack="0"/>
<pin id="268" dir="0" index="2" bw="9" slack="0"/>
<pin id="269" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_1/7 "/>
</bind>
</comp>

<comp id="272" class="1004" name="zext_ln35_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="9" slack="0"/>
<pin id="274" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/7 "/>
</bind>
</comp>

<comp id="277" class="1004" name="add_ln41_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="17" slack="5"/>
<pin id="279" dir="0" index="1" bw="10" slack="0"/>
<pin id="280" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41/7 "/>
</bind>
</comp>

<comp id="282" class="1004" name="store_ln35_store_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="9" slack="0"/>
<pin id="284" dir="0" index="1" bw="9" slack="6"/>
<pin id="285" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/7 "/>
</bind>
</comp>

<comp id="287" class="1004" name="store_ln41_store_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="17" slack="0"/>
<pin id="289" dir="0" index="1" bw="17" slack="6"/>
<pin id="290" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/7 "/>
</bind>
</comp>

<comp id="292" class="1004" name="bitcast_ln39_1_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="6"/>
<pin id="294" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln39_1/8 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_1_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="3"/>
<pin id="298" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_1/9 "/>
</bind>
</comp>

<comp id="299" class="1004" name="store_ln36_store_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="0" index="1" bw="32" slack="10"/>
<pin id="302" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/9 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_4_load_load_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="11"/>
<pin id="306" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_4_load/12 "/>
</bind>
</comp>

<comp id="308" class="1004" name="bitcast_ln40_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="1"/>
<pin id="310" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln40/17 "/>
</bind>
</comp>

<comp id="312" class="1004" name="store_ln36_store_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="1"/>
<pin id="314" dir="0" index="1" bw="32" slack="16"/>
<pin id="315" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/17 "/>
</bind>
</comp>

<comp id="316" class="1005" name="j_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="9" slack="0"/>
<pin id="318" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="323" class="1005" name="add_ln414_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="17" slack="1"/>
<pin id="325" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln414 "/>
</bind>
</comp>

<comp id="329" class="1005" name="i_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="9" slack="0"/>
<pin id="331" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="336" class="1005" name="kk_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="17" slack="0"/>
<pin id="338" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="kk "/>
</bind>
</comp>

<comp id="343" class="1005" name="indvar_flatten17_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="17" slack="0"/>
<pin id="345" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten17 "/>
</bind>
</comp>

<comp id="350" class="1005" name="tmp_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="10"/>
<pin id="352" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="357" class="1005" name="icmp_ln35_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="1"/>
<pin id="359" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln35 "/>
</bind>
</comp>

<comp id="361" class="1005" name="add_ln35_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="17" slack="5"/>
<pin id="363" dir="1" index="1" bw="17" slack="5"/>
</pin_list>
<bind>
<opset="add_ln35 "/>
</bind>
</comp>

<comp id="366" class="1005" name="icmp_ln38_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="1"/>
<pin id="368" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln38 "/>
</bind>
</comp>

<comp id="372" class="1005" name="or_ln34_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="10"/>
<pin id="374" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln34 "/>
</bind>
</comp>

<comp id="376" class="1005" name="select_ln34_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="9" slack="1"/>
<pin id="378" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln34 "/>
</bind>
</comp>

<comp id="382" class="1005" name="x_addr_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="8" slack="1"/>
<pin id="384" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_addr "/>
</bind>
</comp>

<comp id="387" class="1005" name="select_ln35_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="17" slack="4"/>
<pin id="389" dir="1" index="1" bw="17" slack="4"/>
</pin_list>
<bind>
<opset="select_ln35 "/>
</bind>
</comp>

<comp id="393" class="1005" name="A_addr_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="16" slack="1"/>
<pin id="395" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="398" class="1005" name="x_load_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="6"/>
<pin id="400" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="x_load "/>
</bind>
</comp>

<comp id="403" class="1005" name="A_load_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="1"/>
<pin id="405" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load "/>
</bind>
</comp>

<comp id="408" class="1005" name="bitcast_ln39_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="1"/>
<pin id="410" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln39 "/>
</bind>
</comp>

<comp id="413" class="1005" name="icmp_ln38_1_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="11"/>
<pin id="415" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln38_1 "/>
</bind>
</comp>

<comp id="417" class="1005" name="w_addr_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="8" slack="1"/>
<pin id="419" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="w_addr "/>
</bind>
</comp>

<comp id="422" class="1005" name="mul4_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="1"/>
<pin id="424" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul4 "/>
</bind>
</comp>

<comp id="427" class="1005" name="w_load_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="3"/>
<pin id="429" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="w_load "/>
</bind>
</comp>

<comp id="432" class="1005" name="bitcast_ln39_1_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="1"/>
<pin id="434" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln39_1 "/>
</bind>
</comp>

<comp id="437" class="1005" name="mul5_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="1"/>
<pin id="439" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul5 "/>
</bind>
</comp>

<comp id="442" class="1005" name="tmp_4_load_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="1"/>
<pin id="444" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_load "/>
</bind>
</comp>

<comp id="447" class="1005" name="tmp_2_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="1"/>
<pin id="449" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="32" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="92"><net_src comp="0" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="32" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="87" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="32" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="100" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="116"><net_src comp="22" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="113" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="124"><net_src comp="24" pin="0"/><net_sink comp="117" pin=2"/></net>

<net id="133"><net_src comp="34" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="138"><net_src comp="18" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="143"><net_src comp="18" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="148"><net_src comp="20" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="153"><net_src comp="20" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="161"><net_src comp="154" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="26" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="154" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="28" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="176"><net_src comp="169" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="30" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="172" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="117" pin="4"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="172" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="20" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="169" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="195"><net_src comp="184" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="208"><net_src comp="197" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="209"><net_src comp="200" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="213"><net_src comp="203" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="221"><net_src comp="214" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="210" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="226"><net_src comp="217" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="231"><net_src comp="228" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="236"><net_src comp="36" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="241"><net_src comp="232" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="30" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="255"><net_src comp="232" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="263"><net_src comp="256" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="36" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="270"><net_src comp="259" pin="2"/><net_sink comp="265" pin=1"/></net>

<net id="271"><net_src comp="256" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="275"><net_src comp="265" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="281"><net_src comp="38" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="286"><net_src comp="265" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="291"><net_src comp="277" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="292" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="303"><net_src comp="296" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="307"><net_src comp="304" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="311"><net_src comp="308" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="319"><net_src comp="50" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="321"><net_src comp="316" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="322"><net_src comp="316" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="326"><net_src comp="54" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="328"><net_src comp="323" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="332"><net_src comp="58" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="334"><net_src comp="329" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="335"><net_src comp="329" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="339"><net_src comp="62" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="341"><net_src comp="336" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="342"><net_src comp="336" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="346"><net_src comp="66" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="348"><net_src comp="343" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="349"><net_src comp="343" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="353"><net_src comp="70" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="355"><net_src comp="350" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="356"><net_src comp="350" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="360"><net_src comp="157" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="163" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="369"><net_src comp="172" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="371"><net_src comp="366" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="375"><net_src comp="178" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="184" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="381"><net_src comp="376" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="385"><net_src comp="74" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="390"><net_src comp="203" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="392"><net_src comp="387" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="396"><net_src comp="87" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="401"><net_src comp="81" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="406"><net_src comp="94" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="411"><net_src comp="228" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="416"><net_src comp="237" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="420"><net_src comp="100" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="425"><net_src comp="129" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="430"><net_src comp="107" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="435"><net_src comp="292" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="440"><net_src comp="129" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="445"><net_src comp="304" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="450"><net_src comp="125" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="452"><net_src comp="447" pin="1"/><net_sink comp="312" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {}
	Port: x | {}
	Port: w | {17 }
 - Input state : 
	Port: gemver_Pipeline_VITIS_LOOP_35_3_loop_4 : A | {2 3 }
	Port: gemver_Pipeline_VITIS_LOOP_35_3_loop_4 : x | {1 2 }
	Port: gemver_Pipeline_VITIS_LOOP_35_3_loop_4 : w | {7 8 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln34 : 1
		store_ln35 : 1
		store_ln38 : 1
		first_iter_2 : 1
		indvar_flatten17_load : 1
		icmp_ln35 : 2
		add_ln35 : 2
		br_ln35 : 3
		j_load : 1
		icmp_ln38 : 2
		or_ln34 : 3
		select_ln34 : 3
		br_ln38 : 3
		zext_ln38 : 4
		x_addr : 5
		x_load : 6
	State 2
		select_ln35 : 1
		trunc_ln35 : 2
		add_ln39 : 3
		zext_ln39 : 4
		A_addr : 5
		A_load : 6
	State 3
	State 4
		mul4 : 1
	State 5
	State 6
		icmp_ln38_1 : 1
		br_ln38 : 2
		store_ln38 : 1
	State 7
		add_ln35_1 : 1
		select_ln35_1 : 2
		zext_ln35 : 3
		w_addr : 4
		w_load : 5
		store_ln35 : 3
		store_ln41 : 1
	State 8
		mul5 : 1
	State 9
		store_ln36 : 1
	State 10
	State 11
	State 12
		tmp_2 : 1
	State 13
	State 14
	State 15
	State 16
	State 17
		store_ln40 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fadd   |      grp_fu_125      |    2    |   205   |   219   |
|----------|----------------------|---------|---------|---------|
|   fmul   |      grp_fu_129      |    3    |   143   |    78   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln35_fu_163   |    0    |    0    |    24   |
|          |    add_ln39_fu_217   |    0    |    0    |    23   |
|    add   |    add_ln38_fu_232   |    0    |    0    |    16   |
|          |   add_ln35_1_fu_259  |    0    |    0    |    16   |
|          |    add_ln41_fu_277   |    0    |    0    |    24   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln35_fu_157   |    0    |    0    |    24   |
|   icmp   |   icmp_ln38_fu_172   |    0    |    0    |    16   |
|          |  icmp_ln38_1_fu_237  |    0    |    0    |    16   |
|----------|----------------------|---------|---------|---------|
|          |  select_ln34_fu_184  |    0    |    0    |    9    |
|  select  |  select_ln35_fu_203  |    0    |    0    |    17   |
|          | select_ln35_1_fu_265 |    0    |    0    |    9    |
|----------|----------------------|---------|---------|---------|
|    or    |    or_ln34_fu_178    |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln38_fu_192   |    0    |    0    |    0    |
|   zext   |  zext_ln38_1_fu_214  |    0    |    0    |    0    |
|          |   zext_ln39_fu_223   |    0    |    0    |    0    |
|          |   zext_ln35_fu_272   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |   trunc_ln35_fu_210  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    5    |   348   |   493   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|     A_addr_reg_393     |   16   |
|     A_load_reg_403     |   32   |
|    add_ln35_reg_361    |   17   |
|    add_ln414_reg_323   |   17   |
| bitcast_ln39_1_reg_432 |   32   |
|  bitcast_ln39_reg_408  |   32   |
|  first_iter_2_reg_113  |    1   |
|        i_reg_329       |    9   |
|    icmp_ln35_reg_357   |    1   |
|   icmp_ln38_1_reg_413  |    1   |
|    icmp_ln38_reg_366   |    1   |
|indvar_flatten17_reg_343|   17   |
|        j_reg_316       |    9   |
|       kk_reg_336       |   17   |
|      mul4_reg_422      |   32   |
|      mul5_reg_437      |   32   |
|     or_ln34_reg_372    |    1   |
|   select_ln34_reg_376  |    9   |
|   select_ln35_reg_387  |   17   |
|      tmp_2_reg_447     |   32   |
|   tmp_4_load_reg_442   |   32   |
|       tmp_reg_350      |   32   |
|     w_addr_reg_417     |    8   |
|     w_load_reg_427     |   32   |
|     x_addr_reg_382     |    8   |
|     x_load_reg_398     |   32   |
+------------------------+--------+
|          Total         |   469  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_81 |  p0  |   2  |   8  |   16   ||    9    |
|  grp_access_fu_94 |  p0  |   2  |  16  |   32   ||    9    |
| grp_access_fu_107 |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_125    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_129    |  p0  |   3  |  32  |   96   ||    14   |
|     grp_fu_129    |  p1  |   3  |  32  |   96   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   320  || 2.84429 ||    64   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |   493  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   64   |
|  Register |    -   |    -   |   469  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    2   |   817  |   557  |
+-----------+--------+--------+--------+--------+
