#############################################
#	Synopsys Design Constraints (SDC)
#	For FPGA fabric 
#	Description: Constrain timing of Switch Block sb_4__4_ for PnR
#	Author: Xifan TANG 
#	Organization: University of Utah 
#	Date: Tue Aug 20 23:36:48 2024
#############################################

#############################################
#	Define time unit 
#############################################
set_units -time s

set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[3] -to fpga_top/sb_4__4_/chany_top_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[14] -to fpga_top/sb_4__4_/chany_top_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[16] -to fpga_top/sb_4__4_/chany_top_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[1] -to fpga_top/sb_4__4_/chany_top_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[29] -to fpga_top/sb_4__4_/chany_top_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[0] -to fpga_top/sb_4__4_/chany_top_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[30] -to fpga_top/sb_4__4_/chany_top_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[7] -to fpga_top/sb_4__4_/chany_top_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[32] -to fpga_top/sb_4__4_/chany_top_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[13] -to fpga_top/sb_4__4_/chany_top_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[17] -to fpga_top/sb_4__4_/chany_top_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[41] -to fpga_top/sb_4__4_/chany_top_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[2] -to fpga_top/sb_4__4_/chany_top_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[28] -to fpga_top/sb_4__4_/chany_top_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[11] -to fpga_top/sb_4__4_/chany_top_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[39] -to fpga_top/sb_4__4_/chany_top_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[4] -to fpga_top/sb_4__4_/chany_top_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[26] -to fpga_top/sb_4__4_/chany_top_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[33] -to fpga_top/sb_4__4_/chany_top_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[12] -to fpga_top/sb_4__4_/chany_top_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[18] -to fpga_top/sb_4__4_/chany_top_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[15] -to fpga_top/sb_4__4_/chany_top_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[35] -to fpga_top/sb_4__4_/chany_top_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[10] -to fpga_top/sb_4__4_/chany_top_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[20] -to fpga_top/sb_4__4_/chany_top_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[5] -to fpga_top/sb_4__4_/chany_top_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[25] -to fpga_top/sb_4__4_/chany_top_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[34] -to fpga_top/sb_4__4_/chany_top_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[40] -to fpga_top/sb_4__4_/chany_top_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[19] -to fpga_top/sb_4__4_/chany_top_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[31] -to fpga_top/sb_4__4_/chany_top_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[38] -to fpga_top/sb_4__4_/chany_top_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[36] -to fpga_top/sb_4__4_/chany_top_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[9] -to fpga_top/sb_4__4_/chany_top_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[21] -to fpga_top/sb_4__4_/chany_top_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[6] -to fpga_top/sb_4__4_/chany_top_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[24] -to fpga_top/sb_4__4_/chany_top_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[23] -to fpga_top/sb_4__4_/chany_top_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[27] -to fpga_top/sb_4__4_/chany_top_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[8] -to fpga_top/sb_4__4_/chany_top_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[22] -to fpga_top/sb_4__4_/chany_top_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[37] -to fpga_top/sb_4__4_/chany_top_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[37] -to fpga_top/sb_4__4_/chany_top_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[8] -to fpga_top/sb_4__4_/chany_top_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[22] -to fpga_top/sb_4__4_/chany_top_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[27] -to fpga_top/sb_4__4_/chany_top_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[23] -to fpga_top/sb_4__4_/chany_top_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[6] -to fpga_top/sb_4__4_/chany_top_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[24] -to fpga_top/sb_4__4_/chany_top_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[9] -to fpga_top/sb_4__4_/chany_top_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[21] -to fpga_top/sb_4__4_/chany_top_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[36] -to fpga_top/sb_4__4_/chany_top_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[38] -to fpga_top/sb_4__4_/chany_top_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[31] -to fpga_top/sb_4__4_/chany_top_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[19] -to fpga_top/sb_4__4_/chany_top_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[34] -to fpga_top/sb_4__4_/chany_top_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[5] -to fpga_top/sb_4__4_/chany_top_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[25] -to fpga_top/sb_4__4_/chany_top_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[10] -to fpga_top/sb_4__4_/chany_top_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[20] -to fpga_top/sb_4__4_/chany_top_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[40] -to fpga_top/sb_4__4_/chany_top_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[35] -to fpga_top/sb_4__4_/chany_top_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[15] -to fpga_top/sb_4__4_/chany_top_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[12] -to fpga_top/sb_4__4_/chany_top_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[18] -to fpga_top/sb_4__4_/chany_top_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[33] -to fpga_top/sb_4__4_/chany_top_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[4] -to fpga_top/sb_4__4_/chany_top_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[26] -to fpga_top/sb_4__4_/chany_top_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[39] -to fpga_top/sb_4__4_/chany_top_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[11] -to fpga_top/sb_4__4_/chany_top_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[2] -to fpga_top/sb_4__4_/chany_top_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[28] -to fpga_top/sb_4__4_/chany_top_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[13] -to fpga_top/sb_4__4_/chany_top_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[17] -to fpga_top/sb_4__4_/chany_top_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[32] -to fpga_top/sb_4__4_/chany_top_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[41] -to fpga_top/sb_4__4_/chany_top_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[7] -to fpga_top/sb_4__4_/chany_top_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[0] -to fpga_top/sb_4__4_/chany_top_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[30] -to fpga_top/sb_4__4_/chany_top_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[1] -to fpga_top/sb_4__4_/chany_top_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[29] -to fpga_top/sb_4__4_/chany_top_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[14] -to fpga_top/sb_4__4_/chany_top_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[16] -to fpga_top/sb_4__4_/chany_top_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[3] -to fpga_top/sb_4__4_/chany_top_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[39] -to fpga_top/sb_4__4_/chanx_right_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[26] -to fpga_top/sb_4__4_/chanx_right_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[28] -to fpga_top/sb_4__4_/chanx_right_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[13] -to fpga_top/sb_4__4_/chanx_right_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[12] -to fpga_top/sb_4__4_/chanx_right_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[41] -to fpga_top/sb_4__4_/chanx_right_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[35] -to fpga_top/sb_4__4_/chanx_right_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[0] -to fpga_top/sb_4__4_/chanx_right_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[10] -to fpga_top/sb_4__4_/chanx_right_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[25] -to fpga_top/sb_4__4_/chanx_right_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[29] -to fpga_top/sb_4__4_/chanx_right_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[14] -to fpga_top/sb_4__4_/chanx_right_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[40] -to fpga_top/sb_4__4_/chanx_right_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[3] -to fpga_top/sb_4__4_/chanx_right_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[31] -to fpga_top/sb_4__4_/chanx_right_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[16] -to fpga_top/sb_4__4_/chanx_right_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[38] -to fpga_top/sb_4__4_/chanx_right_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[1] -to fpga_top/sb_4__4_/chanx_right_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[9] -to fpga_top/sb_4__4_/chanx_right_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[24] -to fpga_top/sb_4__4_/chanx_right_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[30] -to fpga_top/sb_4__4_/chanx_right_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[7] -to fpga_top/sb_4__4_/chanx_right_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[27] -to fpga_top/sb_4__4_/chanx_right_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[22] -to fpga_top/sb_4__4_/chanx_right_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[32] -to fpga_top/sb_4__4_/chanx_right_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[17] -to fpga_top/sb_4__4_/chanx_right_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[37] -to fpga_top/sb_4__4_/chanx_right_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[2] -to fpga_top/sb_4__4_/chanx_right_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[8] -to fpga_top/sb_4__4_/chanx_right_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[11] -to fpga_top/sb_4__4_/chanx_right_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[23] -to fpga_top/sb_4__4_/chanx_right_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[6] -to fpga_top/sb_4__4_/chanx_right_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[4] -to fpga_top/sb_4__4_/chanx_right_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[21] -to fpga_top/sb_4__4_/chanx_right_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[33] -to fpga_top/sb_4__4_/chanx_right_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[18] -to fpga_top/sb_4__4_/chanx_right_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[36] -to fpga_top/sb_4__4_/chanx_right_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[15] -to fpga_top/sb_4__4_/chanx_right_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[19] -to fpga_top/sb_4__4_/chanx_right_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[20] -to fpga_top/sb_4__4_/chanx_right_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[34] -to fpga_top/sb_4__4_/chanx_right_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[5] -to fpga_top/sb_4__4_/chanx_right_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[5] -to fpga_top/sb_4__4_/chanx_right_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[20] -to fpga_top/sb_4__4_/chanx_right_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[34] -to fpga_top/sb_4__4_/chanx_right_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[19] -to fpga_top/sb_4__4_/chanx_right_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[15] -to fpga_top/sb_4__4_/chanx_right_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[18] -to fpga_top/sb_4__4_/chanx_right_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[36] -to fpga_top/sb_4__4_/chanx_right_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[21] -to fpga_top/sb_4__4_/chanx_right_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[33] -to fpga_top/sb_4__4_/chanx_right_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[4] -to fpga_top/sb_4__4_/chanx_right_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[6] -to fpga_top/sb_4__4_/chanx_right_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[23] -to fpga_top/sb_4__4_/chanx_right_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[11] -to fpga_top/sb_4__4_/chanx_right_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[2] -to fpga_top/sb_4__4_/chanx_right_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[8] -to fpga_top/sb_4__4_/chanx_right_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[17] -to fpga_top/sb_4__4_/chanx_right_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[37] -to fpga_top/sb_4__4_/chanx_right_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[22] -to fpga_top/sb_4__4_/chanx_right_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[32] -to fpga_top/sb_4__4_/chanx_right_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[27] -to fpga_top/sb_4__4_/chanx_right_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[7] -to fpga_top/sb_4__4_/chanx_right_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[24] -to fpga_top/sb_4__4_/chanx_right_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[30] -to fpga_top/sb_4__4_/chanx_right_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[1] -to fpga_top/sb_4__4_/chanx_right_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[9] -to fpga_top/sb_4__4_/chanx_right_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[16] -to fpga_top/sb_4__4_/chanx_right_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[38] -to fpga_top/sb_4__4_/chanx_right_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[31] -to fpga_top/sb_4__4_/chanx_right_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[3] -to fpga_top/sb_4__4_/chanx_right_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[14] -to fpga_top/sb_4__4_/chanx_right_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[25] -to fpga_top/sb_4__4_/chanx_right_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[29] -to fpga_top/sb_4__4_/chanx_right_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[0] -to fpga_top/sb_4__4_/chanx_right_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[10] -to fpga_top/sb_4__4_/chanx_right_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[40] -to fpga_top/sb_4__4_/chanx_right_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[35] -to fpga_top/sb_4__4_/chanx_right_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[12] -to fpga_top/sb_4__4_/chanx_right_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[13] -to fpga_top/sb_4__4_/chanx_right_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[41] -to fpga_top/sb_4__4_/chanx_right_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[26] -to fpga_top/sb_4__4_/chanx_right_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[28] -to fpga_top/sb_4__4_/chanx_right_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[39] -to fpga_top/sb_4__4_/chanx_right_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_0_3_[0] -to fpga_top/sb_4__4_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_0_7_[0] -to fpga_top/sb_4__4_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_0_27_[0] -to fpga_top/sb_4__4_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_12_[0] -to fpga_top/sb_4__4_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_16_[0] -to fpga_top/sb_4__4_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_1_[0] -to fpga_top/sb_4__4_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_21_[0] -to fpga_top/sb_4__4_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_25_[0] -to fpga_top/sb_4__4_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_10_[0] -to fpga_top/sb_4__4_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_30_[0] -to fpga_top/sb_4__4_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_34_[0] -to fpga_top/sb_4__4_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_4_19_[0] -to fpga_top/sb_4__4_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ovalid_4_0_[0] -to fpga_top/sb_4__4_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ovch_3_0_[0] -to fpga_top/sb_4__4_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ordy_4_0_[0] -to fpga_top/sb_4__4_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[7] -to fpga_top/sb_4__4_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[12] -to fpga_top/sb_4__4_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[30] -to fpga_top/sb_4__4_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[1] -to fpga_top/sb_4__4_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[16] -to fpga_top/sb_4__4_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[26] -to fpga_top/sb_4__4_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[39] -to fpga_top/sb_4__4_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_0_7_[0] -to fpga_top/sb_4__4_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_0_11_[0] -to fpga_top/sb_4__4_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_0_31_[0] -to fpga_top/sb_4__4_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_16_[0] -to fpga_top/sb_4__4_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_20_[0] -to fpga_top/sb_4__4_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_5_[0] -to fpga_top/sb_4__4_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_25_[0] -to fpga_top/sb_4__4_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_29_[0] -to fpga_top/sb_4__4_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_14_[0] -to fpga_top/sb_4__4_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_34_[0] -to fpga_top/sb_4__4_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_4_3_[0] -to fpga_top/sb_4__4_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_4_23_[0] -to fpga_top/sb_4__4_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ovch_3_0_[0] -to fpga_top/sb_4__4_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_oack_1_0_[0] -to fpga_top/sb_4__4_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_olck_1_0_[0] -to fpga_top/sb_4__4_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[11] -to fpga_top/sb_4__4_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[2] -to fpga_top/sb_4__4_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[17] -to fpga_top/sb_4__4_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[25] -to fpga_top/sb_4__4_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[10] -to fpga_top/sb_4__4_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[32] -to fpga_top/sb_4__4_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[40] -to fpga_top/sb_4__4_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[35] -to fpga_top/sb_4__4_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_0_11_[0] -to fpga_top/sb_4__4_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_0_15_[0] -to fpga_top/sb_4__4_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_0_[0] -to fpga_top/sb_4__4_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_20_[0] -to fpga_top/sb_4__4_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_24_[0] -to fpga_top/sb_4__4_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_9_[0] -to fpga_top/sb_4__4_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_29_[0] -to fpga_top/sb_4__4_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_33_[0] -to fpga_top/sb_4__4_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_18_[0] -to fpga_top/sb_4__4_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_4_3_[0] -to fpga_top/sb_4__4_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_4_7_[0] -to fpga_top/sb_4__4_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_4_27_[0] -to fpga_top/sb_4__4_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_oack_1_0_[0] -to fpga_top/sb_4__4_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_oack_3_0_[0] -to fpga_top/sb_4__4_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_olck_3_0_[0] -to fpga_top/sb_4__4_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[15] -to fpga_top/sb_4__4_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[18] -to fpga_top/sb_4__4_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[24] -to fpga_top/sb_4__4_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[9] -to fpga_top/sb_4__4_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[33] -to fpga_top/sb_4__4_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[4] -to fpga_top/sb_4__4_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[38] -to fpga_top/sb_4__4_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[31] -to fpga_top/sb_4__4_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_0_15_[0] -to fpga_top/sb_4__4_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_0_19_[0] -to fpga_top/sb_4__4_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_4_[0] -to fpga_top/sb_4__4_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_24_[0] -to fpga_top/sb_4__4_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_28_[0] -to fpga_top/sb_4__4_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_13_[0] -to fpga_top/sb_4__4_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_33_[0] -to fpga_top/sb_4__4_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_2_[0] -to fpga_top/sb_4__4_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_22_[0] -to fpga_top/sb_4__4_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_4_7_[0] -to fpga_top/sb_4__4_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_4_11_[0] -to fpga_top/sb_4__4_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_4_31_[0] -to fpga_top/sb_4__4_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_oack_3_0_[0] -to fpga_top/sb_4__4_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ordy_0_0_[0] -to fpga_top/sb_4__4_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[19] -to fpga_top/sb_4__4_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[8] -to fpga_top/sb_4__4_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[34] -to fpga_top/sb_4__4_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[5] -to fpga_top/sb_4__4_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[37] -to fpga_top/sb_4__4_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[20] -to fpga_top/sb_4__4_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[22] -to fpga_top/sb_4__4_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[27] -to fpga_top/sb_4__4_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_0_19_[0] -to fpga_top/sb_4__4_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_0_23_[0] -to fpga_top/sb_4__4_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_8_[0] -to fpga_top/sb_4__4_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_28_[0] -to fpga_top/sb_4__4_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_32_[0] -to fpga_top/sb_4__4_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_17_[0] -to fpga_top/sb_4__4_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_2_[0] -to fpga_top/sb_4__4_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_6_[0] -to fpga_top/sb_4__4_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_26_[0] -to fpga_top/sb_4__4_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_4_11_[0] -to fpga_top/sb_4__4_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_4_15_[0] -to fpga_top/sb_4__4_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ovalid_0_0_[0] -to fpga_top/sb_4__4_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ordy_0_0_[0] -to fpga_top/sb_4__4_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ordy_2_0_[0] -to fpga_top/sb_4__4_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[23] -to fpga_top/sb_4__4_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[6] -to fpga_top/sb_4__4_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[36] -to fpga_top/sb_4__4_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[21] -to fpga_top/sb_4__4_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[21] -to fpga_top/sb_4__4_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[6] -to fpga_top/sb_4__4_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[36] -to fpga_top/sb_4__4_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[23] -to fpga_top/sb_4__4_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_0_3_[0] -to fpga_top/sb_4__4_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_0_23_[0] -to fpga_top/sb_4__4_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_0_27_[0] -to fpga_top/sb_4__4_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_12_[0] -to fpga_top/sb_4__4_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_32_[0] -to fpga_top/sb_4__4_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_1_[0] -to fpga_top/sb_4__4_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_21_[0] -to fpga_top/sb_4__4_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_6_[0] -to fpga_top/sb_4__4_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_10_[0] -to fpga_top/sb_4__4_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_30_[0] -to fpga_top/sb_4__4_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_4_15_[0] -to fpga_top/sb_4__4_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_4_19_[0] -to fpga_top/sb_4__4_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ovalid_4_0_[0] -to fpga_top/sb_4__4_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ordy_2_0_[0] -to fpga_top/sb_4__4_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ordy_4_0_[0] -to fpga_top/sb_4__4_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[27] -to fpga_top/sb_4__4_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[22] -to fpga_top/sb_4__4_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[20] -to fpga_top/sb_4__4_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[5] -to fpga_top/sb_4__4_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[37] -to fpga_top/sb_4__4_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[8] -to fpga_top/sb_4__4_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[34] -to fpga_top/sb_4__4_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[19] -to fpga_top/sb_4__4_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_0_7_[0] -to fpga_top/sb_4__4_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_0_27_[0] -to fpga_top/sb_4__4_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_0_31_[0] -to fpga_top/sb_4__4_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_16_[0] -to fpga_top/sb_4__4_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_1_[0] -to fpga_top/sb_4__4_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_5_[0] -to fpga_top/sb_4__4_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_25_[0] -to fpga_top/sb_4__4_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_10_[0] -to fpga_top/sb_4__4_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_14_[0] -to fpga_top/sb_4__4_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_34_[0] -to fpga_top/sb_4__4_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_4_19_[0] -to fpga_top/sb_4__4_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_4_23_[0] -to fpga_top/sb_4__4_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ovch_3_0_[0] -to fpga_top/sb_4__4_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ordy_4_0_[0] -to fpga_top/sb_4__4_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_olck_1_0_[0] -to fpga_top/sb_4__4_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[31] -to fpga_top/sb_4__4_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[4] -to fpga_top/sb_4__4_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[38] -to fpga_top/sb_4__4_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[9] -to fpga_top/sb_4__4_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[33] -to fpga_top/sb_4__4_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[18] -to fpga_top/sb_4__4_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[24] -to fpga_top/sb_4__4_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[15] -to fpga_top/sb_4__4_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_0_11_[0] -to fpga_top/sb_4__4_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_0_31_[0] -to fpga_top/sb_4__4_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_0_[0] -to fpga_top/sb_4__4_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_20_[0] -to fpga_top/sb_4__4_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_5_[0] -to fpga_top/sb_4__4_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_9_[0] -to fpga_top/sb_4__4_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_29_[0] -to fpga_top/sb_4__4_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_14_[0] -to fpga_top/sb_4__4_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_18_[0] -to fpga_top/sb_4__4_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_4_3_[0] -to fpga_top/sb_4__4_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_4_23_[0] -to fpga_top/sb_4__4_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_4_27_[0] -to fpga_top/sb_4__4_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_oack_1_0_[0] -to fpga_top/sb_4__4_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_olck_1_0_[0] -to fpga_top/sb_4__4_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_olck_3_0_[0] -to fpga_top/sb_4__4_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[35] -to fpga_top/sb_4__4_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[10] -to fpga_top/sb_4__4_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[32] -to fpga_top/sb_4__4_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[17] -to fpga_top/sb_4__4_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[25] -to fpga_top/sb_4__4_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[2] -to fpga_top/sb_4__4_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[40] -to fpga_top/sb_4__4_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[11] -to fpga_top/sb_4__4_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_0_15_[0] -to fpga_top/sb_4__4_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_0_[0] -to fpga_top/sb_4__4_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_4_[0] -to fpga_top/sb_4__4_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_24_[0] -to fpga_top/sb_4__4_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_9_[0] -to fpga_top/sb_4__4_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_13_[0] -to fpga_top/sb_4__4_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_33_[0] -to fpga_top/sb_4__4_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_18_[0] -to fpga_top/sb_4__4_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_22_[0] -to fpga_top/sb_4__4_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_4_7_[0] -to fpga_top/sb_4__4_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_4_27_[0] -to fpga_top/sb_4__4_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_4_31_[0] -to fpga_top/sb_4__4_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_oack_3_0_[0] -to fpga_top/sb_4__4_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_olck_3_0_[0] -to fpga_top/sb_4__4_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[39] -to fpga_top/sb_4__4_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[16] -to fpga_top/sb_4__4_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[26] -to fpga_top/sb_4__4_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[1] -to fpga_top/sb_4__4_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[12] -to fpga_top/sb_4__4_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[30] -to fpga_top/sb_4__4_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[7] -to fpga_top/sb_4__4_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_0_19_[0] -to fpga_top/sb_4__4_/chany_bottom_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_4_[0] -to fpga_top/sb_4__4_/chany_bottom_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_8_[0] -to fpga_top/sb_4__4_/chany_bottom_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_28_[0] -to fpga_top/sb_4__4_/chany_bottom_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_13_[0] -to fpga_top/sb_4__4_/chany_bottom_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_17_[0] -to fpga_top/sb_4__4_/chany_bottom_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_2_[0] -to fpga_top/sb_4__4_/chany_bottom_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_22_[0] -to fpga_top/sb_4__4_/chany_bottom_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_26_[0] -to fpga_top/sb_4__4_/chany_bottom_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_4_11_[0] -to fpga_top/sb_4__4_/chany_bottom_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_4_31_[0] -to fpga_top/sb_4__4_/chany_bottom_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ovalid_0_0_[0] -to fpga_top/sb_4__4_/chany_bottom_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ordy_0_0_[0] -to fpga_top/sb_4__4_/chany_bottom_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[0] -to fpga_top/sb_4__4_/chany_bottom_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[13] -to fpga_top/sb_4__4_/chany_bottom_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[29] -to fpga_top/sb_4__4_/chany_bottom_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[41] -to fpga_top/sb_4__4_/chany_bottom_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[14] -to fpga_top/sb_4__4_/chany_bottom_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[28] -to fpga_top/sb_4__4_/chany_bottom_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[3] -to fpga_top/sb_4__4_/chany_bottom_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_0_3_[0] -to fpga_top/sb_4__4_/chany_bottom_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_0_23_[0] -to fpga_top/sb_4__4_/chany_bottom_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_8_[0] -to fpga_top/sb_4__4_/chany_bottom_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_12_[0] -to fpga_top/sb_4__4_/chany_bottom_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_32_[0] -to fpga_top/sb_4__4_/chany_bottom_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_17_[0] -to fpga_top/sb_4__4_/chany_bottom_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_21_[0] -to fpga_top/sb_4__4_/chany_bottom_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_6_[0] -to fpga_top/sb_4__4_/chany_bottom_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_26_[0] -to fpga_top/sb_4__4_/chany_bottom_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_30_[0] -to fpga_top/sb_4__4_/chany_bottom_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_4_15_[0] -to fpga_top/sb_4__4_/chany_bottom_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ovalid_0_0_[0] -to fpga_top/sb_4__4_/chany_bottom_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ovalid_4_0_[0] -to fpga_top/sb_4__4_/chany_bottom_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ordy_2_0_[0] -to fpga_top/sb_4__4_/chany_bottom_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[3] -to fpga_top/sb_4__4_/chany_bottom_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[14] -to fpga_top/sb_4__4_/chany_bottom_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[28] -to fpga_top/sb_4__4_/chany_bottom_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[13] -to fpga_top/sb_4__4_/chany_bottom_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[29] -to fpga_top/sb_4__4_/chany_bottom_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_left_in[0] -to fpga_top/sb_4__4_/chany_bottom_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chanx_right_in[41] -to fpga_top/sb_4__4_/chany_bottom_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_2_[0] -to fpga_top/sb_4__4_/chanx_left_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_6_[0] -to fpga_top/sb_4__4_/chanx_left_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_26_[0] -to fpga_top/sb_4__4_/chanx_left_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_11_[0] -to fpga_top/sb_4__4_/chanx_left_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_15_[0] -to fpga_top/sb_4__4_/chanx_left_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_0_[0] -to fpga_top/sb_4__4_/chanx_left_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_20_[0] -to fpga_top/sb_4__4_/chanx_left_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_24_[0] -to fpga_top/sb_4__4_/chanx_left_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_9_[0] -to fpga_top/sb_4__4_/chanx_left_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_29_[0] -to fpga_top/sb_4__4_/chanx_left_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_33_[0] -to fpga_top/sb_4__4_/chanx_left_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_18_[0] -to fpga_top/sb_4__4_/chanx_left_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ovalid_3_0_[0] -to fpga_top/sb_4__4_/chanx_left_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ovch_2_0_[0] -to fpga_top/sb_4__4_/chanx_left_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ordy_3_1_[0] -to fpga_top/sb_4__4_/chanx_left_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[0] -to fpga_top/sb_4__4_/chanx_left_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[13] -to fpga_top/sb_4__4_/chanx_left_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[29] -to fpga_top/sb_4__4_/chanx_left_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[41] -to fpga_top/sb_4__4_/chanx_left_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[14] -to fpga_top/sb_4__4_/chanx_left_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[28] -to fpga_top/sb_4__4_/chanx_left_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[3] -to fpga_top/sb_4__4_/chanx_left_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_6_[0] -to fpga_top/sb_4__4_/chanx_left_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_10_[0] -to fpga_top/sb_4__4_/chanx_left_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_30_[0] -to fpga_top/sb_4__4_/chanx_left_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_15_[0] -to fpga_top/sb_4__4_/chanx_left_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_19_[0] -to fpga_top/sb_4__4_/chanx_left_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_4_[0] -to fpga_top/sb_4__4_/chanx_left_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_24_[0] -to fpga_top/sb_4__4_/chanx_left_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_28_[0] -to fpga_top/sb_4__4_/chanx_left_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_13_[0] -to fpga_top/sb_4__4_/chanx_left_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_33_[0] -to fpga_top/sb_4__4_/chanx_left_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_2_[0] -to fpga_top/sb_4__4_/chanx_left_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_22_[0] -to fpga_top/sb_4__4_/chanx_left_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ovch_2_0_[0] -to fpga_top/sb_4__4_/chanx_left_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_0_1_[0] -to fpga_top/sb_4__4_/chanx_left_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_0_1_[0] -to fpga_top/sb_4__4_/chanx_left_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[3] -to fpga_top/sb_4__4_/chanx_left_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[14] -to fpga_top/sb_4__4_/chanx_left_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[28] -to fpga_top/sb_4__4_/chanx_left_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[13] -to fpga_top/sb_4__4_/chanx_left_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[29] -to fpga_top/sb_4__4_/chanx_left_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[0] -to fpga_top/sb_4__4_/chanx_left_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[41] -to fpga_top/sb_4__4_/chanx_left_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_10_[0] -to fpga_top/sb_4__4_/chanx_left_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_14_[0] -to fpga_top/sb_4__4_/chanx_left_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_34_[0] -to fpga_top/sb_4__4_/chanx_left_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_19_[0] -to fpga_top/sb_4__4_/chanx_left_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_23_[0] -to fpga_top/sb_4__4_/chanx_left_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_8_[0] -to fpga_top/sb_4__4_/chanx_left_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_28_[0] -to fpga_top/sb_4__4_/chanx_left_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_32_[0] -to fpga_top/sb_4__4_/chanx_left_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_17_[0] -to fpga_top/sb_4__4_/chanx_left_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_2_[0] -to fpga_top/sb_4__4_/chanx_left_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_6_[0] -to fpga_top/sb_4__4_/chanx_left_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_26_[0] -to fpga_top/sb_4__4_/chanx_left_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_0_1_[0] -to fpga_top/sb_4__4_/chanx_left_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_2_1_[0] -to fpga_top/sb_4__4_/chanx_left_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_2_1_[0] -to fpga_top/sb_4__4_/chanx_left_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[7] -to fpga_top/sb_4__4_/chanx_left_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[12] -to fpga_top/sb_4__4_/chanx_left_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[30] -to fpga_top/sb_4__4_/chanx_left_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[1] -to fpga_top/sb_4__4_/chanx_left_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[16] -to fpga_top/sb_4__4_/chanx_left_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[26] -to fpga_top/sb_4__4_/chanx_left_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[39] -to fpga_top/sb_4__4_/chanx_left_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_14_[0] -to fpga_top/sb_4__4_/chanx_left_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_18_[0] -to fpga_top/sb_4__4_/chanx_left_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_3_[0] -to fpga_top/sb_4__4_/chanx_left_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_23_[0] -to fpga_top/sb_4__4_/chanx_left_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_27_[0] -to fpga_top/sb_4__4_/chanx_left_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_12_[0] -to fpga_top/sb_4__4_/chanx_left_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_32_[0] -to fpga_top/sb_4__4_/chanx_left_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_1_[0] -to fpga_top/sb_4__4_/chanx_left_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_21_[0] -to fpga_top/sb_4__4_/chanx_left_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_6_[0] -to fpga_top/sb_4__4_/chanx_left_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_10_[0] -to fpga_top/sb_4__4_/chanx_left_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_30_[0] -to fpga_top/sb_4__4_/chanx_left_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_2_1_[0] -to fpga_top/sb_4__4_/chanx_left_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_4_1_[0] -to fpga_top/sb_4__4_/chanx_left_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_4_1_[0] -to fpga_top/sb_4__4_/chanx_left_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[11] -to fpga_top/sb_4__4_/chanx_left_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[2] -to fpga_top/sb_4__4_/chanx_left_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[17] -to fpga_top/sb_4__4_/chanx_left_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[25] -to fpga_top/sb_4__4_/chanx_left_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[10] -to fpga_top/sb_4__4_/chanx_left_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[32] -to fpga_top/sb_4__4_/chanx_left_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[40] -to fpga_top/sb_4__4_/chanx_left_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[35] -to fpga_top/sb_4__4_/chanx_left_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_18_[0] -to fpga_top/sb_4__4_/chanx_left_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_22_[0] -to fpga_top/sb_4__4_/chanx_left_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_7_[0] -to fpga_top/sb_4__4_/chanx_left_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_27_[0] -to fpga_top/sb_4__4_/chanx_left_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_31_[0] -to fpga_top/sb_4__4_/chanx_left_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_16_[0] -to fpga_top/sb_4__4_/chanx_left_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_1_[0] -to fpga_top/sb_4__4_/chanx_left_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_5_[0] -to fpga_top/sb_4__4_/chanx_left_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_25_[0] -to fpga_top/sb_4__4_/chanx_left_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_10_[0] -to fpga_top/sb_4__4_/chanx_left_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_14_[0] -to fpga_top/sb_4__4_/chanx_left_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_34_[0] -to fpga_top/sb_4__4_/chanx_left_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_4_1_[0] -to fpga_top/sb_4__4_/chanx_left_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ordy_1_1_[0] -to fpga_top/sb_4__4_/chanx_left_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[15] -to fpga_top/sb_4__4_/chanx_left_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[18] -to fpga_top/sb_4__4_/chanx_left_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[24] -to fpga_top/sb_4__4_/chanx_left_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[9] -to fpga_top/sb_4__4_/chanx_left_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[33] -to fpga_top/sb_4__4_/chanx_left_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[4] -to fpga_top/sb_4__4_/chanx_left_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[38] -to fpga_top/sb_4__4_/chanx_left_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[31] -to fpga_top/sb_4__4_/chanx_left_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_2_[0] -to fpga_top/sb_4__4_/chanx_left_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_22_[0] -to fpga_top/sb_4__4_/chanx_left_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_26_[0] -to fpga_top/sb_4__4_/chanx_left_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_11_[0] -to fpga_top/sb_4__4_/chanx_left_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_31_[0] -to fpga_top/sb_4__4_/chanx_left_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_0_[0] -to fpga_top/sb_4__4_/chanx_left_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_20_[0] -to fpga_top/sb_4__4_/chanx_left_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_5_[0] -to fpga_top/sb_4__4_/chanx_left_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_9_[0] -to fpga_top/sb_4__4_/chanx_left_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_29_[0] -to fpga_top/sb_4__4_/chanx_left_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_14_[0] -to fpga_top/sb_4__4_/chanx_left_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_18_[0] -to fpga_top/sb_4__4_/chanx_left_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ovalid_3_0_[0] -to fpga_top/sb_4__4_/chanx_left_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ordy_1_1_[0] -to fpga_top/sb_4__4_/chanx_left_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ordy_3_1_[0] -to fpga_top/sb_4__4_/chanx_left_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[19] -to fpga_top/sb_4__4_/chanx_left_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[8] -to fpga_top/sb_4__4_/chanx_left_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[34] -to fpga_top/sb_4__4_/chanx_left_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[5] -to fpga_top/sb_4__4_/chanx_left_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[37] -to fpga_top/sb_4__4_/chanx_left_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[20] -to fpga_top/sb_4__4_/chanx_left_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[22] -to fpga_top/sb_4__4_/chanx_left_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[27] -to fpga_top/sb_4__4_/chanx_left_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_6_[0] -to fpga_top/sb_4__4_/chanx_left_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_26_[0] -to fpga_top/sb_4__4_/chanx_left_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_30_[0] -to fpga_top/sb_4__4_/chanx_left_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_15_[0] -to fpga_top/sb_4__4_/chanx_left_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_0_[0] -to fpga_top/sb_4__4_/chanx_left_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_4_[0] -to fpga_top/sb_4__4_/chanx_left_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_24_[0] -to fpga_top/sb_4__4_/chanx_left_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_9_[0] -to fpga_top/sb_4__4_/chanx_left_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_13_[0] -to fpga_top/sb_4__4_/chanx_left_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_33_[0] -to fpga_top/sb_4__4_/chanx_left_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_18_[0] -to fpga_top/sb_4__4_/chanx_left_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_22_[0] -to fpga_top/sb_4__4_/chanx_left_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ovch_2_0_[0] -to fpga_top/sb_4__4_/chanx_left_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ordy_3_1_[0] -to fpga_top/sb_4__4_/chanx_left_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_0_1_[0] -to fpga_top/sb_4__4_/chanx_left_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[23] -to fpga_top/sb_4__4_/chanx_left_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[6] -to fpga_top/sb_4__4_/chanx_left_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[36] -to fpga_top/sb_4__4_/chanx_left_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[21] -to fpga_top/sb_4__4_/chanx_left_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[21] -to fpga_top/sb_4__4_/chanx_left_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[6] -to fpga_top/sb_4__4_/chanx_left_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[36] -to fpga_top/sb_4__4_/chanx_left_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[23] -to fpga_top/sb_4__4_/chanx_left_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_10_[0] -to fpga_top/sb_4__4_/chanx_left_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_30_[0] -to fpga_top/sb_4__4_/chanx_left_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_34_[0] -to fpga_top/sb_4__4_/chanx_left_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_19_[0] -to fpga_top/sb_4__4_/chanx_left_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_4_[0] -to fpga_top/sb_4__4_/chanx_left_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_8_[0] -to fpga_top/sb_4__4_/chanx_left_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_28_[0] -to fpga_top/sb_4__4_/chanx_left_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_13_[0] -to fpga_top/sb_4__4_/chanx_left_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_17_[0] -to fpga_top/sb_4__4_/chanx_left_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_2_[0] -to fpga_top/sb_4__4_/chanx_left_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_22_[0] -to fpga_top/sb_4__4_/chanx_left_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_26_[0] -to fpga_top/sb_4__4_/chanx_left_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_0_1_[0] -to fpga_top/sb_4__4_/chanx_left_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_0_1_[0] -to fpga_top/sb_4__4_/chanx_left_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_2_1_[0] -to fpga_top/sb_4__4_/chanx_left_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[27] -to fpga_top/sb_4__4_/chanx_left_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[22] -to fpga_top/sb_4__4_/chanx_left_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[20] -to fpga_top/sb_4__4_/chanx_left_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[5] -to fpga_top/sb_4__4_/chanx_left_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[37] -to fpga_top/sb_4__4_/chanx_left_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[8] -to fpga_top/sb_4__4_/chanx_left_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[34] -to fpga_top/sb_4__4_/chanx_left_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[19] -to fpga_top/sb_4__4_/chanx_left_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_14_[0] -to fpga_top/sb_4__4_/chanx_left_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_34_[0] -to fpga_top/sb_4__4_/chanx_left_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_3_[0] -to fpga_top/sb_4__4_/chanx_left_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_23_[0] -to fpga_top/sb_4__4_/chanx_left_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_8_[0] -to fpga_top/sb_4__4_/chanx_left_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_12_[0] -to fpga_top/sb_4__4_/chanx_left_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_32_[0] -to fpga_top/sb_4__4_/chanx_left_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_17_[0] -to fpga_top/sb_4__4_/chanx_left_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_21_[0] -to fpga_top/sb_4__4_/chanx_left_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_6_[0] -to fpga_top/sb_4__4_/chanx_left_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_26_[0] -to fpga_top/sb_4__4_/chanx_left_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_30_[0] -to fpga_top/sb_4__4_/chanx_left_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_2_1_[0] -to fpga_top/sb_4__4_/chanx_left_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_2_1_[0] -to fpga_top/sb_4__4_/chanx_left_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_4_1_[0] -to fpga_top/sb_4__4_/chanx_left_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[31] -to fpga_top/sb_4__4_/chanx_left_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[4] -to fpga_top/sb_4__4_/chanx_left_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[38] -to fpga_top/sb_4__4_/chanx_left_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[9] -to fpga_top/sb_4__4_/chanx_left_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[33] -to fpga_top/sb_4__4_/chanx_left_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[18] -to fpga_top/sb_4__4_/chanx_left_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[24] -to fpga_top/sb_4__4_/chanx_left_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[15] -to fpga_top/sb_4__4_/chanx_left_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_18_[0] -to fpga_top/sb_4__4_/chanx_left_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_3_[0] -to fpga_top/sb_4__4_/chanx_left_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_7_[0] -to fpga_top/sb_4__4_/chanx_left_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_27_[0] -to fpga_top/sb_4__4_/chanx_left_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_12_[0] -to fpga_top/sb_4__4_/chanx_left_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_16_[0] -to fpga_top/sb_4__4_/chanx_left_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_1_[0] -to fpga_top/sb_4__4_/chanx_left_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_21_[0] -to fpga_top/sb_4__4_/chanx_left_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_25_[0] -to fpga_top/sb_4__4_/chanx_left_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_10_[0] -to fpga_top/sb_4__4_/chanx_left_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_30_[0] -to fpga_top/sb_4__4_/chanx_left_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_34_[0] -to fpga_top/sb_4__4_/chanx_left_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_4_1_[0] -to fpga_top/sb_4__4_/chanx_left_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_4_1_[0] -to fpga_top/sb_4__4_/chanx_left_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[35] -to fpga_top/sb_4__4_/chanx_left_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[10] -to fpga_top/sb_4__4_/chanx_left_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[32] -to fpga_top/sb_4__4_/chanx_left_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[17] -to fpga_top/sb_4__4_/chanx_left_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[25] -to fpga_top/sb_4__4_/chanx_left_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[2] -to fpga_top/sb_4__4_/chanx_left_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[40] -to fpga_top/sb_4__4_/chanx_left_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[11] -to fpga_top/sb_4__4_/chanx_left_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_2_[0] -to fpga_top/sb_4__4_/chanx_left_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_22_[0] -to fpga_top/sb_4__4_/chanx_left_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_7_[0] -to fpga_top/sb_4__4_/chanx_left_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_11_[0] -to fpga_top/sb_4__4_/chanx_left_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_31_[0] -to fpga_top/sb_4__4_/chanx_left_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_16_[0] -to fpga_top/sb_4__4_/chanx_left_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_20_[0] -to fpga_top/sb_4__4_/chanx_left_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_5_[0] -to fpga_top/sb_4__4_/chanx_left_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_25_[0] -to fpga_top/sb_4__4_/chanx_left_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_29_[0] -to fpga_top/sb_4__4_/chanx_left_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_14_[0] -to fpga_top/sb_4__4_/chanx_left_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_34_[0] -to fpga_top/sb_4__4_/chanx_left_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ovalid_3_0_[0] -to fpga_top/sb_4__4_/chanx_left_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ordy_1_1_[0] -to fpga_top/sb_4__4_/chanx_left_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[39] -to fpga_top/sb_4__4_/chanx_left_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[16] -to fpga_top/sb_4__4_/chanx_left_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[26] -to fpga_top/sb_4__4_/chanx_left_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[1] -to fpga_top/sb_4__4_/chanx_left_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_bottom_in[12] -to fpga_top/sb_4__4_/chanx_left_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[30] -to fpga_top/sb_4__4_/chanx_left_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_4__4_/chany_top_in[7] -to fpga_top/sb_4__4_/chanx_left_out[40] 6.020400151e-11
