# vsim -c top -do "run -all;exit" 
# Start time: 09:44:11 on Dec 03,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: top.sv(16): (vopt-2241) Connection width does not match width of port 'PSTRB'. The port definition is at: ../design/apb_master.sv(20).
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.apb_intf(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.apb_pkg(fast)
# Loading work.top(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test apb_base_test...
# UVM_WARNING apb_sequence.sv(18) @ 5: uvm_test_top.env.act_agt.seqr@@seq [RNDFLD] Randomization failed in uvm_do_with action
# 
# Driver @(15) Type: READ | PRESETn: 0 | Transfer: 0 | Address: 0 | PRDATA: 0 | Strobe: 0 | Status: IN_PROGRESS | Slave Ready: 0 | Slave Error: 0 
# 
# Driver @(25) Type: WRITE | PRESETn: 1 | Transfer: 0 | Address: 218 | WDATA: 2856516151 | Strobe: 1010 | Status: IN_PROGRESS | Slave Ready: 0 | Slave Error: 0 
# 
# Driver @(35) Type: WRITE | PRESETn: 1 | Transfer: 1 | Address: 214 | WDATA: 365382682 | Strobe: 110 | Status: IN_PROGRESS | Slave Ready: 0 | Slave Error: 0 
# 
# Passive Monitor @(35) | Type: READ | Slave: 0 | Address: 0x0 | PRDATA: 0x0 | Strobe: 0x0 | Status: IN_PROGRESS |
# Scoreboard @(35) Type: READ | PRESETn: 0 | Transfer: 0 | Address: 0 | PRDATA: 0 | Strobe: 0 | Status: IN_PROGRESS | Slave Ready: 0 | Slave Error: 0 
# 
# Scoreboard @(35) | Type: READ | Slave: 0 | Address: 0x0 | PRDATA: 0x0 | Strobe: 0x0 | Status: IN_PROGRESS |
# Driver @(45) Type: WRITE | PRESETn: 1 | Transfer: 0 | Address: 4 | WDATA: 2035487251 | Strobe: 10 | Status: IN_PROGRESS | Slave Ready: 0 | Slave Error: 0 
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 45: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    4
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNDFLD]     1
# [RNTST]     1
# [TEST_DONE]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 45 ns  Iteration: 63  Instance: /top
# End time: 09:44:14 on Dec 03,2025, Elapsed time: 0:00:03
# Errors: 0, Warnings: 1
