\hypertarget{struct__hw__enet__atinc_1_1__hw__enet__atinc__bitfields}{}\section{\+\_\+hw\+\_\+enet\+\_\+atinc\+:\+:\+\_\+hw\+\_\+enet\+\_\+atinc\+\_\+bitfields Struct Reference}
\label{struct__hw__enet__atinc_1_1__hw__enet__atinc__bitfields}\index{\+\_\+hw\+\_\+enet\+\_\+atinc\+::\+\_\+hw\+\_\+enet\+\_\+atinc\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+atinc\+::\+\_\+hw\+\_\+enet\+\_\+atinc\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct__hw__enet__atinc_1_1__hw__enet__atinc__bitfields_a3362256ced832414fbd87766f0e7ae32}{I\+NC}\+: 7
\item 
uint32\+\_\+t \hyperlink{struct__hw__enet__atinc_1_1__hw__enet__atinc__bitfields_a546dc949037ade4fc27cc9a125bfa058}{R\+E\+S\+E\+R\+V\+E\+D0}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__enet__atinc_1_1__hw__enet__atinc__bitfields_ac4e8177f7db402bcd480085fd34e0df9}{I\+N\+C\+\_\+\+C\+O\+RR}\+: 7
\item 
uint32\+\_\+t \hyperlink{struct__hw__enet__atinc_1_1__hw__enet__atinc__bitfields_ad1466a83dfc9532a2d18ae3734b3bf86}{R\+E\+S\+E\+R\+V\+E\+D1}\+: 17
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+enet\+\_\+atinc\+::\+\_\+hw\+\_\+enet\+\_\+atinc\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+atinc\+::\+\_\+hw\+\_\+enet\+\_\+atinc\+\_\+bitfields}!I\+NC@{I\+NC}}
\index{I\+NC@{I\+NC}!\+\_\+hw\+\_\+enet\+\_\+atinc\+::\+\_\+hw\+\_\+enet\+\_\+atinc\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+atinc\+::\+\_\+hw\+\_\+enet\+\_\+atinc\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{I\+NC}{INC}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+enet\+\_\+atinc\+::\+\_\+hw\+\_\+enet\+\_\+atinc\+\_\+bitfields\+::\+I\+NC}\hypertarget{struct__hw__enet__atinc_1_1__hw__enet__atinc__bitfields_a3362256ced832414fbd87766f0e7ae32}{}\label{struct__hw__enet__atinc_1_1__hw__enet__atinc__bitfields_a3362256ced832414fbd87766f0e7ae32}
\mbox{[}6\+:0\mbox{]} Clock Period Of The Timestamping Clock (ts\+\_\+clk) In Nanoseconds \index{\+\_\+hw\+\_\+enet\+\_\+atinc\+::\+\_\+hw\+\_\+enet\+\_\+atinc\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+atinc\+::\+\_\+hw\+\_\+enet\+\_\+atinc\+\_\+bitfields}!I\+N\+C\+\_\+\+C\+O\+RR@{I\+N\+C\+\_\+\+C\+O\+RR}}
\index{I\+N\+C\+\_\+\+C\+O\+RR@{I\+N\+C\+\_\+\+C\+O\+RR}!\+\_\+hw\+\_\+enet\+\_\+atinc\+::\+\_\+hw\+\_\+enet\+\_\+atinc\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+atinc\+::\+\_\+hw\+\_\+enet\+\_\+atinc\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{I\+N\+C\+\_\+\+C\+O\+RR}{INC_CORR}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+enet\+\_\+atinc\+::\+\_\+hw\+\_\+enet\+\_\+atinc\+\_\+bitfields\+::\+I\+N\+C\+\_\+\+C\+O\+RR}\hypertarget{struct__hw__enet__atinc_1_1__hw__enet__atinc__bitfields_ac4e8177f7db402bcd480085fd34e0df9}{}\label{struct__hw__enet__atinc_1_1__hw__enet__atinc__bitfields_ac4e8177f7db402bcd480085fd34e0df9}
\mbox{[}14\+:8\mbox{]} Correction Increment Value \index{\+\_\+hw\+\_\+enet\+\_\+atinc\+::\+\_\+hw\+\_\+enet\+\_\+atinc\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+atinc\+::\+\_\+hw\+\_\+enet\+\_\+atinc\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!\+\_\+hw\+\_\+enet\+\_\+atinc\+::\+\_\+hw\+\_\+enet\+\_\+atinc\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+atinc\+::\+\_\+hw\+\_\+enet\+\_\+atinc\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+enet\+\_\+atinc\+::\+\_\+hw\+\_\+enet\+\_\+atinc\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct__hw__enet__atinc_1_1__hw__enet__atinc__bitfields_a546dc949037ade4fc27cc9a125bfa058}{}\label{struct__hw__enet__atinc_1_1__hw__enet__atinc__bitfields_a546dc949037ade4fc27cc9a125bfa058}
\mbox{[}7\mbox{]} \index{\+\_\+hw\+\_\+enet\+\_\+atinc\+::\+\_\+hw\+\_\+enet\+\_\+atinc\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+atinc\+::\+\_\+hw\+\_\+enet\+\_\+atinc\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!\+\_\+hw\+\_\+enet\+\_\+atinc\+::\+\_\+hw\+\_\+enet\+\_\+atinc\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+atinc\+::\+\_\+hw\+\_\+enet\+\_\+atinc\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+enet\+\_\+atinc\+::\+\_\+hw\+\_\+enet\+\_\+atinc\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D1}\hypertarget{struct__hw__enet__atinc_1_1__hw__enet__atinc__bitfields_ad1466a83dfc9532a2d18ae3734b3bf86}{}\label{struct__hw__enet__atinc_1_1__hw__enet__atinc__bitfields_ad1466a83dfc9532a2d18ae3734b3bf86}
\mbox{[}31\+:15\mbox{]} 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+enet.\+h\end{DoxyCompactItemize}
