#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\Programy\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\Programy\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\Programy\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\Programy\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\Programy\iverilog\lib\ivl\va_math.vpi";
S_00000247d12f4070 .scope module, "processor_tb" "processor_tb" 2 3;
 .timescale -9 -12;
v00000247d1353600_0 .var "clk", 0 0;
v00000247d1352e80_0 .var/i "i", 31 0;
v00000247d1352480_0 .var "rst", 0 0;
S_00000247d12dafa0 .scope module, "P" "processor" 2 14, 3 3 0, S_00000247d12f4070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 16 "out";
L_00000247d1360088 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v00000247d1345240_0 .net/2u *"_ivl_0", 15 0, L_00000247d1360088;  1 drivers
v00000247d13452e0_0 .net *"_ivl_2", 15 0, L_00000247d13525c0;  1 drivers
v00000247d1345c40_0 .net *"_ivl_20", 15 0, L_00000247d1351bc0;  1 drivers
o00000247d12f5aa8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v00000247d1346320_0 name=_ivl_21
v00000247d1345d80_0 .net *"_ivl_5", 15 0, L_00000247d1352700;  1 drivers
v00000247d1345ce0_0 .net *"_ivl_6", 15 0, L_00000247d1352020;  1 drivers
o00000247d12f5b38 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v00000247d1352340_0 name=_ivl_8
v00000247d1352200_0 .net "acu_en", 0 0, v00000247d12f0660_0;  1 drivers
v00000247d1351940_0 .net "acu_out", 15 0, v00000247d12f0ac0_0;  1 drivers
v00000247d13523e0_0 .net "alu_out", 15 0, v00000247d12f05c0_0;  1 drivers
v00000247d13522a0_0 .net "alu_overflow", 0 0, v00000247d12f0e80_0;  1 drivers
v00000247d1353240_0 .net "alu_zero", 0 0, v00000247d12eff80_0;  1 drivers
v00000247d13536a0_0 .net "clk_in", 0 0, v00000247d1353600_0;  1 drivers
v00000247d1352b60_0 .net "jmp_en", 0 0, v00000247d12f07a0_0;  1 drivers
v00000247d1351da0_0 .net "ldi", 0 0, v00000247d1346a00_0;  1 drivers
v00000247d1352660_0 .net "mux_out", 15 0, v00000247d13456a0_0;  1 drivers
v00000247d1352ca0_0 .net "op", 7 0, v00000247d1346460_0;  1 drivers
v00000247d1352fc0_0 .var "out", 15 0;
v00000247d1352a20_0 .net "pc_bits", 15 0, v00000247d13463c0_0;  1 drivers
v00000247d13534c0_0 .net "r_or_w", 0 0, v00000247d1346c80_0;  1 drivers
v00000247d1351d00_0 .net "reg_out", 15 0, v00000247d1346000_0;  1 drivers
v00000247d1352ac0_0 .net "ret_addr", 15 0, L_00000247d1352160;  1 drivers
v00000247d1352c00_0 .net "rf_en", 0 0, v00000247d13454c0_0;  1 drivers
v00000247d13518a0_0 .net "rom_data", 23 0, v00000247d1346500_0;  1 drivers
v00000247d1352d40_0 .var "rst", 0 0;
v00000247d1351b20_0 .net "rst_id", 0 0, v00000247d1345560_0;  1 drivers
v00000247d1352de0_0 .net "rst_in", 0 0, v00000247d1352480_0;  1 drivers
v00000247d13519e0_0 .net "stack_empty", 0 0, v00000247d1346be0_0;  1 drivers
v00000247d1353060_0 .net "stack_full", 0 0, v00000247d1345420_0;  1 drivers
v00000247d1353560_0 .net "stack_pop", 0 0, L_00000247d1353100;  1 drivers
v00000247d1352980_0 .net "stack_push", 0 0, L_00000247d1352840;  1 drivers
E_00000247d129fe10 .event anyedge, v00000247d1352de0_0, v00000247d1345560_0, v00000247d12f0200_0;
L_00000247d13525c0 .arith/sum 16, L_00000247d1352160, L_00000247d1360088;
L_00000247d1352700 .part v00000247d1346500_0, 0, 16;
L_00000247d1352020 .functor MUXZ 16, L_00000247d1352700, L_00000247d13525c0, L_00000247d1353100, C4<>;
L_00000247d13520c0 .functor MUXZ 16, o00000247d12f5b38, L_00000247d1352020, v00000247d12f07a0_0, C4<>;
L_00000247d13527a0 .part v00000247d1346500_0, 16, 8;
L_00000247d1352f20 .concat [ 1 1 0 0], v00000247d1346be0_0, v00000247d1345420_0;
L_00000247d1352840 .part v00000247d1345380_0, 1, 1;
L_00000247d1353100 .part v00000247d1345380_0, 0, 1;
L_00000247d1351bc0 .part v00000247d1346500_0, 0, 16;
L_00000247d13528e0 .functor MUXZ 16, o00000247d12f5aa8, L_00000247d1351bc0, v00000247d13454c0_0, C4<>;
L_00000247d13531a0 .part v00000247d1346500_0, 0, 16;
S_00000247d12cc1d0 .scope module, "Accumulator" "a" 3 68, 4 1 0, S_00000247d12dafa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ce";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 16 "in";
    .port_info 3 /OUTPUT 16 "out";
P_00000247d129d290 .param/l "WIDTH" 0 4 3, +C4<00000000000000000000000000010000>;
v00000247d12f0de0_0 .net "ce", 0 0, v00000247d12f0660_0;  alias, 1 drivers
v00000247d12f0980_0 .net "clk", 0 0, v00000247d1353600_0;  alias, 1 drivers
v00000247d12f0200_0 .net "in", 15 0, v00000247d12f05c0_0;  alias, 1 drivers
v00000247d12f0ac0_0 .var "out", 15 0;
E_00000247d129cd50 .event negedge, v00000247d12f0980_0;
S_00000247d12cc360 .scope module, "Alu" "alu" 3 59, 5 3 0, S_00000247d12dafa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in1";
    .port_info 1 /INPUT 16 "in2";
    .port_info 2 /INPUT 8 "op";
    .port_info 3 /INPUT 1 "funct";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "overflow";
    .port_info 6 /OUTPUT 16 "out";
P_00000247d129c5d0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
o00000247d12f45d8 .functor BUFZ 1, C4<z>; HiZ drive
v00000247d12f0480_0 .net "funct", 0 0, o00000247d12f45d8;  0 drivers
v00000247d12f02a0_0 .net "in1", 15 0, v00000247d13456a0_0;  alias, 1 drivers
v00000247d12f0b60_0 .net "in2", 15 0, v00000247d1346000_0;  alias, 1 drivers
v00000247d12f0520_0 .net "op", 7 0, v00000247d1346460_0;  alias, 1 drivers
v00000247d12f05c0_0 .var "out", 15 0;
v00000247d12f0e80_0 .var "overflow", 0 0;
v00000247d12eff80_0 .var "zero", 0 0;
E_00000247d129d190 .event anyedge, v00000247d12f0520_0, v00000247d12f02a0_0, v00000247d12f0b60_0, v00000247d12f0200_0;
S_00000247d12d0cb0 .scope module, "InstructionDecoder" "id" 3 46, 6 4 0, S_00000247d12dafa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "instr";
    .port_info 1 /OUTPUT 8 "op";
    .port_info 2 /OUTPUT 1 "ldi";
    .port_info 3 /OUTPUT 1 "rf_en";
    .port_info 4 /OUTPUT 1 "acu_en";
    .port_info 5 /OUTPUT 1 "rst";
    .port_info 6 /OUTPUT 1 "jmp_en";
    .port_info 7 /OUTPUT 1 "r_or_w";
    .port_info 8 /INPUT 2 "stack_flags";
    .port_info 9 /OUTPUT 2 "stack_control";
v00000247d12f0660_0 .var "acu_en", 0 0;
v00000247d12f0700_0 .net "instr", 7 0, L_00000247d13527a0;  1 drivers
v00000247d12f07a0_0 .var "jmp_en", 0 0;
v00000247d1346a00_0 .var "ldi", 0 0;
v00000247d1346460_0 .var "op", 7 0;
v00000247d1346c80_0 .var "r_or_w", 0 0;
v00000247d13454c0_0 .var "rf_en", 0 0;
v00000247d1345560_0 .var "rst", 0 0;
v00000247d1345380_0 .var "stack_control", 1 0;
v00000247d1345060_0 .net "stack_flags", 1 0, L_00000247d1352f20;  1 drivers
E_00000247d129d210 .event anyedge, v00000247d12f0700_0;
S_00000247d12d0e40 .scope module, "Mux" "mux" 3 84, 7 1 0, S_00000247d12dafa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in1";
    .port_info 1 /INPUT 16 "in2";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /INPUT 1 "sel";
P_00000247d129cc50 .param/l "WIDTH" 0 7 3, +C4<00000000000000000000000000010000>;
v00000247d1345f60_0 .net "in1", 15 0, v00000247d12f0ac0_0;  alias, 1 drivers
v00000247d1345e20_0 .net "in2", 15 0, L_00000247d13531a0;  1 drivers
v00000247d13456a0_0 .var "out", 15 0;
v00000247d1345100_0 .net "sel", 0 0, v00000247d1346a00_0;  alias, 1 drivers
E_00000247d129d310 .event anyedge, v00000247d1346a00_0, v00000247d12f0ac0_0, v00000247d1345e20_0;
S_00000247d12d1890 .scope module, "ProgramCounter" "counter" 3 34, 8 3 0, S_00000247d12dafa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "jmp_en";
    .port_info 3 /INPUT 16 "jmp_addr";
    .port_info 4 /OUTPUT 16 "pc";
v00000247d1346aa0_0 .net "clk", 0 0, v00000247d1353600_0;  alias, 1 drivers
v00000247d13466e0_0 .net "jmp_addr", 15 0, L_00000247d13520c0;  1 drivers
v00000247d1345ec0_0 .net "jmp_en", 0 0, v00000247d12f07a0_0;  alias, 1 drivers
v00000247d13463c0_0 .var "pc", 15 0;
v00000247d1345600_0 .net "rst", 0 0, v00000247d1352d40_0;  1 drivers
S_00000247d12d1a20 .scope module, "Registers" "registers" 3 75, 9 1 0, S_00000247d12dafa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rf_en";
    .port_info 2 /INPUT 1 "r_or_w";
    .port_info 3 /INPUT 16 "reg_addr";
    .port_info 4 /INPUT 16 "in";
    .port_info 5 /OUTPUT 16 "out";
P_00000247d125abe0 .param/l "REG_NUM" 0 9 4, +C4<00000000000000000000000000010000>;
P_00000247d125ac18 .param/l "WIDTH" 0 9 3, +C4<00000000000000000000000000010000>;
v00000247d1346780_0 .net "clk", 0 0, v00000247d1353600_0;  alias, 1 drivers
v00000247d1346640_0 .net "in", 15 0, v00000247d12f0ac0_0;  alias, 1 drivers
v00000247d13457e0 .array "mem", 0 15, 15 0;
v00000247d1346000_0 .var "out", 15 0;
v00000247d13451a0_0 .net "r_or_w", 0 0, v00000247d1346c80_0;  alias, 1 drivers
v00000247d1346d20_0 .net "reg_addr", 15 0, L_00000247d13528e0;  1 drivers
v00000247d1345880_0 .net "rf_en", 0 0, v00000247d13454c0_0;  alias, 1 drivers
E_00000247d129cf50/0 .event anyedge, v00000247d13454c0_0, v00000247d1346c80_0, v00000247d12f0ac0_0, v00000247d1346d20_0;
v00000247d13457e0_0 .array/port v00000247d13457e0, 0;
v00000247d13457e0_1 .array/port v00000247d13457e0, 1;
v00000247d13457e0_2 .array/port v00000247d13457e0, 2;
v00000247d13457e0_3 .array/port v00000247d13457e0, 3;
E_00000247d129cf50/1 .event anyedge, v00000247d13457e0_0, v00000247d13457e0_1, v00000247d13457e0_2, v00000247d13457e0_3;
v00000247d13457e0_4 .array/port v00000247d13457e0, 4;
v00000247d13457e0_5 .array/port v00000247d13457e0, 5;
v00000247d13457e0_6 .array/port v00000247d13457e0, 6;
v00000247d13457e0_7 .array/port v00000247d13457e0, 7;
E_00000247d129cf50/2 .event anyedge, v00000247d13457e0_4, v00000247d13457e0_5, v00000247d13457e0_6, v00000247d13457e0_7;
v00000247d13457e0_8 .array/port v00000247d13457e0, 8;
v00000247d13457e0_9 .array/port v00000247d13457e0, 9;
v00000247d13457e0_10 .array/port v00000247d13457e0, 10;
v00000247d13457e0_11 .array/port v00000247d13457e0, 11;
E_00000247d129cf50/3 .event anyedge, v00000247d13457e0_8, v00000247d13457e0_9, v00000247d13457e0_10, v00000247d13457e0_11;
v00000247d13457e0_12 .array/port v00000247d13457e0, 12;
v00000247d13457e0_13 .array/port v00000247d13457e0, 13;
v00000247d13457e0_14 .array/port v00000247d13457e0, 14;
v00000247d13457e0_15 .array/port v00000247d13457e0, 15;
E_00000247d129cf50/4 .event anyedge, v00000247d13457e0_12, v00000247d13457e0_13, v00000247d13457e0_14, v00000247d13457e0_15;
E_00000247d129cf50 .event/or E_00000247d129cf50/0, E_00000247d129cf50/1, E_00000247d129cf50/2, E_00000247d129cf50/3, E_00000247d129cf50/4;
S_00000247d125bfc0 .scope module, "Rom" "rom" 3 42, 10 4 0, S_00000247d12dafa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "addr";
    .port_info 1 /OUTPUT 24 "data";
P_00000247d125b660 .param/l "RAM_ADDR_BITS" 0 10 7, +C4<00000000000000000000000000000100>;
P_00000247d125b698 .param/l "RAM_WORD_WIDTH" 0 10 6, +C4<00000000000000000000000000011000>;
v00000247d13460a0_0 .net "addr", 15 0, v00000247d13463c0_0;  alias, 1 drivers
v00000247d1346500_0 .var "data", 23 0;
v00000247d1346140 .array "mem", 0 15, 23 0;
v00000247d1346140_0 .array/port v00000247d1346140, 0;
v00000247d1346140_1 .array/port v00000247d1346140, 1;
v00000247d1346140_2 .array/port v00000247d1346140, 2;
E_00000247d129d050/0 .event anyedge, v00000247d13463c0_0, v00000247d1346140_0, v00000247d1346140_1, v00000247d1346140_2;
v00000247d1346140_3 .array/port v00000247d1346140, 3;
v00000247d1346140_4 .array/port v00000247d1346140, 4;
v00000247d1346140_5 .array/port v00000247d1346140, 5;
v00000247d1346140_6 .array/port v00000247d1346140, 6;
E_00000247d129d050/1 .event anyedge, v00000247d1346140_3, v00000247d1346140_4, v00000247d1346140_5, v00000247d1346140_6;
v00000247d1346140_7 .array/port v00000247d1346140, 7;
v00000247d1346140_8 .array/port v00000247d1346140, 8;
v00000247d1346140_9 .array/port v00000247d1346140, 9;
v00000247d1346140_10 .array/port v00000247d1346140, 10;
E_00000247d129d050/2 .event anyedge, v00000247d1346140_7, v00000247d1346140_8, v00000247d1346140_9, v00000247d1346140_10;
v00000247d1346140_11 .array/port v00000247d1346140, 11;
v00000247d1346140_12 .array/port v00000247d1346140, 12;
v00000247d1346140_13 .array/port v00000247d1346140, 13;
v00000247d1346140_14 .array/port v00000247d1346140, 14;
E_00000247d129d050/3 .event anyedge, v00000247d1346140_11, v00000247d1346140_12, v00000247d1346140_13, v00000247d1346140_14;
v00000247d1346140_15 .array/port v00000247d1346140, 15;
E_00000247d129d050/4 .event anyedge, v00000247d1346140_15;
E_00000247d129d050 .event/or E_00000247d129d050/0, E_00000247d129d050/1, E_00000247d129d050/2, E_00000247d129d050/3, E_00000247d129d050/4;
S_00000247d125c150 .scope module, "Stack" "stack" 3 91, 11 1 0, S_00000247d12dafa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "push";
    .port_info 3 /INPUT 1 "pop";
    .port_info 4 /INPUT 16 "data_in";
    .port_info 5 /OUTPUT 16 "data_out";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
P_00000247d125b560 .param/l "DEPTH" 0 11 4, +C4<00000000000000000000000000001000>;
P_00000247d125b598 .param/l "WIDTH" 0 11 3, +C4<00000000000000000000000000010000>;
L_00000247d13600d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000247d13465a0_0 .net/2u *"_ivl_0", 2 0, L_00000247d13600d0;  1 drivers
L_00000247d1360160 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000247d13459c0_0 .net/2u *"_ivl_10", 31 0, L_00000247d1360160;  1 drivers
v00000247d13468c0_0 .net *"_ivl_12", 31 0, L_00000247d1351c60;  1 drivers
o00000247d12f5688 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v00000247d1345920_0 name=_ivl_14
v00000247d1346820_0 .net *"_ivl_2", 0 0, L_00000247d13532e0;  1 drivers
v00000247d1345740_0 .net *"_ivl_4", 15 0, L_00000247d1353380;  1 drivers
v00000247d13461e0_0 .net *"_ivl_6", 31 0, L_00000247d1353420;  1 drivers
L_00000247d1360118 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000247d1346280_0 .net *"_ivl_9", 28 0, L_00000247d1360118;  1 drivers
v00000247d1345b00_0 .net "clk", 0 0, v00000247d1353600_0;  alias, 1 drivers
v00000247d1346b40_0 .net "data_in", 15 0, v00000247d13463c0_0;  alias, 1 drivers
v00000247d1346960_0 .net "data_out", 15 0, L_00000247d1352160;  alias, 1 drivers
v00000247d1346be0_0 .var "empty", 0 0;
v00000247d1345420_0 .var "full", 0 0;
v00000247d1345a60 .array "mem", 7 0, 15 0;
v00000247d1346dc0_0 .net "pop", 0 0, L_00000247d1353100;  alias, 1 drivers
v00000247d1345ba0_0 .net "push", 0 0, L_00000247d1352840;  alias, 1 drivers
v00000247d1346e60_0 .net "rst", 0 0, v00000247d1352d40_0;  alias, 1 drivers
v00000247d1346f00_0 .var "top", 2 0;
E_00000247d129ce10/0 .event negedge, v00000247d12f0980_0;
E_00000247d129ce10/1 .event posedge, v00000247d1345600_0;
E_00000247d129ce10 .event/or E_00000247d129ce10/0, E_00000247d129ce10/1;
L_00000247d13532e0 .cmp/gt 3, v00000247d1346f00_0, L_00000247d13600d0;
L_00000247d1353380 .array/port v00000247d1345a60, L_00000247d1351c60;
L_00000247d1353420 .concat [ 3 29 0 0], v00000247d1346f00_0, L_00000247d1360118;
L_00000247d1351c60 .arith/sub 32, L_00000247d1353420, L_00000247d1360160;
L_00000247d1352160 .functor MUXZ 16, o00000247d12f5688, L_00000247d1353380, L_00000247d13532e0, C4<>;
S_00000247d12dae10 .scope module, "rf" "rf" 12 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ce";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 4 "in";
    .port_info 3 /OUTPUT 4 "out";
P_00000247d129fb10 .param/l "WIDTH" 0 12 3, +C4<00000000000000000000000000000100>;
o00000247d12f5c88 .functor BUFZ 1, C4<z>; HiZ drive
v00000247d1351e40_0 .net "ce", 0 0, o00000247d12f5c88;  0 drivers
o00000247d12f5cb8 .functor BUFZ 1, C4<z>; HiZ drive
v00000247d1351ee0_0 .net "clk", 0 0, o00000247d12f5cb8;  0 drivers
o00000247d12f5ce8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v00000247d1352520_0 .net "in", 3 0, o00000247d12f5ce8;  0 drivers
v00000247d1351f80_0 .var "out", 3 0;
E_00000247d129cc10 .event negedge, v00000247d1351ee0_0;
    .scope S_00000247d12d1890;
T_0 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000247d13463c0_0, 0, 16;
    %end;
    .thread T_0;
    .scope S_00000247d12d1890;
T_1 ;
    %wait E_00000247d129cd50;
    %load/vec4 v00000247d1345600_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000247d13463c0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000247d1345ec0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v00000247d13466e0_0;
    %assign/vec4 v00000247d13463c0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v00000247d13463c0_0;
    %addi 1, 0, 16;
    %assign/vec4 v00000247d13463c0_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000247d125bfc0;
T_2 ;
    %pushi/vec4 1048576, 0, 24;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000247d1346140, 4, 0;
    %pushi/vec4 917514, 0, 24;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000247d1346140, 4, 0;
    %pushi/vec4 655362, 0, 24;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000247d1346140, 4, 0;
    %pushi/vec4 786437, 0, 24;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000247d1346140, 4, 0;
    %pushi/vec4 720897, 0, 24;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000247d1346140, 4, 0;
    %pushi/vec4 786435, 0, 24;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000247d1346140, 4, 0;
    %pushi/vec4 327681, 0, 24;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000247d1346140, 4, 0;
    %pushi/vec4 720898, 0, 24;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000247d1346140, 4, 0;
    %pushi/vec4 983040, 0, 24;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000247d1346140, 4, 0;
    %end;
    .thread T_2;
    .scope S_00000247d125bfc0;
T_3 ;
    %wait E_00000247d129d050;
    %ix/getv 4, v00000247d13460a0_0;
    %load/vec4a v00000247d1346140, 4;
    %assign/vec4 v00000247d1346500_0, 0;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000247d12d0cb0;
T_4 ;
    %pushi/vec4 8, 0, 8;
    %split/vec4 2;
    %store/vec4 v00000247d1345380_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000247d12f07a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000247d12f0660_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000247d13454c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000247d1346c80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000247d1346a00_0, 0, 1;
    %store/vec4 v00000247d1345560_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_00000247d12d0cb0;
T_5 ;
    %wait E_00000247d129d210;
    %load/vec4 v00000247d12f0700_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %pushi/vec4 32785, 0, 16;
    %split/vec4 8;
    %assign/vec4 v00000247d1346460_0, 0;
    %split/vec4 2;
    %assign/vec4 v00000247d1345380_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d12f07a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d12f0660_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d13454c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d1346c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d1346a00_0, 0;
    %assign/vec4 v00000247d1345560_0, 0;
    %jmp T_5.18;
T_5.0 ;
    %pushi/vec4 2048, 0, 16;
    %split/vec4 8;
    %assign/vec4 v00000247d1346460_0, 0;
    %split/vec4 2;
    %assign/vec4 v00000247d1345380_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d12f07a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d12f0660_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d13454c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d1346c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d1346a00_0, 0;
    %assign/vec4 v00000247d1345560_0, 0;
    %jmp T_5.18;
T_5.1 ;
    %pushi/vec4 6145, 0, 16;
    %split/vec4 8;
    %assign/vec4 v00000247d1346460_0, 0;
    %split/vec4 2;
    %assign/vec4 v00000247d1345380_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d12f07a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d12f0660_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d13454c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d1346c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d1346a00_0, 0;
    %assign/vec4 v00000247d1345560_0, 0;
    %jmp T_5.18;
T_5.2 ;
    %pushi/vec4 6146, 0, 16;
    %split/vec4 8;
    %assign/vec4 v00000247d1346460_0, 0;
    %split/vec4 2;
    %assign/vec4 v00000247d1345380_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d12f07a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d12f0660_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d13454c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d1346c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d1346a00_0, 0;
    %assign/vec4 v00000247d1345560_0, 0;
    %jmp T_5.18;
T_5.3 ;
    %pushi/vec4 6147, 0, 16;
    %split/vec4 8;
    %assign/vec4 v00000247d1346460_0, 0;
    %split/vec4 2;
    %assign/vec4 v00000247d1345380_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d12f07a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d12f0660_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d13454c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d1346c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d1346a00_0, 0;
    %assign/vec4 v00000247d1345560_0, 0;
    %jmp T_5.18;
T_5.4 ;
    %pushi/vec4 6148, 0, 16;
    %split/vec4 8;
    %assign/vec4 v00000247d1346460_0, 0;
    %split/vec4 2;
    %assign/vec4 v00000247d1345380_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d12f07a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d12f0660_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d13454c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d1346c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d1346a00_0, 0;
    %assign/vec4 v00000247d1345560_0, 0;
    %jmp T_5.18;
T_5.5 ;
    %pushi/vec4 6149, 0, 16;
    %split/vec4 8;
    %assign/vec4 v00000247d1346460_0, 0;
    %split/vec4 2;
    %assign/vec4 v00000247d1345380_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d12f07a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d12f0660_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d13454c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d1346c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d1346a00_0, 0;
    %assign/vec4 v00000247d1345560_0, 0;
    %jmp T_5.18;
T_5.6 ;
    %pushi/vec4 2054, 0, 16;
    %split/vec4 8;
    %assign/vec4 v00000247d1346460_0, 0;
    %split/vec4 2;
    %assign/vec4 v00000247d1345380_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d12f07a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d12f0660_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d13454c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d1346c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d1346a00_0, 0;
    %assign/vec4 v00000247d1345560_0, 0;
    %jmp T_5.18;
T_5.7 ;
    %pushi/vec4 2055, 0, 16;
    %split/vec4 8;
    %assign/vec4 v00000247d1346460_0, 0;
    %split/vec4 2;
    %assign/vec4 v00000247d1345380_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d12f07a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d12f0660_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d13454c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d1346c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d1346a00_0, 0;
    %assign/vec4 v00000247d1345560_0, 0;
    %jmp T_5.18;
T_5.8 ;
    %pushi/vec4 2056, 0, 16;
    %split/vec4 8;
    %assign/vec4 v00000247d1346460_0, 0;
    %split/vec4 2;
    %assign/vec4 v00000247d1345380_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d12f07a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d12f0660_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d13454c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d1346c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d1346a00_0, 0;
    %assign/vec4 v00000247d1345560_0, 0;
    %jmp T_5.18;
T_5.9 ;
    %pushi/vec4 2057, 0, 16;
    %split/vec4 8;
    %assign/vec4 v00000247d1346460_0, 0;
    %split/vec4 2;
    %assign/vec4 v00000247d1345380_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d12f07a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d12f0660_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d13454c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d1346c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d1346a00_0, 0;
    %assign/vec4 v00000247d1345560_0, 0;
    %jmp T_5.18;
T_5.10 ;
    %pushi/vec4 6154, 0, 16;
    %split/vec4 8;
    %assign/vec4 v00000247d1346460_0, 0;
    %split/vec4 2;
    %assign/vec4 v00000247d1345380_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d12f07a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d12f0660_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d13454c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d1346c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d1346a00_0, 0;
    %assign/vec4 v00000247d1345560_0, 0;
    %jmp T_5.18;
T_5.11 ;
    %pushi/vec4 12299, 0, 16;
    %split/vec4 8;
    %assign/vec4 v00000247d1346460_0, 0;
    %split/vec4 2;
    %assign/vec4 v00000247d1345380_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d12f07a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d12f0660_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d13454c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d1346c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d1346a00_0, 0;
    %assign/vec4 v00000247d1345560_0, 0;
    %jmp T_5.18;
T_5.12 ;
    %pushi/vec4 18444, 0, 16;
    %split/vec4 8;
    %assign/vec4 v00000247d1346460_0, 0;
    %split/vec4 2;
    %assign/vec4 v00000247d1345380_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d12f07a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d12f0660_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d13454c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d1346c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d1346a00_0, 0;
    %assign/vec4 v00000247d1345560_0, 0;
    %jmp T_5.18;
T_5.13 ;
    %pushi/vec4 1037, 0, 16;
    %split/vec4 8;
    %assign/vec4 v00000247d1346460_0, 0;
    %split/vec4 2;
    %assign/vec4 v00000247d1345380_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d12f07a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d12f0660_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d13454c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d1346c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d1346a00_0, 0;
    %assign/vec4 v00000247d1345560_0, 0;
    %jmp T_5.18;
T_5.14 ;
    %pushi/vec4 1550, 0, 16;
    %split/vec4 8;
    %assign/vec4 v00000247d1346460_0, 0;
    %split/vec4 2;
    %assign/vec4 v00000247d1345380_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d12f07a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d12f0660_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d13454c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d1346c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d1346a00_0, 0;
    %assign/vec4 v00000247d1345560_0, 0;
    %jmp T_5.18;
T_5.15 ;
    %pushi/vec4 1295, 0, 16;
    %split/vec4 8;
    %assign/vec4 v00000247d1346460_0, 0;
    %split/vec4 2;
    %assign/vec4 v00000247d1345380_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d12f07a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d12f0660_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d13454c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d1346c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d1346a00_0, 0;
    %assign/vec4 v00000247d1345560_0, 0;
    %jmp T_5.18;
T_5.16 ;
    %pushi/vec4 16, 0, 16;
    %split/vec4 8;
    %assign/vec4 v00000247d1346460_0, 0;
    %split/vec4 2;
    %assign/vec4 v00000247d1345380_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d12f07a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d12f0660_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d13454c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d1346c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247d1346a00_0, 0;
    %assign/vec4 v00000247d1345560_0, 0;
    %jmp T_5.18;
T_5.18 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000247d12cc360;
T_6 ;
    %wait E_00000247d129d190;
    %load/vec4 v00000247d12f0520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_6.15, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_6.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_6.17, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000247d12f05c0_0, 0;
    %jmp T_6.19;
T_6.0 ;
    %load/vec4 v00000247d12f02a0_0;
    %nor/r;
    %pad/u 16;
    %assign/vec4 v00000247d12f05c0_0, 0;
    %jmp T_6.19;
T_6.1 ;
    %load/vec4 v00000247d12f02a0_0;
    %load/vec4 v00000247d12f0b60_0;
    %xor;
    %assign/vec4 v00000247d12f05c0_0, 0;
    %jmp T_6.19;
T_6.2 ;
    %load/vec4 v00000247d12f02a0_0;
    %load/vec4 v00000247d12f0b60_0;
    %or;
    %assign/vec4 v00000247d12f05c0_0, 0;
    %jmp T_6.19;
T_6.3 ;
    %load/vec4 v00000247d12f02a0_0;
    %load/vec4 v00000247d12f0b60_0;
    %and;
    %assign/vec4 v00000247d12f05c0_0, 0;
    %jmp T_6.19;
T_6.4 ;
    %load/vec4 v00000247d12f02a0_0;
    %load/vec4 v00000247d12f0b60_0;
    %sub;
    %assign/vec4 v00000247d12f05c0_0, 0;
    %jmp T_6.19;
T_6.5 ;
    %load/vec4 v00000247d12f02a0_0;
    %load/vec4 v00000247d12f0b60_0;
    %add;
    %assign/vec4 v00000247d12f05c0_0, 0;
    %jmp T_6.19;
T_6.6 ;
    %load/vec4 v00000247d12f02a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v00000247d12f02a0_0;
    %parti/s 15, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000247d12f05c0_0, 0;
    %jmp T_6.19;
T_6.7 ;
    %load/vec4 v00000247d12f02a0_0;
    %parti/s 15, 0, 2;
    %load/vec4 v00000247d12f02a0_0;
    %parti/s 1, 15, 5;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000247d12f05c0_0, 0;
    %jmp T_6.19;
T_6.8 ;
    %load/vec4 v00000247d12f02a0_0;
    %subi 1, 0, 16;
    %assign/vec4 v00000247d12f05c0_0, 0;
    %jmp T_6.19;
T_6.9 ;
    %load/vec4 v00000247d12f02a0_0;
    %addi 1, 0, 16;
    %assign/vec4 v00000247d12f05c0_0, 0;
    %jmp T_6.19;
T_6.10 ;
    %load/vec4 v00000247d12f0b60_0;
    %assign/vec4 v00000247d12f05c0_0, 0;
    %jmp T_6.19;
T_6.11 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000247d12f05c0_0, 0;
    %jmp T_6.19;
T_6.12 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000247d12f05c0_0, 0;
    %jmp T_6.19;
T_6.13 ;
    %load/vec4 v00000247d12f02a0_0;
    %assign/vec4 v00000247d12f05c0_0, 0;
    %jmp T_6.19;
T_6.14 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000247d12f05c0_0, 0;
    %jmp T_6.19;
T_6.15 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000247d12f05c0_0, 0;
    %jmp T_6.19;
T_6.16 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000247d12f05c0_0, 0;
    %jmp T_6.19;
T_6.17 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000247d12f05c0_0, 0;
    %jmp T_6.19;
T_6.19 ;
    %pop/vec4 1;
    %load/vec4 v00000247d12f05c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.20, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_6.21, 8;
T_6.20 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_6.21, 8;
 ; End of false expr.
    %blend;
T_6.21;
    %pad/s 1;
    %assign/vec4 v00000247d12eff80_0, 0;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000247d12cc1d0;
T_7 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000247d12f0ac0_0, 0;
    %end;
    .thread T_7;
    .scope S_00000247d12cc1d0;
T_8 ;
    %wait E_00000247d129cd50;
    %load/vec4 v00000247d12f0de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v00000247d12f0200_0;
    %assign/vec4 v00000247d12f0ac0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000247d12f0ac0_0;
    %assign/vec4 v00000247d12f0ac0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000247d12d1a20;
T_9 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v00000247d1346000_0, 0;
    %end;
    .thread T_9;
    .scope S_00000247d12d1a20;
T_10 ;
    %wait E_00000247d129cf50;
    %load/vec4 v00000247d1345880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v00000247d13451a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v00000247d1346640_0;
    %ix/getv 3, v00000247d1346d20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000247d13457e0, 0, 4;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v00000247d1346000_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %ix/getv 4, v00000247d1346d20_0;
    %load/vec4a v00000247d13457e0, 4;
    %assign/vec4 v00000247d1346000_0, 0;
T_10.3 ;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v00000247d1346000_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000247d12d0e40;
T_11 ;
    %wait E_00000247d129d310;
    %load/vec4 v00000247d1345100_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %jmp T_11.2;
T_11.0 ;
    %load/vec4 v00000247d1345f60_0;
    %assign/vec4 v00000247d13456a0_0, 0;
    %jmp T_11.2;
T_11.1 ;
    %load/vec4 v00000247d1345e20_0;
    %assign/vec4 v00000247d13456a0_0, 0;
    %jmp T_11.2;
T_11.2 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000247d125c150;
T_12 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000247d1346f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000247d1345420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000247d1346be0_0, 0;
    %end;
    .thread T_12;
    .scope S_00000247d125c150;
T_13 ;
    %wait E_00000247d129ce10;
    %load/vec4 v00000247d1346e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000247d1346f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000247d1345420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000247d1346be0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v00000247d1345ba0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.4, 9;
    %load/vec4 v00000247d1345420_0;
    %inv;
    %and;
T_13.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v00000247d1346b40_0;
    %load/vec4 v00000247d1346f00_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000247d1345a60, 0, 4;
    %load/vec4 v00000247d1346f00_0;
    %addi 1, 0, 3;
    %assign/vec4 v00000247d1346f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000247d1346be0_0, 0;
    %load/vec4 v00000247d1346f00_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_13.5, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000247d1345420_0, 0;
T_13.5 ;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v00000247d1346dc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.9, 9;
    %load/vec4 v00000247d1346be0_0;
    %inv;
    %and;
T_13.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.7, 8;
    %load/vec4 v00000247d1346f00_0;
    %subi 1, 0, 3;
    %store/vec4 v00000247d1346f00_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000247d1345420_0, 0;
    %load/vec4 v00000247d1346f00_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_13.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000247d1346be0_0, 0;
T_13.10 ;
T_13.7 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_00000247d12dafa0;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000247d1352d40_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_00000247d12dafa0;
T_15 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000247d1352fc0_0, 0;
    %end;
    .thread T_15;
    .scope S_00000247d12dafa0;
T_16 ;
    %wait E_00000247d129fe10;
    %load/vec4 v00000247d1352de0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_16.0, 8;
    %load/vec4 v00000247d1351b20_0;
    %or;
T_16.0;
    %assign/vec4 v00000247d1352d40_0, 0;
    %load/vec4 v00000247d13523e0_0;
    %assign/vec4 v00000247d1352fc0_0, 0;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_00000247d12f4070;
T_17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000247d1353600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000247d1352480_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_00000247d12f4070;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000247d1352e80_0, 0, 32;
T_18.0 ;
    %load/vec4 v00000247d1352e80_0;
    %cmpi/s 50, 0, 32;
    %jmp/0xz T_18.1, 5;
    %delay 1000, 0;
    %load/vec4 v00000247d1353600_0;
    %inv;
    %store/vec4 v00000247d1353600_0, 0, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000247d1352e80_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000247d1352e80_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000247d1352480_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000247d1352480_0, 0, 1;
    %vpi_call 2 45 "$finish" {0 0 0};
    %end;
    .thread T_18;
    .scope S_00000247d12f4070;
T_19 ;
    %vpi_call 2 49 "$dumpfile", "tests/up_tb.vcd" {0 0 0};
    %vpi_call 2 50 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000247d12f4070 {0 0 0};
    %vpi_call 2 51 "$dumpon" {0 0 0};
    %end;
    .thread T_19;
    .scope S_00000247d12dae10;
T_20 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000247d1351f80_0, 0;
    %end;
    .thread T_20;
    .scope S_00000247d12dae10;
T_21 ;
    %wait E_00000247d129cc10;
    %load/vec4 v00000247d1351e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v00000247d1352520_0;
    %assign/vec4 v00000247d1351f80_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %pushi/vec4 0, 15, 4;
    %assign/vec4 v00000247d1351f80_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "./tests/processor_tb.v";
    "./processor.v";
    "./src/basic/a.v";
    "./src/basic/alu.v";
    "./src/control/id.v";
    "./src/utils/mux.v";
    "./src/control/counter.v";
    "./src/memory/registers.v";
    "./src/memory/rom.v";
    "./src/utils/stack.v";
    "./src/memory/rf.v";
