Analysis & Synthesis report for minilab1
Tue Feb  4 18:12:20 2025
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |minilab1|state
 12. State Machine - |minilab1|mem_wrapper:memory|state
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated
 19. Source assignments for fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component
 20. Source assignments for fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated
 21. Source assignments for fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p
 22. Source assignments for fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p
 23. Source assignments for fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram
 24. Source assignments for fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp
 25. Source assignments for fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp|dffpipe_bd9:dffpipe6
 26. Source assignments for fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp
 27. Source assignments for fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp|dffpipe_bd9:dffpipe8
 28. Source assignments for fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component
 29. Source assignments for fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated
 30. Source assignments for fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p
 31. Source assignments for fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p
 32. Source assignments for fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram
 33. Source assignments for fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp
 34. Source assignments for fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp|dffpipe_bd9:dffpipe6
 35. Source assignments for fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp
 36. Source assignments for fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp|dffpipe_bd9:dffpipe8
 37. Source assignments for fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component
 38. Source assignments for fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated
 39. Source assignments for fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p
 40. Source assignments for fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p
 41. Source assignments for fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram
 42. Source assignments for fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp
 43. Source assignments for fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp|dffpipe_bd9:dffpipe6
 44. Source assignments for fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp
 45. Source assignments for fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp|dffpipe_bd9:dffpipe8
 46. Source assignments for fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component
 47. Source assignments for fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated
 48. Source assignments for fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p
 49. Source assignments for fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p
 50. Source assignments for fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram
 51. Source assignments for fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp
 52. Source assignments for fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp|dffpipe_bd9:dffpipe6
 53. Source assignments for fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp
 54. Source assignments for fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp|dffpipe_bd9:dffpipe8
 55. Source assignments for fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component
 56. Source assignments for fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated
 57. Source assignments for fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p
 58. Source assignments for fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p
 59. Source assignments for fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram
 60. Source assignments for fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp
 61. Source assignments for fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp|dffpipe_bd9:dffpipe6
 62. Source assignments for fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp
 63. Source assignments for fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp|dffpipe_bd9:dffpipe8
 64. Source assignments for fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component
 65. Source assignments for fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated
 66. Source assignments for fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p
 67. Source assignments for fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p
 68. Source assignments for fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram
 69. Source assignments for fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp
 70. Source assignments for fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp|dffpipe_bd9:dffpipe6
 71. Source assignments for fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp
 72. Source assignments for fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp|dffpipe_bd9:dffpipe8
 73. Source assignments for fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component
 74. Source assignments for fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated
 75. Source assignments for fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p
 76. Source assignments for fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p
 77. Source assignments for fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram
 78. Source assignments for fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp
 79. Source assignments for fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp|dffpipe_bd9:dffpipe6
 80. Source assignments for fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp
 81. Source assignments for fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp|dffpipe_bd9:dffpipe8
 82. Source assignments for fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component
 83. Source assignments for fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated
 84. Source assignments for fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p
 85. Source assignments for fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p
 86. Source assignments for fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram
 87. Source assignments for fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp
 88. Source assignments for fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp|dffpipe_bd9:dffpipe6
 89. Source assignments for fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp
 90. Source assignments for fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp|dffpipe_bd9:dffpipe8
 91. Source assignments for fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component
 92. Source assignments for fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated
 93. Source assignments for fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p
 94. Source assignments for fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p
 95. Source assignments for fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram
 96. Source assignments for fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp
 97. Source assignments for fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp|dffpipe_bd9:dffpipe6
 98. Source assignments for fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp
 99. Source assignments for fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp|dffpipe_bd9:dffpipe8
100. Source assignments for sld_signaltap:auto_signaltap_0
101. Parameter Settings for User Entity Instance: Top-level Entity: |minilab1
102. Parameter Settings for User Entity Instance: mac:mac|LPM_MULT_ip:mult|lpm_mult:lpm_mult_component
103. Parameter Settings for User Entity Instance: mac:mac|LPM_ADD_SUB_ip:accum|lpm_add_sub:LPM_ADD_SUB_component
104. Parameter Settings for User Entity Instance: mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component
105. Parameter Settings for User Entity Instance: fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component
106. Parameter Settings for User Entity Instance: fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component
107. Parameter Settings for User Entity Instance: fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component
108. Parameter Settings for User Entity Instance: fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component
109. Parameter Settings for User Entity Instance: fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component
110. Parameter Settings for User Entity Instance: fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component
111. Parameter Settings for User Entity Instance: fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component
112. Parameter Settings for User Entity Instance: fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component
113. Parameter Settings for User Entity Instance: fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component
114. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
115. lpm_mult Parameter Settings by Entity Instance
116. altsyncram Parameter Settings by Entity Instance
117. dcfifo Parameter Settings by Entity Instance
118. Port Connectivity Checks: "mem_wrapper:memory|rom:memory"
119. Signal Tap Logic Analyzer Settings
120. Post-Synthesis Netlist Statistics for Top Partition
121. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
122. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
123. Elapsed Time Per Partition
124. Connections to In-System Debugging Instance "auto_signaltap_0"
125. Analysis & Synthesis Messages
126. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Feb  4 18:12:20 2025          ;
; Quartus Prime Version           ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                   ; minilab1                                       ;
; Top-level Entity Name           ; minilab1                                       ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 1644                                           ;
; Total pins                      ; 70                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 7,488                                          ;
; Total DSP Blocks                ; 1                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; minilab1           ; minilab1           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-14        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                 ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------+
; ../rom.v                                                           ; yes             ; User Wizard-Generated File                   ; I:/ece554/ECE554_Minilab1/rom.v                                                                              ;             ;
; ../minilab1.sv                                                     ; yes             ; User SystemVerilog HDL File                  ; I:/ece554/ECE554_Minilab1/minilab1.sv                                                                        ;             ;
; ../memory.v                                                        ; yes             ; User Verilog HDL File                        ; I:/ece554/ECE554_Minilab1/memory.v                                                                           ;             ;
; ../mac.sv                                                          ; yes             ; User SystemVerilog HDL File                  ; I:/ece554/ECE554_Minilab1/mac.sv                                                                             ;             ;
; ../LPM_MULT_ip.v                                                   ; yes             ; User Wizard-Generated File                   ; I:/ece554/ECE554_Minilab1/LPM_MULT_ip.v                                                                      ;             ;
; ../LPM_ADD_SUB_ip.v                                                ; yes             ; User Wizard-Generated File                   ; I:/ece554/ECE554_Minilab1/LPM_ADD_SUB_ip.v                                                                   ;             ;
; ../fifo.v                                                          ; yes             ; User Wizard-Generated File                   ; I:/ece554/ECE554_Minilab1/fifo.v                                                                             ;             ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf                                       ;             ;
; aglobal231.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc                                     ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_add_sub.inc                                    ;             ;
; multcore.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/multcore.inc                                       ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/bypassff.inc                                       ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altshift.inc                                       ;             ;
; db/mult_d5n.v                                                      ; yes             ; Auto-Generated Megafunction                  ; I:/ece554/ECE554_Minilab1/quartus_project/db/mult_d5n.v                                                      ;             ;
; lpm_add_sub.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_add_sub.tdf                                    ;             ;
; addcore.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/addcore.inc                                        ;             ;
; look_add.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/look_add.inc                                       ;             ;
; alt_stratix_add_sub.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                            ;             ;
; db/add_sub_uih.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; I:/ece554/ECE554_Minilab1/quartus_project/db/add_sub_uih.tdf                                                 ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf                                     ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                              ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.inc                                        ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.inc                                     ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                      ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.inc                                         ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.inc                                         ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.inc                                       ;             ;
; db/altsyncram_tdg1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_tdg1.tdf                                             ;             ;
; ../input_mem.mif                                                   ; yes             ; Auto-Found Memory Initialization File        ; I:/ece554/ECE554_Minilab1/input_mem.mif                                                                      ;             ;
; dcfifo.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf                                         ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_counter.inc                                    ;             ;
; a_graycounter.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_graycounter.inc                                  ;             ;
; a_fefifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_fefifo.inc                                       ;             ;
; a_gray2bin.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_gray2bin.inc                                     ;             ;
; dffpipe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dffpipe.inc                                        ;             ;
; alt_sync_fifo.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_sync_fifo.inc                                  ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_compare.inc                                    ;             ;
; altsyncram_fifo.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram_fifo.inc                                ;             ;
; db/dcfifo_e0q1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf                                                 ;             ;
; db/a_graycounter_au6.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; I:/ece554/ECE554_Minilab1/quartus_project/db/a_graycounter_au6.tdf                                           ;             ;
; db/a_graycounter_6cc.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; I:/ece554/ECE554_Minilab1/quartus_project/db/a_graycounter_6cc.tdf                                           ;             ;
; db/altsyncram_u2d1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf                                             ;             ;
; db/alt_synch_pipe_088.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; I:/ece554/ECE554_Minilab1/quartus_project/db/alt_synch_pipe_088.tdf                                          ;             ;
; db/dffpipe_bd9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; I:/ece554/ECE554_Minilab1/quartus_project/db/dffpipe_bd9.tdf                                                 ;             ;
; db/alt_synch_pipe_hc8.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; I:/ece554/ECE554_Minilab1/quartus_project/db/alt_synch_pipe_hc8.tdf                                          ;             ;
; db/cmpr_qu5.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; I:/ece554/ECE554_Minilab1/quartus_project/db/cmpr_qu5.tdf                                                    ;             ;
; db/mux_5r7.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; I:/ece554/ECE554_Minilab1/quartus_project/db/mux_5r7.tdf                                                     ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_signaltap.vhd                                  ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                             ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_ela_control.vhd                                ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                   ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_constant.inc                                   ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dffeea.inc                                         ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_mbpmg.vhd                                      ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                       ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_buffer_manager.vhd                             ;             ;
; db/altsyncram_6984.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_6984.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.tdf                                       ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/others/maxplus2/memmodes.inc                                     ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_hdffe.inc                                        ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.inc                                     ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.tdf                                        ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/muxlut.inc                                         ;             ;
; db/mux_clc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; I:/ece554/ECE554_Minilab1/quartus_project/db/mux_clc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.tdf                                     ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/declut.inc                                         ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; I:/ece554/ECE554_Minilab1/quartus_project/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_counter.tdf                                    ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/cmpconst.inc                                       ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_counter_stratix.inc                            ;             ;
; db/cntr_f9i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; I:/ece554/ECE554_Minilab1/quartus_project/db/cntr_f9i.tdf                                                    ;             ;
; db/cmpr_f9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; I:/ece554/ECE554_Minilab1/quartus_project/db/cmpr_f9c.tdf                                                    ;             ;
; db/cntr_iti.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; I:/ece554/ECE554_Minilab1/quartus_project/db/cntr_iti.tdf                                                    ;             ;
; db/cntr_u8i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; I:/ece554/ECE554_Minilab1/quartus_project/db/cntr_u8i.tdf                                                    ;             ;
; db/cmpr_c9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; I:/ece554/ECE554_Minilab1/quartus_project/db/cmpr_c9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; I:/ece554/ECE554_Minilab1/quartus_project/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; I:/ece554/ECE554_Minilab1/quartus_project/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_rom_sr.vhd                                     ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                      ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                  ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_hub.vhd                                        ; altera_sld  ;
; db/ip/sld0b47db4c/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; I:/ece554/ECE554_Minilab1/quartus_project/db/ip/sld0b47db4c/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; I:/ece554/ECE554_Minilab1/quartus_project/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; I:/ece554/ECE554_Minilab1/quartus_project/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; I:/ece554/ECE554_Minilab1/quartus_project/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; I:/ece554/ECE554_Minilab1/quartus_project/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; I:/ece554/ECE554_Minilab1/quartus_project/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                   ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 1054           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 1189           ;
;     -- 7 input functions                    ; 40             ;
;     -- 6 input functions                    ; 171            ;
;     -- 5 input functions                    ; 184            ;
;     -- 4 input functions                    ; 429            ;
;     -- <=3 input functions                  ; 365            ;
;                                             ;                ;
; Dedicated logic registers                   ; 1644           ;
;                                             ;                ;
; I/O pins                                    ; 70             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 7488           ;
;                                             ;                ;
; Total DSP Blocks                            ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 1521           ;
; Total fan-out                               ; 13057          ;
; Average fan-out                             ; 4.06           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                  ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |minilab1                                                                                                                               ; 1189 (659)          ; 1644 (348)                ; 7488              ; 1          ; 70   ; 0            ; |minilab1                                                                                                                                                                                                                                                                                                                                            ; minilab1                          ; work         ;
;    |fifo:A_fifo_gen[0].A_fifo|                                                                                                          ; 23 (0)              ; 26 (0)                    ; 64                ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[0].A_fifo                                                                                                                                                                                                                                                                                                                  ; fifo                              ; work         ;
;       |dcfifo:dcfifo_component|                                                                                                         ; 23 (0)              ; 26 (0)                    ; 64                ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                          ; dcfifo                            ; work         ;
;          |dcfifo_e0q1:auto_generated|                                                                                                   ; 23 (7)              ; 26 (16)                   ; 64                ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated                                                                                                                                                                                                                                                               ; dcfifo_e0q1                       ; work         ;
;             |a_graycounter_6cc:wrptr_g1p|                                                                                               ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p                                                                                                                                                                                                                                   ; a_graycounter_6cc                 ; work         ;
;             |a_graycounter_au6:rdptr_g1p|                                                                                               ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p                                                                                                                                                                                                                                   ; a_graycounter_au6                 ; work         ;
;             |altsyncram_u2d1:fifo_ram|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram                                                                                                                                                                                                                                      ; altsyncram_u2d1                   ; work         ;
;             |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                 ; mux_5r7                           ; work         ;
;             |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                 ; mux_5r7                           ; work         ;
;             |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                                                ; mux_5r7                           ; work         ;
;             |mux_5r7:wrfull_eq_comp_msb_mux|                                                                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                                                                                                                                                ; mux_5r7                           ; work         ;
;    |fifo:A_fifo_gen[1].A_fifo|                                                                                                          ; 23 (0)              ; 26 (0)                    ; 64                ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[1].A_fifo                                                                                                                                                                                                                                                                                                                  ; fifo                              ; work         ;
;       |dcfifo:dcfifo_component|                                                                                                         ; 23 (0)              ; 26 (0)                    ; 64                ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                          ; dcfifo                            ; work         ;
;          |dcfifo_e0q1:auto_generated|                                                                                                   ; 23 (7)              ; 26 (16)                   ; 64                ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated                                                                                                                                                                                                                                                               ; dcfifo_e0q1                       ; work         ;
;             |a_graycounter_6cc:wrptr_g1p|                                                                                               ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p                                                                                                                                                                                                                                   ; a_graycounter_6cc                 ; work         ;
;             |a_graycounter_au6:rdptr_g1p|                                                                                               ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p                                                                                                                                                                                                                                   ; a_graycounter_au6                 ; work         ;
;             |altsyncram_u2d1:fifo_ram|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram                                                                                                                                                                                                                                      ; altsyncram_u2d1                   ; work         ;
;             |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                 ; mux_5r7                           ; work         ;
;             |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                 ; mux_5r7                           ; work         ;
;             |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                                                ; mux_5r7                           ; work         ;
;             |mux_5r7:wrfull_eq_comp_msb_mux|                                                                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                                                                                                                                                ; mux_5r7                           ; work         ;
;    |fifo:A_fifo_gen[2].A_fifo|                                                                                                          ; 23 (0)              ; 26 (0)                    ; 64                ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[2].A_fifo                                                                                                                                                                                                                                                                                                                  ; fifo                              ; work         ;
;       |dcfifo:dcfifo_component|                                                                                                         ; 23 (0)              ; 26 (0)                    ; 64                ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                          ; dcfifo                            ; work         ;
;          |dcfifo_e0q1:auto_generated|                                                                                                   ; 23 (7)              ; 26 (16)                   ; 64                ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated                                                                                                                                                                                                                                                               ; dcfifo_e0q1                       ; work         ;
;             |a_graycounter_6cc:wrptr_g1p|                                                                                               ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p                                                                                                                                                                                                                                   ; a_graycounter_6cc                 ; work         ;
;             |a_graycounter_au6:rdptr_g1p|                                                                                               ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p                                                                                                                                                                                                                                   ; a_graycounter_au6                 ; work         ;
;             |altsyncram_u2d1:fifo_ram|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram                                                                                                                                                                                                                                      ; altsyncram_u2d1                   ; work         ;
;             |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                 ; mux_5r7                           ; work         ;
;             |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                 ; mux_5r7                           ; work         ;
;             |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                                                ; mux_5r7                           ; work         ;
;             |mux_5r7:wrfull_eq_comp_msb_mux|                                                                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                                                                                                                                                ; mux_5r7                           ; work         ;
;    |fifo:A_fifo_gen[3].A_fifo|                                                                                                          ; 23 (0)              ; 26 (0)                    ; 64                ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[3].A_fifo                                                                                                                                                                                                                                                                                                                  ; fifo                              ; work         ;
;       |dcfifo:dcfifo_component|                                                                                                         ; 23 (0)              ; 26 (0)                    ; 64                ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                          ; dcfifo                            ; work         ;
;          |dcfifo_e0q1:auto_generated|                                                                                                   ; 23 (7)              ; 26 (16)                   ; 64                ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated                                                                                                                                                                                                                                                               ; dcfifo_e0q1                       ; work         ;
;             |a_graycounter_6cc:wrptr_g1p|                                                                                               ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p                                                                                                                                                                                                                                   ; a_graycounter_6cc                 ; work         ;
;             |a_graycounter_au6:rdptr_g1p|                                                                                               ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p                                                                                                                                                                                                                                   ; a_graycounter_au6                 ; work         ;
;             |altsyncram_u2d1:fifo_ram|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram                                                                                                                                                                                                                                      ; altsyncram_u2d1                   ; work         ;
;             |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                 ; mux_5r7                           ; work         ;
;             |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                 ; mux_5r7                           ; work         ;
;             |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                                                ; mux_5r7                           ; work         ;
;             |mux_5r7:wrfull_eq_comp_msb_mux|                                                                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                                                                                                                                                ; mux_5r7                           ; work         ;
;    |fifo:A_fifo_gen[4].A_fifo|                                                                                                          ; 23 (0)              ; 26 (0)                    ; 64                ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[4].A_fifo                                                                                                                                                                                                                                                                                                                  ; fifo                              ; work         ;
;       |dcfifo:dcfifo_component|                                                                                                         ; 23 (0)              ; 26 (0)                    ; 64                ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                          ; dcfifo                            ; work         ;
;          |dcfifo_e0q1:auto_generated|                                                                                                   ; 23 (7)              ; 26 (16)                   ; 64                ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated                                                                                                                                                                                                                                                               ; dcfifo_e0q1                       ; work         ;
;             |a_graycounter_6cc:wrptr_g1p|                                                                                               ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p                                                                                                                                                                                                                                   ; a_graycounter_6cc                 ; work         ;
;             |a_graycounter_au6:rdptr_g1p|                                                                                               ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p                                                                                                                                                                                                                                   ; a_graycounter_au6                 ; work         ;
;             |altsyncram_u2d1:fifo_ram|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram                                                                                                                                                                                                                                      ; altsyncram_u2d1                   ; work         ;
;             |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                 ; mux_5r7                           ; work         ;
;             |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                 ; mux_5r7                           ; work         ;
;             |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                                                ; mux_5r7                           ; work         ;
;             |mux_5r7:wrfull_eq_comp_msb_mux|                                                                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                                                                                                                                                ; mux_5r7                           ; work         ;
;    |fifo:A_fifo_gen[5].A_fifo|                                                                                                          ; 23 (0)              ; 26 (0)                    ; 64                ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[5].A_fifo                                                                                                                                                                                                                                                                                                                  ; fifo                              ; work         ;
;       |dcfifo:dcfifo_component|                                                                                                         ; 23 (0)              ; 26 (0)                    ; 64                ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                          ; dcfifo                            ; work         ;
;          |dcfifo_e0q1:auto_generated|                                                                                                   ; 23 (7)              ; 26 (16)                   ; 64                ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated                                                                                                                                                                                                                                                               ; dcfifo_e0q1                       ; work         ;
;             |a_graycounter_6cc:wrptr_g1p|                                                                                               ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p                                                                                                                                                                                                                                   ; a_graycounter_6cc                 ; work         ;
;             |a_graycounter_au6:rdptr_g1p|                                                                                               ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p                                                                                                                                                                                                                                   ; a_graycounter_au6                 ; work         ;
;             |altsyncram_u2d1:fifo_ram|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram                                                                                                                                                                                                                                      ; altsyncram_u2d1                   ; work         ;
;             |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                 ; mux_5r7                           ; work         ;
;             |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                 ; mux_5r7                           ; work         ;
;             |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                                                ; mux_5r7                           ; work         ;
;             |mux_5r7:wrfull_eq_comp_msb_mux|                                                                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                                                                                                                                                ; mux_5r7                           ; work         ;
;    |fifo:A_fifo_gen[6].A_fifo|                                                                                                          ; 23 (0)              ; 26 (0)                    ; 64                ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[6].A_fifo                                                                                                                                                                                                                                                                                                                  ; fifo                              ; work         ;
;       |dcfifo:dcfifo_component|                                                                                                         ; 23 (0)              ; 26 (0)                    ; 64                ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                          ; dcfifo                            ; work         ;
;          |dcfifo_e0q1:auto_generated|                                                                                                   ; 23 (7)              ; 26 (16)                   ; 64                ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated                                                                                                                                                                                                                                                               ; dcfifo_e0q1                       ; work         ;
;             |a_graycounter_6cc:wrptr_g1p|                                                                                               ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p                                                                                                                                                                                                                                   ; a_graycounter_6cc                 ; work         ;
;             |a_graycounter_au6:rdptr_g1p|                                                                                               ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p                                                                                                                                                                                                                                   ; a_graycounter_au6                 ; work         ;
;             |altsyncram_u2d1:fifo_ram|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram                                                                                                                                                                                                                                      ; altsyncram_u2d1                   ; work         ;
;             |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                 ; mux_5r7                           ; work         ;
;             |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                 ; mux_5r7                           ; work         ;
;             |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                                                ; mux_5r7                           ; work         ;
;             |mux_5r7:wrfull_eq_comp_msb_mux|                                                                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                                                                                                                                                ; mux_5r7                           ; work         ;
;    |fifo:A_fifo_gen[7].A_fifo|                                                                                                          ; 23 (0)              ; 26 (0)                    ; 64                ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[7].A_fifo                                                                                                                                                                                                                                                                                                                  ; fifo                              ; work         ;
;       |dcfifo:dcfifo_component|                                                                                                         ; 23 (0)              ; 26 (0)                    ; 64                ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                          ; dcfifo                            ; work         ;
;          |dcfifo_e0q1:auto_generated|                                                                                                   ; 23 (7)              ; 26 (16)                   ; 64                ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated                                                                                                                                                                                                                                                               ; dcfifo_e0q1                       ; work         ;
;             |a_graycounter_6cc:wrptr_g1p|                                                                                               ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p                                                                                                                                                                                                                                   ; a_graycounter_6cc                 ; work         ;
;             |a_graycounter_au6:rdptr_g1p|                                                                                               ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p                                                                                                                                                                                                                                   ; a_graycounter_au6                 ; work         ;
;             |altsyncram_u2d1:fifo_ram|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram                                                                                                                                                                                                                                      ; altsyncram_u2d1                   ; work         ;
;             |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                 ; mux_5r7                           ; work         ;
;             |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                 ; mux_5r7                           ; work         ;
;             |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                                                ; mux_5r7                           ; work         ;
;             |mux_5r7:wrfull_eq_comp_msb_mux|                                                                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                                                                                                                                                ; mux_5r7                           ; work         ;
;    |fifo:B_fifo_gen.B_fifo|                                                                                                             ; 22 (0)              ; 26 (0)                    ; 64                ; 0          ; 0    ; 0            ; |minilab1|fifo:B_fifo_gen.B_fifo                                                                                                                                                                                                                                                                                                                     ; fifo                              ; work         ;
;       |dcfifo:dcfifo_component|                                                                                                         ; 22 (0)              ; 26 (0)                    ; 64                ; 0          ; 0    ; 0            ; |minilab1|fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                             ; dcfifo                            ; work         ;
;          |dcfifo_e0q1:auto_generated|                                                                                                   ; 22 (6)              ; 26 (16)                   ; 64                ; 0          ; 0    ; 0            ; |minilab1|fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated                                                                                                                                                                                                                                                                  ; dcfifo_e0q1                       ; work         ;
;             |a_graycounter_6cc:wrptr_g1p|                                                                                               ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p                                                                                                                                                                                                                                      ; a_graycounter_6cc                 ; work         ;
;             |a_graycounter_au6:rdptr_g1p|                                                                                               ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p                                                                                                                                                                                                                                      ; a_graycounter_au6                 ; work         ;
;             |altsyncram_u2d1:fifo_ram|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |minilab1|fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram                                                                                                                                                                                                                                         ; altsyncram_u2d1                   ; work         ;
;             |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                    ; mux_5r7                           ; work         ;
;             |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                    ; mux_5r7                           ; work         ;
;             |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                                                   ; mux_5r7                           ; work         ;
;             |mux_5r7:wrfull_eq_comp_msb_mux|                                                                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                                                                                                                                                   ; mux_5r7                           ; work         ;
;    |mac:mac|                                                                                                                            ; 25 (1)              ; 40 (40)                   ; 0                 ; 1          ; 0    ; 0            ; |minilab1|mac:mac                                                                                                                                                                                                                                                                                                                                    ; mac                               ; work         ;
;       |LPM_ADD_SUB_ip:accum|                                                                                                            ; 24 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|mac:mac|LPM_ADD_SUB_ip:accum                                                                                                                                                                                                                                                                                                               ; LPM_ADD_SUB_ip                    ; work         ;
;          |lpm_add_sub:LPM_ADD_SUB_component|                                                                                            ; 24 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|mac:mac|LPM_ADD_SUB_ip:accum|lpm_add_sub:LPM_ADD_SUB_component                                                                                                                                                                                                                                                                             ; lpm_add_sub                       ; work         ;
;             |add_sub_uih:auto_generated|                                                                                                ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|mac:mac|LPM_ADD_SUB_ip:accum|lpm_add_sub:LPM_ADD_SUB_component|add_sub_uih:auto_generated                                                                                                                                                                                                                                                  ; add_sub_uih                       ; work         ;
;       |LPM_MULT_ip:mult|                                                                                                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |minilab1|mac:mac|LPM_MULT_ip:mult                                                                                                                                                                                                                                                                                                                   ; LPM_MULT_ip                       ; work         ;
;          |lpm_mult:lpm_mult_component|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |minilab1|mac:mac|LPM_MULT_ip:mult|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                                       ; lpm_mult                          ; work         ;
;             |mult_d5n:auto_generated|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |minilab1|mac:mac|LPM_MULT_ip:mult|lpm_mult:lpm_mult_component|mult_d5n:auto_generated                                                                                                                                                                                                                                                               ; mult_d5n                          ; work         ;
;    |mem_wrapper:memory|                                                                                                                 ; 11 (11)             ; 77 (77)                   ; 576               ; 0          ; 0    ; 0            ; |minilab1|mem_wrapper:memory                                                                                                                                                                                                                                                                                                                         ; mem_wrapper                       ; work         ;
;       |rom:memory|                                                                                                                      ; 0 (0)               ; 0 (0)                     ; 576               ; 0          ; 0    ; 0            ; |minilab1|mem_wrapper:memory|rom:memory                                                                                                                                                                                                                                                                                                              ; rom                               ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 576               ; 0          ; 0    ; 0            ; |minilab1|mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                              ; altsyncram                        ; work         ;
;             |altsyncram_tdg1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 576               ; 0          ; 0    ; 0            ; |minilab1|mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated                                                                                                                                                                                                                                               ; altsyncram_tdg1                   ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 90 (1)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |minilab1|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 89 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |minilab1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 89 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |minilab1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 89 (1)              ; 90 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |minilab1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 88 (0)              ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |minilab1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 88 (55)             ; 85 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |minilab1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |minilab1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 198 (2)             ; 855 (100)                 ; 6336              ; 0          ; 0    ; 0            ; |minilab1|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 196 (0)             ; 755 (0)                   ; 6336              ; 0          ; 0    ; 0            ; |minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 196 (67)            ; 755 (468)                 ; 6336              ; 0          ; 0    ; 0            ; |minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 40 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 6336              ; 0          ; 0    ; 0            ; |minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_6984:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 6336              ; 0          ; 0    ; 0            ; |minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6984:auto_generated                                                                                                                                                 ; altsyncram_6984                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 45 (45)             ; 39 (39)                   ; 0                 ; 0          ; 0    ; 0            ; |minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 3 (1)               ; 21 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 1 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 1 (0)               ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 38 (12)             ; 143 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_f9i:auto_generated|                                                                                             ; 9 (9)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_f9i:auto_generated                                                             ; cntr_f9i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 6 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_iti:auto_generated|                                                                                             ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_iti:auto_generated                                                                                      ; cntr_iti                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_u8i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_u8i:auto_generated                                                                            ; cntr_u8i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 99 (99)                   ; 0                 ; 0          ; 0    ; 0            ; |minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+---------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+---------------+
; fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ALTSYNCRAM                                                                                      ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64   ; None          ;
; fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ALTSYNCRAM                                                                                      ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64   ; None          ;
; fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ALTSYNCRAM                                                                                      ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64   ; None          ;
; fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ALTSYNCRAM                                                                                      ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64   ; None          ;
; fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ALTSYNCRAM                                                                                      ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64   ; None          ;
; fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ALTSYNCRAM                                                                                      ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64   ; None          ;
; fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ALTSYNCRAM                                                                                      ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64   ; None          ;
; fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ALTSYNCRAM                                                                                      ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64   ; None          ;
; fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ALTSYNCRAM                                                                                         ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64   ; None          ;
; mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; ROM              ; 9            ; 64           ; --           ; --           ; 576  ; input_mem.mif ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6984:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 99           ; 64           ; 99           ; 6336 ; None          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+---------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 9x9                 ; 1           ;
; Total number of DSP blocks      ; 1           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 1           ;
+---------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                               ; IP Include File     ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; Altera ; FIFO         ; 23.1    ; N/A          ; N/A          ; |minilab1|fifo:A_fifo_gen[0].A_fifo                                                                                                                                                                                                                                           ; ../fifo.v           ;
; Altera ; FIFO         ; 23.1    ; N/A          ; N/A          ; |minilab1|fifo:A_fifo_gen[1].A_fifo                                                                                                                                                                                                                                           ; ../fifo.v           ;
; Altera ; FIFO         ; 23.1    ; N/A          ; N/A          ; |minilab1|fifo:A_fifo_gen[2].A_fifo                                                                                                                                                                                                                                           ; ../fifo.v           ;
; Altera ; FIFO         ; 23.1    ; N/A          ; N/A          ; |minilab1|fifo:A_fifo_gen[3].A_fifo                                                                                                                                                                                                                                           ; ../fifo.v           ;
; Altera ; FIFO         ; 23.1    ; N/A          ; N/A          ; |minilab1|fifo:A_fifo_gen[4].A_fifo                                                                                                                                                                                                                                           ; ../fifo.v           ;
; Altera ; FIFO         ; 23.1    ; N/A          ; N/A          ; |minilab1|fifo:A_fifo_gen[5].A_fifo                                                                                                                                                                                                                                           ; ../fifo.v           ;
; Altera ; FIFO         ; 23.1    ; N/A          ; N/A          ; |minilab1|fifo:A_fifo_gen[6].A_fifo                                                                                                                                                                                                                                           ; ../fifo.v           ;
; Altera ; FIFO         ; 23.1    ; N/A          ; N/A          ; |minilab1|fifo:A_fifo_gen[7].A_fifo                                                                                                                                                                                                                                           ; ../fifo.v           ;
; Altera ; FIFO         ; 23.1    ; N/A          ; N/A          ; |minilab1|fifo:B_fifo_gen.B_fifo                                                                                                                                                                                                                                              ; ../fifo.v           ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |minilab1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                     ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |minilab1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                     ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |minilab1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                     ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |minilab1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                     ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |minilab1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                     ;
; Altera ; LPM_ADD_SUB  ; 23.1    ; N/A          ; N/A          ; |minilab1|mac:mac|LPM_ADD_SUB_ip:accum                                                                                                                                                                                                                                        ; ../LPM_ADD_SUB_ip.v ;
; Altera ; LPM_MULT     ; 23.1    ; N/A          ; N/A          ; |minilab1|mac:mac|LPM_MULT_ip:mult                                                                                                                                                                                                                                            ; ../LPM_MULT_ip.v    ;
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |minilab1|mem_wrapper:memory|rom:memory                                                                                                                                                                                                                                       ; ../rom.v            ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |minilab1|state                                                                          ;
+-------------+------------+------------+------------+-------------+-------------+------------+------------+
; Name        ; state.DONE ; state.EXEC ; state.WAIT ; state.FILLB ; state.FILLA ; state.READ ; state.IDLE ;
+-------------+------------+------------+------------+-------------+-------------+------------+------------+
; state.IDLE  ; 0          ; 0          ; 0          ; 0           ; 0           ; 0          ; 0          ;
; state.READ  ; 0          ; 0          ; 0          ; 0           ; 0           ; 1          ; 1          ;
; state.FILLA ; 0          ; 0          ; 0          ; 0           ; 1           ; 0          ; 1          ;
; state.FILLB ; 0          ; 0          ; 0          ; 1           ; 0           ; 0          ; 1          ;
; state.WAIT  ; 0          ; 0          ; 1          ; 0           ; 0           ; 0          ; 1          ;
; state.EXEC  ; 0          ; 1          ; 0          ; 0           ; 0           ; 0          ; 1          ;
; state.DONE  ; 1          ; 0          ; 0          ; 0           ; 0           ; 0          ; 1          ;
+-------------+------------+------------+------------+-------------+-------------+------------+------------+


Encoding Type:  One-Hot
+---------------------------------------------------------+
; State Machine - |minilab1|mem_wrapper:memory|state      ;
+---------------+------------+---------------+------------+
; Name          ; state.IDLE ; state.RESPOND ; state.WAIT ;
+---------------+------------+---------------+------------+
; state.IDLE    ; 0          ; 0             ; 0          ;
; state.WAIT    ; 1          ; 0             ; 1          ;
; state.RESPOND ; 1          ; 1             ; 0          ;
+---------------+------------+---------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mac:mac|mult_res_ff[16..23]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; mac:mac|accum_res[23]                                                                                                                                                                  ; Merged with mac:mac|Cout[23]                                                                                                                                                                       ;
; mac:mac|accum_res[22]                                                                                                                                                                  ; Merged with mac:mac|Cout[22]                                                                                                                                                                       ;
; mac:mac|accum_res[21]                                                                                                                                                                  ; Merged with mac:mac|Cout[21]                                                                                                                                                                       ;
; mac:mac|accum_res[20]                                                                                                                                                                  ; Merged with mac:mac|Cout[20]                                                                                                                                                                       ;
; mac:mac|accum_res[19]                                                                                                                                                                  ; Merged with mac:mac|Cout[19]                                                                                                                                                                       ;
; mac:mac|accum_res[18]                                                                                                                                                                  ; Merged with mac:mac|Cout[18]                                                                                                                                                                       ;
; mac:mac|accum_res[17]                                                                                                                                                                  ; Merged with mac:mac|Cout[17]                                                                                                                                                                       ;
; mac:mac|accum_res[16]                                                                                                                                                                  ; Merged with mac:mac|Cout[16]                                                                                                                                                                       ;
; mac:mac|accum_res[15]                                                                                                                                                                  ; Merged with mac:mac|Cout[15]                                                                                                                                                                       ;
; mac:mac|accum_res[14]                                                                                                                                                                  ; Merged with mac:mac|Cout[14]                                                                                                                                                                       ;
; mac:mac|accum_res[13]                                                                                                                                                                  ; Merged with mac:mac|Cout[13]                                                                                                                                                                       ;
; mac:mac|accum_res[12]                                                                                                                                                                  ; Merged with mac:mac|Cout[12]                                                                                                                                                                       ;
; mac:mac|accum_res[11]                                                                                                                                                                  ; Merged with mac:mac|Cout[11]                                                                                                                                                                       ;
; mac:mac|accum_res[10]                                                                                                                                                                  ; Merged with mac:mac|Cout[10]                                                                                                                                                                       ;
; mac:mac|accum_res[9]                                                                                                                                                                   ; Merged with mac:mac|Cout[9]                                                                                                                                                                        ;
; mac:mac|accum_res[8]                                                                                                                                                                   ; Merged with mac:mac|Cout[8]                                                                                                                                                                        ;
; mac:mac|accum_res[7]                                                                                                                                                                   ; Merged with mac:mac|Cout[7]                                                                                                                                                                        ;
; mac:mac|accum_res[6]                                                                                                                                                                   ; Merged with mac:mac|Cout[6]                                                                                                                                                                        ;
; mac:mac|accum_res[5]                                                                                                                                                                   ; Merged with mac:mac|Cout[5]                                                                                                                                                                        ;
; mac:mac|accum_res[4]                                                                                                                                                                   ; Merged with mac:mac|Cout[4]                                                                                                                                                                        ;
; mac:mac|accum_res[3]                                                                                                                                                                   ; Merged with mac:mac|Cout[3]                                                                                                                                                                        ;
; mac:mac|accum_res[2]                                                                                                                                                                   ; Merged with mac:mac|Cout[2]                                                                                                                                                                        ;
; mac:mac|accum_res[1]                                                                                                                                                                   ; Merged with mac:mac|Cout[1]                                                                                                                                                                        ;
; mac:mac|accum_res[0]                                                                                                                                                                   ; Merged with mac:mac|Cout[0]                                                                                                                                                                        ;
; state~4                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                        ;
; state~5                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                        ;
; state~6                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                        ;
; state.WAIT                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Total Number of Removed Registers = 36                                                                                                                                                 ;                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Total Number of Removed Registers = 16                                                                                                                                                 ;                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1644  ;
; Number of registers using Synchronous Clear  ; 148   ;
; Number of registers using Synchronous Load   ; 203   ;
; Number of registers using Asynchronous Clear ; 916   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 665   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                                                              ; 2       ;
; fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                                              ; 2       ;
; fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                                                              ; 2       ;
; fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                                              ; 2       ;
; fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                                                              ; 2       ;
; fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                                              ; 2       ;
; fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                                                              ; 2       ;
; fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                                              ; 2       ;
; fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                                                              ; 2       ;
; fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                                              ; 2       ;
; fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                                                              ; 2       ;
; fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                                              ; 2       ;
; fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                                                              ; 2       ;
; fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                                              ; 2       ;
; fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                                                              ; 2       ;
; fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                                              ; 2       ;
; fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                                                                 ; 3       ;
; fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                                                 ; 3       ;
; fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p|counter1a0                                                                                                                                                                                                             ; 8       ;
; fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p|counter1a0                                                                                                                                                                                                             ; 8       ;
; fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p|counter1a0                                                                                                                                                                                                             ; 8       ;
; fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p|counter1a0                                                                                                                                                                                                             ; 8       ;
; fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p|counter1a0                                                                                                                                                                                                             ; 8       ;
; fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p|counter1a0                                                                                                                                                                                                             ; 8       ;
; fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p|counter1a0                                                                                                                                                                                                             ; 8       ;
; fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p|counter1a0                                                                                                                                                                                                             ; 8       ;
; Clr                                                                                                                                                                                                                                                                                                                             ; 27      ;
; fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p|counter3a0                                                                                                                                                                                                             ; 7       ;
; fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p|counter3a0                                                                                                                                                                                                             ; 7       ;
; fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p|counter3a0                                                                                                                                                                                                             ; 7       ;
; fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p|counter3a0                                                                                                                                                                                                             ; 7       ;
; fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p|counter3a0                                                                                                                                                                                                             ; 7       ;
; fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p|counter3a0                                                                                                                                                                                                             ; 7       ;
; fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p|counter3a0                                                                                                                                                                                                             ; 7       ;
; fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p|counter3a0                                                                                                                                                                                                             ; 7       ;
; fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p|counter3a0                                                                                                                                                                                                                ; 7       ;
; fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p|counter1a0                                                                                                                                                                                                                ; 8       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 46                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |minilab1|Bin_ff[0]                                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |minilab1|rdenA_ff[7]                                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |minilab1|rdenA_ff[3]                                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |minilab1|address[6]                                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |minilab1|mac:mac|Cout[10]                                                                                                                                                                                                                                                                                                                                         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |minilab1|column[2]                                                                                                                                                                                                                                                                                                                                                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |minilab1|mem_wrapper:memory|delay_counter[2]                                                                                                                                                                                                                                                                                                                      ;
; 10:1               ; 8 bits    ; 48 LEs        ; 40 LEs               ; 8 LEs                  ; Yes        ; |minilab1|Ain_ff[7]                                                                                                                                                                                                                                                                                                                                                ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |minilab1|wrenA_ff[7]                                                                                                                                                                                                                                                                                                                                              ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |minilab1|wrenA_ff[1]                                                                                                                                                                                                                                                                                                                                              ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |minilab1|Mux6                                                                                                                                                                                                                                                                                                                                                     ;
; 9:1                ; 42 bits   ; 252 LEs       ; 252 LEs              ; 0 LEs                  ; No         ; |minilab1|HEX4                                                                                                                                                                                                                                                                                                                                                     ;
; 12:1               ; 4 bits    ; 32 LEs        ; 20 LEs               ; 12 LEs                 ; No         ; |minilab1|Selector4                                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                        ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                                                                        ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                                                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |minilab1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |minilab1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |minilab1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |minilab1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |minilab1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |minilab1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |minilab1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+--------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------+
; Assignment                      ; Value ; From ; To                      ;
+---------------------------------+-------+------+-------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                       ;
+---------------------------------+-------+------+-------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------+
; Assignment                            ; Value ; From ; To                                           ;
+---------------------------------------+-------+------+----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                            ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                            ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                        ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                      ;
+---------------------------------------+-------+------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter1a0                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity2                                                                                         ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity4                                                                                         ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                      ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                       ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp|dffpipe_bd9:dffpipe6 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                      ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                       ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp|dffpipe_bd9:dffpipe8 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------+
; Assignment                      ; Value ; From ; To                      ;
+---------------------------------+-------+------+-------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                       ;
+---------------------------------+-------+------+-------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------+
; Assignment                            ; Value ; From ; To                                           ;
+---------------------------------------+-------+------+----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                            ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                            ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                        ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                      ;
+---------------------------------------+-------+------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter1a0                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity2                                                                                         ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity4                                                                                         ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                      ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                       ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp|dffpipe_bd9:dffpipe6 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                      ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                       ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp|dffpipe_bd9:dffpipe8 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------+
; Assignment                      ; Value ; From ; To                      ;
+---------------------------------+-------+------+-------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                       ;
+---------------------------------+-------+------+-------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------+
; Assignment                            ; Value ; From ; To                                           ;
+---------------------------------------+-------+------+----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                            ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                            ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                        ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                      ;
+---------------------------------------+-------+------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter1a0                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity2                                                                                         ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity4                                                                                         ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                      ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                       ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp|dffpipe_bd9:dffpipe6 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                      ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                       ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp|dffpipe_bd9:dffpipe8 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------+
; Assignment                      ; Value ; From ; To                      ;
+---------------------------------+-------+------+-------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                       ;
+---------------------------------+-------+------+-------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------+
; Assignment                            ; Value ; From ; To                                           ;
+---------------------------------------+-------+------+----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                            ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                            ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                        ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                      ;
+---------------------------------------+-------+------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter1a0                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity2                                                                                         ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity4                                                                                         ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                      ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                       ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp|dffpipe_bd9:dffpipe6 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                      ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                       ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp|dffpipe_bd9:dffpipe8 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------+
; Assignment                      ; Value ; From ; To                      ;
+---------------------------------+-------+------+-------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                       ;
+---------------------------------+-------+------+-------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------+
; Assignment                            ; Value ; From ; To                                           ;
+---------------------------------------+-------+------+----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                            ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                            ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                        ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                      ;
+---------------------------------------+-------+------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter1a0                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity2                                                                                         ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity4                                                                                         ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                      ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                       ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp|dffpipe_bd9:dffpipe6 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                      ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                       ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp|dffpipe_bd9:dffpipe8 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------+
; Assignment                      ; Value ; From ; To                      ;
+---------------------------------+-------+------+-------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                       ;
+---------------------------------+-------+------+-------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------+
; Assignment                            ; Value ; From ; To                                           ;
+---------------------------------------+-------+------+----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                            ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                            ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                        ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                      ;
+---------------------------------------+-------+------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter1a0                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity2                                                                                         ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity4                                                                                         ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                      ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                       ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp|dffpipe_bd9:dffpipe6 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                      ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                       ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp|dffpipe_bd9:dffpipe8 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------+
; Assignment                      ; Value ; From ; To                      ;
+---------------------------------+-------+------+-------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                       ;
+---------------------------------+-------+------+-------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------+
; Assignment                            ; Value ; From ; To                                           ;
+---------------------------------------+-------+------+----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                            ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                            ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                        ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                      ;
+---------------------------------------+-------+------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter1a0                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity2                                                                                         ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity4                                                                                         ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                      ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                       ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp|dffpipe_bd9:dffpipe6 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                      ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                       ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp|dffpipe_bd9:dffpipe8 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------+
; Assignment                      ; Value ; From ; To                      ;
+---------------------------------+-------+------+-------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                       ;
+---------------------------------+-------+------+-------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------+
; Assignment                            ; Value ; From ; To                                           ;
+---------------------------------------+-------+------+----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                            ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                            ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                        ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                      ;
+---------------------------------------+-------+------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter1a0                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity2                                                                                         ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity4                                                                                         ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                      ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                       ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp|dffpipe_bd9:dffpipe6 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                      ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                       ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp|dffpipe_bd9:dffpipe8 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Source assignments for fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+----------------------+
; Assignment                      ; Value ; From ; To                   ;
+---------------------------------+-------+------+----------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                    ;
+---------------------------------+-------+------+----------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------+
; Assignment                            ; Value ; From ; To                                        ;
+---------------------------------------+-------+------+-------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                         ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                         ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                         ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                     ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                     ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                   ;
+---------------------------------------+-------+------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter1a0                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity2                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity4                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                   ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                    ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp|dffpipe_bd9:dffpipe6 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                   ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                    ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp|dffpipe_bd9:dffpipe8 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |minilab1 ;
+----------------+---------+-----------------------------------------------+
; Parameter Name ; Value   ; Type                                          ;
+----------------+---------+-----------------------------------------------+
; HEX_0          ; 1000000 ; Unsigned Binary                               ;
; HEX_1          ; 1111001 ; Unsigned Binary                               ;
; HEX_2          ; 0100100 ; Unsigned Binary                               ;
; HEX_3          ; 0110000 ; Unsigned Binary                               ;
; HEX_4          ; 0011001 ; Unsigned Binary                               ;
; HEX_5          ; 0010010 ; Unsigned Binary                               ;
; HEX_6          ; 0000010 ; Unsigned Binary                               ;
; HEX_7          ; 1111000 ; Unsigned Binary                               ;
; HEX_8          ; 0000000 ; Unsigned Binary                               ;
; HEX_9          ; 0011000 ; Unsigned Binary                               ;
; HEX_10         ; 0001000 ; Unsigned Binary                               ;
; HEX_11         ; 0000011 ; Unsigned Binary                               ;
; HEX_12         ; 1000110 ; Unsigned Binary                               ;
; HEX_13         ; 0100001 ; Unsigned Binary                               ;
; HEX_14         ; 0000110 ; Unsigned Binary                               ;
; HEX_15         ; 0001110 ; Unsigned Binary                               ;
; OFF            ; 1111111 ; Unsigned Binary                               ;
+----------------+---------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mac:mac|LPM_MULT_ip:mult|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-----------+--------------------------------------+
; Parameter Name                                 ; Value     ; Type                                 ;
+------------------------------------------------+-----------+--------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                       ;
; LPM_WIDTHA                                     ; 8         ; Signed Integer                       ;
; LPM_WIDTHB                                     ; 8         ; Signed Integer                       ;
; LPM_WIDTHP                                     ; 24        ; Signed Integer                       ;
; LPM_WIDTHR                                     ; 0         ; Untyped                              ;
; LPM_WIDTHS                                     ; 1         ; Untyped                              ;
; LPM_REPRESENTATION                             ; UNSIGNED  ; Untyped                              ;
; LPM_PIPELINE                                   ; 0         ; Untyped                              ;
; LATENCY                                        ; 0         ; Untyped                              ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                              ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                              ;
; USE_EAB                                        ; OFF       ; Untyped                              ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped                              ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                              ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO      ; Untyped                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                              ;
; CBXI_PARAMETER                                 ; mult_d5n  ; Untyped                              ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                              ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                              ;
+------------------------------------------------+-----------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mac:mac|LPM_ADD_SUB_ip:accum|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+-------------+----------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                 ;
+------------------------+-------------+----------------------------------------------------------------------+
; LPM_WIDTH              ; 24          ; Signed Integer                                                       ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                              ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                              ;
; LPM_PIPELINE           ; 0           ; Untyped                                                              ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                              ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                              ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                              ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                              ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                   ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                              ;
; USE_WYS                ; OFF         ; Untyped                                                              ;
; STYLE                  ; FAST        ; Untyped                                                              ;
; CBXI_PARAMETER         ; add_sub_uih ; Untyped                                                              ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                       ;
+------------------------+-------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                        ;
; WIDTH_A                            ; 64                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                 ;
; NUMWORDS_A                         ; 9                    ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; input_mem.mif        ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_tdg1      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                   ;
+-------------------------+-------------+--------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                         ;
; LPM_WIDTH               ; 8           ; Signed Integer                                         ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                         ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                ;
; USE_EAB                 ; ON          ; Untyped                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                ;
; RDSYNC_DELAYPIPE        ; 3           ; Signed Integer                                         ;
; WRSYNC_DELAYPIPE        ; 3           ; Signed Integer                                         ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                ;
; CBXI_PARAMETER          ; dcfifo_e0q1 ; Untyped                                                ;
+-------------------------+-------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                   ;
+-------------------------+-------------+--------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                         ;
; LPM_WIDTH               ; 8           ; Signed Integer                                         ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                         ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                ;
; USE_EAB                 ; ON          ; Untyped                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                ;
; RDSYNC_DELAYPIPE        ; 3           ; Signed Integer                                         ;
; WRSYNC_DELAYPIPE        ; 3           ; Signed Integer                                         ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                ;
; CBXI_PARAMETER          ; dcfifo_e0q1 ; Untyped                                                ;
+-------------------------+-------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                   ;
+-------------------------+-------------+--------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                         ;
; LPM_WIDTH               ; 8           ; Signed Integer                                         ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                         ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                ;
; USE_EAB                 ; ON          ; Untyped                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                ;
; RDSYNC_DELAYPIPE        ; 3           ; Signed Integer                                         ;
; WRSYNC_DELAYPIPE        ; 3           ; Signed Integer                                         ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                ;
; CBXI_PARAMETER          ; dcfifo_e0q1 ; Untyped                                                ;
+-------------------------+-------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                   ;
+-------------------------+-------------+--------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                         ;
; LPM_WIDTH               ; 8           ; Signed Integer                                         ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                         ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                ;
; USE_EAB                 ; ON          ; Untyped                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                ;
; RDSYNC_DELAYPIPE        ; 3           ; Signed Integer                                         ;
; WRSYNC_DELAYPIPE        ; 3           ; Signed Integer                                         ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                ;
; CBXI_PARAMETER          ; dcfifo_e0q1 ; Untyped                                                ;
+-------------------------+-------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                   ;
+-------------------------+-------------+--------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                         ;
; LPM_WIDTH               ; 8           ; Signed Integer                                         ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                         ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                ;
; USE_EAB                 ; ON          ; Untyped                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                ;
; RDSYNC_DELAYPIPE        ; 3           ; Signed Integer                                         ;
; WRSYNC_DELAYPIPE        ; 3           ; Signed Integer                                         ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                ;
; CBXI_PARAMETER          ; dcfifo_e0q1 ; Untyped                                                ;
+-------------------------+-------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                   ;
+-------------------------+-------------+--------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                         ;
; LPM_WIDTH               ; 8           ; Signed Integer                                         ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                         ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                ;
; USE_EAB                 ; ON          ; Untyped                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                ;
; RDSYNC_DELAYPIPE        ; 3           ; Signed Integer                                         ;
; WRSYNC_DELAYPIPE        ; 3           ; Signed Integer                                         ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                ;
; CBXI_PARAMETER          ; dcfifo_e0q1 ; Untyped                                                ;
+-------------------------+-------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                   ;
+-------------------------+-------------+--------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                         ;
; LPM_WIDTH               ; 8           ; Signed Integer                                         ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                         ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                ;
; USE_EAB                 ; ON          ; Untyped                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                ;
; RDSYNC_DELAYPIPE        ; 3           ; Signed Integer                                         ;
; WRSYNC_DELAYPIPE        ; 3           ; Signed Integer                                         ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                ;
; CBXI_PARAMETER          ; dcfifo_e0q1 ; Untyped                                                ;
+-------------------------+-------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                   ;
+-------------------------+-------------+--------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                         ;
; LPM_WIDTH               ; 8           ; Signed Integer                                         ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                         ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                ;
; USE_EAB                 ; ON          ; Untyped                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                ;
; RDSYNC_DELAYPIPE        ; 3           ; Signed Integer                                         ;
; WRSYNC_DELAYPIPE        ; 3           ; Signed Integer                                         ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                ;
; CBXI_PARAMETER          ; dcfifo_e0q1 ; Untyped                                                ;
+-------------------------+-------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+-----------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                ;
+-------------------------+-------------+-----------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                             ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                      ;
; LPM_WIDTH               ; 8           ; Signed Integer                                      ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                      ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                      ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                             ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                             ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                             ;
; USE_EAB                 ; ON          ; Untyped                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                                             ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                             ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                             ;
; RDSYNC_DELAYPIPE        ; 3           ; Signed Integer                                      ;
; WRSYNC_DELAYPIPE        ; 3           ; Signed Integer                                      ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                             ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                             ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                             ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                             ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                             ;
; CBXI_PARAMETER          ; dcfifo_e0q1 ; Untyped                                             ;
+-------------------------+-------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0              ;
+-------------------------------------------------+---------------------------+----------------+
; Parameter Name                                  ; Value                     ; Type           ;
+-------------------------------------------------+---------------------------+----------------+
; lpm_type                                        ; sld_signaltap             ; String         ;
; sld_node_info                                   ; 805334528                 ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0           ; String         ;
; SLD_IP_VERSION                                  ; 6                         ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                         ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                         ; Signed Integer ;
; sld_data_bits                                   ; 99                        ; Untyped        ;
; sld_trigger_bits                                ; 1                         ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                        ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                     ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                     ; Signed Integer ;
; sld_incremental_routing                         ; 1                         ; Untyped        ;
; sld_sample_depth                                ; 64                        ; Untyped        ;
; sld_segment_size                                ; 64                        ; Untyped        ;
; sld_ram_block_type                              ; AUTO                      ; Untyped        ;
; sld_state_bits                                  ; 11                        ; Untyped        ;
; sld_buffer_full_stop                            ; 1                         ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                         ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                         ; Signed Integer ;
; sld_trigger_level                               ; 1                         ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                         ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                         ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                         ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                         ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                         ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                  ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                         ; Untyped        ;
; sld_trigger_pipeline                            ; 0                         ; Untyped        ;
; sld_ram_pipeline                                ; 0                         ; Untyped        ;
; sld_counter_pipeline                            ; 0                         ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                         ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                      ; String         ;
; sld_inversion_mask_length                       ; 23                        ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000   ; Untyped        ;
; sld_power_up_trigger                            ; 0                         ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd ; String         ;
; sld_state_flow_use_generated                    ; 0                         ; Untyped        ;
; sld_current_resource_width                      ; 1                         ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                       ; Untyped        ;
; sld_storage_qualifier_bits                      ; 99                        ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                         ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                       ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                         ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                     ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                         ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                         ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                         ; Signed Integer ;
+-------------------------------------------------+---------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                               ;
+---------------------------------------+------------------------------------------------------+
; Name                                  ; Value                                                ;
+---------------------------------------+------------------------------------------------------+
; Number of entity instances            ; 1                                                    ;
; Entity Instance                       ; mac:mac|LPM_MULT_ip:mult|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 8                                                    ;
;     -- LPM_WIDTHB                     ; 8                                                    ;
;     -- LPM_WIDTHP                     ; 24                                                   ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                   ;
;     -- USE_EAB                        ; OFF                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                   ;
+---------------------------------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                          ;
+-------------------------------------------+---------------------------------------------------------------+
; Name                                      ; Value                                                         ;
+-------------------------------------------+---------------------------------------------------------------+
; Number of entity instances                ; 1                                                             ;
; Entity Instance                           ; mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                           ;
;     -- WIDTH_A                            ; 64                                                            ;
;     -- NUMWORDS_A                         ; 9                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 1                                                             ;
;     -- NUMWORDS_B                         ; 1                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
+-------------------------------------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                   ;
+----------------------------+---------------------------------------------------+
; Name                       ; Value                                             ;
+----------------------------+---------------------------------------------------+
; Number of entity instances ; 9                                                 ;
; Entity Instance            ; fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                        ;
;     -- LPM_WIDTH           ; 8                                                 ;
;     -- LPM_NUMWORDS        ; 8                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                               ;
;     -- USE_EAB             ; ON                                                ;
; Entity Instance            ; fifo:A_fifo_gen[1].A_fifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                        ;
;     -- LPM_WIDTH           ; 8                                                 ;
;     -- LPM_NUMWORDS        ; 8                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                               ;
;     -- USE_EAB             ; ON                                                ;
; Entity Instance            ; fifo:A_fifo_gen[2].A_fifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                        ;
;     -- LPM_WIDTH           ; 8                                                 ;
;     -- LPM_NUMWORDS        ; 8                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                               ;
;     -- USE_EAB             ; ON                                                ;
; Entity Instance            ; fifo:A_fifo_gen[3].A_fifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                        ;
;     -- LPM_WIDTH           ; 8                                                 ;
;     -- LPM_NUMWORDS        ; 8                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                               ;
;     -- USE_EAB             ; ON                                                ;
; Entity Instance            ; fifo:A_fifo_gen[4].A_fifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                        ;
;     -- LPM_WIDTH           ; 8                                                 ;
;     -- LPM_NUMWORDS        ; 8                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                               ;
;     -- USE_EAB             ; ON                                                ;
; Entity Instance            ; fifo:A_fifo_gen[5].A_fifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                        ;
;     -- LPM_WIDTH           ; 8                                                 ;
;     -- LPM_NUMWORDS        ; 8                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                               ;
;     -- USE_EAB             ; ON                                                ;
; Entity Instance            ; fifo:A_fifo_gen[6].A_fifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                        ;
;     -- LPM_WIDTH           ; 8                                                 ;
;     -- LPM_NUMWORDS        ; 8                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                               ;
;     -- USE_EAB             ; ON                                                ;
; Entity Instance            ; fifo:A_fifo_gen[7].A_fifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                        ;
;     -- LPM_WIDTH           ; 8                                                 ;
;     -- LPM_NUMWORDS        ; 8                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                               ;
;     -- USE_EAB             ; ON                                                ;
; Entity Instance            ; fifo:B_fifo_gen.B_fifo|dcfifo:dcfifo_component    ;
;     -- FIFO Type           ; Dual Clock                                        ;
;     -- LPM_WIDTH           ; 8                                                 ;
;     -- LPM_NUMWORDS        ; 8                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                               ;
;     -- USE_EAB             ; ON                                                ;
+----------------------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mem_wrapper:memory|rom:memory"                                                                                                                                                     ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (5 bits) is wider than the input port (4 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 1                   ; 99               ; 64           ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 699                         ;
;     CLR               ; 274                         ;
;     CLR SCLR          ; 16                          ;
;     ENA               ; 4                           ;
;     ENA CLR           ; 349                         ;
;     ENA CLR SCLR      ; 56                          ;
; arriav_lcell_comb     ; 902                         ;
;     arith             ; 88                          ;
;         1 data inputs ; 72                          ;
;         2 data inputs ; 16                          ;
;     extend            ; 39                          ;
;         7 data inputs ; 39                          ;
;     normal            ; 775                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 36                          ;
;         2 data inputs ; 36                          ;
;         3 data inputs ; 78                          ;
;         4 data inputs ; 390                         ;
;         5 data inputs ; 136                         ;
;         6 data inputs ; 98                          ;
; arriav_mac            ; 1                           ;
; boundary_port         ; 169                         ;
; stratixv_ram_block    ; 136                         ;
;                       ;                             ;
; Max LUT depth         ; 6.60                        ;
; Average LUT depth     ; 2.57                        ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; arriav_ff             ; 855                                                    ;
;     CLR               ; 6                                                      ;
;     CLR SLD           ; 123                                                    ;
;     ENA               ; 61                                                     ;
;     ENA CLR           ; 49                                                     ;
;     ENA CLR SCLR      ; 6                                                      ;
;     ENA SCLR          ; 19                                                     ;
;     ENA SCLR SLD      ; 33                                                     ;
;     ENA SLD           ; 26                                                     ;
;     SCLR SLD          ; 11                                                     ;
;     plain             ; 521                                                    ;
; arriav_lcell_comb     ; 198                                                    ;
;     arith             ; 60                                                     ;
;         0 data inputs ; 3                                                      ;
;         1 data inputs ; 57                                                     ;
;     normal            ; 138                                                    ;
;         0 data inputs ; 2                                                      ;
;         1 data inputs ; 1                                                      ;
;         2 data inputs ; 13                                                     ;
;         3 data inputs ; 14                                                     ;
;         4 data inputs ; 24                                                     ;
;         5 data inputs ; 24                                                     ;
;         6 data inputs ; 60                                                     ;
; boundary_port         ; 383                                                    ;
; stratixv_ram_block    ; 99                                                     ;
;                       ;                                                        ;
; Max LUT depth         ; 4.10                                                   ;
; Average LUT depth     ; 0.70                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 90                                       ;
;     CLR               ; 5                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 22                                       ;
;     ENA CLR SLD       ; 10                                       ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 90                                       ;
;     extend            ; 1                                        ;
;         7 data inputs ; 1                                        ;
;     normal            ; 89                                       ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 19                                       ;
;         3 data inputs ; 13                                       ;
;         4 data inputs ; 15                                       ;
;         5 data inputs ; 24                                       ;
;         6 data inputs ; 13                                       ;
; boundary_port         ; 107                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.32                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; Top                            ; 00:00:01     ;
; sld_signaltap:auto_signaltap_0 ; 00:00:00     ;
; sld_hub:auto_hub               ; 00:00:00     ;
+--------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                    ;
+----------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; Name                             ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details ;
+----------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; CLOCK_50                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                            ; N/A     ;
; mem_wrapper:memory|address[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; address[0]                          ; N/A     ;
; mem_wrapper:memory|address[10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; address[10]                         ; N/A     ;
; mem_wrapper:memory|address[11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; address[11]                         ; N/A     ;
; mem_wrapper:memory|address[12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; address[12]                         ; N/A     ;
; mem_wrapper:memory|address[13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; address[13]                         ; N/A     ;
; mem_wrapper:memory|address[14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; address[14]                         ; N/A     ;
; mem_wrapper:memory|address[15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; address[15]                         ; N/A     ;
; mem_wrapper:memory|address[16]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; address[16]                         ; N/A     ;
; mem_wrapper:memory|address[17]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; address[17]                         ; N/A     ;
; mem_wrapper:memory|address[18]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; address[18]                         ; N/A     ;
; mem_wrapper:memory|address[19]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; address[19]                         ; N/A     ;
; mem_wrapper:memory|address[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; address[1]                          ; N/A     ;
; mem_wrapper:memory|address[20]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; address[20]                         ; N/A     ;
; mem_wrapper:memory|address[21]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; address[21]                         ; N/A     ;
; mem_wrapper:memory|address[22]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; address[22]                         ; N/A     ;
; mem_wrapper:memory|address[23]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; address[23]                         ; N/A     ;
; mem_wrapper:memory|address[24]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; address[24]                         ; N/A     ;
; mem_wrapper:memory|address[25]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; address[25]                         ; N/A     ;
; mem_wrapper:memory|address[26]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; address[26]                         ; N/A     ;
; mem_wrapper:memory|address[27]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; address[27]                         ; N/A     ;
; mem_wrapper:memory|address[28]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; address[28]                         ; N/A     ;
; mem_wrapper:memory|address[29]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; address[29]                         ; N/A     ;
; mem_wrapper:memory|address[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; address[2]                          ; N/A     ;
; mem_wrapper:memory|address[30]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; address[30]                         ; N/A     ;
; mem_wrapper:memory|address[31]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; address[31]                         ; N/A     ;
; mem_wrapper:memory|address[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; address[3]                          ; N/A     ;
; mem_wrapper:memory|address[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; address[4]                          ; N/A     ;
; mem_wrapper:memory|address[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; address[5]                          ; N/A     ;
; mem_wrapper:memory|address[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; address[6]                          ; N/A     ;
; mem_wrapper:memory|address[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; address[7]                          ; N/A     ;
; mem_wrapper:memory|address[8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; address[8]                          ; N/A     ;
; mem_wrapper:memory|address[9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; address[9]                          ; N/A     ;
; mem_wrapper:memory|read          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state.READ                          ; N/A     ;
; mem_wrapper:memory|readdata[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:memory|readdata[0]      ; N/A     ;
; mem_wrapper:memory|readdata[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:memory|readdata[10]     ; N/A     ;
; mem_wrapper:memory|readdata[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:memory|readdata[11]     ; N/A     ;
; mem_wrapper:memory|readdata[12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:memory|readdata[12]     ; N/A     ;
; mem_wrapper:memory|readdata[13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:memory|readdata[13]     ; N/A     ;
; mem_wrapper:memory|readdata[14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:memory|readdata[14]     ; N/A     ;
; mem_wrapper:memory|readdata[15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:memory|readdata[15]     ; N/A     ;
; mem_wrapper:memory|readdata[16]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:memory|readdata[16]     ; N/A     ;
; mem_wrapper:memory|readdata[17]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:memory|readdata[17]     ; N/A     ;
; mem_wrapper:memory|readdata[18]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:memory|readdata[18]     ; N/A     ;
; mem_wrapper:memory|readdata[19]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:memory|readdata[19]     ; N/A     ;
; mem_wrapper:memory|readdata[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:memory|readdata[1]      ; N/A     ;
; mem_wrapper:memory|readdata[20]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:memory|readdata[20]     ; N/A     ;
; mem_wrapper:memory|readdata[21]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:memory|readdata[21]     ; N/A     ;
; mem_wrapper:memory|readdata[22]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:memory|readdata[22]     ; N/A     ;
; mem_wrapper:memory|readdata[23]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:memory|readdata[23]     ; N/A     ;
; mem_wrapper:memory|readdata[24]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:memory|readdata[24]     ; N/A     ;
; mem_wrapper:memory|readdata[25]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:memory|readdata[25]     ; N/A     ;
; mem_wrapper:memory|readdata[26]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:memory|readdata[26]     ; N/A     ;
; mem_wrapper:memory|readdata[27]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:memory|readdata[27]     ; N/A     ;
; mem_wrapper:memory|readdata[28]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:memory|readdata[28]     ; N/A     ;
; mem_wrapper:memory|readdata[29]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:memory|readdata[29]     ; N/A     ;
; mem_wrapper:memory|readdata[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:memory|readdata[2]      ; N/A     ;
; mem_wrapper:memory|readdata[30]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:memory|readdata[30]     ; N/A     ;
; mem_wrapper:memory|readdata[31]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:memory|readdata[31]     ; N/A     ;
; mem_wrapper:memory|readdata[32]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:memory|readdata[32]     ; N/A     ;
; mem_wrapper:memory|readdata[33]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:memory|readdata[33]     ; N/A     ;
; mem_wrapper:memory|readdata[34]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:memory|readdata[34]     ; N/A     ;
; mem_wrapper:memory|readdata[35]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:memory|readdata[35]     ; N/A     ;
; mem_wrapper:memory|readdata[36]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:memory|readdata[36]     ; N/A     ;
; mem_wrapper:memory|readdata[37]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:memory|readdata[37]     ; N/A     ;
; mem_wrapper:memory|readdata[38]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:memory|readdata[38]     ; N/A     ;
; mem_wrapper:memory|readdata[39]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:memory|readdata[39]     ; N/A     ;
; mem_wrapper:memory|readdata[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:memory|readdata[3]      ; N/A     ;
; mem_wrapper:memory|readdata[40]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:memory|readdata[40]     ; N/A     ;
; mem_wrapper:memory|readdata[41]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:memory|readdata[41]     ; N/A     ;
; mem_wrapper:memory|readdata[42]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:memory|readdata[42]     ; N/A     ;
; mem_wrapper:memory|readdata[43]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:memory|readdata[43]     ; N/A     ;
; mem_wrapper:memory|readdata[44]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:memory|readdata[44]     ; N/A     ;
; mem_wrapper:memory|readdata[45]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:memory|readdata[45]     ; N/A     ;
; mem_wrapper:memory|readdata[46]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:memory|readdata[46]     ; N/A     ;
; mem_wrapper:memory|readdata[47]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:memory|readdata[47]     ; N/A     ;
; mem_wrapper:memory|readdata[48]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:memory|readdata[48]     ; N/A     ;
; mem_wrapper:memory|readdata[49]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:memory|readdata[49]     ; N/A     ;
; mem_wrapper:memory|readdata[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:memory|readdata[4]      ; N/A     ;
; mem_wrapper:memory|readdata[50]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:memory|readdata[50]     ; N/A     ;
; mem_wrapper:memory|readdata[51]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:memory|readdata[51]     ; N/A     ;
; mem_wrapper:memory|readdata[52]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:memory|readdata[52]     ; N/A     ;
; mem_wrapper:memory|readdata[53]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:memory|readdata[53]     ; N/A     ;
; mem_wrapper:memory|readdata[54]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:memory|readdata[54]     ; N/A     ;
; mem_wrapper:memory|readdata[55]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:memory|readdata[55]     ; N/A     ;
; mem_wrapper:memory|readdata[56]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:memory|readdata[56]     ; N/A     ;
; mem_wrapper:memory|readdata[57]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:memory|readdata[57]     ; N/A     ;
; mem_wrapper:memory|readdata[58]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:memory|readdata[58]     ; N/A     ;
; mem_wrapper:memory|readdata[59]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:memory|readdata[59]     ; N/A     ;
; mem_wrapper:memory|readdata[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:memory|readdata[5]      ; N/A     ;
; mem_wrapper:memory|readdata[60]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:memory|readdata[60]     ; N/A     ;
; mem_wrapper:memory|readdata[61]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:memory|readdata[61]     ; N/A     ;
; mem_wrapper:memory|readdata[62]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:memory|readdata[62]     ; N/A     ;
; mem_wrapper:memory|readdata[63]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:memory|readdata[63]     ; N/A     ;
; mem_wrapper:memory|readdata[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:memory|readdata[6]      ; N/A     ;
; mem_wrapper:memory|readdata[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:memory|readdata[7]      ; N/A     ;
; mem_wrapper:memory|readdata[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:memory|readdata[8]      ; N/A     ;
; mem_wrapper:memory|readdata[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:memory|readdata[9]      ; N/A     ;
; mem_wrapper:memory|readdatavalid ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:memory|readdatavalid    ; N/A     ;
; mem_wrapper:memory|readdatavalid ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:memory|readdatavalid    ; N/A     ;
; mem_wrapper:memory|waitrequest   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:memory|waitrequest      ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
+----------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Tue Feb  4 18:11:51 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off minilab1 -c minilab1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /ece554/ece554_minilab1/rom.v
    Info (12023): Found entity 1: rom File: I:/ece554/ECE554_Minilab1/rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /ece554/ece554_minilab1/minilab1.sv
    Info (12023): Found entity 1: minilab1 File: I:/ece554/ECE554_Minilab1/minilab1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /ece554/ece554_minilab1/memory.v
    Info (12023): Found entity 1: mem_wrapper File: I:/ece554/ECE554_Minilab1/memory.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /ece554/ece554_minilab1/mac.sv
    Info (12023): Found entity 1: mac File: I:/ece554/ECE554_Minilab1/mac.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /ece554/ece554_minilab1/lpm_mult_ip.v
    Info (12023): Found entity 1: LPM_MULT_ip File: I:/ece554/ECE554_Minilab1/LPM_MULT_ip.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /ece554/ece554_minilab1/lpm_add_sub_ip.v
    Info (12023): Found entity 1: LPM_ADD_SUB_ip File: I:/ece554/ECE554_Minilab1/LPM_ADD_SUB_ip.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /ece554/ece554_minilab1/fifo.v
    Info (12023): Found entity 1: fifo File: I:/ece554/ECE554_Minilab1/fifo.v Line: 40
Info (12127): Elaborating entity "minilab1" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at minilab1.sv(228): truncated value with size 32 to match size of target (3) File: I:/ece554/ECE554_Minilab1/minilab1.sv Line: 228
Warning (10230): Verilog HDL assignment warning at minilab1.sv(254): truncated value with size 32 to match size of target (3) File: I:/ece554/ECE554_Minilab1/minilab1.sv Line: 254
Warning (10230): Verilog HDL assignment warning at minilab1.sv(359): truncated value with size 32 to match size of target (8) File: I:/ece554/ECE554_Minilab1/minilab1.sv Line: 359
Warning (10230): Verilog HDL assignment warning at minilab1.sv(393): truncated value with size 32 to match size of target (8) File: I:/ece554/ECE554_Minilab1/minilab1.sv Line: 393
Info (10264): Verilog HDL Case Statement information at minilab1.sv(312): all case item expressions in this case statement are onehot File: I:/ece554/ECE554_Minilab1/minilab1.sv Line: 312
Warning (10034): Output port "LEDR" at minilab1.sv(17) has no driver File: I:/ece554/ECE554_Minilab1/minilab1.sv Line: 17
Info (12128): Elaborating entity "mac" for hierarchy "mac:mac" File: I:/ece554/ECE554_Minilab1/minilab1.sv Line: 135
Info (12128): Elaborating entity "LPM_MULT_ip" for hierarchy "mac:mac|LPM_MULT_ip:mult" File: I:/ece554/ECE554_Minilab1/mac.sv Line: 15
Info (12128): Elaborating entity "lpm_mult" for hierarchy "mac:mac|LPM_MULT_ip:mult|lpm_mult:lpm_mult_component" File: I:/ece554/ECE554_Minilab1/LPM_MULT_ip.v Line: 60
Info (12130): Elaborated megafunction instantiation "mac:mac|LPM_MULT_ip:mult|lpm_mult:lpm_mult_component" File: I:/ece554/ECE554_Minilab1/LPM_MULT_ip.v Line: 60
Info (12133): Instantiated megafunction "mac:mac|LPM_MULT_ip:mult|lpm_mult:lpm_mult_component" with the following parameter: File: I:/ece554/ECE554_Minilab1/LPM_MULT_ip.v Line: 60
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "8"
    Info (12134): Parameter "lpm_widthb" = "8"
    Info (12134): Parameter "lpm_widthp" = "24"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_d5n.v
    Info (12023): Found entity 1: mult_d5n File: I:/ece554/ECE554_Minilab1/quartus_project/db/mult_d5n.v Line: 29
Info (12128): Elaborating entity "mult_d5n" for hierarchy "mac:mac|LPM_MULT_ip:mult|lpm_mult:lpm_mult_component|mult_d5n:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 377
Info (12128): Elaborating entity "LPM_ADD_SUB_ip" for hierarchy "mac:mac|LPM_ADD_SUB_ip:accum" File: I:/ece554/ECE554_Minilab1/mac.sv Line: 20
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "mac:mac|LPM_ADD_SUB_ip:accum|lpm_add_sub:LPM_ADD_SUB_component" File: I:/ece554/ECE554_Minilab1/LPM_ADD_SUB_ip.v Line: 66
Info (12130): Elaborated megafunction instantiation "mac:mac|LPM_ADD_SUB_ip:accum|lpm_add_sub:LPM_ADD_SUB_component" File: I:/ece554/ECE554_Minilab1/LPM_ADD_SUB_ip.v Line: 66
Info (12133): Instantiated megafunction "mac:mac|LPM_ADD_SUB_ip:accum|lpm_add_sub:LPM_ADD_SUB_component" with the following parameter: File: I:/ece554/ECE554_Minilab1/LPM_ADD_SUB_ip.v Line: 66
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_width" = "24"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_uih.tdf
    Info (12023): Found entity 1: add_sub_uih File: I:/ece554/ECE554_Minilab1/quartus_project/db/add_sub_uih.tdf Line: 23
Info (12128): Elaborating entity "add_sub_uih" for hierarchy "mac:mac|LPM_ADD_SUB_ip:accum|lpm_add_sub:LPM_ADD_SUB_component|add_sub_uih:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "mem_wrapper" for hierarchy "mem_wrapper:memory" File: I:/ece554/ECE554_Minilab1/minilab1.sv Line: 147
Warning (10230): Verilog HDL assignment warning at memory.v(44): truncated value with size 32 to match size of target (5) File: I:/ece554/ECE554_Minilab1/memory.v Line: 44
Warning (10230): Verilog HDL assignment warning at memory.v(52): truncated value with size 32 to match size of target (4) File: I:/ece554/ECE554_Minilab1/memory.v Line: 52
Info (12128): Elaborating entity "rom" for hierarchy "mem_wrapper:memory|rom:memory" File: I:/ece554/ECE554_Minilab1/memory.v Line: 28
Info (12128): Elaborating entity "altsyncram" for hierarchy "mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component" File: I:/ece554/ECE554_Minilab1/rom.v Line: 82
Info (12130): Elaborated megafunction instantiation "mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component" File: I:/ece554/ECE554_Minilab1/rom.v Line: 82
Info (12133): Instantiated megafunction "mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component" with the following parameter: File: I:/ece554/ECE554_Minilab1/rom.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "input_mem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "9"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "width_a" = "64"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tdg1.tdf
    Info (12023): Found entity 1: altsyncram_tdg1 File: I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_tdg1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_tdg1" for hierarchy "mem_wrapper:memory|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "fifo" for hierarchy "fifo:A_fifo_gen[0].A_fifo" File: I:/ece554/ECE554_Minilab1/minilab1.sv Line: 180
Info (12128): Elaborating entity "dcfifo" for hierarchy "fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component" File: I:/ece554/ECE554_Minilab1/fifo.v Line: 89
Info (12130): Elaborated megafunction instantiation "fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component" File: I:/ece554/ECE554_Minilab1/fifo.v Line: 89
Info (12133): Instantiated megafunction "fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component" with the following parameter: File: I:/ece554/ECE554_Minilab1/fifo.v Line: 89
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "8"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "3"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "3"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_e0q1.tdf
    Info (12023): Found entity 1: dcfifo_e0q1 File: I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf Line: 39
Info (12128): Elaborating entity "dcfifo_e0q1" for hierarchy "fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_au6.tdf
    Info (12023): Found entity 1: a_graycounter_au6 File: I:/ece554/ECE554_Minilab1/quartus_project/db/a_graycounter_au6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_au6" for hierarchy "fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p" File: I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_6cc.tdf
    Info (12023): Found entity 1: a_graycounter_6cc File: I:/ece554/ECE554_Minilab1/quartus_project/db/a_graycounter_6cc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_6cc" for hierarchy "fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p" File: I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u2d1.tdf
    Info (12023): Found entity 1: altsyncram_u2d1 File: I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_u2d1" for hierarchy "fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram" File: I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_088.tdf
    Info (12023): Found entity 1: alt_synch_pipe_088 File: I:/ece554/ECE554_Minilab1/quartus_project/db/alt_synch_pipe_088.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_088" for hierarchy "fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp" File: I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_bd9.tdf
    Info (12023): Found entity 1: dffpipe_bd9 File: I:/ece554/ECE554_Minilab1/quartus_project/db/dffpipe_bd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_bd9" for hierarchy "fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp|dffpipe_bd9:dffpipe6" File: I:/ece554/ECE554_Minilab1/quartus_project/db/alt_synch_pipe_088.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_hc8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_hc8 File: I:/ece554/ECE554_Minilab1/quartus_project/db/alt_synch_pipe_hc8.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_hc8" for hierarchy "fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp" File: I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf Line: 72
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qu5.tdf
    Info (12023): Found entity 1: cmpr_qu5 File: I:/ece554/ECE554_Minilab1/quartus_project/db/cmpr_qu5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_qu5" for hierarchy "fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|cmpr_qu5:rdempty_eq_comp1_lsb" File: I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf
    Info (12023): Found entity 1: mux_5r7 File: I:/ece554/ECE554_Minilab1/quartus_project/db/mux_5r7.tdf Line: 23
Info (12128): Elaborating entity "mux_5r7" for hierarchy "fifo:A_fifo_gen[0].A_fifo|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux" File: I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf Line: 81
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6984.tdf
    Info (12023): Found entity 1: altsyncram_6984 File: I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_6984.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_clc.tdf
    Info (12023): Found entity 1: mux_clc File: I:/ece554/ECE554_Minilab1/quartus_project/db/mux_clc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: I:/ece554/ECE554_Minilab1/quartus_project/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_f9i.tdf
    Info (12023): Found entity 1: cntr_f9i File: I:/ece554/ECE554_Minilab1/quartus_project/db/cntr_f9i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf
    Info (12023): Found entity 1: cmpr_f9c File: I:/ece554/ECE554_Minilab1/quartus_project/db/cmpr_f9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_iti.tdf
    Info (12023): Found entity 1: cntr_iti File: I:/ece554/ECE554_Minilab1/quartus_project/db/cntr_iti.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u8i.tdf
    Info (12023): Found entity 1: cntr_u8i File: I:/ece554/ECE554_Minilab1/quartus_project/db/cntr_u8i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: I:/ece554/ECE554_Minilab1/quartus_project/db/cmpr_c9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: I:/ece554/ECE554_Minilab1/quartus_project/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: I:/ece554/ECE554_Minilab1/quartus_project/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2025.02.04.18:12:08 Progress: Loading sld0b47db4c/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0b47db4c/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: I:/ece554/ECE554_Minilab1/quartus_project/db/ip/sld0b47db4c/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: I:/ece554/ECE554_Minilab1/quartus_project/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: I:/ece554/ECE554_Minilab1/quartus_project/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: I:/ece554/ECE554_Minilab1/quartus_project/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: I:/ece554/ECE554_Minilab1/quartus_project/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: I:/ece554/ECE554_Minilab1/quartus_project/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: I:/ece554/ECE554_Minilab1/quartus_project/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: I:/ece554/ECE554_Minilab1/minilab1.sv Line: 17
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: I:/ece554/ECE554_Minilab1/minilab1.sv Line: 17
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: I:/ece554/ECE554_Minilab1/minilab1.sv Line: 17
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: I:/ece554/ECE554_Minilab1/minilab1.sv Line: 17
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: I:/ece554/ECE554_Minilab1/minilab1.sv Line: 17
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: I:/ece554/ECE554_Minilab1/minilab1.sv Line: 17
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: I:/ece554/ECE554_Minilab1/minilab1.sv Line: 17
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: I:/ece554/ECE554_Minilab1/minilab1.sv Line: 17
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: I:/ece554/ECE554_Minilab1/minilab1.sv Line: 17
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: I:/ece554/ECE554_Minilab1/minilab1.sv Line: 17
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file I:/ece554/ECE554_Minilab1/quartus_project/minilab1.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 133 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: I:/ece554/ECE554_Minilab1/minilab1.sv Line: 3
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: I:/ece554/ECE554_Minilab1/minilab1.sv Line: 4
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: I:/ece554/ECE554_Minilab1/minilab1.sv Line: 5
    Warning (15610): No output dependent on input pin "KEY[1]" File: I:/ece554/ECE554_Minilab1/minilab1.sv Line: 20
    Warning (15610): No output dependent on input pin "KEY[2]" File: I:/ece554/ECE554_Minilab1/minilab1.sv Line: 20
    Warning (15610): No output dependent on input pin "KEY[3]" File: I:/ece554/ECE554_Minilab1/minilab1.sv Line: 20
    Warning (15610): No output dependent on input pin "SW[8]" File: I:/ece554/ECE554_Minilab1/minilab1.sv Line: 24
    Warning (15610): No output dependent on input pin "SW[9]" File: I:/ece554/ECE554_Minilab1/minilab1.sv Line: 24
Info (21057): Implemented 2730 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 53 output pins
    Info (21061): Implemented 2419 logic cells
    Info (21064): Implemented 235 RAM segments
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 5023 megabytes
    Info: Processing ended: Tue Feb  4 18:12:20 2025
    Info: Elapsed time: 00:00:29
    Info: Total CPU time (on all processors): 00:00:33


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in I:/ece554/ECE554_Minilab1/quartus_project/minilab1.map.smsg.


