// Seed: 2198113676
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_10 = id_1;
  assign id_5 = 1;
  assign id_3 = id_2;
endmodule
module module_1 (
    input wor id_0
    , id_11 = 1,
    input tri1 id_1
    , id_12,
    output tri1 id_2,
    input uwire id_3,
    output supply1 id_4,
    input uwire id_5,
    output tri1 id_6,
    input tri id_7,
    input wor id_8,
    input tri1 id_9
);
  wire id_13;
  assign id_2  = 1'b0;
  assign id_12 = 1;
  module_0(
      id_12, id_12, id_13, id_13, id_12, id_13, id_11, id_13, id_11
  );
  uwire id_14 = 1, id_15;
endmodule
