#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Aug 25 21:27:45 2024
# Process ID: 17468
# Current directory: C:/Users/hp/Desktop/研二/MFT/project_official_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16024 C:\Users\hp\Desktop\研二\MFT\project_official_1\project_official_1.xpr
# Log file: C:/Users/hp/Desktop/研二/MFT/project_official_1/vivado.log
# Journal file: C:/Users/hp/Desktop/研二/MFT/project_official_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/hp/Desktop/研二/MFT/project_official_1/project_official_1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/44497/Desktop/mft_k7_project/test_all_pro_4.12/project_official_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/hp/Desktop/研二/MFT/project_official_1/project_official_1.srcs/sources_1/ip/gtwizard_0/gtwizard_0.xci' is already up-to-date
[Sun Aug 25 21:28:30 2024] Launched impl_1...
Run output will be captured here: C:/Users/hp/Desktop/研二/MFT/project_official_1/project_official_1.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7k70tfbg484-1
INFO: [Netlist 29-17] Analyzing 1331 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'INST_CLK_BUF/instance_name/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS_25_DT' specified. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-5170] The checkpoint was created with non-default parameter values which do not match the current Vivado settings.  Mismatching parameters are:
  tcl.collectionResultDisplayLimit
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.557 . Memory (MB): peak = 1938.828 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.557 . Memory (MB): peak = 1938.828 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1938.828 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 854 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 808 instances
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 32 instances

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2159.539 ; gain = 762.184
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Aug 26 09:31:00 2024...
