

================================================================
== Vivado HLS Report for 'add'
================================================================
* Date:           Fri Jan 18 16:51:15 2019

* Version:        2017.4.op (Build 2193837 on Tue Apr 10 18:25:10 MDT 2018)
* Project:        add
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-fsgd2104-3-e-es1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      1.89|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    5|    5|    5|    5| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+---------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+-----------------+---------+-------+---------+---------+-----+
|DSP              |        -|      -|        -|        -|    -|
|Expression       |        -|      -|        0|      149|    -|
|FIFO             |        -|      -|        -|        -|    -|
|Instance         |        -|      -|        -|        -|    -|
|Memory           |        -|      -|        -|        -|    -|
|Multiplexer      |        -|      -|        -|      201|    -|
|Register         |        -|      -|       39|        -|    -|
+-----------------+---------+-------+---------+---------+-----+
|Total            |        0|      0|       39|      350|    0|
+-----------------+---------+-------+---------+---------+-----+
|Available        |     4320|   6840|  2364480|  1182240|  960|
+-----------------+---------+-------+---------+---------+-----+
|Utilization (%)  |        0|      0|    ~0   |    ~0   |    0|
+-----------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_257_p2              |     +    |      0|  0|   7|           4|           4|
    |out_V                      |     +    |      0|  0|   7|           4|           4|
    |tmp10_fu_320_p2            |     +    |      0|  0|   7|           4|           4|
    |tmp11_fu_298_p2            |     +    |      0|  0|  12|           4|           4|
    |tmp12_fu_310_p2            |     +    |      0|  0|   7|           4|           4|
    |tmp13_fu_304_p2            |     +    |      0|  0|   7|           4|           4|
    |tmp14_fu_342_p2            |     +    |      0|  0|   7|           4|           4|
    |tmp15_fu_324_p2            |     +    |      0|  0|   7|           4|           4|
    |tmp16_fu_336_p2            |     +    |      0|  0|   7|           4|           4|
    |tmp17_fu_330_p2            |     +    |      0|  0|   7|           4|           4|
    |tmp1_fu_274_p2             |     +    |      0|  0|   7|           4|           4|
    |tmp3_fu_269_p2             |     +    |      0|  0|   7|           4|           4|
    |tmp4_fu_263_p2             |     +    |      0|  0|   7|           4|           4|
    |tmp5_fu_292_p2             |     +    |      0|  0|   7|           4|           4|
    |tmp7_fu_286_p2             |     +    |      0|  0|   7|           4|           4|
    |tmp8_fu_280_p2             |     +    |      0|  0|   7|           4|           4|
    |tmp9_fu_348_p2             |     +    |      0|  0|   7|           4|           4|
    |tmp_fu_316_p2              |     +    |      0|  0|   7|           4|           4|
    |ap_block_pp0_stage0_01001  |    and   |      0|  0|   9|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   9|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 149|          74|          75|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |a_V_address0             |  33|          6|    4|         24|
    |a_V_address1             |  33|          6|    4|         24|
    |ap_NS_fsm                |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |b_V_address0             |  33|          6|    4|         24|
    |b_V_address1             |  33|          6|    4|         24|
    |reg_243                  |   9|          2|    4|          8|
    |reg_248                  |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 201|         38|   27|        122|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+---+----+-----+-----------+
    |             Name            | FF| LUT| Bits| Const Bits|
    +-----------------------------+---+----+-----+-----------+
    |ap_CS_fsm                    |  5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0_reg  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |  1|   0|    1|          0|
    |b_V_load_1_reg_381           |  4|   0|    4|          0|
    |reg_243                      |  4|   0|    4|          0|
    |reg_248                      |  4|   0|    4|          0|
    |reg_253                      |  4|   0|    4|          0|
    |tmp11_reg_456                |  4|   0|    4|          0|
    |tmp12_reg_481                |  4|   0|    4|          0|
    |tmp1_reg_426                 |  4|   0|    4|          0|
    |tmp5_reg_451                 |  4|   0|    4|          0|
    +-----------------------------+---+----+-----+-----------+
    |Total                        | 39|   0|   39|          0|
    +-----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |      add     | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |      add     | return value |
|ap_start      |  in |    1| ap_ctrl_hs |      add     | return value |
|ap_done       | out |    1| ap_ctrl_hs |      add     | return value |
|ap_idle       | out |    1| ap_ctrl_hs |      add     | return value |
|ap_ready      | out |    1| ap_ctrl_hs |      add     | return value |
|a_V_address0  | out |    4|  ap_memory |      a_V     |     array    |
|a_V_ce0       | out |    1|  ap_memory |      a_V     |     array    |
|a_V_q0        |  in |    4|  ap_memory |      a_V     |     array    |
|a_V_address1  | out |    4|  ap_memory |      a_V     |     array    |
|a_V_ce1       | out |    1|  ap_memory |      a_V     |     array    |
|a_V_q1        |  in |    4|  ap_memory |      a_V     |     array    |
|b_V_address0  | out |    4|  ap_memory |      b_V     |     array    |
|b_V_ce0       | out |    1|  ap_memory |      b_V     |     array    |
|b_V_q0        |  in |    4|  ap_memory |      b_V     |     array    |
|b_V_address1  | out |    4|  ap_memory |      b_V     |     array    |
|b_V_ce1       | out |    1|  ap_memory |      b_V     |     array    |
|b_V_q1        |  in |    4|  ap_memory |      b_V     |     array    |
|out_V         | out |    4|   ap_vld   |     out_V    |    pointer   |
|out_V_ap_vld  | out |    1|   ap_vld   |     out_V    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 5, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 

* FSM state operations: 

 <State 1> : 0.54ns
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%a_V_addr = getelementptr [10 x i4]* %a_V, i64 0, i64 0" [add/add.cpp:9]
ST_1 : Operation 8 [2/2] (0.54ns)   --->   "%a_V_load = load i4* %a_V_addr, align 1" [add/add.cpp:9]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 10> <RAM>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%b_V_addr = getelementptr [10 x i4]* %b_V, i64 0, i64 0" [add/add.cpp:9]
ST_1 : Operation 10 [2/2] (0.54ns)   --->   "%b_V_load = load i4* %b_V_addr, align 1" [add/add.cpp:9]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 10> <RAM>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%a_V_addr_1 = getelementptr [10 x i4]* %a_V, i64 0, i64 1" [add/add.cpp:9]
ST_1 : Operation 12 [2/2] (0.54ns)   --->   "%a_V_load_1 = load i4* %a_V_addr_1, align 1" [add/add.cpp:9]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 10> <RAM>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%b_V_addr_1 = getelementptr [10 x i4]* %b_V, i64 0, i64 1" [add/add.cpp:9]
ST_1 : Operation 14 [2/2] (0.54ns)   --->   "%b_V_load_1 = load i4* %b_V_addr_1, align 1" [add/add.cpp:9]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 10> <RAM>

 <State 2> : 0.54ns
ST_2 : Operation 15 [1/2] (0.54ns)   --->   "%a_V_load = load i4* %a_V_addr, align 1" [add/add.cpp:9]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 10> <RAM>
ST_2 : Operation 16 [1/2] (0.54ns)   --->   "%b_V_load = load i4* %b_V_addr, align 1" [add/add.cpp:9]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 10> <RAM>
ST_2 : Operation 17 [1/2] (0.54ns)   --->   "%a_V_load_1 = load i4* %a_V_addr_1, align 1" [add/add.cpp:9]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 10> <RAM>
ST_2 : Operation 18 [1/2] (0.54ns)   --->   "%b_V_load_1 = load i4* %b_V_addr_1, align 1" [add/add.cpp:9]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 10> <RAM>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%a_V_addr_2 = getelementptr [10 x i4]* %a_V, i64 0, i64 2" [add/add.cpp:9]
ST_2 : Operation 20 [2/2] (0.54ns)   --->   "%a_V_load_2 = load i4* %a_V_addr_2, align 1" [add/add.cpp:9]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 10> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%b_V_addr_2 = getelementptr [10 x i4]* %b_V, i64 0, i64 2" [add/add.cpp:9]
ST_2 : Operation 22 [2/2] (0.54ns)   --->   "%b_V_load_2 = load i4* %b_V_addr_2, align 1" [add/add.cpp:9]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 10> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%a_V_addr_3 = getelementptr [10 x i4]* %a_V, i64 0, i64 3" [add/add.cpp:9]
ST_2 : Operation 24 [2/2] (0.54ns)   --->   "%a_V_load_3 = load i4* %a_V_addr_3, align 1" [add/add.cpp:9]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 10> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%b_V_addr_3 = getelementptr [10 x i4]* %b_V, i64 0, i64 3" [add/add.cpp:9]
ST_2 : Operation 26 [2/2] (0.54ns)   --->   "%b_V_load_3 = load i4* %b_V_addr_3, align 1" [add/add.cpp:9]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 10> <RAM>

 <State 3> : 1.22ns
ST_3 : Operation 27 [1/2] (0.54ns)   --->   "%a_V_load_2 = load i4* %a_V_addr_2, align 1" [add/add.cpp:9]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 10> <RAM>
ST_3 : Operation 28 [1/2] (0.54ns)   --->   "%b_V_load_2 = load i4* %b_V_addr_2, align 1" [add/add.cpp:9]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 10> <RAM>
ST_3 : Operation 29 [1/2] (0.54ns)   --->   "%a_V_load_3 = load i4* %a_V_addr_3, align 1" [add/add.cpp:9]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 10> <RAM>
ST_3 : Operation 30 [1/2] (0.54ns)   --->   "%b_V_load_3 = load i4* %b_V_addr_3, align 1" [add/add.cpp:9]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 10> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%a_V_addr_4 = getelementptr [10 x i4]* %a_V, i64 0, i64 4" [add/add.cpp:9]
ST_3 : Operation 32 [2/2] (0.54ns)   --->   "%a_V_load_4 = load i4* %a_V_addr_4, align 1" [add/add.cpp:9]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 10> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%b_V_addr_4 = getelementptr [10 x i4]* %b_V, i64 0, i64 4" [add/add.cpp:9]
ST_3 : Operation 34 [2/2] (0.54ns)   --->   "%b_V_load_4 = load i4* %b_V_addr_4, align 1" [add/add.cpp:9]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 10> <RAM>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%a_V_addr_5 = getelementptr [10 x i4]* %a_V, i64 0, i64 5" [add/add.cpp:9]
ST_3 : Operation 36 [2/2] (0.54ns)   --->   "%a_V_load_5 = load i4* %a_V_addr_5, align 1" [add/add.cpp:9]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 10> <RAM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%b_V_addr_5 = getelementptr [10 x i4]* %b_V, i64 0, i64 5" [add/add.cpp:9]
ST_3 : Operation 38 [2/2] (0.54ns)   --->   "%b_V_load_5 = load i4* %b_V_addr_5, align 1" [add/add.cpp:9]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 10> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i4 %a_V_load, %b_V_load" [add/add.cpp:9]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.16> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i4 %a_V_load_1, %b_V_load_2" [add/add.cpp:9]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.16> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 41 [1/1] (0.33ns) (root node of TernaryAdder)   --->   "%tmp3 = add i4 %tmp4, %b_V_load_1" [add/add.cpp:9]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.16> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 42 [1/1] (0.33ns) (root node of TernaryAdder)   --->   "%tmp1 = add i4 %tmp3, %tmp2" [add/add.cpp:9]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.16> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

 <State 4> : 1.22ns
ST_4 : Operation 43 [1/2] (0.54ns)   --->   "%a_V_load_4 = load i4* %a_V_addr_4, align 1" [add/add.cpp:9]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 10> <RAM>
ST_4 : Operation 44 [1/2] (0.54ns)   --->   "%b_V_load_4 = load i4* %b_V_addr_4, align 1" [add/add.cpp:9]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 10> <RAM>
ST_4 : Operation 45 [1/2] (0.54ns)   --->   "%a_V_load_5 = load i4* %a_V_addr_5, align 1" [add/add.cpp:9]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 10> <RAM>
ST_4 : Operation 46 [1/2] (0.54ns)   --->   "%b_V_load_5 = load i4* %b_V_addr_5, align 1" [add/add.cpp:9]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 10> <RAM>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%a_V_addr_6 = getelementptr [10 x i4]* %a_V, i64 0, i64 6" [add/add.cpp:9]
ST_4 : Operation 48 [2/2] (0.54ns)   --->   "%a_V_load_6 = load i4* %a_V_addr_6, align 1" [add/add.cpp:9]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 10> <RAM>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%b_V_addr_6 = getelementptr [10 x i4]* %b_V, i64 0, i64 6" [add/add.cpp:9]
ST_4 : Operation 50 [2/2] (0.54ns)   --->   "%b_V_load_6 = load i4* %b_V_addr_6, align 1" [add/add.cpp:9]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 10> <RAM>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%a_V_addr_7 = getelementptr [10 x i4]* %a_V, i64 0, i64 7" [add/add.cpp:9]
ST_4 : Operation 52 [2/2] (0.54ns)   --->   "%a_V_load_7 = load i4* %a_V_addr_7, align 1" [add/add.cpp:9]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 10> <RAM>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%b_V_addr_7 = getelementptr [10 x i4]* %b_V, i64 0, i64 7" [add/add.cpp:9]
ST_4 : Operation 54 [2/2] (0.54ns)   --->   "%b_V_load_7 = load i4* %b_V_addr_7, align 1" [add/add.cpp:9]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 10> <RAM>
ST_4 : Operation 55 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp6 = add i4 %a_V_load_2, %b_V_load_3" [add/add.cpp:9]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.16> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 56 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp8 = add i4 %b_V_load_4, %a_V_load_4" [add/add.cpp:9]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.16> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 57 [1/1] (0.33ns) (root node of TernaryAdder)   --->   "%tmp7 = add i4 %tmp8, %a_V_load_3" [add/add.cpp:9]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.16> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 58 [1/1] (0.33ns) (root node of TernaryAdder)   --->   "%tmp5 = add i4 %tmp7, %tmp6" [add/add.cpp:9]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.16> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 59 [1/1] (0.64ns)   --->   "%tmp11 = add i4 %b_V_load_5, %a_V_load_5" [add/add.cpp:9]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 5> : 0.88ns
ST_5 : Operation 60 [1/2] (0.54ns)   --->   "%a_V_load_6 = load i4* %a_V_addr_6, align 1" [add/add.cpp:9]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 10> <RAM>
ST_5 : Operation 61 [1/2] (0.54ns)   --->   "%b_V_load_6 = load i4* %b_V_addr_6, align 1" [add/add.cpp:9]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 10> <RAM>
ST_5 : Operation 62 [1/2] (0.54ns)   --->   "%a_V_load_7 = load i4* %a_V_addr_7, align 1" [add/add.cpp:9]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 10> <RAM>
ST_5 : Operation 63 [1/2] (0.54ns)   --->   "%b_V_load_7 = load i4* %b_V_addr_7, align 1" [add/add.cpp:9]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 10> <RAM>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%a_V_addr_8 = getelementptr [10 x i4]* %a_V, i64 0, i64 8" [add/add.cpp:9]
ST_5 : Operation 65 [2/2] (0.54ns)   --->   "%a_V_load_8 = load i4* %a_V_addr_8, align 1" [add/add.cpp:9]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 10> <RAM>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%b_V_addr_8 = getelementptr [10 x i4]* %b_V, i64 0, i64 8" [add/add.cpp:9]
ST_5 : Operation 67 [2/2] (0.54ns)   --->   "%b_V_load_8 = load i4* %b_V_addr_8, align 1" [add/add.cpp:9]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 10> <RAM>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%a_V_addr_9 = getelementptr [10 x i4]* %a_V, i64 0, i64 9" [add/add.cpp:9]
ST_5 : Operation 69 [2/2] (0.54ns)   --->   "%a_V_load_9 = load i4* %a_V_addr_9, align 1" [add/add.cpp:9]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 10> <RAM>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%b_V_addr_9 = getelementptr [10 x i4]* %b_V, i64 0, i64 9" [add/add.cpp:9]
ST_5 : Operation 71 [2/2] (0.54ns)   --->   "%b_V_load_9 = load i4* %b_V_addr_9, align 1" [add/add.cpp:9]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 10> <RAM>
ST_5 : Operation 72 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp13 = add i4 %a_V_load_6, %b_V_load_7" [add/add.cpp:9]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.16> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 73 [1/1] (0.33ns) (root node of TernaryAdder)   --->   "%tmp12 = add i4 %tmp13, %b_V_load_6" [add/add.cpp:9]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.16> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

 <State 6> : 1.89ns
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i4]* %a_V), !map !40"
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i4]* %b_V), !map !46"
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %out_V), !map !50"
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @add_str) nounwind"
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [add/add.cpp:5]
ST_6 : Operation 79 [1/2] (0.54ns)   --->   "%a_V_load_8 = load i4* %a_V_addr_8, align 1" [add/add.cpp:9]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 10> <RAM>
ST_6 : Operation 80 [1/2] (0.54ns)   --->   "%b_V_load_8 = load i4* %b_V_addr_8, align 1" [add/add.cpp:9]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 10> <RAM>
ST_6 : Operation 81 [1/2] (0.54ns)   --->   "%a_V_load_9 = load i4* %a_V_addr_9, align 1" [add/add.cpp:9]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 10> <RAM>
ST_6 : Operation 82 [1/2] (0.54ns)   --->   "%b_V_load_9 = load i4* %b_V_addr_9, align 1" [add/add.cpp:9]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 10> <RAM>
ST_6 : Operation 83 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp = add i4 %tmp5, %tmp1" [add/add.cpp:9]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.16> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 84 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp10 = add i4 %tmp12, %tmp11" [add/add.cpp:9]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.16> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 85 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp15 = add i4 %a_V_load_7, %b_V_load_8" [add/add.cpp:9]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.16> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 86 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp17 = add i4 %b_V_load_9, %a_V_load_9" [add/add.cpp:9]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.16> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 87 [1/1] (0.33ns) (root node of TernaryAdder)   --->   "%tmp16 = add i4 %tmp17, %a_V_load_8" [add/add.cpp:9]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.16> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 88 [1/1] (0.33ns) (root node of TernaryAdder)   --->   "%tmp14 = add i4 %tmp16, %tmp15" [add/add.cpp:9]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.16> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 89 [1/1] (0.33ns) (root node of TernaryAdder)   --->   "%tmp9 = add i4 %tmp14, %tmp10" [add/add.cpp:9]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.16> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 90 [1/1] (0.33ns) (root node of TernaryAdder)   --->   "%tmp_1_9 = add i4 %tmp9, %tmp" [add/add.cpp:9]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.16> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i4P(i4* %out_V, i4 %tmp_1_9)" [add/add.cpp:9]
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "ret void" [add/add.cpp:10]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ b_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ out_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
a_V_addr    (getelementptr) [ 0010000]
b_V_addr    (getelementptr) [ 0010000]
a_V_addr_1  (getelementptr) [ 0010000]
b_V_addr_1  (getelementptr) [ 0010000]
a_V_load    (load         ) [ 0001000]
b_V_load    (load         ) [ 0001000]
a_V_load_1  (load         ) [ 0001000]
b_V_load_1  (load         ) [ 0001000]
a_V_addr_2  (getelementptr) [ 0001000]
b_V_addr_2  (getelementptr) [ 0001000]
a_V_addr_3  (getelementptr) [ 0001000]
b_V_addr_3  (getelementptr) [ 0001000]
a_V_load_2  (load         ) [ 0000100]
b_V_load_2  (load         ) [ 0000000]
a_V_load_3  (load         ) [ 0000100]
b_V_load_3  (load         ) [ 0000100]
a_V_addr_4  (getelementptr) [ 0000100]
b_V_addr_4  (getelementptr) [ 0000100]
a_V_addr_5  (getelementptr) [ 0000100]
b_V_addr_5  (getelementptr) [ 0000100]
tmp2        (add          ) [ 0000000]
tmp4        (add          ) [ 0000000]
tmp3        (add          ) [ 0000000]
tmp1        (add          ) [ 0100111]
a_V_load_4  (load         ) [ 0000000]
b_V_load_4  (load         ) [ 0000000]
a_V_load_5  (load         ) [ 0000000]
b_V_load_5  (load         ) [ 0000000]
a_V_addr_6  (getelementptr) [ 0000010]
b_V_addr_6  (getelementptr) [ 0000010]
a_V_addr_7  (getelementptr) [ 0000010]
b_V_addr_7  (getelementptr) [ 0000010]
tmp6        (add          ) [ 0000000]
tmp8        (add          ) [ 0000000]
tmp7        (add          ) [ 0000000]
tmp5        (add          ) [ 0100011]
tmp11       (add          ) [ 0100011]
a_V_load_6  (load         ) [ 0000000]
b_V_load_6  (load         ) [ 0000000]
a_V_load_7  (load         ) [ 0100001]
b_V_load_7  (load         ) [ 0000000]
a_V_addr_8  (getelementptr) [ 0100001]
b_V_addr_8  (getelementptr) [ 0100001]
a_V_addr_9  (getelementptr) [ 0100001]
b_V_addr_9  (getelementptr) [ 0100001]
tmp13       (add          ) [ 0000000]
tmp12       (add          ) [ 0100001]
StgValue_74 (specbitsmap  ) [ 0000000]
StgValue_75 (specbitsmap  ) [ 0000000]
StgValue_76 (specbitsmap  ) [ 0000000]
StgValue_77 (spectopmodule) [ 0000000]
StgValue_78 (specpipeline ) [ 0000000]
a_V_load_8  (load         ) [ 0000000]
b_V_load_8  (load         ) [ 0000000]
a_V_load_9  (load         ) [ 0000000]
b_V_load_9  (load         ) [ 0000000]
tmp         (add          ) [ 0000000]
tmp10       (add          ) [ 0000000]
tmp15       (add          ) [ 0000000]
tmp17       (add          ) [ 0000000]
tmp16       (add          ) [ 0000000]
tmp14       (add          ) [ 0000000]
tmp9        (add          ) [ 0000000]
tmp_1_9     (add          ) [ 0000000]
StgValue_91 (write        ) [ 0000000]
StgValue_92 (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i4P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="StgValue_91_write_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="0" slack="0"/>
<pin id="44" dir="0" index="1" bw="4" slack="0"/>
<pin id="45" dir="0" index="2" bw="4" slack="0"/>
<pin id="46" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_91/6 "/>
</bind>
</comp>

<comp id="49" class="1004" name="a_V_addr_gep_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="4" slack="0"/>
<pin id="51" dir="0" index="1" bw="1" slack="0"/>
<pin id="52" dir="0" index="2" bw="1" slack="0"/>
<pin id="53" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_V_addr/1 "/>
</bind>
</comp>

<comp id="57" class="1004" name="grp_access_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="4" slack="0"/>
<pin id="59" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="83" dir="0" index="3" bw="4" slack="0"/>
<pin id="84" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="60" dir="1" index="2" bw="4" slack="0"/>
<pin id="85" dir="1" index="5" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_V_load/1 a_V_load_1/1 a_V_load_2/2 a_V_load_3/2 a_V_load_4/3 a_V_load_5/3 a_V_load_6/4 a_V_load_7/4 a_V_load_8/5 a_V_load_9/5 "/>
</bind>
</comp>

<comp id="62" class="1004" name="b_V_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="4" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="1" slack="0"/>
<pin id="66" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_V_addr/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_access_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="4" slack="0"/>
<pin id="72" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="95" dir="0" index="3" bw="4" slack="0"/>
<pin id="96" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="73" dir="1" index="2" bw="4" slack="0"/>
<pin id="97" dir="1" index="5" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_V_load/1 b_V_load_1/1 b_V_load_2/2 b_V_load_3/2 b_V_load_4/3 b_V_load_5/3 b_V_load_6/4 b_V_load_7/4 b_V_load_8/5 b_V_load_9/5 "/>
</bind>
</comp>

<comp id="75" class="1004" name="a_V_addr_1_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="4" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="1" slack="0"/>
<pin id="79" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_V_addr_1/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="b_V_addr_1_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="4" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="1" slack="0"/>
<pin id="91" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_V_addr_1/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="a_V_addr_2_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="4" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="3" slack="0"/>
<pin id="103" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_V_addr_2/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="b_V_addr_2_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="4" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="3" slack="0"/>
<pin id="112" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_V_addr_2/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="a_V_addr_3_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="4" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="3" slack="0"/>
<pin id="121" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_V_addr_3/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="b_V_addr_3_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="4" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="3" slack="0"/>
<pin id="130" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_V_addr_3/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="a_V_addr_4_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="4" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="4" slack="0"/>
<pin id="139" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_V_addr_4/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="b_V_addr_4_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="4" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="4" slack="0"/>
<pin id="148" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_V_addr_4/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="a_V_addr_5_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="4" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="4" slack="0"/>
<pin id="157" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_V_addr_5/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="b_V_addr_5_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="4" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="4" slack="0"/>
<pin id="166" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_V_addr_5/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="a_V_addr_6_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="4" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="4" slack="0"/>
<pin id="175" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_V_addr_6/4 "/>
</bind>
</comp>

<comp id="180" class="1004" name="b_V_addr_6_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="4" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="4" slack="0"/>
<pin id="184" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_V_addr_6/4 "/>
</bind>
</comp>

<comp id="189" class="1004" name="a_V_addr_7_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="4" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="4" slack="0"/>
<pin id="193" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_V_addr_7/4 "/>
</bind>
</comp>

<comp id="198" class="1004" name="b_V_addr_7_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="4" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="4" slack="0"/>
<pin id="202" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_V_addr_7/4 "/>
</bind>
</comp>

<comp id="207" class="1004" name="a_V_addr_8_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="4" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="5" slack="0"/>
<pin id="211" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_V_addr_8/5 "/>
</bind>
</comp>

<comp id="216" class="1004" name="b_V_addr_8_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="4" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="5" slack="0"/>
<pin id="220" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_V_addr_8/5 "/>
</bind>
</comp>

<comp id="225" class="1004" name="a_V_addr_9_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="4" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="5" slack="0"/>
<pin id="229" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_V_addr_9/5 "/>
</bind>
</comp>

<comp id="234" class="1004" name="b_V_addr_9_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="4" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="5" slack="0"/>
<pin id="238" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_V_addr_9/5 "/>
</bind>
</comp>

<comp id="243" class="1005" name="reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="4" slack="1"/>
<pin id="245" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_V_load a_V_load_2 a_V_load_7 "/>
</bind>
</comp>

<comp id="248" class="1005" name="reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="4" slack="1"/>
<pin id="250" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_V_load b_V_load_3 "/>
</bind>
</comp>

<comp id="253" class="1005" name="reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="4" slack="1"/>
<pin id="255" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_V_load_1 a_V_load_3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="grp_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="4" slack="1"/>
<pin id="259" dir="0" index="1" bw="4" slack="1"/>
<pin id="260" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/3 tmp6/4 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp4_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="4" slack="1"/>
<pin id="265" dir="0" index="1" bw="4" slack="0"/>
<pin id="266" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp3_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="4" slack="0"/>
<pin id="271" dir="0" index="1" bw="4" slack="1"/>
<pin id="272" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp1_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="4" slack="0"/>
<pin id="276" dir="0" index="1" bw="4" slack="0"/>
<pin id="277" dir="1" index="2" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp8_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="4" slack="0"/>
<pin id="282" dir="0" index="1" bw="4" slack="0"/>
<pin id="283" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp8/4 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp7_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="4" slack="0"/>
<pin id="288" dir="0" index="1" bw="4" slack="1"/>
<pin id="289" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/4 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp5_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="4" slack="0"/>
<pin id="294" dir="0" index="1" bw="4" slack="0"/>
<pin id="295" dir="1" index="2" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/4 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp11_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="4" slack="0"/>
<pin id="300" dir="0" index="1" bw="4" slack="0"/>
<pin id="301" dir="1" index="2" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp11/4 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp13_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="4" slack="0"/>
<pin id="306" dir="0" index="1" bw="4" slack="0"/>
<pin id="307" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp13/5 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp12_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="4" slack="0"/>
<pin id="312" dir="0" index="1" bw="4" slack="0"/>
<pin id="313" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp12/5 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="4" slack="2"/>
<pin id="318" dir="0" index="1" bw="4" slack="3"/>
<pin id="319" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp10_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="4" slack="1"/>
<pin id="322" dir="0" index="1" bw="4" slack="2"/>
<pin id="323" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp10/6 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp15_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="4" slack="1"/>
<pin id="326" dir="0" index="1" bw="4" slack="0"/>
<pin id="327" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp15/6 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp17_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="4" slack="0"/>
<pin id="332" dir="0" index="1" bw="4" slack="0"/>
<pin id="333" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp17/6 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp16_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="4" slack="0"/>
<pin id="338" dir="0" index="1" bw="4" slack="0"/>
<pin id="339" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp16/6 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp14_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="4" slack="0"/>
<pin id="344" dir="0" index="1" bw="4" slack="0"/>
<pin id="345" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp14/6 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp9_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="4" slack="0"/>
<pin id="350" dir="0" index="1" bw="4" slack="0"/>
<pin id="351" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp9/6 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_1_9_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="4" slack="0"/>
<pin id="356" dir="0" index="1" bw="4" slack="0"/>
<pin id="357" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1_9/6 "/>
</bind>
</comp>

<comp id="361" class="1005" name="a_V_addr_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="4" slack="1"/>
<pin id="363" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_V_addr "/>
</bind>
</comp>

<comp id="366" class="1005" name="b_V_addr_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="4" slack="1"/>
<pin id="368" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_V_addr "/>
</bind>
</comp>

<comp id="371" class="1005" name="a_V_addr_1_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="4" slack="1"/>
<pin id="373" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_V_addr_1 "/>
</bind>
</comp>

<comp id="376" class="1005" name="b_V_addr_1_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="4" slack="1"/>
<pin id="378" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_V_addr_1 "/>
</bind>
</comp>

<comp id="381" class="1005" name="b_V_load_1_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="4" slack="1"/>
<pin id="383" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_V_load_1 "/>
</bind>
</comp>

<comp id="386" class="1005" name="a_V_addr_2_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="4" slack="1"/>
<pin id="388" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_V_addr_2 "/>
</bind>
</comp>

<comp id="391" class="1005" name="b_V_addr_2_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="4" slack="1"/>
<pin id="393" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_V_addr_2 "/>
</bind>
</comp>

<comp id="396" class="1005" name="a_V_addr_3_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="4" slack="1"/>
<pin id="398" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_V_addr_3 "/>
</bind>
</comp>

<comp id="401" class="1005" name="b_V_addr_3_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="4" slack="1"/>
<pin id="403" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_V_addr_3 "/>
</bind>
</comp>

<comp id="406" class="1005" name="a_V_addr_4_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="4" slack="1"/>
<pin id="408" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_V_addr_4 "/>
</bind>
</comp>

<comp id="411" class="1005" name="b_V_addr_4_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="4" slack="1"/>
<pin id="413" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_V_addr_4 "/>
</bind>
</comp>

<comp id="416" class="1005" name="a_V_addr_5_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="4" slack="1"/>
<pin id="418" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_V_addr_5 "/>
</bind>
</comp>

<comp id="421" class="1005" name="b_V_addr_5_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="4" slack="1"/>
<pin id="423" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_V_addr_5 "/>
</bind>
</comp>

<comp id="426" class="1005" name="tmp1_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="4" slack="3"/>
<pin id="428" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="431" class="1005" name="a_V_addr_6_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="4" slack="1"/>
<pin id="433" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_V_addr_6 "/>
</bind>
</comp>

<comp id="436" class="1005" name="b_V_addr_6_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="4" slack="1"/>
<pin id="438" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_V_addr_6 "/>
</bind>
</comp>

<comp id="441" class="1005" name="a_V_addr_7_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="4" slack="1"/>
<pin id="443" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_V_addr_7 "/>
</bind>
</comp>

<comp id="446" class="1005" name="b_V_addr_7_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="4" slack="1"/>
<pin id="448" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_V_addr_7 "/>
</bind>
</comp>

<comp id="451" class="1005" name="tmp5_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="4" slack="2"/>
<pin id="453" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="tmp5 "/>
</bind>
</comp>

<comp id="456" class="1005" name="tmp11_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="4" slack="2"/>
<pin id="458" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="tmp11 "/>
</bind>
</comp>

<comp id="461" class="1005" name="a_V_addr_8_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="4" slack="1"/>
<pin id="463" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_V_addr_8 "/>
</bind>
</comp>

<comp id="466" class="1005" name="b_V_addr_8_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="4" slack="1"/>
<pin id="468" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_V_addr_8 "/>
</bind>
</comp>

<comp id="471" class="1005" name="a_V_addr_9_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="4" slack="1"/>
<pin id="473" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_V_addr_9 "/>
</bind>
</comp>

<comp id="476" class="1005" name="b_V_addr_9_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="4" slack="1"/>
<pin id="478" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_V_addr_9 "/>
</bind>
</comp>

<comp id="481" class="1005" name="tmp12_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="4" slack="1"/>
<pin id="483" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp12 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="40" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="4" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="54"><net_src comp="0" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="55"><net_src comp="6" pin="0"/><net_sink comp="49" pin=1"/></net>

<net id="56"><net_src comp="6" pin="0"/><net_sink comp="49" pin=2"/></net>

<net id="61"><net_src comp="49" pin="3"/><net_sink comp="57" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="6" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="62" pin=2"/></net>

<net id="74"><net_src comp="62" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="80"><net_src comp="0" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="82"><net_src comp="8" pin="0"/><net_sink comp="75" pin=2"/></net>

<net id="86"><net_src comp="75" pin="3"/><net_sink comp="57" pin=3"/></net>

<net id="92"><net_src comp="2" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="94"><net_src comp="8" pin="0"/><net_sink comp="87" pin=2"/></net>

<net id="98"><net_src comp="87" pin="3"/><net_sink comp="70" pin=3"/></net>

<net id="104"><net_src comp="0" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="106"><net_src comp="10" pin="0"/><net_sink comp="99" pin=2"/></net>

<net id="107"><net_src comp="99" pin="3"/><net_sink comp="57" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="6" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="116"><net_src comp="108" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="122"><net_src comp="0" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="124"><net_src comp="12" pin="0"/><net_sink comp="117" pin=2"/></net>

<net id="125"><net_src comp="117" pin="3"/><net_sink comp="57" pin=3"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="6" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="134"><net_src comp="126" pin="3"/><net_sink comp="70" pin=3"/></net>

<net id="140"><net_src comp="0" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="6" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="14" pin="0"/><net_sink comp="135" pin=2"/></net>

<net id="143"><net_src comp="135" pin="3"/><net_sink comp="57" pin=0"/></net>

<net id="149"><net_src comp="2" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="6" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="14" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="152"><net_src comp="144" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="158"><net_src comp="0" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="6" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="16" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="161"><net_src comp="153" pin="3"/><net_sink comp="57" pin=3"/></net>

<net id="167"><net_src comp="2" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="6" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="16" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="170"><net_src comp="162" pin="3"/><net_sink comp="70" pin=3"/></net>

<net id="176"><net_src comp="0" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="6" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="178"><net_src comp="18" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="179"><net_src comp="171" pin="3"/><net_sink comp="57" pin=0"/></net>

<net id="185"><net_src comp="2" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="6" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="18" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="188"><net_src comp="180" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="194"><net_src comp="0" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="6" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="196"><net_src comp="20" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="197"><net_src comp="189" pin="3"/><net_sink comp="57" pin=3"/></net>

<net id="203"><net_src comp="2" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="6" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="20" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="206"><net_src comp="198" pin="3"/><net_sink comp="70" pin=3"/></net>

<net id="212"><net_src comp="0" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="6" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="22" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="215"><net_src comp="207" pin="3"/><net_sink comp="57" pin=0"/></net>

<net id="221"><net_src comp="2" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="6" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="22" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="224"><net_src comp="216" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="230"><net_src comp="0" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="6" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="24" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="233"><net_src comp="225" pin="3"/><net_sink comp="57" pin=3"/></net>

<net id="239"><net_src comp="2" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="6" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="24" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="242"><net_src comp="234" pin="3"/><net_sink comp="70" pin=3"/></net>

<net id="246"><net_src comp="57" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="57" pin="5"/><net_sink comp="243" pin=0"/></net>

<net id="251"><net_src comp="70" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="70" pin="5"/><net_sink comp="248" pin=0"/></net>

<net id="256"><net_src comp="57" pin="5"/><net_sink comp="253" pin=0"/></net>

<net id="261"><net_src comp="243" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="248" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="253" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="70" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="263" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="278"><net_src comp="269" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="257" pin="2"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="70" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="57" pin="2"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="280" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="253" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="286" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="257" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="70" pin="5"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="57" pin="5"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="57" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="70" pin="5"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="304" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="70" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="328"><net_src comp="243" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="70" pin="2"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="70" pin="5"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="57" pin="5"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="330" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="57" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="336" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="324" pin="2"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="342" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="320" pin="2"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="348" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="316" pin="2"/><net_sink comp="354" pin=1"/></net>

<net id="360"><net_src comp="354" pin="2"/><net_sink comp="42" pin=2"/></net>

<net id="364"><net_src comp="49" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="57" pin=0"/></net>

<net id="369"><net_src comp="62" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="374"><net_src comp="75" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="57" pin=3"/></net>

<net id="379"><net_src comp="87" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="70" pin=3"/></net>

<net id="384"><net_src comp="70" pin="5"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="389"><net_src comp="99" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="57" pin=0"/></net>

<net id="394"><net_src comp="108" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="399"><net_src comp="117" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="57" pin=3"/></net>

<net id="404"><net_src comp="126" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="70" pin=3"/></net>

<net id="409"><net_src comp="135" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="57" pin=0"/></net>

<net id="414"><net_src comp="144" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="419"><net_src comp="153" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="57" pin=3"/></net>

<net id="424"><net_src comp="162" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="70" pin=3"/></net>

<net id="429"><net_src comp="274" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="434"><net_src comp="171" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="57" pin=0"/></net>

<net id="439"><net_src comp="180" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="444"><net_src comp="189" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="57" pin=3"/></net>

<net id="449"><net_src comp="198" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="70" pin=3"/></net>

<net id="454"><net_src comp="292" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="459"><net_src comp="298" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="464"><net_src comp="207" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="57" pin=0"/></net>

<net id="469"><net_src comp="216" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="474"><net_src comp="225" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="57" pin=3"/></net>

<net id="479"><net_src comp="234" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="70" pin=3"/></net>

<net id="484"><net_src comp="310" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="320" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V | {6 }
 - Input state : 
	Port: add : a_V | {1 2 3 4 5 6 }
	Port: add : b_V | {1 2 3 4 5 6 }
  - Chain level:
	State 1
		a_V_load : 1
		b_V_load : 1
		a_V_load_1 : 1
		b_V_load_1 : 1
	State 2
		a_V_load_2 : 1
		b_V_load_2 : 1
		a_V_load_3 : 1
		b_V_load_3 : 1
	State 3
		a_V_load_4 : 1
		b_V_load_4 : 1
		a_V_load_5 : 1
		b_V_load_5 : 1
		tmp4 : 1
		tmp3 : 2
		tmp1 : 3
	State 4
		a_V_load_6 : 1
		b_V_load_6 : 1
		a_V_load_7 : 1
		b_V_load_7 : 1
		tmp8 : 1
		tmp7 : 2
		tmp5 : 3
		tmp11 : 1
	State 5
		a_V_load_8 : 1
		b_V_load_8 : 1
		a_V_load_9 : 1
		b_V_load_9 : 1
		tmp13 : 1
		tmp12 : 2
	State 6
		tmp15 : 1
		tmp17 : 1
		tmp16 : 2
		tmp14 : 3
		tmp9 : 4
		tmp_1_9 : 5
		StgValue_91 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |        grp_fu_257       |    0    |    7    |
|          |       tmp4_fu_263       |    0    |    7    |
|          |       tmp3_fu_269       |    0    |    7    |
|          |       tmp1_fu_274       |    0    |    7    |
|          |       tmp8_fu_280       |    0    |    7    |
|          |       tmp7_fu_286       |    0    |    7    |
|          |       tmp5_fu_292       |    0    |    7    |
|          |       tmp11_fu_298      |    0    |    12   |
|    add   |       tmp13_fu_304      |    0    |    7    |
|          |       tmp12_fu_310      |    0    |    7    |
|          |        tmp_fu_316       |    0    |    7    |
|          |       tmp10_fu_320      |    0    |    7    |
|          |       tmp15_fu_324      |    0    |    7    |
|          |       tmp17_fu_330      |    0    |    7    |
|          |       tmp16_fu_336      |    0    |    7    |
|          |       tmp14_fu_342      |    0    |    7    |
|          |       tmp9_fu_348       |    0    |    7    |
|          |      tmp_1_9_fu_354     |    0    |    7    |
|----------|-------------------------|---------|---------|
|   write  | StgValue_91_write_fu_42 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   131   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|a_V_addr_1_reg_371|    4   |
|a_V_addr_2_reg_386|    4   |
|a_V_addr_3_reg_396|    4   |
|a_V_addr_4_reg_406|    4   |
|a_V_addr_5_reg_416|    4   |
|a_V_addr_6_reg_431|    4   |
|a_V_addr_7_reg_441|    4   |
|a_V_addr_8_reg_461|    4   |
|a_V_addr_9_reg_471|    4   |
| a_V_addr_reg_361 |    4   |
|b_V_addr_1_reg_376|    4   |
|b_V_addr_2_reg_391|    4   |
|b_V_addr_3_reg_401|    4   |
|b_V_addr_4_reg_411|    4   |
|b_V_addr_5_reg_421|    4   |
|b_V_addr_6_reg_436|    4   |
|b_V_addr_7_reg_446|    4   |
|b_V_addr_8_reg_466|    4   |
|b_V_addr_9_reg_476|    4   |
| b_V_addr_reg_366 |    4   |
|b_V_load_1_reg_381|    4   |
|      reg_243     |    4   |
|      reg_248     |    4   |
|      reg_253     |    4   |
|   tmp11_reg_456  |    4   |
|   tmp12_reg_481  |    4   |
|   tmp1_reg_426   |    4   |
|   tmp5_reg_451   |    4   |
+------------------+--------+
|       Total      |   112  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_57 |  p0  |  10  |   4  |   40   ||    47   |
| grp_access_fu_57 |  p3  |  10  |   4  |   40   ||    47   |
| grp_access_fu_70 |  p0  |  10  |   4  |   40   ||    47   |
| grp_access_fu_70 |  p3  |  10  |   4  |   40   ||    47   |
|      reg_243     |  p0  |   2  |   4  |    8   ||    9    |
|      reg_248     |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   176  ||  4.1656 ||   206   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   131  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   206  |
|  Register |    -   |   112  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   112  |   337  |
+-----------+--------+--------+--------+
