// Seed: 1809713790
`timescale 1 ps / 1ps
module module_0 ();
  logic id_0;
  logic id_1, id_2;
  type_7 id_3 (
      ({id_1, 1}) == id_4,
      1 ** id_0,
      id_2,
      1
  );
endmodule
