TimeQuest Timing Analyzer report for DE0_Nano
Wed Mar  9 01:47:56 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Setup: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Setup: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'
 17. Slow 1200mV 85C Model Hold: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 19. Slow 1200mV 85C Model Hold: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'
 20. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Recovery: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'
 22. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 23. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 24. Slow 1200mV 85C Model Recovery: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'
 25. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 26. Slow 1200mV 85C Model Removal: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'
 27. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 28. Slow 1200mV 85C Model Removal: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'
 29. Slow 1200mV 85C Model Metastability Summary
 30. Slow 1200mV 0C Model Fmax Summary
 31. Slow 1200mV 0C Model Setup Summary
 32. Slow 1200mV 0C Model Hold Summary
 33. Slow 1200mV 0C Model Recovery Summary
 34. Slow 1200mV 0C Model Removal Summary
 35. Slow 1200mV 0C Model Minimum Pulse Width Summary
 36. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 37. Slow 1200mV 0C Model Setup: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'
 38. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 39. Slow 1200mV 0C Model Setup: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'
 40. Slow 1200mV 0C Model Hold: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'
 41. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 42. Slow 1200mV 0C Model Hold: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'
 43. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 44. Slow 1200mV 0C Model Recovery: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'
 45. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 46. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 47. Slow 1200mV 0C Model Recovery: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'
 48. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 49. Slow 1200mV 0C Model Removal: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'
 50. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 51. Slow 1200mV 0C Model Removal: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'
 52. Slow 1200mV 0C Model Metastability Summary
 53. Fast 1200mV 0C Model Setup Summary
 54. Fast 1200mV 0C Model Hold Summary
 55. Fast 1200mV 0C Model Recovery Summary
 56. Fast 1200mV 0C Model Removal Summary
 57. Fast 1200mV 0C Model Minimum Pulse Width Summary
 58. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 59. Fast 1200mV 0C Model Setup: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'
 60. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 61. Fast 1200mV 0C Model Setup: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'
 62. Fast 1200mV 0C Model Hold: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'
 63. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 64. Fast 1200mV 0C Model Hold: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'
 65. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 66. Fast 1200mV 0C Model Recovery: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'
 67. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 68. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 69. Fast 1200mV 0C Model Recovery: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'
 70. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 71. Fast 1200mV 0C Model Removal: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'
 72. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 73. Fast 1200mV 0C Model Removal: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'
 74. Fast 1200mV 0C Model Metastability Summary
 75. Multicorner Timing Analysis Summary
 76. Board Trace Model Assignments
 77. Input Transition Times
 78. Signal Integrity Metrics (Slow 1200mv 0c Model)
 79. Signal Integrity Metrics (Slow 1200mv 85c Model)
 80. Signal Integrity Metrics (Fast 1200mv 0c Model)
 81. Setup Transfers
 82. Hold Transfers
 83. Recovery Transfers
 84. Removal Transfers
 85. Report TCCS
 86. Report RSKM
 87. Unconstrained Paths Summary
 88. Clock Status Summary
 89. Unconstrained Input Ports
 90. Unconstrained Output Ports
 91. Unconstrained Input Ports
 92. Unconstrained Output Ports
 93. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; DE0_Nano                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.38        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  37.5%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                       ;
+---------------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                                   ; Status ; Read at                  ;
+---------------------------------------------------------------------------------+--------+--------------------------+
; DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.sdc                  ; OK     ; Wed Mar  9 01:47:50 2016 ;
; DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc ; OK     ; Wed Mar  9 01:47:50 2016 ;
; DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.sdc                        ; OK     ; Wed Mar  9 01:47:50 2016 ;
; DE0_Nano.SDC                                                                    ; OK     ; Wed Mar  9 01:47:50 2016 ;
+---------------------------------------------------------------------------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------+------------------------------------------------+
; Clock Name                                 ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                       ; Targets                                        ;
+--------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------+------------------------------------------------+
; altera_reserved_tck                        ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                              ; { altera_reserved_tck }                        ;
; CLOCK_50                                   ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                              ; { CLOCK_50 }                                   ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Generated ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|inclk[0] ; { DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] } ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[1] ; Generated ; 20.000  ; 50.0 MHz  ; -5.000 ; 5.000  ; 50.00      ; 1         ; 1           ; -90.0 ;        ;           ;            ; false    ; CLOCK_50 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|inclk[0] ; { DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[1] } ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Generated ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|inclk[0] ; { DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] } ;
+--------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                               ;
+------------+-----------------+--------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                 ; Note ;
+------------+-----------------+--------------------------------------------+------+
; 65.71 MHz  ; 65.71 MHz       ; CLOCK_50                                   ;      ;
; 81.53 MHz  ; 81.53 MHz       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;      ;
; 82.85 MHz  ; 82.85 MHz       ; altera_reserved_tck                        ;      ;
; 194.78 MHz ; 194.78 MHz      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;      ;
+------------+-----------------+--------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                 ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; CLOCK_50                                   ; 4.782  ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 7.735  ; 0.000         ;
; altera_reserved_tck                        ; 43.965 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 94.866 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                 ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.254 ; 0.000         ;
; CLOCK_50                                   ; 0.303 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.342 ; 0.000         ;
; altera_reserved_tck                        ; 0.358 ; 0.000         ;
+--------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                              ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 14.352 ; 0.000         ;
; CLOCK_50                                   ; 15.877 ; 0.000         ;
; altera_reserved_tck                        ; 47.561 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 96.700 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                              ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; altera_reserved_tck                        ; 0.884 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 2.048 ; 0.000         ;
; CLOCK_50                                   ; 2.115 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 2.733 ; 0.000         ;
+--------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                   ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; CLOCK_50                                   ; 9.483  ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 9.696  ; 0.000         ;
; altera_reserved_tck                        ; 49.495 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 49.743 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                              ;
+-------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.782 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.169      ; 15.415     ;
; 4.858 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.167      ; 15.337     ;
; 4.858 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.167      ; 15.337     ;
; 4.899 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.169      ; 15.298     ;
; 4.912 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 15.284     ;
; 4.912 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 15.284     ;
; 4.913 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a12~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.163      ; 15.278     ;
; 4.913 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a12~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.163      ; 15.278     ;
; 4.932 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.169      ; 15.265     ;
; 4.943 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.161      ; 15.246     ;
; 4.943 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.161      ; 15.246     ;
; 4.975 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.167      ; 15.220     ;
; 5.029 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 15.167     ;
; 5.030 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a12~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.163      ; 15.161     ;
; 5.053 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.162      ; 15.137     ;
; 5.060 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.161      ; 15.129     ;
; 5.076 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a14~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.169      ; 15.121     ;
; 5.085 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a9~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.166      ; 15.109     ;
; 5.085 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a9~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.166      ; 15.109     ;
; 5.093 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a13~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.164      ; 15.099     ;
; 5.093 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a13~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.164      ; 15.099     ;
; 5.094 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a13~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.165      ; 15.099     ;
; 5.101 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a0~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.169      ; 15.096     ;
; 5.106 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a11~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.170      ; 15.092     ;
; 5.147 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 15.049     ;
; 5.170 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.162      ; 15.020     ;
; 5.174 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a5~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.167      ; 15.021     ;
; 5.175 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a10~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.176      ; 15.029     ;
; 5.182 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a4~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.163      ; 15.009     ;
; 5.182 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a4~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.163      ; 15.009     ;
; 5.193 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a14~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.169      ; 15.004     ;
; 5.202 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a9~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.166      ; 14.992     ;
; 5.203 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.162      ; 14.987     ;
; 5.205 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a12~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.164      ; 14.987     ;
; 5.209 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.161      ; 14.980     ;
; 5.209 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.161      ; 14.980     ;
; 5.210 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a13~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.164      ; 14.982     ;
; 5.211 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a13~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.165      ; 14.982     ;
; 5.218 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a0~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.169      ; 14.979     ;
; 5.222 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a9~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.167      ; 14.973     ;
; 5.223 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a11~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.170      ; 14.975     ;
; 5.226 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a14~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.169      ; 14.971     ;
; 5.244 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.192      ; 14.976     ;
; 5.244 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a13~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.165      ; 14.949     ;
; 5.244 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.192      ; 14.976     ;
; 5.251 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a0~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.169      ; 14.946     ;
; 5.256 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a11~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.170      ; 14.942     ;
; 5.264 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 14.932     ;
; 5.291 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a5~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.167      ; 14.904     ;
; 5.292 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a10~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.176      ; 14.912     ;
; 5.297 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 14.899     ;
; 5.299 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a4~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.163      ; 14.892     ;
; 5.307 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a4~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.189      ; 14.910     ;
; 5.313 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a14~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 14.883     ;
; 5.313 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a14~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 14.883     ;
; 5.319 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.193      ; 14.902     ;
; 5.320 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a11~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.169      ; 14.877     ;
; 5.320 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a11~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.169      ; 14.877     ;
; 5.322 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a12~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.164      ; 14.870     ;
; 5.324 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a5~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.167      ; 14.871     ;
; 5.325 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a10~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.176      ; 14.879     ;
; 5.326 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.161      ; 14.863     ;
; 5.338 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a0~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 14.858     ;
; 5.338 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a0~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 14.858     ;
; 5.339 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a9~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.167      ; 14.856     ;
; 5.353 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.193      ; 14.868     ;
; 5.355 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a12~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.164      ; 14.837     ;
; 5.361 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.192      ; 14.859     ;
; 5.370 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.192      ; 14.850     ;
; 5.370 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.192      ; 14.850     ;
; 5.372 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a9~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.167      ; 14.823     ;
; 5.381 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.162      ; 14.809     ;
; 5.411 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a5~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.166      ; 14.783     ;
; 5.411 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a5~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.166      ; 14.783     ;
; 5.412 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a13~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 14.784     ;
; 5.412 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a10~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.175      ; 14.791     ;
; 5.412 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a10~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.175      ; 14.791     ;
; 5.424 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a4~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.189      ; 14.793     ;
; 5.430 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a14~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 14.766     ;
; 5.432 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a4~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.164      ; 14.760     ;
; 5.436 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.193      ; 14.785     ;
; 5.437 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a11~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.169      ; 14.760     ;
; 5.449 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a12~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.189      ; 14.768     ;
; 5.455 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a0~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 14.741     ;
; 5.457 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a4~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.189      ; 14.760     ;
; 5.469 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.193      ; 14.752     ;
; 5.470 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.193      ; 14.751     ;
; 5.478 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a1~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.178      ; 14.728     ;
; 5.485 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.158      ; 14.701     ;
; 5.485 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.158      ; 14.701     ;
; 5.487 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.192      ; 14.733     ;
; 5.490 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a8~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.188      ; 14.726     ;
; 5.495 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.159      ; 14.692     ;
; 5.498 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.162      ; 14.692     ;
; 5.503 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.193      ; 14.718     ;
; 5.528 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a5~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.166      ; 14.666     ;
; 5.529 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a13~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 14.667     ;
; 5.529 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a10~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.175      ; 14.674     ;
; 5.531 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.162      ; 14.659     ;
; 5.544 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a4~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.188      ; 14.672     ;
+-------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                      ; To Node                                                                     ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 7.735 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.062     ; 12.198     ;
; 7.784 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[4]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.062     ; 12.149     ;
; 7.898 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.062     ; 12.035     ;
; 7.956 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.064     ; 11.975     ;
; 7.971 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.062     ; 11.962     ;
; 7.976 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[4]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[3]~reg0  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 11.962     ;
; 7.976 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[4]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[1]~reg0  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 11.962     ;
; 7.976 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[4]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[12]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 11.962     ;
; 7.976 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[4]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[30]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 11.962     ;
; 7.982 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.062     ; 11.951     ;
; 7.983 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[3]~reg0  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 11.955     ;
; 7.983 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[1]~reg0  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 11.955     ;
; 7.983 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[12]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 11.955     ;
; 7.983 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[30]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 11.955     ;
; 8.003 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[31]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 11.914     ;
; 8.003 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[25]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 11.914     ;
; 8.003 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[10]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 11.914     ;
; 8.003 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[18]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 11.914     ;
; 8.003 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[29]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 11.914     ;
; 8.003 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[24]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 11.914     ;
; 8.003 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[22]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 11.914     ;
; 8.014 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[4]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[31]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 11.903     ;
; 8.014 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[4]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[25]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 11.903     ;
; 8.014 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[4]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[10]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 11.903     ;
; 8.014 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[4]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[18]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 11.903     ;
; 8.014 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[4]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[29]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 11.903     ;
; 8.014 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[4]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[24]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 11.903     ;
; 8.014 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[4]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[22]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 11.903     ;
; 8.014 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.063     ; 11.918     ;
; 8.017 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[15] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.062     ; 11.916     ;
; 8.114 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.062     ; 11.819     ;
; 8.146 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[3]~reg0  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 11.792     ;
; 8.146 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[1]~reg0  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 11.792     ;
; 8.146 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[12]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 11.792     ;
; 8.146 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[30]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 11.792     ;
; 8.148 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[3]~reg0  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 11.788     ;
; 8.148 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[1]~reg0  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 11.788     ;
; 8.148 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[12]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 11.788     ;
; 8.148 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[30]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 11.788     ;
; 8.164 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[1]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.064     ; 11.767     ;
; 8.166 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[31]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 11.751     ;
; 8.166 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[25]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 11.751     ;
; 8.166 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[10]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 11.751     ;
; 8.166 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[18]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 11.751     ;
; 8.166 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[29]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 11.751     ;
; 8.166 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[24]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 11.751     ;
; 8.166 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[22]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 11.751     ;
; 8.175 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[3]~reg0  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 11.763     ;
; 8.175 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[1]~reg0  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 11.763     ;
; 8.175 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[12]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 11.763     ;
; 8.175 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[30]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 11.763     ;
; 8.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[31]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.080     ; 11.729     ;
; 8.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[25]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.080     ; 11.729     ;
; 8.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[10]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.080     ; 11.729     ;
; 8.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[18]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.080     ; 11.729     ;
; 8.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[29]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.080     ; 11.729     ;
; 8.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[24]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.080     ; 11.729     ;
; 8.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[22]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.080     ; 11.729     ;
; 8.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[0]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.063     ; 11.746     ;
; 8.209 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[15] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[3]~reg0  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 11.729     ;
; 8.209 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[15] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[1]~reg0  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 11.729     ;
; 8.209 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[15] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[12]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 11.729     ;
; 8.209 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[15] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[30]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 11.729     ;
; 8.213 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[31]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 11.704     ;
; 8.213 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[25]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 11.704     ;
; 8.213 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[10]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 11.704     ;
; 8.213 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[18]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 11.704     ;
; 8.213 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[29]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 11.704     ;
; 8.213 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[24]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 11.704     ;
; 8.213 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[22]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 11.704     ;
; 8.219 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[3]~reg0  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 11.719     ;
; 8.219 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[1]~reg0  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 11.719     ;
; 8.219 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[12]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 11.719     ;
; 8.219 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[30]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 11.719     ;
; 8.239 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[31]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 11.678     ;
; 8.239 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[25]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 11.678     ;
; 8.239 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[10]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 11.678     ;
; 8.239 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[18]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 11.678     ;
; 8.239 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[29]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 11.678     ;
; 8.239 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[24]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 11.678     ;
; 8.239 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[22]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 11.678     ;
; 8.247 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[15] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[31]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 11.670     ;
; 8.247 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[15] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[25]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 11.670     ;
; 8.247 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[15] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[10]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 11.670     ;
; 8.247 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[15] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[18]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 11.670     ;
; 8.247 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[15] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[29]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 11.670     ;
; 8.247 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[15] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[24]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 11.670     ;
; 8.247 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[15] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[22]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 11.670     ;
; 8.247 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[5]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.063     ; 11.685     ;
; 8.262 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[3]~reg0  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.058     ; 11.675     ;
; 8.262 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[1]~reg0  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.058     ; 11.675     ;
; 8.262 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[12]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.058     ; 11.675     ;
; 8.262 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[30]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.058     ; 11.675     ;
; 8.262 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.063     ; 11.670     ;
; 8.282 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[31]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.079     ; 11.634     ;
; 8.282 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[25]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.079     ; 11.634     ;
; 8.282 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[10]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.079     ; 11.634     ;
; 8.282 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[18]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.079     ; 11.634     ;
; 8.282 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[29]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.079     ; 11.634     ;
; 8.282 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[24]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.079     ; 11.634     ;
+-------+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 43.965 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 6.222      ;
; 44.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 6.168      ;
; 44.039 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 6.152      ;
; 44.146 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 6.054      ;
; 44.225 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.202      ; 5.972      ;
; 44.539 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.204      ; 5.660      ;
; 44.656 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.203      ; 5.542      ;
; 44.888 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.199      ; 5.306      ;
; 44.928 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[0]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.189      ; 5.256      ;
; 44.972 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 5.228      ;
; 44.977 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 5.223      ;
; 45.089 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 5.099      ;
; 45.103 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 5.097      ;
; 45.134 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 5.066      ;
; 45.241 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 4.959      ;
; 45.349 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.198      ; 4.844      ;
; 45.464 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 4.736      ;
; 45.523 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.170      ; 4.642      ;
; 45.540 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.188      ; 4.643      ;
; 45.828 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.191      ; 4.358      ;
; 46.079 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 4.108      ;
; 46.126 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.191      ; 4.060      ;
; 46.305 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[0]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 3.884      ;
; 46.499 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.197      ; 3.693      ;
; 46.559 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.174      ; 3.610      ;
; 46.620 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[1]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 3.569      ;
; 46.744 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.182      ; 3.433      ;
; 46.755 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.191      ; 3.431      ;
; 46.815 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.206      ; 3.386      ;
; 46.952 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.198      ; 3.241      ;
; 47.148 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 3.048      ;
; 47.392 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.174      ; 2.777      ;
; 47.495 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 2.694      ;
; 47.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.202      ; 2.694      ;
; 47.639 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 2.557      ;
; 47.757 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 2.430      ;
; 47.780 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.202      ; 2.417      ;
; 47.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 2.364      ;
; 47.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 2.196      ;
; 48.262 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 1.928      ;
; 49.340 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.199      ; 0.854      ;
; 93.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[25]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.744      ;
; 93.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[17]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.744      ;
; 93.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[16]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.744      ;
; 93.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[24]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.744      ;
; 93.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[23]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.744      ;
; 93.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[22]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.744      ;
; 93.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[21]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.744      ;
; 93.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[20]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.744      ;
; 93.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[19]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.744      ;
; 93.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[18]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.744      ;
; 93.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[26]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.494      ;
; 93.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[34]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.494      ;
; 93.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[27]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.494      ;
; 93.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[29]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.494      ;
; 93.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[32]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.494      ;
; 93.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[33]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.494      ;
; 93.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[28]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.494      ;
; 93.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[30]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.494      ;
; 93.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[4]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.406      ;
; 93.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[3]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.406      ;
; 93.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[2]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.406      ;
; 93.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[1]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.406      ;
; 93.639 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[25]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.250      ;
; 93.639 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[17]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.250      ;
; 93.639 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[16]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.250      ;
; 93.639 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[24]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.250      ;
; 93.639 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[23]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.250      ;
; 93.639 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[22]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.250      ;
; 93.639 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[21]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.250      ;
; 93.639 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[20]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.250      ;
; 93.639 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[19]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.250      ;
; 93.639 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[18]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.250      ;
; 93.857 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[35]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.050      ;
; 93.857 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[15]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.050      ;
; 93.857 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.050      ;
; 93.863 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[10]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.045      ;
; 93.866 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[4]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.042      ;
; 93.882 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_valid                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.031      ;
; 93.882 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.031      ;
; 93.882 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[0]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.031      ;
; 93.882 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|read                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.031      ;
; 93.882 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|read_req                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.031      ;
; 93.884 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[8]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.024      ;
; 93.895 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.017      ;
; 93.895 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[7]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.017      ;
; 93.895 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[6]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.017      ;
; 93.895 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[5]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.017      ;
; 93.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[26]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.991      ;
; 93.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[34]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.991      ;
; 93.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[27]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.991      ;
; 93.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[29]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.991      ;
; 93.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[32]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.991      ;
; 93.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[33]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.991      ;
; 93.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[28]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.991      ;
; 93.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[30]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.991      ;
; 93.907 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[4]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.003      ;
; 93.907 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[3]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.003      ;
; 93.907 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[2]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.003      ;
; 93.907 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[1]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.003      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                      ; To Node                                                                         ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 94.866 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.067      ;
; 94.866 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.067      ;
; 94.866 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.067      ;
; 94.866 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.067      ;
; 94.866 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[4]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.067      ;
; 94.866 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.067      ;
; 94.866 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.067      ;
; 94.866 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.067      ;
; 94.866 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[8]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.067      ;
; 94.866 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[9]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.067      ;
; 94.866 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[10] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.067      ;
; 94.866 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.067      ;
; 94.866 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.067      ;
; 94.866 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.067      ;
; 94.866 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.067      ;
; 94.866 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.067      ;
; 94.894 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.039      ;
; 94.894 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.039      ;
; 94.894 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.039      ;
; 94.894 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.039      ;
; 94.894 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[4]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.039      ;
; 94.894 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.039      ;
; 94.894 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.039      ;
; 94.894 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.039      ;
; 94.894 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[8]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.039      ;
; 94.894 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[9]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.039      ;
; 94.894 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[10] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.039      ;
; 94.894 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.039      ;
; 94.894 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.039      ;
; 94.894 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.039      ;
; 94.894 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.039      ;
; 94.894 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 5.039      ;
; 94.902 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[19] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.032      ;
; 94.902 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.032      ;
; 94.902 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.032      ;
; 94.902 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.032      ;
; 94.902 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[30] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.032      ;
; 94.902 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[20] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.032      ;
; 94.902 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.032      ;
; 94.902 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[22] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.032      ;
; 94.902 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[24] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.032      ;
; 94.902 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[25] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.032      ;
; 94.902 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[26] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.032      ;
; 94.902 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[27] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.032      ;
; 94.902 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[28] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.032      ;
; 94.902 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[29] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.032      ;
; 94.902 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[31] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.032      ;
; 94.902 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[23] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.032      ;
; 94.930 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[19] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.004      ;
; 94.930 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.004      ;
; 94.930 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.004      ;
; 94.930 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.004      ;
; 94.930 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[30] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.004      ;
; 94.930 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[20] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.004      ;
; 94.930 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.004      ;
; 94.930 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[22] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.004      ;
; 94.930 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[24] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.004      ;
; 94.930 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[25] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.004      ;
; 94.930 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[26] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.004      ;
; 94.930 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[27] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.004      ;
; 94.930 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[28] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.004      ;
; 94.930 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[29] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.004      ;
; 94.930 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[31] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.004      ;
; 94.930 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[23] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 5.004      ;
; 95.009 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 4.924      ;
; 95.009 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 4.924      ;
; 95.009 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 4.924      ;
; 95.009 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 4.924      ;
; 95.009 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[4]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 4.924      ;
; 95.009 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 4.924      ;
; 95.009 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 4.924      ;
; 95.009 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 4.924      ;
; 95.009 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[8]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 4.924      ;
; 95.009 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[9]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 4.924      ;
; 95.009 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[10] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 4.924      ;
; 95.009 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 4.924      ;
; 95.009 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 4.924      ;
; 95.009 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 4.924      ;
; 95.009 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 4.924      ;
; 95.009 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 4.924      ;
; 95.045 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[19] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 4.889      ;
; 95.045 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 4.889      ;
; 95.045 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 4.889      ;
; 95.045 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 4.889      ;
; 95.045 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[30] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 4.889      ;
; 95.045 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[20] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 4.889      ;
; 95.045 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 4.889      ;
; 95.045 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[22] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 4.889      ;
; 95.045 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[24] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 4.889      ;
; 95.045 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[25] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 4.889      ;
; 95.045 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[26] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 4.889      ;
; 95.045 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[27] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 4.889      ;
; 95.045 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[28] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 4.889      ;
; 95.045 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[29] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 4.889      ;
; 95.045 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[31] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 4.889      ;
; 95.045 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[23] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 4.889      ;
; 95.077 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 4.856      ;
; 95.077 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 4.856      ;
; 95.077 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 4.856      ;
; 95.077 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 4.856      ;
+--------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                       ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.254 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[0]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.388      ; 0.829      ;
; 0.280 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[14]                                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.388      ; 0.855      ;
; 0.292 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[1]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.386      ; 0.865      ;
; 0.295 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|M_bht_ptr_unfiltered[7]                                                                                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_bht_module:DE0_LT24_SOPC_CPU_bht|altsyncram:the_altsyncram|altsyncram_s1h1:auto_generated|ram_block1a0~porta_address_reg0                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 0.866      ;
; 0.306 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_wr_data[28]                                                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.385      ; 0.878      ;
; 0.307 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.379      ; 0.873      ;
; 0.308 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 0.873      ;
; 0.309 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|M_bht_ptr_unfiltered[3]                                                                                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_bht_module:DE0_LT24_SOPC_CPU_bht|altsyncram:the_altsyncram|altsyncram_s1h1:auto_generated|ram_block1a0~porta_address_reg0                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.369      ; 0.865      ;
; 0.310 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 0.875      ;
; 0.313 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_wr_data[12]                                                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.398      ; 0.898      ;
; 0.315 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 0.880      ;
; 0.316 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dst_regnum_from_M[4]                                                                                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_register_bank_b_module:DE0_LT24_SOPC_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_tfg1:auto_generated|ram_block1a0~porta_address_reg0                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 0.881      ;
; 0.317 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|M_bht_ptr_unfiltered[4]                                                                                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_bht_module:DE0_LT24_SOPC_CPU_bht|altsyncram:the_altsyncram|altsyncram_s1h1:auto_generated|ram_block1a0~porta_address_reg0                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 0.882      ;
; 0.320 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[7]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.388      ; 0.895      ;
; 0.321 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[12]                                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.388      ; 0.896      ;
; 0.321 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_wr_data[10]                                                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.398      ; 0.906      ;
; 0.322 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[5]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.386      ; 0.895      ;
; 0.323 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_st_data[17]                                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_data_module:DE0_LT24_SOPC_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a17~porta_datain_reg0                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.385      ; 0.895      ;
; 0.323 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 0.888      ;
; 0.324 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_line[4]                                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_address_reg0                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.382      ; 0.893      ;
; 0.325 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_dp_offset[1]                                                                                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.379      ; 0.891      ;
; 0.325 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|M_bht_ptr_unfiltered[2]                                                                                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_bht_module:DE0_LT24_SOPC_CPU_bht|altsyncram:the_altsyncram|altsyncram_s1h1:auto_generated|ram_block1a0~porta_address_reg0                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 0.890      ;
; 0.326 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_st_data[23]                                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_data_module:DE0_LT24_SOPC_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a17~porta_datain_reg0                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.385      ; 0.898      ;
; 0.331 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[8]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.388      ; 0.906      ;
; 0.332 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_wr_data[1]                                                                                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.398      ; 0.917      ;
; 0.333 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_wr_data[25]                                                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.385      ; 0.905      ;
; 0.333 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[13]                                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.388      ; 0.908      ;
; 0.337 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_wr_data[17]                                                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.398      ; 0.922      ;
; 0.337 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_wr_data[20]                                                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.398      ; 0.922      ;
; 0.338 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_wr_data[22]                                                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.398      ; 0.923      ;
; 0.341 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_wr_data[5]                                                                                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.398      ; 0.926      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dst_regnum_from_M[4]                                                                                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_register_bank_a_module:DE0_LT24_SOPC_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_sfg1:auto_generated|ram_block1a0~porta_address_reg0                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.376      ; 0.907      ;
; 0.348 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_wr_offset[0]                                                                                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_address_reg0                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.379      ; 0.914      ;
; 0.350 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[0]                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.379      ; 0.916      ;
; 0.351 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dst_regnum_from_M[1]                                                                                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_register_bank_a_module:DE0_LT24_SOPC_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_sfg1:auto_generated|ram_block1a0~porta_address_reg0                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.377      ; 0.915      ;
; 0.352 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 0.917      ;
; 0.354 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dst_regnum_from_M[2]                                                                                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_register_bank_a_module:DE0_LT24_SOPC_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_sfg1:auto_generated|ram_block1a0~porta_address_reg0                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.376      ; 0.917      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|DE0_LT24_SOPC_SDRAM_input_efifo_module:the_DE0_LT24_SOPC_SDRAM_input_efifo_module|wr_address                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|DE0_LT24_SOPC_SDRAM_input_efifo_module:the_DE0_LT24_SOPC_SDRAM_input_efifo_module|wr_address                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|DE0_LT24_SOPC_SDRAM_input_efifo_module:the_DE0_LT24_SOPC_SDRAM_input_efifo_module|rd_address                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|DE0_LT24_SOPC_SDRAM_input_efifo_module:the_DE0_LT24_SOPC_SDRAM_input_efifo_module|rd_address                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|DE0_LT24_SOPC_SDRAM_input_efifo_module:the_DE0_LT24_SOPC_SDRAM_input_efifo_module|entries[1]                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|DE0_LT24_SOPC_SDRAM_input_efifo_module:the_DE0_LT24_SOPC_SDRAM_input_efifo_module|entries[1]                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|DE0_LT24_SOPC_SDRAM_input_efifo_module:the_DE0_LT24_SOPC_SDRAM_input_efifo_module|entries[0]                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|DE0_LT24_SOPC_SDRAM_input_efifo_module:the_DE0_LT24_SOPC_SDRAM_input_efifo_module|entries[0]                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_cmd[3]                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_cmd[3]                                                                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|m_state.000000001                                                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|m_state.000000001                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|m_count[1]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|m_count[1]                                                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|active_cs_n                                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|active_cs_n                                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|m_next.010000000                                                                                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|m_next.010000000                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|ack_refresh_request                                                                                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|ack_refresh_request                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|refresh_request                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|refresh_request                                                                                                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|init_done                                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|init_done                                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_next.101                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_next.101                                                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_state.101                                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_state.101                                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_count[0]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_count[0]                                                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_count[2]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_count[2]                                                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_count[1]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_count[1]                                                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_cmd[1]                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_cmd[1]                                                                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_cmd[0]                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_cmd[0]                                                                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_cmd[2]                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_cmd[2]                                                                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_next.000                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_next.000                                                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_state.000                                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_state.000                                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_refs[2]                                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_refs[2]                                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_refs[0]                                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_refs[0]                                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_refs[1]                                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_refs[1]                                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_wr_offset[1]                                                                                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_wr_offset[1]                                                                                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_wr_offset[2]                                                                                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_wr_offset[2]                                                                                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_read~reg0                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_read~reg0                                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][90]                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][90]                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][48]                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][48]                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_busy_s1_agent_rsp_fifo|mem_used[1]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_busy_s1_agent_rsp_fifo|mem_used[1]                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_busy_s1_agent_rsp_fifo|mem_used[0]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_busy_s1_agent_rsp_fifo|mem_used[0]                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_busy_s1_agent_rsp_fifo|mem[1][108]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_busy_s1_agent_rsp_fifo|mem[1][108]                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_busy_s1_agent_rsp_fifo|mem[0][108]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_busy_s1_agent_rsp_fifo|mem[0][108]                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem_used[0]                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem_used[0]                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][84]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][84]                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][66]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][66]                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_lcd_rstn_s1_agent_rsp_fifo|mem_used[0]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_lcd_rstn_s1_agent_rsp_fifo|mem_used[0]                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_lcd_rstn_s1_agent_rsp_fifo|mem_used[1]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_lcd_rstn_s1_agent_rsp_fifo|mem_used[1]                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_lcd_rstn_s1_translator|wait_latency_counter[1]                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_lcd_rstn_s1_translator|wait_latency_counter[1]                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_lcd_rstn_s1_agent_rsp_fifo|mem[1][108]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_lcd_rstn_s1_agent_rsp_fifo|mem[1][108]                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_lcd_rstn_s1_agent_rsp_fifo|mem[0][108]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_lcd_rstn_s1_agent_rsp_fifo|mem[0][108]                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7]                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7]                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[11]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[11]                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[0]                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[0]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|has_pending_responses                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|has_pending_responses                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[12]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[12]                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[14]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[14]                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[13]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[13]                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[10]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[10]                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[9]                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[9]                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[8]                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[8]                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[6]                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[6]                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[5]                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[5]                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.303 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4r14:auto_generated|ram_block1a0~porta_address_reg0                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.379      ; 0.869      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem_used[0]                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem_used[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem_used[1]                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem_used[1]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][4]                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][4]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][6]                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][6]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][13]                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][13]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][14]                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][14]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][12]                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][12]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][7]                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][7]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][11]                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][11]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][15]                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][15]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem_used[0]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem_used[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem_used[1]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem_used[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][0]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem[0][0]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem[0][0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem[1][0]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem[1][0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][5]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][5]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rsp_fifo|mem_used[1]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rsp_fifo|mem_used[1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rsp_fifo|mem_used[0]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rsp_fifo|mem_used[0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem_used[0]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem_used[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem_used[1]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem_used[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rsp_fifo|mem[1][107]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rsp_fifo|mem[1][107]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][7]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][7]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem_used[0]                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem_used[0]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem_used[1]                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem_used[1]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][4]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][4]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][6]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][6]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][13]                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][13]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][12]                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][12]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][0]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][5]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][5]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][7]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][7]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][15]                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][15]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[1]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[3]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[3]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[4]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[4]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[7]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[7]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.346 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_buffer_flag_s1_translator|wait_latency_counter[0]                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_buffer_flag_s1_translator|wait_latency_counter[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.580      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][19]                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][19]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|MyCycloneSPI:cyclonespi|avs_s0_waitrequest_reg                                                                                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|MyCycloneSPI:cyclonespi|avs_s0_waitrequest_reg                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|MyCycloneSPI:cyclonespi|MySPI:SPI_inst|SPI_data[7]                                                                                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|MyCycloneSPI:cyclonespi|MySPI:SPI_inst|SPI_data[7]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|MyCycloneSPI:cyclonespi|MySPI:SPI_inst|SPI_counter[1]                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|MyCycloneSPI:cyclonespi|MySPI:SPI_inst|SPI_counter[1]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|MyCycloneSPI:cyclonespi|MySPI:SPI_inst|SPI_state.S_Addr_11                                                                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|MyCycloneSPI:cyclonespi|MySPI:SPI_inst|SPI_state.S_Addr_11                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|MyCycloneSPI:cyclonespi|MySPI:SPI_inst|SPI_state.S_Data_11                                                                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|MyCycloneSPI:cyclonespi|MySPI:SPI_inst|SPI_state.S_Data_11                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|address_reg[1]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|address_reg[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][57]                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][57]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; LT24_buffer:lt24_buf|lt24_finish_reg                                                                                                                                                                                                         ; LT24_buffer:lt24_buf|lt24_finish_reg                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_ALT_PLL:alt_pll|pfdena_reg                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_ALT_PLL:alt_pll|pfdena_reg                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem[1][107]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem[1][107]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][90]                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][90]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][1]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][3]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][3]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][4]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][4]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][6]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][6]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_LCD_RSTN:lt24_buffer_flag|data_out                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_LCD_RSTN:lt24_buffer_flag|data_out                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rsp_fifo|mem_used[0]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rsp_fifo|mem_used[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rsp_fifo|mem_used[1]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rsp_fifo|mem_used[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_buffer_flag_s1_translator|wait_latency_counter[1]                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_buffer_flag_s1_translator|wait_latency_counter[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rsp_fifo|mem[1][107]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rsp_fifo|mem[1][107]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|MyCycloneSPI:cyclonespi|irq_count[1]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|MyCycloneSPI:cyclonespi|irq_count[1]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|MyCycloneSPI:cyclonespi|irq_count[0]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|MyCycloneSPI:cyclonespi|irq_count[0]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.591      ;
; 0.358 ; LT24_buffer:lt24_buf|Counter_Reg[1]                                                                                                                                                                                                          ; LT24_buffer:lt24_buf|Counter_Reg[1]                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LT24_buffer:lt24_buf|Counter_Reg[0]                                                                                                                                                                                                          ; LT24_buffer:lt24_buf|Counter_Reg[0]                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[15]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[15]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem_used[1]                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem_used[1]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem_used[0]                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem_used[0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[11]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[11]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[12]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[12]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[14]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[14]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[13]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[13]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[10]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[10]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[9]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[9]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[8]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[8]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[6]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[6]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[5]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[5]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[2]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[2]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[0]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][87]                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][87]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][89]                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][89]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|use_reg                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|use_reg                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|count[0]                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|count[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][54]                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][54]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][55]                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][55]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[0][0]                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[0][0]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][0]                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][0]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                       ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.342 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][108]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][108]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.078      ; 0.577      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[0]                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[0]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[1]                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[1]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.076      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][0]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][0]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][107]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][107]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][0]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][0]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][108]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][108]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][15]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][15]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][107]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][107]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|timeout_occurred                                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|timeout_occurred                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][0]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][1]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][2]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][2]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][3]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][3]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][4]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][4]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][5]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][5]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][6]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][6]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][8]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][8]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][9]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][9]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][10]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][10]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][13]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][13]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][14]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][14]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][12]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][12]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][11]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][11]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][7]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][7]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][107]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][107]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.360 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.580      ;
; 0.360 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.580      ;
; 0.360 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.076      ; 0.593      ;
; 0.360 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ctrl_avalon_slave_0_translator|wait_latency_counter[0]                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ctrl_avalon_slave_0_translator|wait_latency_counter[0]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.580      ;
; 0.364 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][108]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.078      ; 0.599      ;
; 0.370 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.076      ; 0.603      ;
; 0.371 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.592      ;
; 0.372 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.592      ;
; 0.373 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[5]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[5]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.594      ;
; 0.374 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[1]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[1]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[7]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[7]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.594      ;
; 0.375 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.595      ;
; 0.384 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.604      ;
; 0.391 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[15]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][15]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.611      ;
; 0.392 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[5]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][5]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.612      ;
; 0.393 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[1]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.613      ;
; 0.393 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[8]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][8]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.613      ;
; 0.393 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[10]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][10]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.613      ;
; 0.393 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[12]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][12]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.613      ;
; 0.394 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[2]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][2]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.614      ;
; 0.394 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[13]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][13]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.614      ;
; 0.397 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.617      ;
; 0.478 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][0]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.698      ;
; 0.481 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|control_register[2]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[2]                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.701      ;
; 0.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|read_latency_shift_reg[0]                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.078      ; 0.725      ;
; 0.509 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][108]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.729      ;
; 0.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[11]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][11]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.732      ;
; 0.514 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[3]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[3]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.734      ;
; 0.514 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[9]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][9]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.734      ;
; 0.515 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.735      ;
; 0.517 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.737      ;
; 0.517 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_KEY:key|readdata[0]                                                                                                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[0]                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.737      ;
; 0.518 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[0]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.738      ;
; 0.518 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.738      ;
; 0.531 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][108]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.750      ;
; 0.531 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[4]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][4]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.751      ;
; 0.532 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[14]                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[14]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.752      ;
; 0.534 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[2]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[2]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.754      ;
; 0.535 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[14]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.754      ;
; 0.536 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[30]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[30]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.756      ;
; 0.537 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[9]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[9]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.757      ;
; 0.539 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[10]                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[10]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.759      ;
; 0.556 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[27]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[27]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.776      ;
; 0.556 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[11]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.775      ;
; 0.557 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[1]                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[0]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.076      ; 0.790      ;
; 0.558 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.078      ; 0.793      ;
; 0.559 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.779      ;
; 0.559 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[25]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[25]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.779      ;
; 0.559 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.779      ;
; 0.559 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.779      ;
; 0.562 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.782      ;
; 0.568 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|read_latency_shift_reg[0]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.788      ;
; 0.568 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.788      ;
; 0.569 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[19]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[19]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.789      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.360 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.594      ;
; 0.361 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.580      ;
; 0.362 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.580      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.591      ;
; 0.373 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[6]                                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[5]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[10]                                                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[9]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[3]                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4r14:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.314      ; 0.875      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[3]                                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[2]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[11]                                                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[10]                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.376 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.595      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.595      ;
; 0.377 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.596      ;
; 0.377 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.596      ;
; 0.378 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.596      ;
; 0.378 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.597      ;
; 0.379 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.597      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[6]                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4r14:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.314      ; 0.881      ;
; 0.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.381 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[1]                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4r14:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.314      ; 0.882      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[2]                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4r14:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.314      ; 0.882      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.382 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.601      ;
; 0.382 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.601      ;
; 0.382 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[12]                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.383 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.602      ;
; 0.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[0]                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4r14:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.314      ; 0.884      ;
; 0.383 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.602      ;
; 0.386 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.604      ;
; 0.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.605      ;
; 0.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.608      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node                                                                                                                                                                                                                                                                                                                                             ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 14.352 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[12]                                                                                                                                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 5.570      ;
; 14.352 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[0]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 5.570      ;
; 14.352 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[9]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 5.570      ;
; 14.352 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[10]                                                                                                                                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 5.570      ;
; 14.352 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[11]                                                                                                                                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 5.570      ;
; 14.352 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[7]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 5.570      ;
; 14.352 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[14]                                                                                                                                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 5.570      ;
; 14.352 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[13]                                                                                                                                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 5.570      ;
; 14.352 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[8]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 5.570      ;
; 14.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_readdata_d1[6]                                                                                                                                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.072     ; 5.565      ;
; 14.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_readdata_d1[1]                                                                                                                                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.072     ; 5.565      ;
; 14.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_readdata_d1[0]                                                                                                                                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.072     ; 5.565      ;
; 14.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|i_readdata_d1[6]                                                                                                                                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.072     ; 5.565      ;
; 14.368 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_readdata_d1[28]                                                                                                                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.074     ; 5.553      ;
; 14.368 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_readdata_d1[20]                                                                                                                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.074     ; 5.553      ;
; 14.368 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_readdata_d1[30]                                                                                                                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.074     ; 5.553      ;
; 14.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[15]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.066      ; 5.357      ;
; 14.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[14]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.066      ; 5.357      ;
; 14.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[13]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.066      ; 5.357      ;
; 14.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[12]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.066      ; 5.357      ;
; 14.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[11]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.066      ; 5.357      ;
; 14.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[10]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.066      ; 5.357      ;
; 14.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[9]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.066      ; 5.357      ;
; 14.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[8]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.066      ; 5.357      ;
; 14.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[7]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.066      ; 5.357      ;
; 14.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[6]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.066      ; 5.357      ;
; 14.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[5]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.066      ; 5.357      ;
; 14.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[4]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.066      ; 5.357      ;
; 14.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[3]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.066      ; 5.357      ;
; 14.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[2]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.066      ; 5.357      ;
; 14.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[1]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.066      ; 5.357      ;
; 14.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[0]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.066      ; 5.357      ;
; 14.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[15]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.066      ; 5.357      ;
; 14.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[14]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.066      ; 5.357      ;
; 14.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[13]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.066      ; 5.357      ;
; 14.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[12]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.066      ; 5.357      ;
; 14.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[11]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.066      ; 5.357      ;
; 14.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[10]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.066      ; 5.357      ;
; 14.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[9]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.066      ; 5.357      ;
; 14.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[8]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.066      ; 5.357      ;
; 14.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[7]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.066      ; 5.357      ;
; 14.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[6]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.066      ; 5.357      ;
; 14.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[5]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.066      ; 5.357      ;
; 14.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[4]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.066      ; 5.357      ;
; 14.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[3]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.066      ; 5.357      ;
; 14.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[2]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.066      ; 5.357      ;
; 14.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[1]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.066      ; 5.357      ;
; 14.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[0]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.066      ; 5.357      ;
; 14.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.066      ; 5.357      ;
; 14.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.066      ; 5.357      ;
; 14.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.066      ; 5.357      ;
; 14.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.066      ; 5.357      ;
; 14.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.066      ; 5.357      ;
; 14.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.066      ; 5.357      ;
; 14.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.066      ; 5.357      ;
; 14.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.066      ; 5.357      ;
; 14.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.066      ; 5.357      ;
; 14.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.066      ; 5.357      ;
; 14.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.066      ; 5.357      ;
; 14.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.066      ; 5.357      ;
; 14.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.066      ; 5.357      ;
; 14.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.066      ; 5.357      ;
; 14.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.066      ; 5.357      ;
; 14.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.066      ; 5.357      ;
; 14.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.066      ; 5.357      ;
; 14.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.066      ; 5.357      ;
; 14.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.066      ; 5.357      ;
; 14.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.066      ; 5.357      ;
; 14.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.066      ; 5.357      ;
; 14.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.066      ; 5.357      ;
; 14.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.066      ; 5.357      ;
; 14.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.066      ; 5.357      ;
; 14.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.066      ; 5.357      ;
; 14.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.066      ; 5.357      ;
; 14.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.066      ; 5.357      ;
; 14.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.066      ; 5.357      ;
; 14.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.066      ; 5.357      ;
; 14.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.066      ; 5.357      ;
; 14.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.066      ; 5.357      ;
; 14.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.066      ; 5.357      ;
; 14.520 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|D_bht_data[0]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.209      ; 5.618      ;
; 14.520 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|D_bht_data[1]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.209      ; 5.618      ;
; 14.527 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[15]~_Duplicate_1                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.082      ; 5.358      ;
; 14.527 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[14]~_Duplicate_1                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.082      ; 5.358      ;
; 14.527 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[13]~_Duplicate_1                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.082      ; 5.358      ;
; 14.527 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[12]~_Duplicate_1                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.082      ; 5.358      ;
; 14.527 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[11]~_Duplicate_1                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.082      ; 5.358      ;
; 14.527 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[10]~_Duplicate_1                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.082      ; 5.358      ;
; 14.527 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[9]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.082      ; 5.358      ;
; 14.527 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[8]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.082      ; 5.358      ;
; 14.527 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[7]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.082      ; 5.358      ;
; 14.527 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[6]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.082      ; 5.358      ;
; 14.527 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[5]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.082      ; 5.358      ;
; 14.527 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[4]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.082      ; 5.358      ;
; 14.527 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[3]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.082      ; 5.358      ;
; 14.527 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[2]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.082      ; 5.358      ;
; 14.527 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[1]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.082      ; 5.358      ;
; 14.527 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[0]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.082      ; 5.358      ;
; 14.527 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[31]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.082      ; 5.358      ;
; 14.527 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[30]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.082      ; 5.358      ;
+--------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                      ; To Node                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.877 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.062      ;
; 15.877 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.062      ;
; 15.877 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_interface_irq_0_avs_s0_translator|av_readdata_pre[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.062      ;
; 16.204 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.710      ;
; 16.204 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_LCD_RSTN:lt24_buffer_flag|data_out                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.711      ;
; 16.204 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rsp_fifo|mem[0][108]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.705      ;
; 16.204 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rsp_fifo|mem[0][107]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.705      ;
; 16.204 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rsp_fifo|mem[0][108]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.711      ;
; 16.204 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rsp_fifo|mem_used[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.711      ;
; 16.204 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rsp_fifo|mem[0][107]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.711      ;
; 16.204 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rsp_fifo|mem[1][107]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.711      ;
; 16.204 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rsp_fifo|mem_used[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.711      ;
; 16.204 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_buffer_flag_s1_translator|wait_latency_counter[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.711      ;
; 16.204 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.710      ;
; 16.204 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.710      ;
; 16.204 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.711      ;
; 16.204 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.710      ;
; 16.204 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.710      ;
; 16.204 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.710      ;
; 16.204 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.710      ;
; 16.204 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.710      ;
; 16.204 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.710      ;
; 16.205 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.711      ;
; 16.205 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[0][3]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 3.706      ;
; 16.205 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][3]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 3.706      ;
; 16.205 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cyclonespi_avs_s0_translator|waitrequest_reset_override                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 3.706      ;
; 16.205 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.711      ;
; 16.205 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.707      ;
; 16.205 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.707      ;
; 16.205 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.707      ;
; 16.205 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cyclonespi_avs_s0_translator|av_readdata_pre[7]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 3.706      ;
; 16.205 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[0][7]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.704      ;
; 16.205 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cyclonespi_avs_s0_translator|av_readdata_pre[6]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 3.706      ;
; 16.205 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][6]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 3.706      ;
; 16.205 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[0][6]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 3.706      ;
; 16.205 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cyclonespi_avs_s0_translator|av_readdata_pre[5]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 3.707      ;
; 16.205 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[0][5]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.704      ;
; 16.205 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cyclonespi_avs_s0_translator|av_readdata_pre[4]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 3.706      ;
; 16.205 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][4]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 3.706      ;
; 16.205 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[0][4]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 3.706      ;
; 16.205 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][2]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 3.706      ;
; 16.205 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cyclonespi_avs_s0_translator|av_readdata_pre[2]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 3.706      ;
; 16.205 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[0][2]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 3.706      ;
; 16.205 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 3.706      ;
; 16.205 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cyclonespi_avs_s0_translator|av_readdata_pre[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 3.706      ;
; 16.205 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[0][1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 3.706      ;
; 16.205 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[0][0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 3.704      ;
; 16.217 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.719      ;
; 16.217 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.719      ;
; 16.217 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.719      ;
; 16.217 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.718      ;
; 16.217 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.719      ;
; 16.217 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.713      ;
; 16.217 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.713      ;
; 16.217 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.713      ;
; 16.217 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 3.712      ;
; 16.217 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.713      ;
; 16.217 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.713      ;
; 16.217 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 3.712      ;
; 16.217 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.713      ;
; 16.217 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.713      ;
; 16.217 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 3.712      ;
; 16.217 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.713      ;
; 16.217 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 3.712      ;
; 16.217 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 3.712      ;
; 16.217 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.713      ;
; 16.217 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.713      ;
; 16.217 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.713      ;
; 16.217 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.713      ;
; 16.217 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.713      ;
; 16.217 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 3.712      ;
; 16.217 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 3.712      ;
; 16.218 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[0][0]                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.718      ;
; 16.218 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][0]                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.718      ;
; 16.218 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_buffer_flag_s1_translator|av_readdata_pre[0]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.722      ;
; 16.218 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rsp_fifo|mem[1][108]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.716      ;
; 16.218 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rsp_fifo|mem_used[0]                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.718      ;
; 16.218 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem_used[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.718      ;
; 16.218 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem_used[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.718      ;
; 16.218 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.718      ;
; 16.218 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.718      ;
; 16.218 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rsp_fifo|mem[1][108]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.722      ;
; 16.218 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.722      ;
; 16.218 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.722      ;
; 16.218 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.722      ;
; 16.218 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.716      ;
; 16.218 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.716      ;
; 16.218 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.716      ;
; 16.218 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.716      ;
; 16.218 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.716      ;
; 16.218 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.716      ;
; 16.218 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.716      ;
; 16.218 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.716      ;
; 16.218 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.716      ;
; 16.218 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.716      ;
; 16.218 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.716      ;
; 16.218 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.716      ;
; 16.218 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.722      ;
; 16.218 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.722      ;
; 16.218 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.722      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.561 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.174      ; 2.608      ;
; 47.561 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.174      ; 2.608      ;
; 48.786 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 1.405      ;
; 96.367 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.561      ;
; 96.367 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.561      ;
; 96.367 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.561      ;
; 96.367 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[3]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.561      ;
; 96.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.554      ;
; 96.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.554      ;
; 96.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[4]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.554      ;
; 96.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[3]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.554      ;
; 96.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.554      ;
; 96.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.479      ;
; 97.066 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.848      ;
; 97.066 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.848      ;
; 97.066 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.848      ;
; 97.066 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.848      ;
; 97.066 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.848      ;
; 97.066 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.848      ;
; 97.066 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.848      ;
; 97.066 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.848      ;
; 97.066 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.848      ;
; 97.066 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.848      ;
; 97.066 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.848      ;
; 97.066 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.848      ;
; 97.068 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.844      ;
; 97.068 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.844      ;
; 97.068 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.844      ;
; 97.068 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.844      ;
; 97.068 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.844      ;
; 97.068 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.844      ;
; 97.068 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.844      ;
; 97.068 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.844      ;
; 97.068 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.844      ;
; 97.068 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.844      ;
; 97.068 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.844      ;
; 97.068 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.844      ;
; 97.068 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[8]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.844      ;
; 97.117 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_valid                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.796      ;
; 97.117 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.796      ;
; 97.117 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.796      ;
; 97.117 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|read                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.796      ;
; 97.117 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|read_req                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.796      ;
; 97.190 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[2]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.743      ;
; 97.190 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.743      ;
; 97.190 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[0]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.743      ;
; 97.190 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[1]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.743      ;
; 97.290 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.642      ;
; 97.290 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.642      ;
; 97.290 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.642      ;
; 97.290 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[3]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.642      ;
; 97.298 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.635      ;
; 97.298 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.635      ;
; 97.298 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[4]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.635      ;
; 97.298 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[3]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.635      ;
; 97.298 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.635      ;
; 97.301 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.607      ;
; 97.301 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.607      ;
; 97.301 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.607      ;
; 97.301 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.607      ;
; 97.301 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.607      ;
; 97.301 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|state                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.607      ;
; 97.301 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.607      ;
; 97.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.388      ;
; 97.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.388      ;
; 97.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.388      ;
; 97.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.388      ;
; 97.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.357      ;
; 97.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.357      ;
; 97.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.357      ;
; 97.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.357      ;
; 97.600 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.302      ;
; 97.600 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.302      ;
; 97.600 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.302      ;
; 97.600 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.302      ;
; 97.613 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.324      ;
; 97.613 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.324      ;
; 97.734 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.215      ;
; 97.734 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.191      ;
; 97.734 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.191      ;
; 97.734 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.191      ;
; 97.734 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.191      ;
; 97.734 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.191      ;
; 97.734 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.191      ;
; 97.734 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.191      ;
; 97.734 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.191      ;
; 97.734 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.191      ;
; 97.734 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.191      ;
; 97.734 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.191      ;
; 97.784 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.144      ;
; 97.784 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.144      ;
; 97.784 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.144      ;
; 97.784 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.144      ;
; 97.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.117      ;
; 97.968 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.955      ;
; 97.990 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.934      ;
; 97.990 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.934      ;
; 97.990 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.934      ;
; 97.990 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.934      ;
; 97.990 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.934      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                      ; To Node                                                                                                                                                                                                                                       ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 96.700 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.099     ; 3.196      ;
; 96.716 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][15]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.075     ; 3.204      ;
; 96.716 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[15]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.075     ; 3.204      ;
; 96.716 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][5]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.075     ; 3.204      ;
; 96.716 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[5]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.075     ; 3.204      ;
; 96.716 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[5]                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.075     ; 3.204      ;
; 96.716 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][8]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.075     ; 3.204      ;
; 96.716 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[8]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.075     ; 3.204      ;
; 96.716 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][7]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.075     ; 3.204      ;
; 96.716 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[7]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.075     ; 3.204      ;
; 96.716 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[7]                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.075     ; 3.204      ;
; 97.046 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; 0.219      ; 3.168      ;
; 97.046 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; 0.219      ; 3.168      ;
; 97.066 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ctrl_avalon_slave_0_translator|read_latency_shift_reg[0]                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.099     ; 2.830      ;
; 97.066 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.099     ; 2.830      ;
; 97.066 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.099     ; 2.830      ;
; 97.066 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.099     ; 2.830      ;
; 97.066 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ctrl_avalon_slave_0_translator|wait_latency_counter[1]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.099     ; 2.830      ;
; 97.066 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ctrl_avalon_slave_0_translator|wait_latency_counter[0]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.099     ; 2.830      ;
; 97.066 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.099     ; 2.830      ;
; 97.066 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.099     ; 2.830      ;
; 97.066 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.099     ; 2.830      ;
; 97.066 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.099     ; 2.830      ;
; 97.066 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.099     ; 2.830      ;
; 97.066 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.099     ; 2.830      ;
; 97.066 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.099     ; 2.830      ;
; 97.066 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][107]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.099     ; 2.830      ;
; 97.066 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[0][107]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.099     ; 2.830      ;
; 97.066 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.099     ; 2.830      ;
; 97.066 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.099     ; 2.830      ;
; 97.066 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[0][108]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.099     ; 2.830      ;
; 97.066 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.099     ; 2.830      ;
; 97.066 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.099     ; 2.830      ;
; 97.066 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.099     ; 2.830      ;
; 97.066 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.101     ; 2.828      ;
; 97.066 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.099     ; 2.830      ;
; 97.066 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.101     ; 2.828      ;
; 97.066 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.099     ; 2.830      ;
; 97.066 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.101     ; 2.828      ;
; 97.066 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.099     ; 2.830      ;
; 97.066 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.099     ; 2.830      ;
; 97.066 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.099     ; 2.830      ;
; 97.066 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.099     ; 2.830      ;
; 97.066 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.099     ; 2.830      ;
; 97.067 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.101     ; 2.827      ;
; 97.073 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.091     ; 2.831      ;
; 97.073 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.091     ; 2.831      ;
; 97.073 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|read_latency_shift_reg[0]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.091     ; 2.831      ;
; 97.073 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.091     ; 2.831      ;
; 97.073 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.091     ; 2.831      ;
; 97.073 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.091     ; 2.831      ;
; 97.073 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][107]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.091     ; 2.831      ;
; 97.073 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][107]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.091     ; 2.831      ;
; 97.073 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][108]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.091     ; 2.831      ;
; 97.073 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][108]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.091     ; 2.831      ;
; 97.073 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.091     ; 2.831      ;
; 97.073 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.091     ; 2.831      ;
; 97.074 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.091     ; 2.830      ;
; 97.074 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.090     ; 2.831      ;
; 97.074 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.090     ; 2.831      ;
; 97.074 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.090     ; 2.831      ;
; 97.074 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.091     ; 2.830      ;
; 97.074 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.091     ; 2.830      ;
; 97.074 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.091     ; 2.830      ;
; 97.074 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][0]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.091     ; 2.830      ;
; 97.074 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.090     ; 2.831      ;
; 97.074 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.090     ; 2.831      ;
; 97.074 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_KEY:key|readdata[0]                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.091     ; 2.830      ;
; 97.074 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[0]                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.091     ; 2.830      ;
; 97.074 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][0]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.091     ; 2.830      ;
; 97.074 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.091     ; 2.830      ;
; 97.074 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.090     ; 2.831      ;
; 97.074 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.091     ; 2.830      ;
; 97.074 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.091     ; 2.830      ;
; 97.077 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[0]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; 0.250      ; 3.168      ;
; 97.077 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[1]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; 0.250      ; 3.168      ;
; 97.077 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; 0.250      ; 3.168      ;
; 97.077 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; 0.250      ; 3.168      ;
; 97.077 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; 0.250      ; 3.168      ;
; 97.081 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[15]                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.079     ; 2.835      ;
; 97.081 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][14]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.077     ; 2.837      ;
; 97.081 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][10]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.076     ; 2.838      ;
; 97.081 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][9]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.076     ; 2.838      ;
; 97.081 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][4]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.076     ; 2.838      ;
; 97.081 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][3]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.077     ; 2.837      ;
; 97.081 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][2]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.077     ; 2.837      ;
; 97.081 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.077     ; 2.837      ;
; 97.081 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.076     ; 2.838      ;
; 97.081 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.077     ; 2.837      ;
; 97.081 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.077     ; 2.837      ;
; 97.081 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[23]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.077     ; 2.837      ;
; 97.081 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[27]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.079     ; 2.835      ;
; 97.081 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[28]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.079     ; 2.835      ;
; 97.081 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[30]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.079     ; 2.835      ;
; 97.081 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[29]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.079     ; 2.835      ;
; 97.081 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[26]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.079     ; 2.835      ;
; 97.081 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[25]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.079     ; 2.835      ;
; 97.081 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[8]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.077     ; 2.837      ;
; 97.081 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[24]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.079     ; 2.835      ;
; 97.081 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[31]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.079     ; 2.835      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.884 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.103      ;
; 1.041 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.268      ;
; 1.041 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.268      ;
; 1.041 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.268      ;
; 1.041 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.268      ;
; 1.041 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.268      ;
; 1.041 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.268      ;
; 1.041 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.268      ;
; 1.041 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.268      ;
; 1.041 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.268      ;
; 1.264 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.493      ;
; 1.264 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.493      ;
; 1.264 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.493      ;
; 1.325 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.544      ;
; 1.325 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.544      ;
; 1.326 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.549      ;
; 1.326 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.549      ;
; 1.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.713      ;
; 1.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.713      ;
; 1.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.713      ;
; 1.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.713      ;
; 1.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.713      ;
; 1.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.713      ;
; 1.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.713      ;
; 1.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.713      ;
; 1.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.713      ;
; 1.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.713      ;
; 1.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.713      ;
; 1.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.713      ;
; 1.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.713      ;
; 1.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.713      ;
; 1.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.713      ;
; 1.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.713      ;
; 1.488 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.714      ;
; 1.488 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.714      ;
; 1.488 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.714      ;
; 1.488 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.714      ;
; 1.488 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.714      ;
; 1.488 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.714      ;
; 1.488 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.714      ;
; 1.488 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.714      ;
; 1.488 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.714      ;
; 1.488 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.714      ;
; 1.488 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.714      ;
; 1.488 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.714      ;
; 1.490 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.711      ;
; 1.490 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.711      ;
; 1.490 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.711      ;
; 1.491 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.705      ;
; 1.493 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.718      ;
; 1.493 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.718      ;
; 1.493 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.718      ;
; 1.493 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.718      ;
; 1.493 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.718      ;
; 1.493 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.718      ;
; 1.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.728      ;
; 1.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.728      ;
; 1.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.728      ;
; 1.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.728      ;
; 1.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.728      ;
; 1.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.728      ;
; 1.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.728      ;
; 1.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.728      ;
; 1.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.728      ;
; 1.525 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.757      ;
; 1.525 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.757      ;
; 1.525 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.757      ;
; 1.525 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.757      ;
; 1.525 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.757      ;
; 1.525 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.757      ;
; 1.525 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.757      ;
; 1.525 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.757      ;
; 1.525 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.757      ;
; 1.525 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.757      ;
; 1.525 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.757      ;
; 1.559 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.768      ;
; 1.559 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.768      ;
; 1.559 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.768      ;
; 1.559 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.768      ;
; 1.559 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.768      ;
; 1.559 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.768      ;
; 1.559 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.768      ;
; 1.559 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.768      ;
; 1.559 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][8] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.768      ;
; 1.559 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][9] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.768      ;
; 1.559 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.768      ;
; 1.559 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.768      ;
; 1.559 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.768      ;
; 1.559 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.768      ;
; 1.559 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.768      ;
; 1.559 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.768      ;
; 1.574 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.782      ;
; 1.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.940      ;
; 1.771 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.985      ;
; 1.771 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.985      ;
; 1.771 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.985      ;
; 1.771 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.985      ;
; 1.802 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.012      ;
; 1.802 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.012      ;
; 1.802 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.012      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                      ; To Node                                                                                                                                                                                                                                       ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 2.048 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.441      ; 2.646      ;
; 2.048 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.441      ; 2.646      ;
; 2.048 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|read_latency_shift_reg[0]                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.441      ; 2.646      ;
; 2.048 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][108]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.441      ; 2.646      ;
; 2.048 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.441      ; 2.646      ;
; 2.048 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.441      ; 2.646      ;
; 2.048 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.441      ; 2.646      ;
; 2.048 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.441      ; 2.646      ;
; 2.076 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[22]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.410      ; 2.643      ;
; 2.076 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[21]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.410      ; 2.643      ;
; 2.076 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[20]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.410      ; 2.643      ;
; 2.076 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[19]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.410      ; 2.643      ;
; 2.076 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[3]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.410      ; 2.643      ;
; 2.076 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[18]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.410      ; 2.643      ;
; 2.076 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[2]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.410      ; 2.643      ;
; 2.076 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[17]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.410      ; 2.643      ;
; 2.076 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[1]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.410      ; 2.643      ;
; 2.076 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[16]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.410      ; 2.643      ;
; 2.076 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[0]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.410      ; 2.643      ;
; 2.104 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.385      ; 2.646      ;
; 2.415 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.066      ; 2.638      ;
; 2.415 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 2.639      ;
; 2.415 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 2.639      ;
; 2.415 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 2.639      ;
; 2.415 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.066      ; 2.638      ;
; 2.415 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.066      ; 2.638      ;
; 2.415 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.066      ; 2.638      ;
; 2.415 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.389      ; 2.961      ;
; 2.415 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.389      ; 2.961      ;
; 2.415 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][0]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.066      ; 2.638      ;
; 2.415 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 2.639      ;
; 2.415 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 2.639      ;
; 2.415 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_KEY:key|readdata[0]                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.066      ; 2.638      ;
; 2.415 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[0]                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.066      ; 2.638      ;
; 2.415 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][0]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.066      ; 2.638      ;
; 2.415 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.066      ; 2.638      ;
; 2.415 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 2.639      ;
; 2.415 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.066      ; 2.638      ;
; 2.416 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.066      ; 2.639      ;
; 2.416 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.066      ; 2.639      ;
; 2.416 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|read_latency_shift_reg[0]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.066      ; 2.639      ;
; 2.416 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.066      ; 2.639      ;
; 2.416 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.066      ; 2.639      ;
; 2.416 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.066      ; 2.639      ;
; 2.416 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][107]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.066      ; 2.639      ;
; 2.416 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][107]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.066      ; 2.639      ;
; 2.416 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][108]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.066      ; 2.639      ;
; 2.416 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][108]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.066      ; 2.639      ;
; 2.416 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.066      ; 2.639      ;
; 2.420 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[0]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.390      ; 2.967      ;
; 2.420 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[1]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.390      ; 2.967      ;
; 2.420 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.390      ; 2.967      ;
; 2.420 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.390      ; 2.967      ;
; 2.422 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 2.637      ;
; 2.422 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 2.637      ;
; 2.422 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 2.637      ;
; 2.422 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 2.637      ;
; 2.422 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 2.637      ;
; 2.422 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[0][107]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 2.637      ;
; 2.422 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 2.637      ;
; 2.422 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 2.637      ;
; 2.422 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[0][108]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 2.637      ;
; 2.422 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 2.637      ;
; 2.422 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 2.635      ;
; 2.422 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 2.635      ;
; 2.422 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 2.635      ;
; 2.423 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ctrl_avalon_slave_0_translator|read_latency_shift_reg[0]                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 2.638      ;
; 2.423 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 2.638      ;
; 2.423 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ctrl_avalon_slave_0_translator|wait_latency_counter[1]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 2.638      ;
; 2.423 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ctrl_avalon_slave_0_translator|wait_latency_counter[0]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 2.638      ;
; 2.423 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 2.638      ;
; 2.423 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 2.635      ;
; 2.423 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 2.638      ;
; 2.423 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 2.638      ;
; 2.423 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 2.638      ;
; 2.423 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][107]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 2.638      ;
; 2.423 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 2.638      ;
; 2.423 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 2.638      ;
; 2.423 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 2.638      ;
; 2.423 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 2.638      ;
; 2.423 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 2.638      ;
; 2.423 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 2.638      ;
; 2.423 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 2.638      ;
; 2.437 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.053      ; 2.647      ;
; 2.437 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][15]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 2.646      ;
; 2.437 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[15]                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 2.642      ;
; 2.437 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.053      ; 2.647      ;
; 2.437 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.053      ; 2.647      ;
; 2.437 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.053      ; 2.647      ;
; 2.437 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.053      ; 2.647      ;
; 2.437 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.053      ; 2.647      ;
; 2.437 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.053      ; 2.647      ;
; 2.437 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.053      ; 2.647      ;
; 2.437 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.053      ; 2.647      ;
; 2.437 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.053      ; 2.647      ;
; 2.437 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.053      ; 2.647      ;
; 2.437 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.053      ; 2.647      ;
; 2.437 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.053      ; 2.647      ;
; 2.437 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.053      ; 2.647      ;
; 2.437 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.053      ; 2.647      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                          ; To Node                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.115 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 2.715      ;
; 2.115 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 2.715      ;
; 2.115 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 2.715      ;
; 2.115 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 2.715      ;
; 2.129 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.446      ; 2.732      ;
; 2.129 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem_used[1]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.446      ; 2.732      ;
; 2.129 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem_used[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.446      ; 2.732      ;
; 2.129 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.446      ; 2.732      ;
; 2.131 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.429      ; 2.717      ;
; 2.131 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem_used[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.429      ; 2.717      ;
; 2.131 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem_used[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.429      ; 2.717      ;
; 2.131 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.429      ; 2.717      ;
; 2.133 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem[0][107]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.438      ; 2.728      ;
; 2.133 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem[0][108]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.438      ; 2.728      ;
; 2.133 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][15]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 2.733      ;
; 2.133 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][11]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 2.733      ;
; 2.133 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][7]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 2.733      ;
; 2.133 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][12]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 2.733      ;
; 2.133 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][14]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 2.733      ;
; 2.133 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][13]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 2.733      ;
; 2.133 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][6]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 2.733      ;
; 2.133 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][4]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 2.733      ;
; 2.155 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.414      ; 2.726      ;
; 2.155 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.414      ; 2.726      ;
; 2.159 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.410      ; 2.726      ;
; 2.159 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.410      ; 2.726      ;
; 2.159 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.410      ; 2.726      ;
; 2.159 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.410      ; 2.726      ;
; 2.159 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.410      ; 2.726      ;
; 2.160 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][15]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.409      ; 2.726      ;
; 2.160 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][7]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.409      ; 2.726      ;
; 2.160 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][5]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.409      ; 2.726      ;
; 2.160 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.409      ; 2.726      ;
; 2.160 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][12]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.409      ; 2.726      ;
; 2.160 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][13]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.409      ; 2.726      ;
; 2.160 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][6]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.409      ; 2.726      ;
; 2.160 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][4]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.409      ; 2.726      ;
; 2.162 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[0][3]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.398      ; 2.717      ;
; 2.162 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[0][11]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.398      ; 2.717      ;
; 2.162 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[0][1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.398      ; 2.717      ;
; 2.162 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[0][9]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.398      ; 2.717      ;
; 2.162 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[0][2]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.398      ; 2.717      ;
; 2.162 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[0][8]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.398      ; 2.717      ;
; 2.162 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[0][14]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.398      ; 2.717      ;
; 2.162 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[0][10]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.398      ; 2.717      ;
; 2.162 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[0][4]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.398      ; 2.717      ;
; 2.166 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[7]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 2.724      ;
; 2.166 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[4]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 2.724      ;
; 2.166 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[3]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 2.724      ;
; 2.166 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 2.724      ;
; 2.494 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.728      ;
; 2.494 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.728      ;
; 2.494 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.728      ;
; 2.494 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.728      ;
; 2.494 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_cmd_width_adapter|data_reg[15]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.728      ;
; 2.494 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.728      ;
; 2.494 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.728      ;
; 2.494 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.728      ;
; 2.494 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.728      ;
; 2.494 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.728      ;
; 2.494 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.728      ;
; 2.494 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_cmd_width_adapter|data_reg[8]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.728      ;
; 2.494 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.728      ;
; 2.494 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.728      ;
; 2.494 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_cmd_width_adapter|data_reg[13]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.728      ;
; 2.494 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.728      ;
; 2.494 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_ALT_PLL:alt_pll|DE0_LT24_SOPC_ALT_PLL_stdsync_sv6:stdsync2|DE0_LT24_SOPC_ALT_PLL_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.723      ;
; 2.494 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_ALT_PLL:alt_pll|DE0_LT24_SOPC_ALT_PLL_stdsync_sv6:stdsync2|DE0_LT24_SOPC_ALT_PLL_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.723      ;
; 2.494 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_ALT_PLL:alt_pll|DE0_LT24_SOPC_ALT_PLL_stdsync_sv6:stdsync2|DE0_LT24_SOPC_ALT_PLL_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.723      ;
; 2.495 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.733      ;
; 2.495 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][90]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.732      ;
; 2.495 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.732      ;
; 2.495 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem[1][107]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.728      ;
; 2.495 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.728      ;
; 2.495 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.728      ;
; 2.495 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.728      ;
; 2.495 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:alt_pll_pll_slave_translator|read_latency_shift_reg[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.728      ;
; 2.495 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_cmd_width_adapter|address_reg[11]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.726      ;
; 2.495 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_cmd_width_adapter|address_reg[8]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.726      ;
; 2.495 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_cmd_width_adapter|address_reg[5]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.726      ;
; 2.495 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_cmd_width_adapter|address_reg[3]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.726      ;
; 2.495 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_cmd_width_adapter|data_reg[3]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.726      ;
; 2.495 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.732      ;
; 2.495 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.731      ;
; 2.495 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.733      ;
; 2.495 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_cmd_width_adapter|data_reg[11]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.726      ;
; 2.495 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_cmd_width_adapter|data_reg[5]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.726      ;
; 2.495 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.733      ;
; 2.495 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_cmd_width_adapter|data_reg[7]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.726      ;
; 2.495 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.731      ;
; 2.495 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.731      ;
; 2.495 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.731      ;
; 2.495 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_cmd_width_adapter|byteen_reg[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.726      ;
; 2.495 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_cmd_width_adapter|data_reg[12]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.726      ;
; 2.495 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.732      ;
; 2.495 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.733      ;
; 2.495 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.732      ;
; 2.495 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.733      ;
; 2.495 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.733      ;
; 2.495 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.732      ;
+-------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                                                                                                                                                                                               ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 2.733 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.433      ; 3.323      ;
; 2.733 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.433      ; 3.323      ;
; 2.733 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.433      ; 3.323      ;
; 2.733 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.433      ; 3.323      ;
; 2.737 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_channel[13]                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.429      ; 3.323      ;
; 2.737 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_dest_id[2]                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.429      ; 3.323      ;
; 2.737 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_dest_id[1]                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.429      ; 3.323      ;
; 2.737 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_channel[15]                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.429      ; 3.323      ;
; 2.743 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.434      ; 3.334      ;
; 2.743 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.434      ; 3.334      ;
; 2.743 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.434      ; 3.334      ;
; 2.743 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.434      ; 3.334      ;
; 2.743 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.434      ; 3.334      ;
; 2.743 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.434      ; 3.334      ;
; 2.744 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.428      ; 3.329      ;
; 2.744 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.428      ; 3.329      ;
; 2.745 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_channel[4]                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.433      ; 3.335      ;
; 2.745 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_channel[3]                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.433      ; 3.335      ;
; 2.745 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_dest_id[0]                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.433      ; 3.335      ;
; 2.745 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_dest_id[3]                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.433      ; 3.335      ;
; 2.753 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.416      ; 3.326      ;
; 2.753 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.416      ; 3.326      ;
; 2.753 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.416      ; 3.326      ;
; 2.753 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.416      ; 3.326      ;
; 2.753 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.416      ; 3.326      ;
; 2.753 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.416      ; 3.326      ;
; 2.771 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_channel[12]                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.408      ; 3.336      ;
; 2.773 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|ien_AE                                                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.388      ; 3.318      ;
; 3.070 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.416      ; 3.643      ;
; 3.070 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.416      ; 3.643      ;
; 3.070 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.416      ; 3.643      ;
; 3.070 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[15]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.416      ; 3.643      ;
; 3.070 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_touch_spi_spi_control_port_translator|av_readdata_pre[15]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.416      ; 3.643      ;
; 3.077 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_dest_id[3]                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 3.318      ;
; 3.077 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_dest_id[0]                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 3.318      ;
; 3.095 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 3.325      ;
; 3.095 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 3.325      ;
; 3.095 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 3.325      ;
; 3.095 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 3.325      ;
; 3.095 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 3.325      ;
; 3.095 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 3.325      ;
; 3.095 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 3.325      ;
; 3.095 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 3.325      ;
; 3.095 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 3.325      ;
; 3.095 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 3.325      ;
; 3.096 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 3.325      ;
; 3.096 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 3.325      ;
; 3.096 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[7]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 3.325      ;
; 3.096 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[1]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 3.325      ;
; 3.096 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 3.325      ;
; 3.096 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 3.325      ;
; 3.098 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.418      ; 3.673      ;
; 3.099 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[19]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 3.324      ;
; 3.099 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 3.324      ;
; 3.099 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 3.324      ;
; 3.099 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 3.324      ;
; 3.099 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_touch_spi_spi_control_port_translator|av_readdata_pre[10]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 3.324      ;
; 3.099 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 3.320      ;
; 3.099 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 3.324      ;
; 3.099 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[22]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 3.324      ;
; 3.099 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[20]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 3.324      ;
; 3.099 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[21]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 3.324      ;
; 3.099 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 3.320      ;
; 3.100 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][108]                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 3.329      ;
; 3.100 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][108]                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 3.329      ;
; 3.100 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 3.327      ;
; 3.100 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_ctrl_avalon_slave_0_translator|wait_latency_counter[0]                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 3.327      ;
; 3.100 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_ctrl_avalon_slave_0_translator|wait_latency_counter[1]                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 3.327      ;
; 3.100 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 3.327      ;
; 3.100 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_ctrl_avalon_slave_0_translator|read_latency_shift_reg[0]                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 3.327      ;
; 3.100 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 3.327      ;
; 3.100 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_avalon_slave_0_agent_rsp_fifo|mem[0][108]                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 3.327      ;
; 3.100 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 3.335      ;
; 3.100 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 3.335      ;
; 3.100 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 3.335      ;
; 3.100 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 3.335      ;
; 3.100 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 3.335      ;
; 3.100 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 3.335      ;
; 3.100 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 3.327      ;
; 3.100 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 3.322      ;
; 3.100 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 3.322      ;
; 3.100 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 3.322      ;
; 3.100 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 3.322      ;
; 3.100 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 3.322      ;
; 3.100 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 3.322      ;
; 3.100 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 3.322      ;
; 3.100 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 3.322      ;
; 3.100 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 3.320      ;
; 3.100 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 3.320      ;
; 3.100 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 3.320      ;
; 3.100 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 3.320      ;
; 3.100 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 3.320      ;
; 3.100 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 3.320      ;
; 3.100 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 3.320      ;
; 3.100 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 3.327      ;
; 3.100 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 3.323      ;
; 3.100 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 3.323      ;
; 3.100 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 3.323      ;
; 3.100 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 3.323      ;
; 3.100 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 3.323      ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 70
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.371
Worst Case Available Settling Time: 33.162 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                ;
+------------+-----------------+--------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                 ; Note ;
+------------+-----------------+--------------------------------------------+------+
; 73.43 MHz  ; 73.43 MHz       ; CLOCK_50                                   ;      ;
; 90.29 MHz  ; 90.29 MHz       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;      ;
; 93.48 MHz  ; 93.48 MHz       ; altera_reserved_tck                        ;      ;
; 215.19 MHz ; 215.19 MHz      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;      ;
+------------+-----------------+--------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                  ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; CLOCK_50                                   ; 6.382  ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 8.925  ; 0.000         ;
; altera_reserved_tck                        ; 44.651 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 95.353 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                  ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.251 ; 0.000         ;
; CLOCK_50                                   ; 0.298 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.298 ; 0.000         ;
; altera_reserved_tck                        ; 0.311 ; 0.000         ;
+--------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                               ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 14.940 ; 0.000         ;
; CLOCK_50                                   ; 16.330 ; 0.000         ;
; altera_reserved_tck                        ; 47.858 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 97.081 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                               ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; altera_reserved_tck                        ; 0.790 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 1.826 ; 0.000         ;
; CLOCK_50                                   ; 1.885 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 2.468 ; 0.000         ;
+--------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                    ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; CLOCK_50                                   ; 9.485  ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 9.717  ; 0.000         ;
; altera_reserved_tck                        ; 49.446 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 49.737 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                               ;
+-------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.382 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.147      ; 13.785     ;
; 6.465 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.144      ; 13.699     ;
; 6.481 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.147      ; 13.686     ;
; 6.483 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.144      ; 13.681     ;
; 6.484 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.138      ; 13.674     ;
; 6.489 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a12~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.139      ; 13.670     ;
; 6.490 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.145      ; 13.675     ;
; 6.502 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.138      ; 13.656     ;
; 6.506 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.147      ; 13.661     ;
; 6.507 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a12~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.139      ; 13.652     ;
; 6.508 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.145      ; 13.657     ;
; 6.582 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.144      ; 13.582     ;
; 6.601 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.138      ; 13.557     ;
; 6.603 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a9~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.143      ; 13.560     ;
; 6.606 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a12~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.139      ; 13.553     ;
; 6.607 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.145      ; 13.558     ;
; 6.612 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a13~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.142      ; 13.550     ;
; 6.621 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a9~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.143      ; 13.542     ;
; 6.630 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a13~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.142      ; 13.532     ;
; 6.657 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.140      ; 13.503     ;
; 6.678 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a14~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.147      ; 13.489     ;
; 6.679 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a13~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.144      ; 13.485     ;
; 6.694 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a11~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.147      ; 13.473     ;
; 6.700 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a0~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.147      ; 13.467     ;
; 6.708 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a4~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.139      ; 13.451     ;
; 6.720 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a9~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.143      ; 13.443     ;
; 6.726 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a4~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.139      ; 13.433     ;
; 6.729 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a13~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.142      ; 13.433     ;
; 6.735 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a5~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.145      ; 13.430     ;
; 6.740 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.146      ; 13.426     ;
; 6.745 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a10~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.153      ; 13.428     ;
; 6.756 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.140      ; 13.404     ;
; 6.765 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.138      ; 13.393     ;
; 6.777 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a14~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.147      ; 13.390     ;
; 6.778 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a13~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.144      ; 13.386     ;
; 6.781 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.140      ; 13.379     ;
; 6.783 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.138      ; 13.375     ;
; 6.793 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a11~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.147      ; 13.374     ;
; 6.799 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a0~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.147      ; 13.368     ;
; 6.802 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a14~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.147      ; 13.365     ;
; 6.803 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a13~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.144      ; 13.361     ;
; 6.805 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.166      ; 13.381     ;
; 6.811 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a12~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.141      ; 13.350     ;
; 6.818 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a11~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.147      ; 13.349     ;
; 6.823 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.166      ; 13.363     ;
; 6.824 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a0~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.147      ; 13.343     ;
; 6.825 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a4~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.139      ; 13.334     ;
; 6.832 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a9~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.145      ; 13.333     ;
; 6.834 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a5~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.145      ; 13.331     ;
; 6.839 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.146      ; 13.327     ;
; 6.844 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a10~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.153      ; 13.329     ;
; 6.859 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a5~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.145      ; 13.306     ;
; 6.864 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.146      ; 13.302     ;
; 6.868 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a11~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.145      ; 13.297     ;
; 6.869 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a10~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.153      ; 13.304     ;
; 6.872 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a4~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.163      ; 13.311     ;
; 6.881 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a14~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.145      ; 13.284     ;
; 6.882 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.138      ; 13.276     ;
; 6.886 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a11~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.145      ; 13.279     ;
; 6.890 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.169      ; 13.299     ;
; 6.891 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.167      ; 13.296     ;
; 6.899 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a14~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.145      ; 13.266     ;
; 6.903 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a0~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.145      ; 13.262     ;
; 6.909 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.167      ; 13.278     ;
; 6.910 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a12~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.141      ; 13.251     ;
; 6.921 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a0~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.145      ; 13.244     ;
; 6.922 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.166      ; 13.264     ;
; 6.930 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.140      ; 13.230     ;
; 6.930 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 13.258     ;
; 6.931 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a9~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.145      ; 13.234     ;
; 6.935 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a12~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.141      ; 13.226     ;
; 6.938 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a5~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.143      ; 13.225     ;
; 6.948 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a10~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.151      ; 13.223     ;
; 6.949 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a13~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.146      ; 13.217     ;
; 6.956 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a9~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.145      ; 13.209     ;
; 6.956 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a5~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.143      ; 13.207     ;
; 6.966 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a10~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.151      ; 13.205     ;
; 6.971 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a4~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.163      ; 13.212     ;
; 6.974 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.133      ; 13.179     ;
; 6.982 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a12~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.163      ; 13.201     ;
; 6.985 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a11~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.145      ; 13.180     ;
; 6.989 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.169      ; 13.200     ;
; 6.992 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.133      ; 13.161     ;
; 6.996 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a4~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.163      ; 13.187     ;
; 6.998 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a14~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.145      ; 13.167     ;
; 7.008 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.167      ; 13.179     ;
; 7.009 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a4~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.141      ; 13.152     ;
; 7.010 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a1~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.155      ; 13.165     ;
; 7.014 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.169      ; 13.175     ;
; 7.020 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a8~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.162      ; 13.162     ;
; 7.020 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a0~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.145      ; 13.145     ;
; 7.029 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.140      ; 13.131     ;
; 7.029 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 13.159     ;
; 7.048 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a13~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.146      ; 13.118     ;
; 7.054 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.140      ; 13.106     ;
; 7.054 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 13.134     ;
; 7.055 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a5~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.143      ; 13.108     ;
; 7.062 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.135      ; 13.093     ;
; 7.065 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a10~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.151      ; 13.106     ;
; 7.073 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a13~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.146      ; 13.093     ;
+-------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                      ; To Node                                                                     ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 8.925 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[4]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.053     ; 11.017     ;
; 8.959 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.053     ; 10.983     ;
; 9.073 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.053     ; 10.869     ;
; 9.108 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.053     ; 10.834     ;
; 9.118 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[4]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[3]~reg0  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 10.828     ;
; 9.118 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[4]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[1]~reg0  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 10.828     ;
; 9.118 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[4]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[12]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 10.828     ;
; 9.118 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[4]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[30]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 10.828     ;
; 9.132 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[4]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[31]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 10.798     ;
; 9.132 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[4]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[25]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 10.798     ;
; 9.132 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[4]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[10]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 10.798     ;
; 9.132 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[4]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[18]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 10.798     ;
; 9.132 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[4]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[29]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 10.798     ;
; 9.132 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[4]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[24]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 10.798     ;
; 9.132 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[4]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[22]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 10.798     ;
; 9.133 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.053     ; 10.809     ;
; 9.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[3]~reg0  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 10.794     ;
; 9.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[1]~reg0  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 10.794     ;
; 9.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[12]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 10.794     ;
; 9.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[30]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 10.794     ;
; 9.166 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[31]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 10.764     ;
; 9.166 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[25]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 10.764     ;
; 9.166 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[10]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 10.764     ;
; 9.166 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[18]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 10.764     ;
; 9.166 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[29]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 10.764     ;
; 9.166 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[24]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 10.764     ;
; 9.166 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[22]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 10.764     ;
; 9.170 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.055     ; 10.770     ;
; 9.192 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[15] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.053     ; 10.750     ;
; 9.210 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.055     ; 10.730     ;
; 9.266 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[0]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.055     ; 10.674     ;
; 9.266 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[3]~reg0  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 10.680     ;
; 9.266 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[1]~reg0  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 10.680     ;
; 9.266 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[12]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 10.680     ;
; 9.266 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[30]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 10.680     ;
; 9.268 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.053     ; 10.674     ;
; 9.280 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[31]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 10.650     ;
; 9.280 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[25]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 10.650     ;
; 9.280 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[10]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 10.650     ;
; 9.280 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[18]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 10.650     ;
; 9.280 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[29]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 10.650     ;
; 9.280 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[24]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 10.650     ;
; 9.280 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[22]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 10.650     ;
; 9.295 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[5]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.055     ; 10.645     ;
; 9.301 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[3]~reg0  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 10.645     ;
; 9.301 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[1]~reg0  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 10.645     ;
; 9.301 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[12]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 10.645     ;
; 9.301 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[30]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 10.645     ;
; 9.315 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[31]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 10.615     ;
; 9.315 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[25]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 10.615     ;
; 9.315 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[10]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 10.615     ;
; 9.315 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[18]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 10.615     ;
; 9.315 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[29]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 10.615     ;
; 9.315 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[24]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 10.615     ;
; 9.315 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[22]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 10.615     ;
; 9.326 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[3]~reg0  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 10.620     ;
; 9.326 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[1]~reg0  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 10.620     ;
; 9.326 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[12]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 10.620     ;
; 9.326 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[30]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 10.620     ;
; 9.340 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[31]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 10.590     ;
; 9.340 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[25]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 10.590     ;
; 9.340 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[10]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 10.590     ;
; 9.340 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[18]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 10.590     ;
; 9.340 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[29]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 10.590     ;
; 9.340 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[24]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 10.590     ;
; 9.340 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[22]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 10.590     ;
; 9.348 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[1]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.055     ; 10.592     ;
; 9.359 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[12]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.051     ; 10.585     ;
; 9.359 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[30]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.051     ; 10.585     ;
; 9.360 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[3]~reg0  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.051     ; 10.584     ;
; 9.360 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[1]~reg0  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.051     ; 10.584     ;
; 9.371 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.055     ; 10.569     ;
; 9.385 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[15] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[3]~reg0  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 10.561     ;
; 9.385 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[15] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[1]~reg0  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 10.561     ;
; 9.385 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[15] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[12]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 10.561     ;
; 9.385 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[15] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[30]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 10.561     ;
; 9.399 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[15] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[31]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 10.531     ;
; 9.399 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[15] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[25]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 10.531     ;
; 9.399 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[15] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[10]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 10.531     ;
; 9.399 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[15] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[18]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 10.531     ;
; 9.399 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[15] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[29]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 10.531     ;
; 9.399 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[15] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[24]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 10.531     ;
; 9.399 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[15] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[22]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 10.531     ;
; 9.403 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[3]~reg0  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.051     ; 10.541     ;
; 9.403 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[1]~reg0  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.051     ; 10.541     ;
; 9.403 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[12]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.051     ; 10.541     ;
; 9.403 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[30]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.051     ; 10.541     ;
; 9.405 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[31]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 10.523     ;
; 9.405 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[25]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 10.523     ;
; 9.405 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[10]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 10.523     ;
; 9.405 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[18]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 10.523     ;
; 9.405 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[29]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 10.523     ;
; 9.405 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[24]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 10.523     ;
; 9.405 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[22]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 10.523     ;
; 9.409 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.055     ; 10.531     ;
; 9.417 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[31]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 10.511     ;
; 9.417 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[25]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 10.511     ;
; 9.417 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[10]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 10.511     ;
; 9.417 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[18]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 10.511     ;
; 9.417 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[29]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 10.511     ;
+-------+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 44.651 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 5.584      ;
; 44.700 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 5.548      ;
; 44.706 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 5.533      ;
; 44.801 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 5.447      ;
; 44.850 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 5.395      ;
; 45.141 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 5.106      ;
; 45.289 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 4.958      ;
; 45.511 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 4.734      ;
; 45.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 4.702      ;
; 45.554 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[0]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 4.683      ;
; 45.559 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 4.689      ;
; 45.667 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 4.581      ;
; 45.667 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 4.571      ;
; 45.690 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 4.558      ;
; 45.785 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 4.463      ;
; 45.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 4.333      ;
; 46.017 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 4.231      ;
; 46.044 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.217      ; 4.168      ;
; 46.091 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 4.143      ;
; 46.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 3.896      ;
; 46.566 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 3.672      ;
; 46.606 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 3.631      ;
; 46.791 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[0]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 3.449      ;
; 46.960 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 3.283      ;
; 47.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.224      ; 3.216      ;
; 47.057 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[1]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 3.183      ;
; 47.129 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 3.095      ;
; 47.174 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 3.064      ;
; 47.214 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 3.034      ;
; 47.358 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 2.886      ;
; 47.498 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 2.746      ;
; 47.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.221      ; 2.462      ;
; 47.839 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 2.406      ;
; 47.840 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 2.400      ;
; 47.975 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 2.269      ;
; 48.057 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 2.179      ;
; 48.085 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 2.160      ;
; 48.119 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 2.117      ;
; 48.264 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 1.975      ;
; 48.518 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 1.720      ;
; 49.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 0.760      ;
; 93.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[25]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.030      ;
; 93.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[17]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.030      ;
; 93.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[16]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.030      ;
; 93.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[24]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.030      ;
; 93.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[23]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.030      ;
; 93.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[22]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.030      ;
; 93.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[21]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.030      ;
; 93.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[20]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.030      ;
; 93.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[19]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.030      ;
; 93.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[18]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.030      ;
; 94.094 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[26]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.808      ;
; 94.094 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[34]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.808      ;
; 94.094 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[27]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.808      ;
; 94.094 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[29]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.808      ;
; 94.094 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[32]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.808      ;
; 94.094 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[33]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.808      ;
; 94.094 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[28]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.808      ;
; 94.094 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[30]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.808      ;
; 94.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[4]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.721      ;
; 94.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[3]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.721      ;
; 94.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[2]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.721      ;
; 94.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[1]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.721      ;
; 94.215 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[25]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.682      ;
; 94.215 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[17]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.682      ;
; 94.215 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[16]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.682      ;
; 94.215 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[24]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.682      ;
; 94.215 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[23]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.682      ;
; 94.215 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[22]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.682      ;
; 94.215 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[21]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.682      ;
; 94.215 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[20]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.682      ;
; 94.215 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[19]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.682      ;
; 94.215 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[18]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.682      ;
; 94.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[26]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.443      ;
; 94.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[34]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.443      ;
; 94.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[27]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.443      ;
; 94.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[29]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.443      ;
; 94.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[32]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.443      ;
; 94.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[33]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.443      ;
; 94.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[28]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.443      ;
; 94.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[30]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.443      ;
; 94.498 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[4]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.420      ;
; 94.498 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[3]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.420      ;
; 94.498 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[2]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.420      ;
; 94.498 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[1]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.420      ;
; 94.516 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[35]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.400      ;
; 94.516 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[15]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.400      ;
; 94.516 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.400      ;
; 94.535 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[10]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.382      ;
; 94.537 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[4]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.380      ;
; 94.543 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_valid                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.378      ;
; 94.543 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.378      ;
; 94.543 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[0]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.378      ;
; 94.543 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|read                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.378      ;
; 94.543 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|read_req                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.378      ;
; 94.554 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[8]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.363      ;
; 94.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.364      ;
; 94.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[7]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.364      ;
; 94.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[6]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.364      ;
; 94.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[5]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.364      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                      ; To Node                                                                         ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 95.353 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.587      ;
; 95.353 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.587      ;
; 95.353 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.587      ;
; 95.353 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.587      ;
; 95.353 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[4]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.587      ;
; 95.353 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.587      ;
; 95.353 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.587      ;
; 95.353 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.587      ;
; 95.353 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[8]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.587      ;
; 95.353 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[9]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.587      ;
; 95.353 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[10] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.587      ;
; 95.353 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.587      ;
; 95.353 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.587      ;
; 95.353 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.587      ;
; 95.353 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.587      ;
; 95.353 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.587      ;
; 95.367 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.573      ;
; 95.367 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.573      ;
; 95.367 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.573      ;
; 95.367 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.573      ;
; 95.367 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[4]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.573      ;
; 95.367 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.573      ;
; 95.367 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.573      ;
; 95.367 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.573      ;
; 95.367 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[8]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.573      ;
; 95.367 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[9]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.573      ;
; 95.367 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[10] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.573      ;
; 95.367 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.573      ;
; 95.367 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.573      ;
; 95.367 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.573      ;
; 95.367 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.573      ;
; 95.367 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.573      ;
; 95.383 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[19] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.560      ;
; 95.383 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.560      ;
; 95.383 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.560      ;
; 95.383 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.560      ;
; 95.383 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[30] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.560      ;
; 95.383 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[20] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.560      ;
; 95.383 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.560      ;
; 95.383 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[22] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.560      ;
; 95.383 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[24] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.560      ;
; 95.383 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[25] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.560      ;
; 95.383 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[26] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.560      ;
; 95.383 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[27] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.560      ;
; 95.383 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[28] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.560      ;
; 95.383 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[29] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.560      ;
; 95.383 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[31] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.560      ;
; 95.383 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[23] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.560      ;
; 95.397 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[19] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.546      ;
; 95.397 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.546      ;
; 95.397 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.546      ;
; 95.397 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.546      ;
; 95.397 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[30] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.546      ;
; 95.397 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[20] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.546      ;
; 95.397 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.546      ;
; 95.397 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[22] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.546      ;
; 95.397 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[24] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.546      ;
; 95.397 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[25] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.546      ;
; 95.397 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[26] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.546      ;
; 95.397 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[27] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.546      ;
; 95.397 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[28] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.546      ;
; 95.397 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[29] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.546      ;
; 95.397 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[31] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.546      ;
; 95.397 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[23] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.546      ;
; 95.441 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.499      ;
; 95.441 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.499      ;
; 95.441 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.499      ;
; 95.441 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.499      ;
; 95.441 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[4]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.499      ;
; 95.441 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.499      ;
; 95.441 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.499      ;
; 95.441 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.499      ;
; 95.441 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[8]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.499      ;
; 95.441 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[9]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.499      ;
; 95.441 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[10] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.499      ;
; 95.441 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.499      ;
; 95.441 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.499      ;
; 95.441 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.499      ;
; 95.441 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.499      ;
; 95.441 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.499      ;
; 95.471 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[19] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.472      ;
; 95.471 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.472      ;
; 95.471 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.472      ;
; 95.471 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.472      ;
; 95.471 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[30] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.472      ;
; 95.471 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[20] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.472      ;
; 95.471 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.472      ;
; 95.471 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[22] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.472      ;
; 95.471 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[24] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.472      ;
; 95.471 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[25] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.472      ;
; 95.471 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[26] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.472      ;
; 95.471 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[27] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.472      ;
; 95.471 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[28] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.472      ;
; 95.471 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[29] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.472      ;
; 95.471 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[31] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.472      ;
; 95.471 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[23] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 4.472      ;
; 95.493 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.447      ;
; 95.493 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.447      ;
; 95.493 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.447      ;
; 95.493 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.447      ;
+--------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                       ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.251 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[0]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.347      ; 0.767      ;
; 0.275 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[14]                                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.347      ; 0.791      ;
; 0.287 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[1]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.345      ; 0.801      ;
; 0.290 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|M_bht_ptr_unfiltered[7]                                                                                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_bht_module:DE0_LT24_SOPC_CPU_bht|altsyncram:the_altsyncram|altsyncram_s1h1:auto_generated|ram_block1a0~porta_address_reg0                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.343      ; 0.802      ;
; 0.297 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_wr_data[28]                                                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.344      ; 0.810      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_st_data[17]                                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_data_module:DE0_LT24_SOPC_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a17~porta_datain_reg0                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.345      ; 0.813      ;
; 0.302 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.337      ; 0.808      ;
; 0.302 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_wr_data[12]                                                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.359      ; 0.830      ;
; 0.303 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.338      ; 0.810      ;
; 0.303 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.337      ; 0.809      ;
; 0.304 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dst_regnum_from_M[4]                                                                                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_register_bank_b_module:DE0_LT24_SOPC_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_tfg1:auto_generated|ram_block1a0~porta_address_reg0                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.337      ; 0.810      ;
; 0.306 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_st_data[23]                                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_data_module:DE0_LT24_SOPC_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a17~porta_datain_reg0                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.345      ; 0.820      ;
; 0.309 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|M_bht_ptr_unfiltered[3]                                                                                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_bht_module:DE0_LT24_SOPC_CPU_bht|altsyncram:the_altsyncram|altsyncram_s1h1:auto_generated|ram_block1a0~porta_address_reg0                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.328      ; 0.806      ;
; 0.309 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_wr_data[10]                                                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.359      ; 0.837      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_cmd[3]                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_cmd[3]                                                                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|m_state.000000001                                                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|m_state.000000001                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|m_next.010000000                                                                                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|m_next.010000000                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|ack_refresh_request                                                                                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|ack_refresh_request                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|refresh_request                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|refresh_request                                                                                                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|init_done                                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|init_done                                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_count[0]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_count[0]                                                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_count[2]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_count[2]                                                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_count[1]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_count[1]                                                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_cmd[1]                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_cmd[1]                                                                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_cmd[0]                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_cmd[0]                                                                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_cmd[2]                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_cmd[2]                                                                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.337      ; 0.817      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[5]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.345      ; 0.825      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|m_count[1]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|m_count[1]                                                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|active_cs_n                                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|active_cs_n                                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_next.101                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_next.101                                                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_state.101                                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_state.101                                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_next.000                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_next.000                                                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_state.000                                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_state.000                                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_refs[2]                                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_refs[2]                                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_refs[0]                                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_refs[0]                                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_refs[1]                                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_refs[1]                                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_wr_offset[1]                                                                                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_wr_offset[1]                                                                                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_wr_offset[2]                                                                                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_wr_offset[2]                                                                                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_avalon_reg:the_DE0_LT24_SOPC_CPU_nios2_avalon_reg|oci_single_step_mode                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_avalon_reg:the_DE0_LT24_SOPC_CPU_nios2_avalon_reg|oci_single_step_mode                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_read~reg0                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_read~reg0                                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][90]                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][90]                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][48]                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][48]                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_busy_s1_agent_rsp_fifo|mem_used[1]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_busy_s1_agent_rsp_fifo|mem_used[1]                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_busy_s1_agent_rsp_fifo|mem_used[0]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_busy_s1_agent_rsp_fifo|mem_used[0]                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_busy_s1_agent_rsp_fifo|mem[1][108]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_busy_s1_agent_rsp_fifo|mem[1][108]                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_busy_s1_agent_rsp_fifo|mem[0][108]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_busy_s1_agent_rsp_fifo|mem[0][108]                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem_used[0]                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem_used[0]                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][108]                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][108]                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][84]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][84]                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][66]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][66]                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_penirq_n_s1_agent_rsp_fifo|mem[1][108]                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_penirq_n_s1_agent_rsp_fifo|mem[1][108]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_touch_penirq_n_s1_translator|wait_latency_counter[1]                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_touch_penirq_n_s1_translator|wait_latency_counter[1]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_penirq_n_s1_agent_rsp_fifo|mem_used[0]                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_penirq_n_s1_agent_rsp_fifo|mem_used[0]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_penirq_n_s1_agent_rsp_fifo|mem_used[1]                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_penirq_n_s1_agent_rsp_fifo|mem_used[1]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_penirq_n_s1_agent_rsp_fifo|mem[0][108]                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_penirq_n_s1_agent_rsp_fifo|mem[0][108]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_lcd_rstn_s1_agent_rsp_fifo|mem_used[0]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_lcd_rstn_s1_agent_rsp_fifo|mem_used[0]                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_lcd_rstn_s1_agent_rsp_fifo|mem_used[1]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_lcd_rstn_s1_agent_rsp_fifo|mem_used[1]                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_lcd_rstn_s1_translator|wait_latency_counter[1]                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_lcd_rstn_s1_translator|wait_latency_counter[1]                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_lcd_rstn_s1_agent_rsp_fifo|mem[1][108]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_lcd_rstn_s1_agent_rsp_fifo|mem[1][108]                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_lcd_rstn_s1_agent_rsp_fifo|mem[0][108]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_lcd_rstn_s1_agent_rsp_fifo|mem[0][108]                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7]                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7]                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[11]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[11]                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[0]                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[0]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|has_pending_responses                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|has_pending_responses                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[12]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[12]                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[14]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[14]                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[13]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[13]                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[10]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[10]                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[9]                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[9]                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[8]                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[8]                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[6]                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[6]                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[5]                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[5]                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[4]                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[4]                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[3]                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[3]                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[2]                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[2]                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[1]                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[1]                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_LCD_RSTN:lt24_lcd_rstn|data_out                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_LCD_RSTN:lt24_lcd_rstn|data_out                                                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[0]                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[0]                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_touch_busy_s1_translator|wait_latency_counter[1]                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_touch_busy_s1_translator|wait_latency_counter[1]                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[15]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[15]                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|DE0_LT24_SOPC_SDRAM_input_efifo_module:the_DE0_LT24_SOPC_SDRAM_input_efifo_module|wr_address                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|DE0_LT24_SOPC_SDRAM_input_efifo_module:the_DE0_LT24_SOPC_SDRAM_input_efifo_module|wr_address                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|DE0_LT24_SOPC_SDRAM_input_efifo_module:the_DE0_LT24_SOPC_SDRAM_input_efifo_module|rd_address                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|DE0_LT24_SOPC_SDRAM_input_efifo_module:the_DE0_LT24_SOPC_SDRAM_input_efifo_module|rd_address                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|DE0_LT24_SOPC_SDRAM_input_efifo_module:the_DE0_LT24_SOPC_SDRAM_input_efifo_module|entries[1]                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|DE0_LT24_SOPC_SDRAM_input_efifo_module:the_DE0_LT24_SOPC_SDRAM_input_efifo_module|entries[1]                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|DE0_LT24_SOPC_SDRAM_input_efifo_module:the_DE0_LT24_SOPC_SDRAM_input_efifo_module|entries[0]                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|DE0_LT24_SOPC_SDRAM_input_efifo_module:the_DE0_LT24_SOPC_SDRAM_input_efifo_module|entries[0]                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|count[0]                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|count[0]                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[0]                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[0]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|has_pending_responses                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|has_pending_responses                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.298 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem_used[0]                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem_used[0]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem_used[1]                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem_used[1]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem[0][0]                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem[0][0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem[1][0]                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem[1][0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rsp_fifo|mem_used[1]                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rsp_fifo|mem_used[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rsp_fifo|mem_used[0]                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rsp_fifo|mem_used[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem_used[0]                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem_used[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem_used[1]                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem_used[1]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rsp_fifo|mem[1][107]                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rsp_fifo|mem[1][107]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem_used[0]                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem_used[0]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem_used[1]                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem_used[1]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][4]                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][4]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][6]                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][6]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][13]                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][13]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][14]                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][14]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][12]                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][12]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][7]                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][7]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][11]                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][11]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][15]                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][15]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem_used[0]                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem_used[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem_used[1]                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem_used[1]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.300 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4r14:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.339      ; 0.808      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][0]                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][5]                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][5]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][7]                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][7]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][4]                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][6]                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][6]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][13]                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][13]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][12]                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][12]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][0]                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][5]                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][5]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][7]                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][7]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][15]                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][15]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[1]                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[1]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[3]                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[3]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[4]                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[4]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[7]                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[7]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.307 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_buffer_flag_s1_translator|wait_latency_counter[0]                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_buffer_flag_s1_translator|wait_latency_counter[0]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.519      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|MyCycloneSPI:cyclonespi|irq_count[1]                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|MyCycloneSPI:cyclonespi|irq_count[1]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|MyCycloneSPI:cyclonespi|irq_count[0]                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|MyCycloneSPI:cyclonespi|irq_count[0]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|MyCycloneSPI:cyclonespi|MySPI:SPI_inst|SPI_counter[1]                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|MyCycloneSPI:cyclonespi|MySPI:SPI_inst|SPI_counter[1]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|MyCycloneSPI:cyclonespi|MySPI:SPI_inst|SPI_state.S_Addr_11                                                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|MyCycloneSPI:cyclonespi|MySPI:SPI_inst|SPI_state.S_Addr_11                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|MyCycloneSPI:cyclonespi|MySPI:SPI_inst|SPI_state.S_Data_11                                                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|MyCycloneSPI:cyclonespi|MySPI:SPI_inst|SPI_state.S_Data_11                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[15]                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[15]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[11]                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[11]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[12]                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[12]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[14]                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[14]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[13]                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[13]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[10]                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[10]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[9]                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[9]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[8]                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[8]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[6]                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[6]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[5]                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[5]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[2]                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[2]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[0]                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][87]                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][87]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][54]                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][54]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][57]                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][57]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][55]                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][55]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[0][0]                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[0][0]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][0]                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][0]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][10]                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][10]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][8]                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][8]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; LT24_buffer:lt24_buf|bufferFlag                                                                                                                                                                                          ; LT24_buffer:lt24_buf|bufferFlag                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][0]                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][2]                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][2]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rsp_fifo|mem[1][108]                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rsp_fifo|mem[1][108]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][3]                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][3]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][9]                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][9]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][1]                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][5]                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][5]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rsp_fifo|mem_used[0]                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rsp_fifo|mem_used[0]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem_used[0]                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem_used[0]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem_used[1]                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem_used[1]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem[1][108]                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem[1][108]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][90]                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][90]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rsp_fifo|mem[1][108]                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rsp_fifo|mem[1][108]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][19]                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][19]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][1]                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][3]                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][3]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][4]                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][6]                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][6]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_LCD_RSTN:lt24_buffer_flag|data_out                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_LCD_RSTN:lt24_buffer_flag|data_out                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rsp_fifo|mem_used[0]                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rsp_fifo|mem_used[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rsp_fifo|mem_used[1]                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rsp_fifo|mem_used[1]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_buffer_flag_s1_translator|wait_latency_counter[1]                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_buffer_flag_s1_translator|wait_latency_counter[1]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rsp_fifo|mem[1][107]                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rsp_fifo|mem[1][107]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|MyCycloneSPI:cyclonespi|avs_s0_waitrequest_reg                                                                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|MyCycloneSPI:cyclonespi|avs_s0_waitrequest_reg                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|MyCycloneSPI:cyclonespi|MySPI:SPI_inst|SPI_data[7]                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|MyCycloneSPI:cyclonespi|MySPI:SPI_inst|SPI_data[7]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|address_reg[1]                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|address_reg[1]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LT24_buffer:lt24_buf|Counter_Reg[1]                                                                                                                                                                                      ; LT24_buffer:lt24_buf|Counter_Reg[1]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LT24_buffer:lt24_buf|Counter_Reg[0]                                                                                                                                                                                      ; LT24_buffer:lt24_buf|Counter_Reg[0]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                       ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.298 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][108]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][108]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.069      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[0]                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[0]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[1]                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[1]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.068      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][107]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][107]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][108]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][108]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][0]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][0]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][0]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][0]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][107]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][107]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][15]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][15]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][107]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][107]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|timeout_occurred                                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|timeout_occurred                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][0]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][1]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][2]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][2]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][3]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][3]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][4]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][4]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][5]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][5]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][6]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][6]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][8]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][8]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][9]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][9]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][10]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][10]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][13]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][13]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][14]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][14]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][12]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][12]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][11]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][11]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][7]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][7]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.319 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.519      ;
; 0.320 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ctrl_avalon_slave_0_translator|wait_latency_counter[0]                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ctrl_avalon_slave_0_translator|wait_latency_counter[0]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.519      ;
; 0.327 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.068      ; 0.539      ;
; 0.330 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.068      ; 0.542      ;
; 0.332 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][108]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.069      ; 0.545      ;
; 0.335 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.534      ;
; 0.339 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[1]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[1]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[5]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[5]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[7]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[7]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.539      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.542      ;
; 0.354 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.553      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[15]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][15]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.555      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[5]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][5]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.555      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[1]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[8]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][8]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.556      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[10]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][10]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.557      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[13]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][13]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.557      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[12]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][12]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.557      ;
; 0.359 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[2]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][2]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.558      ;
; 0.432 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][0]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.631      ;
; 0.435 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|control_register[2]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[2]                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.634      ;
; 0.442 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|read_latency_shift_reg[0]                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.069      ; 0.655      ;
; 0.465 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.664      ;
; 0.466 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.666      ;
; 0.467 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_KEY:key|readdata[0]                                                                                                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[0]                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.666      ;
; 0.468 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.667      ;
; 0.474 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][108]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.673      ;
; 0.475 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[3]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[3]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.674      ;
; 0.477 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[11]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][11]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.676      ;
; 0.478 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[0]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.677      ;
; 0.479 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[9]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][9]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.678      ;
; 0.487 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[14]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.686      ;
; 0.488 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[4]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][4]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.687      ;
; 0.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[14]                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[14]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.690      ;
; 0.492 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][108]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.691      ;
; 0.493 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[2]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[2]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.692      ;
; 0.495 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[9]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[9]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.694      ;
; 0.497 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[30]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[30]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[10]                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[10]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.696      ;
; 0.500 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[1]                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[0]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.068      ; 0.712      ;
; 0.501 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.701      ;
; 0.502 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|read_latency_shift_reg[0]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.701      ;
; 0.502 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.069      ; 0.715      ;
; 0.503 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.702      ;
; 0.503 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.702      ;
; 0.505 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.704      ;
; 0.506 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[11]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.705      ;
; 0.511 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.710      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.319 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.519      ;
; 0.320 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.519      ;
; 0.326 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.540      ;
; 0.335 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.535      ;
; 0.335 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.535      ;
; 0.335 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.535      ;
; 0.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.536      ;
; 0.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.536      ;
; 0.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.535      ;
; 0.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[6]                                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[5]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.338 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.339 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[3]                                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[2]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[10]                                                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[9]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[11]                                                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[10]                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.344 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.344 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.346 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.546      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[12]                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.347 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[6]                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.547      ;
; 0.349 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.548      ;
; 0.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.549      ;
; 0.350 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.549      ;
; 0.351 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.550      ;
; 0.353 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.552      ;
; 0.354 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.554      ;
; 0.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.555      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node                                                                                                                                                                                                                                                                                                                                             ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 14.940 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[12]                                                                                                                                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 4.990      ;
; 14.940 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[0]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 4.990      ;
; 14.940 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[9]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 4.990      ;
; 14.940 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[10]                                                                                                                                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 4.990      ;
; 14.940 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[11]                                                                                                                                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 4.990      ;
; 14.940 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[7]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 4.990      ;
; 14.940 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[14]                                                                                                                                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 4.990      ;
; 14.940 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[13]                                                                                                                                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 4.990      ;
; 14.940 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[8]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 4.990      ;
; 14.948 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_readdata_d1[6]                                                                                                                                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.062     ; 4.985      ;
; 14.948 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_readdata_d1[1]                                                                                                                                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.062     ; 4.985      ;
; 14.948 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_readdata_d1[0]                                                                                                                                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.062     ; 4.985      ;
; 14.948 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|i_readdata_d1[6]                                                                                                                                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.062     ; 4.985      ;
; 14.958 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_readdata_d1[28]                                                                                                                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 4.972      ;
; 14.958 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_readdata_d1[20]                                                                                                                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 4.972      ;
; 14.958 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_readdata_d1[30]                                                                                                                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 4.972      ;
; 15.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[15]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 4.797      ;
; 15.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[14]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 4.797      ;
; 15.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[13]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 4.797      ;
; 15.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[12]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 4.797      ;
; 15.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[11]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 4.797      ;
; 15.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[10]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 4.797      ;
; 15.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[9]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 4.797      ;
; 15.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[8]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 4.797      ;
; 15.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[7]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 4.797      ;
; 15.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[6]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 4.797      ;
; 15.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[5]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 4.797      ;
; 15.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[4]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 4.797      ;
; 15.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[3]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 4.797      ;
; 15.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[2]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 4.797      ;
; 15.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[1]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 4.797      ;
; 15.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[0]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 4.797      ;
; 15.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[15]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 4.797      ;
; 15.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[14]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 4.797      ;
; 15.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[13]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 4.797      ;
; 15.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[12]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 4.797      ;
; 15.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[11]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 4.797      ;
; 15.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[10]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 4.797      ;
; 15.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[9]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 4.797      ;
; 15.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[8]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 4.797      ;
; 15.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[7]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 4.797      ;
; 15.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[6]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 4.797      ;
; 15.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[5]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 4.797      ;
; 15.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[4]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 4.797      ;
; 15.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[3]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 4.797      ;
; 15.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[2]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 4.797      ;
; 15.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[1]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 4.797      ;
; 15.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[0]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 4.797      ;
; 15.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 4.797      ;
; 15.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 4.797      ;
; 15.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 4.797      ;
; 15.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 4.797      ;
; 15.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 4.797      ;
; 15.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 4.797      ;
; 15.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 4.797      ;
; 15.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 4.797      ;
; 15.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 4.797      ;
; 15.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 4.797      ;
; 15.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 4.797      ;
; 15.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 4.797      ;
; 15.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 4.797      ;
; 15.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 4.797      ;
; 15.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 4.797      ;
; 15.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 4.797      ;
; 15.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 4.797      ;
; 15.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 4.797      ;
; 15.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 4.797      ;
; 15.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 4.797      ;
; 15.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 4.797      ;
; 15.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 4.797      ;
; 15.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 4.797      ;
; 15.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 4.797      ;
; 15.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 4.797      ;
; 15.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 4.797      ;
; 15.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 4.797      ;
; 15.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 4.797      ;
; 15.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 4.797      ;
; 15.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 4.797      ;
; 15.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 4.797      ;
; 15.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 4.797      ;
; 15.082 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[15]~_Duplicate_1                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.061      ; 4.798      ;
; 15.082 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[14]~_Duplicate_1                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.061      ; 4.798      ;
; 15.082 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[13]~_Duplicate_1                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.061      ; 4.798      ;
; 15.082 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[12]~_Duplicate_1                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.061      ; 4.798      ;
; 15.082 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[11]~_Duplicate_1                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.061      ; 4.798      ;
; 15.082 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[10]~_Duplicate_1                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.061      ; 4.798      ;
; 15.082 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[9]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.061      ; 4.798      ;
; 15.082 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[8]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.061      ; 4.798      ;
; 15.082 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[7]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.061      ; 4.798      ;
; 15.082 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[6]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.061      ; 4.798      ;
; 15.082 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[5]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.061      ; 4.798      ;
; 15.082 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[4]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.061      ; 4.798      ;
; 15.082 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[3]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.061      ; 4.798      ;
; 15.082 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[2]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.061      ; 4.798      ;
; 15.082 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[1]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.061      ; 4.798      ;
; 15.082 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[0]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.061      ; 4.798      ;
; 15.082 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[31]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.061      ; 4.798      ;
; 15.082 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[30]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.061      ; 4.798      ;
; 15.082 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[29]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.061      ; 4.798      ;
; 15.082 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[28]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.061      ; 4.798      ;
+--------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                      ; To Node                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.330 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 3.615      ;
; 16.330 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 3.615      ;
; 16.330 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_interface_irq_0_avs_s0_translator|av_readdata_pre[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 3.615      ;
; 16.619 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.304      ;
; 16.619 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.304      ;
; 16.620 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[0][3]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.299      ;
; 16.620 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][3]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.299      ;
; 16.620 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.302      ;
; 16.620 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_LCD_RSTN:lt24_buffer_flag|data_out                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.303      ;
; 16.620 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rsp_fifo|mem[0][108]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.297      ;
; 16.620 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rsp_fifo|mem[0][107]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.297      ;
; 16.620 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rsp_fifo|mem[0][108]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.303      ;
; 16.620 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rsp_fifo|mem_used[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.303      ;
; 16.620 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rsp_fifo|mem[0][107]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.303      ;
; 16.620 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rsp_fifo|mem[1][107]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.303      ;
; 16.620 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rsp_fifo|mem_used[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.303      ;
; 16.620 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_buffer_flag_s1_translator|wait_latency_counter[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.303      ;
; 16.620 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cyclonespi_avs_s0_translator|waitrequest_reset_override                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.299      ;
; 16.620 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.299      ;
; 16.620 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.299      ;
; 16.620 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.299      ;
; 16.620 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cyclonespi_avs_s0_translator|av_readdata_pre[7]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.299      ;
; 16.620 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[0][7]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.296      ;
; 16.620 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.302      ;
; 16.620 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.302      ;
; 16.620 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.303      ;
; 16.620 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cyclonespi_avs_s0_translator|av_readdata_pre[6]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.299      ;
; 16.620 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][6]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.299      ;
; 16.620 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[0][6]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.299      ;
; 16.620 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.302      ;
; 16.620 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cyclonespi_avs_s0_translator|av_readdata_pre[5]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.299      ;
; 16.620 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[0][5]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.296      ;
; 16.620 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.302      ;
; 16.620 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cyclonespi_avs_s0_translator|av_readdata_pre[4]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.299      ;
; 16.620 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][4]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.299      ;
; 16.620 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[0][4]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.299      ;
; 16.620 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.302      ;
; 16.620 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][2]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.299      ;
; 16.620 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cyclonespi_avs_s0_translator|av_readdata_pre[2]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.299      ;
; 16.620 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[0][2]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.299      ;
; 16.620 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.302      ;
; 16.620 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.299      ;
; 16.620 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cyclonespi_avs_s0_translator|av_readdata_pre[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.299      ;
; 16.620 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[0][1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.299      ;
; 16.620 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.302      ;
; 16.620 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[0][0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 3.296      ;
; 16.620 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.302      ;
; 16.633 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.309      ;
; 16.633 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.309      ;
; 16.633 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.309      ;
; 16.633 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.309      ;
; 16.633 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.304      ;
; 16.633 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.304      ;
; 16.633 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.304      ;
; 16.633 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.304      ;
; 16.634 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[0][0]                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.308      ;
; 16.634 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][0]                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.308      ;
; 16.634 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_buffer_flag_s1_translator|av_readdata_pre[0]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.312      ;
; 16.634 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rsp_fifo|mem[1][108]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.306      ;
; 16.634 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rsp_fifo|mem_used[0]                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.308      ;
; 16.634 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem_used[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.308      ;
; 16.634 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem_used[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.308      ;
; 16.634 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.308      ;
; 16.634 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.308      ;
; 16.634 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rsp_fifo|mem[1][108]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.312      ;
; 16.634 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.312      ;
; 16.634 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.312      ;
; 16.634 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.312      ;
; 16.634 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.306      ;
; 16.634 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.308      ;
; 16.634 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.306      ;
; 16.634 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.306      ;
; 16.634 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.306      ;
; 16.634 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.306      ;
; 16.634 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.306      ;
; 16.634 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.306      ;
; 16.634 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.306      ;
; 16.634 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.306      ;
; 16.634 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.306      ;
; 16.634 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.306      ;
; 16.634 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.306      ;
; 16.634 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.312      ;
; 16.634 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.312      ;
; 16.634 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.312      ;
; 16.634 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.303      ;
; 16.634 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.302      ;
; 16.634 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.303      ;
; 16.634 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.302      ;
; 16.634 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.302      ;
; 16.634 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.303      ;
; 16.634 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.302      ;
; 16.634 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.303      ;
; 16.634 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.303      ;
; 16.634 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.302      ;
; 16.634 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.303      ;
; 16.634 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.303      ;
; 16.634 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.302      ;
; 16.634 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.303      ;
; 16.634 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.302      ;
; 16.634 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.302      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.224      ; 2.361      ;
; 47.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.224      ; 2.361      ;
; 48.984 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 1.255      ;
; 96.728 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.204      ;
; 96.728 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.204      ;
; 96.728 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[4]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.204      ;
; 96.728 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[3]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.204      ;
; 96.728 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.204      ;
; 96.743 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.188      ;
; 96.743 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.188      ;
; 96.743 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.188      ;
; 96.743 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[3]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.188      ;
; 96.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.127      ;
; 97.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.578      ;
; 97.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.578      ;
; 97.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.578      ;
; 97.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.578      ;
; 97.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.578      ;
; 97.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.578      ;
; 97.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.578      ;
; 97.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.578      ;
; 97.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.578      ;
; 97.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.578      ;
; 97.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.578      ;
; 97.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.578      ;
; 97.349 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.574      ;
; 97.349 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.574      ;
; 97.349 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.574      ;
; 97.349 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.574      ;
; 97.349 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.574      ;
; 97.349 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.574      ;
; 97.349 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.574      ;
; 97.349 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.574      ;
; 97.349 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.574      ;
; 97.349 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.574      ;
; 97.349 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.574      ;
; 97.349 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.574      ;
; 97.349 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[8]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.574      ;
; 97.390 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_valid                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.534      ;
; 97.390 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.534      ;
; 97.390 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.534      ;
; 97.390 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|read                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.534      ;
; 97.390 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|read_req                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.534      ;
; 97.466 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[2]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.473      ;
; 97.466 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.473      ;
; 97.466 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[0]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.473      ;
; 97.466 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[1]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.473      ;
; 97.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.374      ;
; 97.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.374      ;
; 97.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[4]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.374      ;
; 97.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[3]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.374      ;
; 97.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.374      ;
; 97.563 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.357      ;
; 97.563 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.357      ;
; 97.563 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.357      ;
; 97.563 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.357      ;
; 97.563 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.357      ;
; 97.563 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|state                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.357      ;
; 97.563 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.357      ;
; 97.577 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.358      ;
; 97.577 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.358      ;
; 97.577 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.358      ;
; 97.577 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[3]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.358      ;
; 97.784 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.159      ;
; 97.784 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.159      ;
; 97.784 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.159      ;
; 97.784 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.159      ;
; 97.796 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.138      ;
; 97.796 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.138      ;
; 97.796 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.138      ;
; 97.796 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.138      ;
; 97.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.105      ;
; 97.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.105      ;
; 97.868 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.046      ;
; 97.868 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.046      ;
; 97.868 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.046      ;
; 97.868 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.046      ;
; 97.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.991      ;
; 97.965 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.969      ;
; 97.965 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.969      ;
; 97.965 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.969      ;
; 97.965 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.969      ;
; 97.965 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.969      ;
; 97.965 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.969      ;
; 97.965 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.969      ;
; 97.965 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.969      ;
; 97.965 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.969      ;
; 97.965 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.969      ;
; 97.965 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.969      ;
; 98.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.935      ;
; 98.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.935      ;
; 98.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.935      ;
; 98.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.935      ;
; 98.049 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.897      ;
; 98.173 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.759      ;
; 98.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.745      ;
; 98.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.745      ;
; 98.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.745      ;
; 98.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.745      ;
; 98.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.745      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                      ; To Node                                                                                                                                                                                                                                       ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 97.081 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.088     ; 2.826      ;
; 97.094 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][15]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.067     ; 2.834      ;
; 97.094 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[15]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.067     ; 2.834      ;
; 97.094 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][5]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.067     ; 2.834      ;
; 97.094 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[5]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.067     ; 2.834      ;
; 97.094 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[5]                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.067     ; 2.834      ;
; 97.094 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][8]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.067     ; 2.834      ;
; 97.094 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[8]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.067     ; 2.834      ;
; 97.094 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][7]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.067     ; 2.834      ;
; 97.094 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[7]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.067     ; 2.834      ;
; 97.094 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[7]                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.067     ; 2.834      ;
; 97.385 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; 0.192      ; 2.802      ;
; 97.385 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; 0.192      ; 2.802      ;
; 97.402 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ctrl_avalon_slave_0_translator|read_latency_shift_reg[0]                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.089     ; 2.504      ;
; 97.402 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.089     ; 2.504      ;
; 97.402 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.089     ; 2.504      ;
; 97.402 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.089     ; 2.504      ;
; 97.402 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ctrl_avalon_slave_0_translator|wait_latency_counter[1]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.089     ; 2.504      ;
; 97.402 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ctrl_avalon_slave_0_translator|wait_latency_counter[0]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.089     ; 2.504      ;
; 97.402 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.089     ; 2.504      ;
; 97.402 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.089     ; 2.504      ;
; 97.402 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.089     ; 2.504      ;
; 97.402 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.089     ; 2.504      ;
; 97.402 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.089     ; 2.504      ;
; 97.402 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.089     ; 2.504      ;
; 97.402 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.089     ; 2.504      ;
; 97.402 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][107]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.089     ; 2.504      ;
; 97.402 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[0][107]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.089     ; 2.504      ;
; 97.402 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.089     ; 2.504      ;
; 97.402 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.089     ; 2.504      ;
; 97.402 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[0][108]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.089     ; 2.504      ;
; 97.402 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.089     ; 2.504      ;
; 97.402 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.089     ; 2.504      ;
; 97.402 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.089     ; 2.504      ;
; 97.403 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.091     ; 2.501      ;
; 97.403 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.088     ; 2.504      ;
; 97.403 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.088     ; 2.504      ;
; 97.403 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.090     ; 2.502      ;
; 97.403 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.088     ; 2.504      ;
; 97.403 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.090     ; 2.502      ;
; 97.403 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.088     ; 2.504      ;
; 97.403 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.090     ; 2.502      ;
; 97.403 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.088     ; 2.504      ;
; 97.403 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.088     ; 2.504      ;
; 97.403 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.088     ; 2.504      ;
; 97.410 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.081     ; 2.504      ;
; 97.410 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.081     ; 2.504      ;
; 97.410 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|read_latency_shift_reg[0]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.081     ; 2.504      ;
; 97.410 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.081     ; 2.504      ;
; 97.410 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.081     ; 2.504      ;
; 97.410 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.081     ; 2.504      ;
; 97.410 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.081     ; 2.504      ;
; 97.410 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][107]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.081     ; 2.504      ;
; 97.410 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.080     ; 2.505      ;
; 97.410 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.080     ; 2.505      ;
; 97.410 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.080     ; 2.505      ;
; 97.410 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.081     ; 2.504      ;
; 97.410 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.081     ; 2.504      ;
; 97.410 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][107]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.081     ; 2.504      ;
; 97.410 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][108]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.081     ; 2.504      ;
; 97.410 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][108]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.081     ; 2.504      ;
; 97.410 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.081     ; 2.504      ;
; 97.410 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][0]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.081     ; 2.504      ;
; 97.410 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.080     ; 2.505      ;
; 97.410 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.080     ; 2.505      ;
; 97.410 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_KEY:key|readdata[0]                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.081     ; 2.504      ;
; 97.410 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[0]                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.081     ; 2.504      ;
; 97.410 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][0]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.081     ; 2.504      ;
; 97.410 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.081     ; 2.504      ;
; 97.410 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.081     ; 2.504      ;
; 97.410 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.080     ; 2.505      ;
; 97.410 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.081     ; 2.504      ;
; 97.410 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.081     ; 2.504      ;
; 97.410 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.081     ; 2.504      ;
; 97.416 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 2.513      ;
; 97.416 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 2.513      ;
; 97.416 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 2.513      ;
; 97.416 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 2.513      ;
; 97.416 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 2.513      ;
; 97.416 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 2.513      ;
; 97.416 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 2.513      ;
; 97.416 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 2.513      ;
; 97.416 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 2.513      ;
; 97.416 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 2.513      ;
; 97.416 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 2.513      ;
; 97.416 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 2.513      ;
; 97.416 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 2.513      ;
; 97.416 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 2.513      ;
; 97.416 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 2.513      ;
; 97.416 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 2.513      ;
; 97.416 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][107]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.067     ; 2.512      ;
; 97.416 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][108]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.067     ; 2.512      ;
; 97.416 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[0]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; 0.224      ; 2.803      ;
; 97.416 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][14]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 2.511      ;
; 97.416 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][10]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.067     ; 2.512      ;
; 97.416 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][9]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.067     ; 2.512      ;
; 97.416 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][4]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.067     ; 2.512      ;
; 97.416 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][3]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 2.511      ;
; 97.416 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][2]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 2.511      ;
; 97.416 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 2.511      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.790 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.989      ;
; 0.941 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.148      ;
; 0.941 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.148      ;
; 0.941 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.148      ;
; 0.941 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.148      ;
; 0.941 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.148      ;
; 0.941 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.148      ;
; 0.941 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.148      ;
; 0.941 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.148      ;
; 0.941 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.148      ;
; 1.148 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.358      ;
; 1.148 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.358      ;
; 1.148 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.358      ;
; 1.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.398      ;
; 1.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.398      ;
; 1.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.403      ;
; 1.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.403      ;
; 1.348 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.562      ;
; 1.348 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.562      ;
; 1.348 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.562      ;
; 1.348 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.562      ;
; 1.348 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.562      ;
; 1.348 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.562      ;
; 1.348 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.562      ;
; 1.348 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.562      ;
; 1.348 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.562      ;
; 1.348 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.562      ;
; 1.348 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.562      ;
; 1.348 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.562      ;
; 1.348 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.562      ;
; 1.348 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.562      ;
; 1.348 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.562      ;
; 1.348 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.562      ;
; 1.352 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.556      ;
; 1.352 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.556      ;
; 1.352 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.556      ;
; 1.352 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.556      ;
; 1.352 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.556      ;
; 1.352 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.556      ;
; 1.352 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.556      ;
; 1.352 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.556      ;
; 1.352 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.556      ;
; 1.352 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.556      ;
; 1.352 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.556      ;
; 1.352 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.556      ;
; 1.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.559      ;
; 1.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.559      ;
; 1.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.559      ;
; 1.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.554      ;
; 1.360 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.567      ;
; 1.360 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.567      ;
; 1.360 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.567      ;
; 1.360 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.567      ;
; 1.360 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.567      ;
; 1.360 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.567      ;
; 1.360 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.567      ;
; 1.360 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.567      ;
; 1.360 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.567      ;
; 1.361 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.565      ;
; 1.361 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.565      ;
; 1.361 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.565      ;
; 1.361 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.565      ;
; 1.361 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.565      ;
; 1.361 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.565      ;
; 1.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.604      ;
; 1.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.604      ;
; 1.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.604      ;
; 1.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.604      ;
; 1.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.604      ;
; 1.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.604      ;
; 1.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.604      ;
; 1.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.604      ;
; 1.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.604      ;
; 1.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.604      ;
; 1.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.604      ;
; 1.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.611      ;
; 1.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.611      ;
; 1.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.611      ;
; 1.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.611      ;
; 1.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.611      ;
; 1.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.611      ;
; 1.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.611      ;
; 1.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.611      ;
; 1.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][8] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.611      ;
; 1.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][9] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.611      ;
; 1.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.611      ;
; 1.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.611      ;
; 1.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.611      ;
; 1.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.611      ;
; 1.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.611      ;
; 1.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.611      ;
; 1.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.627      ;
; 1.551 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.758      ;
; 1.621 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.818      ;
; 1.621 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.818      ;
; 1.621 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.818      ;
; 1.621 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.818      ;
; 1.642 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.835      ;
; 1.642 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.835      ;
; 1.642 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.835      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                      ; To Node                                                                                                                                                                                                                                       ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 1.826 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.395      ; 2.365      ;
; 1.826 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.395      ; 2.365      ;
; 1.826 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|read_latency_shift_reg[0]                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.395      ; 2.365      ;
; 1.826 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][108]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.395      ; 2.365      ;
; 1.826 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.395      ; 2.365      ;
; 1.826 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.395      ; 2.365      ;
; 1.826 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.395      ; 2.365      ;
; 1.826 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.395      ; 2.365      ;
; 1.854 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[22]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.365      ; 2.363      ;
; 1.854 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[21]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.365      ; 2.363      ;
; 1.854 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[20]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.365      ; 2.363      ;
; 1.854 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[19]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.365      ; 2.363      ;
; 1.854 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[3]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.365      ; 2.363      ;
; 1.854 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[18]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.365      ; 2.363      ;
; 1.854 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[2]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.365      ; 2.363      ;
; 1.854 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[17]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.365      ; 2.363      ;
; 1.854 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[1]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.365      ; 2.363      ;
; 1.854 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[16]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.365      ; 2.363      ;
; 1.854 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[0]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.365      ; 2.363      ;
; 1.881 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.341      ; 2.366      ;
; 2.155 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 2.357      ;
; 2.155 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 2.357      ;
; 2.155 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|read_latency_shift_reg[0]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 2.357      ;
; 2.155 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 2.357      ;
; 2.155 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 2.357      ;
; 2.155 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 2.357      ;
; 2.155 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][107]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 2.357      ;
; 2.155 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 2.357      ;
; 2.155 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 2.357      ;
; 2.155 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 2.357      ;
; 2.155 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][107]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 2.357      ;
; 2.155 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][108]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 2.357      ;
; 2.155 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][108]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 2.357      ;
; 2.155 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 2.357      ;
; 2.155 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 2.357      ;
; 2.155 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 2.357      ;
; 2.155 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 2.357      ;
; 2.156 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.057      ; 2.357      ;
; 2.156 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.057      ; 2.357      ;
; 2.156 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.057      ; 2.357      ;
; 2.156 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.057      ; 2.357      ;
; 2.156 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][0]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.057      ; 2.357      ;
; 2.156 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_KEY:key|readdata[0]                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.057      ; 2.357      ;
; 2.156 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[0]                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.057      ; 2.357      ;
; 2.156 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][0]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.057      ; 2.357      ;
; 2.156 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.057      ; 2.357      ;
; 2.156 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.057      ; 2.357      ;
; 2.158 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.342      ; 2.644      ;
; 2.158 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.342      ; 2.644      ;
; 2.160 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[0]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.347      ; 2.651      ;
; 2.160 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[1]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.347      ; 2.651      ;
; 2.160 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.347      ; 2.651      ;
; 2.160 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.347      ; 2.651      ;
; 2.164 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ctrl_avalon_slave_0_translator|read_latency_shift_reg[0]                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 2.357      ;
; 2.164 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 2.357      ;
; 2.164 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 2.357      ;
; 2.164 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 2.357      ;
; 2.164 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ctrl_avalon_slave_0_translator|wait_latency_counter[1]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 2.357      ;
; 2.164 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ctrl_avalon_slave_0_translator|wait_latency_counter[0]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 2.357      ;
; 2.164 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 2.357      ;
; 2.164 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 2.357      ;
; 2.164 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 2.357      ;
; 2.164 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 2.357      ;
; 2.164 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 2.357      ;
; 2.164 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 2.357      ;
; 2.164 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 2.357      ;
; 2.164 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][107]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 2.357      ;
; 2.164 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[0][107]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 2.357      ;
; 2.164 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 2.357      ;
; 2.164 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 2.357      ;
; 2.164 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[0][108]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 2.357      ;
; 2.164 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 2.357      ;
; 2.164 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.047      ; 2.355      ;
; 2.164 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.047      ; 2.355      ;
; 2.164 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.047      ; 2.355      ;
; 2.165 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.046      ; 2.355      ;
; 2.165 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 2.358      ;
; 2.165 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 2.358      ;
; 2.165 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 2.358      ;
; 2.165 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 2.358      ;
; 2.165 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 2.358      ;
; 2.165 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 2.358      ;
; 2.165 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 2.358      ;
; 2.177 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[3]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 2.363      ;
; 2.177 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[14]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 2.363      ;
; 2.177 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[5]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 2.363      ;
; 2.177 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[6]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 2.363      ;
; 2.177 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[8]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 2.363      ;
; 2.177 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[13]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 2.363      ;
; 2.177 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[15]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 2.363      ;
; 2.177 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[7]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 2.363      ;
; 2.177 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[3]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 2.363      ;
; 2.177 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[5]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 2.363      ;
; 2.177 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[6]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 2.363      ;
; 2.177 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[7]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 2.363      ;
; 2.177 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[8]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 2.363      ;
; 2.177 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[13]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 2.363      ;
; 2.177 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[14]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 2.363      ;
; 2.177 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[15]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 2.363      ;
; 2.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.044      ; 2.366      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                          ; To Node                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.885 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 2.425      ;
; 1.885 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 2.425      ;
; 1.885 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 2.425      ;
; 1.885 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 2.425      ;
; 1.896 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.403      ; 2.443      ;
; 1.896 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem_used[1]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.403      ; 2.443      ;
; 1.896 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem_used[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.403      ; 2.443      ;
; 1.896 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.403      ; 2.443      ;
; 1.900 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem[0][107]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.395      ; 2.439      ;
; 1.900 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem[0][108]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.395      ; 2.439      ;
; 1.900 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][15]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.400      ; 2.444      ;
; 1.900 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][11]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.400      ; 2.444      ;
; 1.900 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][7]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.400      ; 2.444      ;
; 1.900 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][12]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.400      ; 2.444      ;
; 1.900 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][14]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.400      ; 2.444      ;
; 1.900 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][13]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.400      ; 2.444      ;
; 1.900 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][6]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.400      ; 2.444      ;
; 1.900 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][4]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.400      ; 2.444      ;
; 1.902 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.383      ; 2.429      ;
; 1.902 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem_used[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.383      ; 2.429      ;
; 1.902 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem_used[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.383      ; 2.429      ;
; 1.902 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.383      ; 2.429      ;
; 1.921 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.372      ; 2.437      ;
; 1.921 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.372      ; 2.437      ;
; 1.927 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.366      ; 2.437      ;
; 1.927 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][15]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.366      ; 2.437      ;
; 1.927 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][7]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.366      ; 2.437      ;
; 1.927 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.366      ; 2.437      ;
; 1.927 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][5]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.366      ; 2.437      ;
; 1.927 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.366      ; 2.437      ;
; 1.927 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.366      ; 2.437      ;
; 1.927 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][12]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.366      ; 2.437      ;
; 1.927 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][13]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.366      ; 2.437      ;
; 1.927 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][6]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.366      ; 2.437      ;
; 1.927 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.366      ; 2.437      ;
; 1.927 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.366      ; 2.437      ;
; 1.927 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][4]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.366      ; 2.437      ;
; 1.932 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[0][3]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.353      ; 2.429      ;
; 1.932 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[0][11]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.353      ; 2.429      ;
; 1.932 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[0][1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.353      ; 2.429      ;
; 1.932 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[0][9]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.353      ; 2.429      ;
; 1.932 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[0][2]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.353      ; 2.429      ;
; 1.932 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[0][8]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.353      ; 2.429      ;
; 1.932 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[0][14]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.353      ; 2.429      ;
; 1.932 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[0][10]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.353      ; 2.429      ;
; 1.932 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[0][4]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.353      ; 2.429      ;
; 1.933 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[7]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.358      ; 2.435      ;
; 1.933 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[4]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.358      ; 2.435      ;
; 1.933 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[3]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.358      ; 2.435      ;
; 1.933 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.358      ; 2.435      ;
; 2.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[0][19]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.443      ;
; 2.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|data_reg[10]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.444      ;
; 2.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|address_reg[2]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.444      ;
; 2.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.443      ;
; 2.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|byteen_reg[0]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.444      ;
; 2.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.444      ;
; 2.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|byteen_reg[1]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.444      ;
; 2.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[0][90]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.443      ;
; 2.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.443      ;
; 2.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.439      ;
; 2.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.442      ;
; 2.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.442      ;
; 2.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.442      ;
; 2.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.442      ;
; 2.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem[1][108]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.442      ;
; 2.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.437      ;
; 2.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.439      ;
; 2.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.439      ;
; 2.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|address_reg[11]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.444      ;
; 2.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.444      ;
; 2.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.444      ;
; 2.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|address_reg[3]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.444      ;
; 2.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|data_reg[15]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.444      ;
; 2.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.443      ;
; 2.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.439      ;
; 2.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_cmd_width_adapter|data_reg[15]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.439      ;
; 2.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.439      ;
; 2.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.439      ;
; 2.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.439      ;
; 2.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|data_reg[5]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.444      ;
; 2.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.444      ;
; 2.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][5]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.443      ;
; 2.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[0][5]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.443      ;
; 2.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.444      ;
; 2.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][1]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.443      ;
; 2.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[0][1]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.443      ;
; 2.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][9]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.443      ;
; 2.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|data_reg[9]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.444      ;
; 2.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[0][9]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.443      ;
; 2.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.439      ;
; 2.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.443      ;
; 2.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|data_reg[3]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.444      ;
; 2.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.444      ;
; 2.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][3]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.443      ;
; 2.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[0][3]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.443      ;
; 2.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[11]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.443      ;
; 2.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.444      ;
; 2.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][2]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.443      ;
; 2.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[0][2]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.443      ;
; 2.225 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.443      ;
+-------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                                                                                                                                                                                               ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 2.468 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_channel[13]                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.386      ; 2.998      ;
; 2.468 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_dest_id[2]                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.386      ; 2.998      ;
; 2.468 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_dest_id[1]                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.386      ; 2.998      ;
; 2.468 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_channel[15]                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.386      ; 2.998      ;
; 2.470 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 2.998      ;
; 2.470 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 2.998      ;
; 2.470 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 2.998      ;
; 2.470 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 2.998      ;
; 2.475 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.389      ; 3.008      ;
; 2.475 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.389      ; 3.008      ;
; 2.475 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.389      ; 3.008      ;
; 2.475 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.389      ; 3.008      ;
; 2.475 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.389      ; 3.008      ;
; 2.475 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.389      ; 3.008      ;
; 2.477 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_channel[4]                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.389      ; 3.010      ;
; 2.477 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_channel[3]                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.389      ; 3.010      ;
; 2.477 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_dest_id[0]                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.389      ; 3.010      ;
; 2.477 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_dest_id[3]                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.389      ; 3.010      ;
; 2.477 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.383      ; 3.004      ;
; 2.477 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.383      ; 3.004      ;
; 2.487 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.370      ; 3.001      ;
; 2.487 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.370      ; 3.001      ;
; 2.487 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.370      ; 3.001      ;
; 2.487 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.370      ; 3.001      ;
; 2.487 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.370      ; 3.001      ;
; 2.487 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.370      ; 3.001      ;
; 2.502 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_channel[12]                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.365      ; 3.011      ;
; 2.504 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|ien_AE                                                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.345      ; 2.993      ;
; 2.766 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.370      ; 3.280      ;
; 2.766 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.370      ; 3.280      ;
; 2.766 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.370      ; 3.280      ;
; 2.766 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[15]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.370      ; 3.280      ;
; 2.766 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_touch_spi_spi_control_port_translator|av_readdata_pre[15]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.370      ; 3.280      ;
; 2.775 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_dest_id[3]                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 2.993      ;
; 2.775 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_dest_id[0]                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 2.993      ;
; 2.793 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 3.000      ;
; 2.793 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 3.000      ;
; 2.793 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 3.000      ;
; 2.793 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 3.000      ;
; 2.793 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 3.000      ;
; 2.793 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 3.000      ;
; 2.793 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 3.000      ;
; 2.793 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 3.000      ;
; 2.793 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 3.000      ;
; 2.793 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 3.000      ;
; 2.794 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 3.000      ;
; 2.794 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_ctrl_avalon_slave_0_translator|wait_latency_counter[0]                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 3.000      ;
; 2.794 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_ctrl_avalon_slave_0_translator|wait_latency_counter[1]                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 3.000      ;
; 2.794 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 3.000      ;
; 2.794 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_ctrl_avalon_slave_0_translator|read_latency_shift_reg[0]                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 3.000      ;
; 2.794 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 3.000      ;
; 2.794 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_avalon_slave_0_agent_rsp_fifo|mem[0][108]                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 3.000      ;
; 2.794 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 3.000      ;
; 2.794 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 3.009      ;
; 2.794 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 3.009      ;
; 2.794 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 3.009      ;
; 2.794 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 3.009      ;
; 2.794 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 3.009      ;
; 2.794 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 3.009      ;
; 2.794 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 3.000      ;
; 2.794 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 2.993      ;
; 2.794 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 2.993      ;
; 2.794 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 2.993      ;
; 2.794 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 2.993      ;
; 2.794 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 2.993      ;
; 2.794 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 2.993      ;
; 2.794 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 2.993      ;
; 2.794 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 3.000      ;
; 2.794 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.994      ;
; 2.794 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.994      ;
; 2.794 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 3.000      ;
; 2.794 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[7]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 3.000      ;
; 2.794 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.996      ;
; 2.794 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.996      ;
; 2.794 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.996      ;
; 2.794 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.996      ;
; 2.794 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.996      ;
; 2.794 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.996      ;
; 2.794 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|rx_holding_reg[7]                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.994      ;
; 2.794 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|endofpacketvalue_reg[7]                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.994      ;
; 2.794 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|data_to_cpu[7]                                                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.994      ;
; 2.794 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 2.993      ;
; 2.794 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.994      ;
; 2.794 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.994      ;
; 2.794 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.994      ;
; 2.794 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 3.009      ;
; 2.794 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 3.000      ;
; 2.794 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.994      ;
; 2.794 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|ac                                                                                                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.994      ;
; 2.794 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|fifo_AE                                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.994      ;
; 2.794 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|rx_holding_reg[3]                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.994      ;
; 2.794 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|endofpacketvalue_reg[2]                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.994      ;
; 2.794 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|endofpacketvalue_reg[3]                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.994      ;
; 2.794 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|endofpacketvalue_reg[1]                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.994      ;
; 2.794 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|rx_holding_reg[1]                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.994      ;
; 2.794 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|endofpacketvalue_reg[0]                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.994      ;
; 2.794 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|rx_holding_reg[0]                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.994      ;
; 2.794 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|rx_holding_reg[6]                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.994      ;
; 2.794 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|endofpacketvalue_reg[6]                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.994      ;
; 2.794 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|rx_holding_reg[4]                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.994      ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 70
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.371
Worst Case Available Settling Time: 33.836 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                  ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; CLOCK_50                                   ; 11.376 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 12.854 ; 0.000         ;
; altera_reserved_tck                        ; 46.816 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 96.984 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                  ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.116 ; 0.000         ;
; CLOCK_50                                   ; 0.151 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.179 ; 0.000         ;
; altera_reserved_tck                        ; 0.188 ; 0.000         ;
+--------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                               ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 16.537 ; 0.000         ;
; CLOCK_50                                   ; 17.526 ; 0.000         ;
; altera_reserved_tck                        ; 48.844 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 98.038 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                               ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; altera_reserved_tck                        ; 0.495 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 1.206 ; 0.000         ;
; CLOCK_50                                   ; 1.235 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 1.571 ; 0.000         ;
+--------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                    ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; CLOCK_50                                   ; 9.205  ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 9.748  ; 0.000         ;
; altera_reserved_tck                        ; 49.296 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 49.781 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                ;
+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.376 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.092      ; 8.725      ;
; 11.387 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.091      ; 8.713      ;
; 11.415 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.091      ; 8.685      ;
; 11.429 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a12~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.086      ; 8.666      ;
; 11.441 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.092      ; 8.660      ;
; 11.445 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.092      ; 8.656      ;
; 11.446 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.091      ; 8.654      ;
; 11.454 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.084      ; 8.639      ;
; 11.456 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.091      ; 8.644      ;
; 11.474 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.091      ; 8.626      ;
; 11.484 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.091      ; 8.616      ;
; 11.488 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a12~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.086      ; 8.607      ;
; 11.498 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a12~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.086      ; 8.597      ;
; 11.513 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.084      ; 8.580      ;
; 11.523 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.084      ; 8.570      ;
; 11.528 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a9~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.090      ; 8.571      ;
; 11.538 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a13~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 8.559      ;
; 11.566 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.085      ; 8.528      ;
; 11.580 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a13~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.089      ; 8.518      ;
; 11.587 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a9~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.090      ; 8.512      ;
; 11.597 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a9~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.090      ; 8.502      ;
; 11.597 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a13~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 8.500      ;
; 11.602 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a4~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.086      ; 8.493      ;
; 11.605 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a14~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.093      ; 8.497      ;
; 11.605 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.084      ; 8.488      ;
; 11.607 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a13~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 8.490      ;
; 11.616 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a0~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.092      ; 8.485      ;
; 11.621 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a10~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.095      ; 8.483      ;
; 11.623 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.092      ; 8.478      ;
; 11.625 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a11~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.092      ; 8.476      ;
; 11.631 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.085      ; 8.463      ;
; 11.635 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.085      ; 8.459      ;
; 11.645 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 8.470      ;
; 11.645 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a13~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.089      ; 8.453      ;
; 11.649 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a13~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.089      ; 8.449      ;
; 11.658 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a5~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.091      ; 8.442      ;
; 11.661 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a4~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.086      ; 8.434      ;
; 11.664 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.084      ; 8.429      ;
; 11.667 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a11~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.091      ; 8.433      ;
; 11.668 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a12~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 8.428      ;
; 11.671 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a4~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.086      ; 8.424      ;
; 11.674 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a14~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.093      ; 8.428      ;
; 11.674 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.084      ; 8.419      ;
; 11.678 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a14~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.092      ; 8.423      ;
; 11.679 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a9~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.091      ; 8.421      ;
; 11.685 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a0~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.092      ; 8.416      ;
; 11.688 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.092      ; 8.413      ;
; 11.689 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a0~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.091      ; 8.411      ;
; 11.690 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a14~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.093      ; 8.412      ;
; 11.690 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a10~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.095      ; 8.414      ;
; 11.692 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.092      ; 8.409      ;
; 11.693 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a11~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.092      ; 8.408      ;
; 11.694 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a10~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.094      ; 8.409      ;
; 11.694 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a11~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.092      ; 8.407      ;
; 11.696 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.107      ; 8.420      ;
; 11.701 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a0~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.092      ; 8.400      ;
; 11.704 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 8.411      ;
; 11.705 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.108      ; 8.412      ;
; 11.706 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a10~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.095      ; 8.398      ;
; 11.714 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 8.401      ;
; 11.719 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a4~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.102      ; 8.392      ;
; 11.726 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a11~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.091      ; 8.374      ;
; 11.727 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a5~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.091      ; 8.373      ;
; 11.729 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.107      ; 8.387      ;
; 11.731 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a5~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.090      ; 8.368      ;
; 11.733 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a12~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 8.363      ;
; 11.736 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a11~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.091      ; 8.364      ;
; 11.737 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a12~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 8.359      ;
; 11.737 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a14~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.092      ; 8.364      ;
; 11.743 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a5~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.091      ; 8.357      ;
; 11.744 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a9~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.091      ; 8.356      ;
; 11.747 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a14~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.092      ; 8.354      ;
; 11.748 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a9~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.091      ; 8.352      ;
; 11.748 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a0~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.091      ; 8.352      ;
; 11.753 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a10~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.094      ; 8.350      ;
; 11.755 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.107      ; 8.361      ;
; 11.758 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a0~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.091      ; 8.342      ;
; 11.760 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.085      ; 8.334      ;
; 11.763 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a10~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.094      ; 8.340      ;
; 11.765 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.107      ; 8.351      ;
; 11.770 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.108      ; 8.347      ;
; 11.774 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.108      ; 8.343      ;
; 11.782 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 8.309      ;
; 11.788 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a4~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.102      ; 8.323      ;
; 11.790 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a5~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.090      ; 8.309      ;
; 11.792 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a4~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.101      ; 8.318      ;
; 11.794 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.107      ; 8.322      ;
; 11.798 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.107      ; 8.318      ;
; 11.800 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a5~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.090      ; 8.299      ;
; 11.801 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a12~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.102      ; 8.310      ;
; 11.804 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a13~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.092      ; 8.297      ;
; 11.804 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a4~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.102      ; 8.307      ;
; 11.811 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a4~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 8.285      ;
; 11.824 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a8~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.101      ; 8.286      ;
; 11.825 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.085      ; 8.269      ;
; 11.826 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a1~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.097      ; 8.280      ;
; 11.829 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.085      ; 8.265      ;
; 11.834 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a7~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.105      ; 8.280      ;
; 11.841 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 8.250      ;
; 11.848 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.083      ; 8.244      ;
+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                      ; To Node                                                                     ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 12.854 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[4]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.034     ; 7.099      ;
; 12.877 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.034     ; 7.076      ;
; 12.885 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[15] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.034     ; 7.068      ;
; 12.902 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[4]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[12]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.030     ; 7.055      ;
; 12.902 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[4]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[30]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.030     ; 7.055      ;
; 12.903 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[4]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[3]~reg0  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.030     ; 7.054      ;
; 12.903 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[4]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[1]~reg0  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.030     ; 7.054      ;
; 12.906 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.036     ; 7.045      ;
; 12.927 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[4]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[31]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.042     ; 7.018      ;
; 12.927 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[4]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[25]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.042     ; 7.018      ;
; 12.927 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[4]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[10]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.042     ; 7.018      ;
; 12.927 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[4]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[18]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.042     ; 7.018      ;
; 12.927 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[4]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[29]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.042     ; 7.018      ;
; 12.927 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[4]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[24]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.042     ; 7.018      ;
; 12.927 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[4]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[22]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.042     ; 7.018      ;
; 12.933 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[15] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[12]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.030     ; 7.024      ;
; 12.933 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[15] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[30]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.030     ; 7.024      ;
; 12.934 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[15] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[3]~reg0  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.030     ; 7.023      ;
; 12.934 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[15] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[1]~reg0  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.030     ; 7.023      ;
; 12.953 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.034     ; 7.000      ;
; 12.954 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[12]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.032     ; 7.001      ;
; 12.954 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[30]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.032     ; 7.001      ;
; 12.955 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[3]~reg0  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.032     ; 7.000      ;
; 12.955 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[1]~reg0  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.032     ; 7.000      ;
; 12.958 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[15] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[31]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.042     ; 6.987      ;
; 12.958 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[15] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[25]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.042     ; 6.987      ;
; 12.958 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[15] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[10]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.042     ; 6.987      ;
; 12.958 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[15] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[18]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.042     ; 6.987      ;
; 12.958 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[15] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[29]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.042     ; 6.987      ;
; 12.958 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[15] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[24]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.042     ; 6.987      ;
; 12.958 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[15] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[22]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.042     ; 6.987      ;
; 12.974 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.034     ; 6.979      ;
; 12.979 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[31]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.044     ; 6.964      ;
; 12.979 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[25]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.044     ; 6.964      ;
; 12.979 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[10]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.044     ; 6.964      ;
; 12.979 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[18]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.044     ; 6.964      ;
; 12.979 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[29]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.044     ; 6.964      ;
; 12.979 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[24]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.044     ; 6.964      ;
; 12.979 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[22]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.044     ; 6.964      ;
; 12.990 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[1]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.036     ; 6.961      ;
; 12.996 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.034     ; 6.957      ;
; 13.001 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[12]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.030     ; 6.956      ;
; 13.001 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[30]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.030     ; 6.956      ;
; 13.002 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[3]~reg0  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.030     ; 6.955      ;
; 13.002 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[1]~reg0  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.030     ; 6.955      ;
; 13.026 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[31]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.042     ; 6.919      ;
; 13.026 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[25]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.042     ; 6.919      ;
; 13.026 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[10]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.042     ; 6.919      ;
; 13.026 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[18]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.042     ; 6.919      ;
; 13.026 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[29]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.042     ; 6.919      ;
; 13.026 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[24]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.042     ; 6.919      ;
; 13.026 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_line_field[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[22]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.042     ; 6.919      ;
; 13.038 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[1]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[12]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.032     ; 6.917      ;
; 13.038 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[1]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[30]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.032     ; 6.917      ;
; 13.039 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[1]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[3]~reg0  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.032     ; 6.916      ;
; 13.039 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[1]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[1]~reg0  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.032     ; 6.916      ;
; 13.044 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[12]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.030     ; 6.913      ;
; 13.044 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[30]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.030     ; 6.913      ;
; 13.045 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[3]~reg0  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.030     ; 6.912      ;
; 13.045 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[1]~reg0  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.030     ; 6.912      ;
; 13.052 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.035     ; 6.900      ;
; 13.053 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[0]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.035     ; 6.899      ;
; 13.061 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.035     ; 6.891      ;
; 13.063 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[1]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[31]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.044     ; 6.880      ;
; 13.063 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[1]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[25]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.044     ; 6.880      ;
; 13.063 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[1]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[10]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.044     ; 6.880      ;
; 13.063 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[1]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[18]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.044     ; 6.880      ;
; 13.063 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[1]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[29]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.044     ; 6.880      ;
; 13.063 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[1]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[24]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.044     ; 6.880      ;
; 13.063 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[1]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[22]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.044     ; 6.880      ;
; 13.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[31]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.042     ; 6.876      ;
; 13.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[25]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.042     ; 6.876      ;
; 13.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[10]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.042     ; 6.876      ;
; 13.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[18]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.042     ; 6.876      ;
; 13.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[29]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.042     ; 6.876      ;
; 13.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[24]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.042     ; 6.876      ;
; 13.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[22]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.042     ; 6.876      ;
; 13.072 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.034     ; 6.881      ;
; 13.081 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[12]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.030     ; 6.876      ;
; 13.081 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[30]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.030     ; 6.876      ;
; 13.082 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[3]~reg0  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.030     ; 6.875      ;
; 13.082 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[1]~reg0  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.030     ; 6.875      ;
; 13.100 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[12]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.031     ; 6.856      ;
; 13.100 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[30]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.031     ; 6.856      ;
; 13.101 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[3]~reg0  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.031     ; 6.855      ;
; 13.101 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[2]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[1]~reg0  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.031     ; 6.855      ;
; 13.101 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[0]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[12]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.031     ; 6.855      ;
; 13.101 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[0]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[30]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.031     ; 6.855      ;
; 13.102 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[31]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.042     ; 6.843      ;
; 13.102 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[25]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.042     ; 6.843      ;
; 13.102 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[10]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.042     ; 6.843      ;
; 13.102 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[18]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.042     ; 6.843      ;
; 13.102 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[29]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.042     ; 6.843      ;
; 13.102 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[24]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.042     ; 6.843      ;
; 13.102 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[22]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.042     ; 6.843      ;
; 13.102 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[0]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[3]~reg0  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.031     ; 6.854      ;
; 13.102 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[0]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[1]~reg0  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.031     ; 6.854      ;
; 13.110 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[5]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mem_stall          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.035     ; 6.842      ;
; 13.120 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[12]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.030     ; 6.837      ;
; 13.120 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[30]~reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.030     ; 6.837      ;
+--------+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 3.608      ;
; 46.844 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 3.590      ;
; 46.897 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 3.537      ;
; 46.898 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 3.529      ;
; 46.981 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 3.450      ;
; 47.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 3.235      ;
; 47.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 3.196      ;
; 47.295 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[0]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 3.130      ;
; 47.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 3.046      ;
; 47.496 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 2.938      ;
; 47.499 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 2.935      ;
; 47.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 2.919      ;
; 47.516 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 2.918      ;
; 47.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 2.851      ;
; 47.641 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 2.793      ;
; 47.650 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.421      ; 2.758      ;
; 47.654 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 2.776      ;
; 47.749 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 2.685      ;
; 47.780 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 2.643      ;
; 47.955 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 2.471      ;
; 48.092 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 2.335      ;
; 48.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 2.301      ;
; 48.176 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[0]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 2.252      ;
; 48.289 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.427      ; 2.125      ;
; 48.307 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 2.124      ;
; 48.333 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.430      ; 2.084      ;
; 48.375 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[1]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 2.053      ;
; 48.448 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.976      ;
; 48.465 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 1.970      ;
; 48.567 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.865      ;
; 48.670 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.760      ;
; 48.785 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.424      ; 1.626      ;
; 48.875 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.553      ;
; 48.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.515      ;
; 48.954 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.476      ;
; 49.055 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.375      ;
; 49.075 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.350      ;
; 49.109 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.316      ;
; 49.220 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.207      ;
; 49.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.088      ;
; 49.958 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 0.472      ;
; 95.849 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[25]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.074      ;
; 95.849 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[17]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.074      ;
; 95.849 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[16]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.074      ;
; 95.849 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[24]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.074      ;
; 95.849 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[23]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.074      ;
; 95.849 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[22]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.074      ;
; 95.849 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[21]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.074      ;
; 95.849 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[20]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.074      ;
; 95.849 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[19]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.074      ;
; 95.849 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[18]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.074      ;
; 96.014 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[27]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.911      ;
; 96.015 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[26]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.910      ;
; 96.015 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[34]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.910      ;
; 96.015 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[29]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.910      ;
; 96.015 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[32]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.910      ;
; 96.015 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[33]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.910      ;
; 96.015 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[28]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.910      ;
; 96.015 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[30]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.910      ;
; 96.075 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[4]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.863      ;
; 96.075 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[3]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.863      ;
; 96.075 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[2]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.863      ;
; 96.075 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[1]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.863      ;
; 96.245 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[4]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.689      ;
; 96.246 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[10]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.688      ;
; 96.257 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[8]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.677      ;
; 96.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[35]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.666      ;
; 96.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[15]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.666      ;
; 96.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.666      ;
; 96.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[9]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.664      ;
; 96.271 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[12]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.663      ;
; 96.272 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[5]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.662      ;
; 96.273 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[11]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.661      ;
; 96.280 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[25]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.640      ;
; 96.280 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[17]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.640      ;
; 96.280 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[16]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.640      ;
; 96.280 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[24]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.640      ;
; 96.280 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[23]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.640      ;
; 96.280 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[22]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.640      ;
; 96.280 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[21]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.640      ;
; 96.280 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[20]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.640      ;
; 96.280 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[19]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.640      ;
; 96.280 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[18]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.640      ;
; 96.309 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_valid                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.628      ;
; 96.309 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.628      ;
; 96.309 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[0]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.628      ;
; 96.309 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|read                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.628      ;
; 96.309 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|read_req                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.628      ;
; 96.317 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.619      ;
; 96.317 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[7]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.619      ;
; 96.317 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[6]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.619      ;
; 96.317 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[5]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.619      ;
; 96.414 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.516      ;
; 96.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[6]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.518      ;
; 96.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.518      ;
; 96.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[14]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.515      ;
; 96.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[3]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.515      ;
; 96.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[2]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.515      ;
; 96.420 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[13]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.514      ;
; 96.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[4]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.510      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                      ; To Node                                                                         ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 96.984 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.967      ;
; 96.984 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.967      ;
; 96.984 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.967      ;
; 96.984 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.967      ;
; 96.984 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[4]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.967      ;
; 96.984 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.967      ;
; 96.984 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.967      ;
; 96.984 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.967      ;
; 96.984 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[8]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.967      ;
; 96.984 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[9]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.967      ;
; 96.984 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[10] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.967      ;
; 96.984 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.967      ;
; 96.984 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.967      ;
; 96.984 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.967      ;
; 96.984 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.967      ;
; 96.984 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.967      ;
; 96.998 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.953      ;
; 96.998 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.953      ;
; 96.998 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.953      ;
; 96.998 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.953      ;
; 96.998 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[4]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.953      ;
; 96.998 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.953      ;
; 96.998 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.953      ;
; 96.998 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.953      ;
; 96.998 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[8]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.953      ;
; 96.998 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[9]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.953      ;
; 96.998 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[10] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.953      ;
; 96.998 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.953      ;
; 96.998 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.953      ;
; 96.998 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.953      ;
; 96.998 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.953      ;
; 96.998 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.953      ;
; 97.011 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[19] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.034     ; 2.942      ;
; 97.011 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.034     ; 2.942      ;
; 97.011 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.034     ; 2.942      ;
; 97.011 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.034     ; 2.942      ;
; 97.011 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[30] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.034     ; 2.942      ;
; 97.011 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[20] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.034     ; 2.942      ;
; 97.011 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.034     ; 2.942      ;
; 97.011 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[22] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.034     ; 2.942      ;
; 97.011 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[24] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.034     ; 2.942      ;
; 97.011 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[25] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.034     ; 2.942      ;
; 97.011 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[26] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.034     ; 2.942      ;
; 97.011 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[27] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.034     ; 2.942      ;
; 97.011 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[28] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.034     ; 2.942      ;
; 97.011 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[29] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.034     ; 2.942      ;
; 97.011 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[31] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.034     ; 2.942      ;
; 97.011 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[23] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.034     ; 2.942      ;
; 97.025 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[19] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.034     ; 2.928      ;
; 97.025 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.034     ; 2.928      ;
; 97.025 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.034     ; 2.928      ;
; 97.025 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.034     ; 2.928      ;
; 97.025 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[30] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.034     ; 2.928      ;
; 97.025 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[20] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.034     ; 2.928      ;
; 97.025 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.034     ; 2.928      ;
; 97.025 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[22] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.034     ; 2.928      ;
; 97.025 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[24] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.034     ; 2.928      ;
; 97.025 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[25] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.034     ; 2.928      ;
; 97.025 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[26] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.034     ; 2.928      ;
; 97.025 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[27] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.034     ; 2.928      ;
; 97.025 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[28] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.034     ; 2.928      ;
; 97.025 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[29] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.034     ; 2.928      ;
; 97.025 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[31] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.034     ; 2.928      ;
; 97.025 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[23] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.034     ; 2.928      ;
; 97.062 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.889      ;
; 97.062 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.889      ;
; 97.062 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.889      ;
; 97.062 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.889      ;
; 97.062 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[4]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.889      ;
; 97.062 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.889      ;
; 97.062 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.889      ;
; 97.062 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.889      ;
; 97.062 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[8]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.889      ;
; 97.062 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[9]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.889      ;
; 97.062 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[10] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.889      ;
; 97.062 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.889      ;
; 97.062 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.889      ;
; 97.062 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.889      ;
; 97.062 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.889      ;
; 97.062 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.889      ;
; 97.088 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.863      ;
; 97.088 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.863      ;
; 97.088 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.863      ;
; 97.088 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.863      ;
; 97.088 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[4]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.863      ;
; 97.088 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.863      ;
; 97.088 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.863      ;
; 97.088 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.863      ;
; 97.088 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[8]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.863      ;
; 97.088 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[9]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.863      ;
; 97.088 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[10] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.863      ;
; 97.088 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.863      ;
; 97.088 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.863      ;
; 97.088 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.863      ;
; 97.088 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.863      ;
; 97.088 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.863      ;
; 97.089 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[19] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.034     ; 2.864      ;
; 97.089 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.034     ; 2.864      ;
; 97.089 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.034     ; 2.864      ;
; 97.089 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.034     ; 2.864      ;
+--------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                       ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.116 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[0]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.225      ; 0.445      ;
; 0.128 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[14]                                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.225      ; 0.457      ;
; 0.143 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[1]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 0.470      ;
; 0.146 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|M_bht_ptr_unfiltered[7]                                                                                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_bht_module:DE0_LT24_SOPC_CPU_bht|altsyncram:the_altsyncram|altsyncram_s1h1:auto_generated|ram_block1a0~porta_address_reg0                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 0.473      ;
; 0.147 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_wr_data[28]                                                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 0.474      ;
; 0.148 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_st_data[17]                                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_data_module:DE0_LT24_SOPC_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a17~porta_datain_reg0                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 0.475      ;
; 0.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.473      ;
; 0.149 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_st_data[23]                                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_data_module:DE0_LT24_SOPC_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a17~porta_datain_reg0                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 0.476      ;
; 0.153 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|M_bht_ptr_unfiltered[3]                                                                                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_bht_module:DE0_LT24_SOPC_CPU_bht|altsyncram:the_altsyncram|altsyncram_s1h1:auto_generated|ram_block1a0~porta_address_reg0                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.213      ; 0.470      ;
; 0.153 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|M_bht_ptr_unfiltered[4]                                                                                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_bht_module:DE0_LT24_SOPC_CPU_bht|altsyncram:the_altsyncram|altsyncram_s1h1:auto_generated|ram_block1a0~porta_address_reg0                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.217      ; 0.474      ;
; 0.156 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.478      ;
; 0.156 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.478      ;
; 0.158 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[12]                                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.225      ; 0.487      ;
; 0.158 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|M_bht_ptr_unfiltered[2]                                                                                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_bht_module:DE0_LT24_SOPC_CPU_bht|altsyncram:the_altsyncram|altsyncram_s1h1:auto_generated|ram_block1a0~porta_address_reg0                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.217      ; 0.479      ;
; 0.159 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.481      ;
; 0.159 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[7]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.225      ; 0.488      ;
; 0.159 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_wr_data[12]                                                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.235      ; 0.498      ;
; 0.160 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_wr_data[25]                                                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 0.487      ;
; 0.160 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[5]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 0.487      ;
; 0.161 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[13]                                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.225      ; 0.490      ;
; 0.162 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[8]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.225      ; 0.491      ;
; 0.163 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.485      ;
; 0.163 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_dp_offset[1]                                                                                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.485      ;
; 0.163 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_line[4]                                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_address_reg0                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.489      ;
; 0.164 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_wr_data[10]                                                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.235      ; 0.503      ;
; 0.166 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_wr_data[1]                                                                                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.235      ; 0.505      ;
; 0.168 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dst_regnum_from_M[4]                                                                                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_register_bank_b_module:DE0_LT24_SOPC_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_tfg1:auto_generated|ram_block1a0~porta_address_reg0                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.217      ; 0.489      ;
; 0.170 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_wr_data[17]                                                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.235      ; 0.509      ;
; 0.170 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_wr_data[20]                                                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.235      ; 0.509      ;
; 0.170 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_wr_data[22]                                                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 0.510      ;
; 0.171 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[0]                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.495      ;
; 0.172 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_wr_offset[0]                                                                                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_address_reg0                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.494      ;
; 0.174 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_wr_data[5]                                                                                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.235      ; 0.513      ;
; 0.177 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.499      ;
; 0.177 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[9]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.225      ; 0.506      ;
; 0.177 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dst_regnum_from_M[4]                                                                                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_register_bank_a_module:DE0_LT24_SOPC_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_sfg1:auto_generated|ram_block1a0~porta_address_reg0                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.215      ; 0.496      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.502      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_line[3]                                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_address_reg0                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.505      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dst_regnum_from_M[1]                                                                                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_register_bank_a_module:DE0_LT24_SOPC_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_sfg1:auto_generated|ram_block1a0~porta_address_reg0                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.216      ; 0.499      ;
; 0.180 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[10]                                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.225      ; 0.509      ;
; 0.180 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dst_regnum_from_M[1]                                                                                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_register_bank_b_module:DE0_LT24_SOPC_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_tfg1:auto_generated|ram_block1a0~porta_address_reg0                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.502      ;
; 0.182 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_dp_offset[0]                                                                                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.504      ;
; 0.182 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_line[6]                                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_address_reg0                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.508      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_cmd[3]                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_cmd[3]                                                                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|m_count[1]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|m_count[1]                                                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|active_cs_n                                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|active_cs_n                                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|ack_refresh_request                                                                                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|ack_refresh_request                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|refresh_request                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|refresh_request                                                                                                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|init_done                                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|init_done                                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_count[0]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_count[0]                                                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_count[2]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_count[2]                                                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_count[1]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_count[1]                                                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_cmd[1]                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_cmd[1]                                                                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_cmd[0]                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_cmd[0]                                                                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_cmd[2]                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_cmd[2]                                                                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_wr_offset[1]                                                                                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_wr_offset[1]                                                                                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_wr_offset[2]                                                                                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_wr_offset[2]                                                                                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_avalon_reg:the_DE0_LT24_SOPC_CPU_nios2_avalon_reg|oci_single_step_mode                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_avalon_reg:the_DE0_LT24_SOPC_CPU_nios2_avalon_reg|oci_single_step_mode                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_read~reg0                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_read~reg0                                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][90]                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][90]                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][48]                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][48]                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][108]                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][108]                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][84]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][84]                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][66]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][66]                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[0]                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[0]                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|has_pending_responses                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|has_pending_responses                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_PENIRQ_N:lt24_touch_penirq_n|irq_mask                                                                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_PENIRQ_N:lt24_touch_penirq_n|irq_mask                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_PENIRQ_N:lt24_touch_penirq_n|edge_capture                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_PENIRQ_N:lt24_touch_penirq_n|edge_capture                                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[1]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[1]                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][19]                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][19]                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_oci_debug:the_DE0_LT24_SOPC_CPU_nios2_oci_debug|monitor_error                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_oci_debug:the_DE0_LT24_SOPC_CPU_nios2_oci_debug|monitor_error                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_oci_debug:the_DE0_LT24_SOPC_CPU_nios2_oci_debug|monitor_ready                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_oci_debug:the_DE0_LT24_SOPC_CPU_nios2_oci_debug|monitor_ready                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|read                                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|read                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|write                                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|write                                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_ocimem:the_DE0_LT24_SOPC_CPU_nios2_ocimem|avalon_ociram_readdata_ready                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_ocimem:the_DE0_LT24_SOPC_CPU_nios2_ocimem|avalon_ociram_readdata_ready                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|pause_irq                                                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|pause_irq                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|ac                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|ac                                                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][108]                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][108]                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][108]                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][108]                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_valid_bits[7]                                                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_valid_bits[7]                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_valid_bits[6]                                                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_valid_bits[6]                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.151 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4r14:auto_generated|ram_block1a0~porta_address_reg0                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.475      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem_used[0]                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem_used[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem_used[1]                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem_used[1]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][4]                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][4]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][6]                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][6]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][13]                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][13]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][14]                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][14]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][12]                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][12]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][7]                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][7]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][11]                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][11]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][15]                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][15]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][0]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem[0][0]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem[0][0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem[1][0]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem[1][0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][5]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][5]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rsp_fifo|mem_used[1]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rsp_fifo|mem_used[1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rsp_fifo|mem_used[0]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rsp_fifo|mem_used[0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem_used[0]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem_used[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem_used[1]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem_used[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rsp_fifo|mem[1][107]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rsp_fifo|mem[1][107]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][7]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][7]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem_used[0]                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem_used[0]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem_used[1]                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem_used[1]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem_used[0]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem_used[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem_used[1]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem_used[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][4]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][4]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][6]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][6]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][13]                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][13]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][12]                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][12]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][0]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][5]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][5]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][7]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][7]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][15]                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][15]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[1]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[3]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[3]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[4]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[4]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[7]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[7]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.185 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_buffer_flag_s1_translator|wait_latency_counter[0]                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_buffer_flag_s1_translator|wait_latency_counter[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.313      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][19]                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][19]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|MyCycloneSPI:cyclonespi|avs_s0_waitrequest_reg                                                                                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|MyCycloneSPI:cyclonespi|avs_s0_waitrequest_reg                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|MyCycloneSPI:cyclonespi|irq_count[1]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|MyCycloneSPI:cyclonespi|irq_count[1]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|MyCycloneSPI:cyclonespi|irq_count[0]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|MyCycloneSPI:cyclonespi|irq_count[0]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|address_reg[1]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|address_reg[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[15]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[15]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem_used[1]                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem_used[1]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem_used[0]                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem_used[0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[11]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[11]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[12]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[12]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[14]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[14]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[13]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[13]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[10]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[10]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[9]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[9]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[8]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[8]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[6]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[6]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[5]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[5]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[2]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[2]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[0]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][87]                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][87]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][89]                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][89]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|use_reg                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|use_reg                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|count[0]                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|count[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][54]                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][54]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][57]                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][57]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][55]                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][55]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_ALT_PLL:alt_pll|pfdena_reg                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_ALT_PLL:alt_pll|pfdena_reg                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][10]                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][10]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][8]                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][8]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LT24_buffer:lt24_buf|bufferFlag                                                                                                                                                                                                              ; LT24_buffer:lt24_buf|bufferFlag                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][0]                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][2]                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][2]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rsp_fifo|mem[1][108]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rsp_fifo|mem[1][108]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][3]                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][3]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][9]                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][9]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][1]                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][1]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][5]                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][5]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem[1][108]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem[1][108]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem[1][107]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem[1][107]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][90]                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][90]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rsp_fifo|mem[1][108]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rsp_fifo|mem[1][108]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][1]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][3]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][3]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][4]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][4]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][6]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][6]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_LCD_RSTN:lt24_buffer_flag|data_out                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_LCD_RSTN:lt24_buffer_flag|data_out                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                       ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][108]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][108]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[0]                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[0]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[1]                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[1]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.043      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][0]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][0]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][107]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][107]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][0]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][0]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][108]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][108]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][15]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][15]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][107]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][107]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][5]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][5]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][8]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][8]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][7]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][7]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|timeout_occurred                                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|timeout_occurred                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][0]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][1]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][2]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][2]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][3]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][3]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][4]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][4]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][6]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][6]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][9]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][9]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][10]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][10]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][13]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][13]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][14]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][14]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][12]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][12]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][11]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][11]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][107]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][107]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.189 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.043      ; 0.316      ;
; 0.191 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][108]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.044      ; 0.319      ;
; 0.194 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[5]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[5]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[7]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[7]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ctrl_avalon_slave_0_translator|wait_latency_counter[0]                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ctrl_avalon_slave_0_translator|wait_latency_counter[0]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[1]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[1]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.316      ;
; 0.198 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.043      ; 0.325      ;
; 0.202 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.321      ;
; 0.205 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[15]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][15]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[5]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][5]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[1]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[12]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][12]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.325      ;
; 0.207 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[10]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][10]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.326      ;
; 0.208 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[8]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][8]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.328      ;
; 0.208 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[2]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][2]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.327      ;
; 0.208 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[13]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][13]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.327      ;
; 0.212 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.331      ;
; 0.253 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][0]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.373      ;
; 0.256 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|control_register[2]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[2]                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.375      ;
; 0.262 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][108]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.382      ;
; 0.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|read_latency_shift_reg[0]                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.044      ; 0.391      ;
; 0.265 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[3]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[3]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.384      ;
; 0.265 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[11]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][11]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.384      ;
; 0.266 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[9]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][9]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.385      ;
; 0.267 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[0]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.387      ;
; 0.269 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_KEY:key|readdata[0]                                                                                                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[0]                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.389      ;
; 0.271 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.390      ;
; 0.273 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][108]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.393      ;
; 0.274 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[2]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[2]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.393      ;
; 0.274 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[14]                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[14]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.393      ;
; 0.276 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[10]                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[10]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.395      ;
; 0.276 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[4]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][4]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.395      ;
; 0.277 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[30]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[30]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.397      ;
; 0.277 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[9]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[9]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.396      ;
; 0.281 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[14]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.401      ;
; 0.286 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|read_latency_shift_reg[0]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.406      ;
; 0.287 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[27]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[27]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.407      ;
; 0.288 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[25]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[25]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.408      ;
; 0.291 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[11]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.411      ;
; 0.298 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[1]                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[0]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.043      ; 0.425      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.418      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.044      ; 0.428      ;
; 0.304 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.424      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.189 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.316      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.195 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[6]                                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[5]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[10]                                                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[9]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.313      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.314      ;
; 0.196 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[3]                                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[2]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[11]                                                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[10]                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.314      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.316      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.316      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.316      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[3]                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4r14:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.176      ; 0.478      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.200 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.200 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.201 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.320      ;
; 0.201 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.320      ;
; 0.201 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[12]                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.319      ;
; 0.202 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.321      ;
; 0.202 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.320      ;
; 0.202 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[6]                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4r14:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.176      ; 0.482      ;
; 0.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.321      ;
; 0.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.321      ;
; 0.203 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.322      ;
; 0.203 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[1]                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4r14:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.176      ; 0.483      ;
; 0.203 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[2]                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4r14:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.176      ; 0.483      ;
; 0.203 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.322      ;
; 0.204 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[0]                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4r14:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.176      ; 0.484      ;
; 0.204 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.323      ;
; 0.204 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.323      ;
; 0.204 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.323      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node                                                                                                                                                                                                                                                                                                                                             ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 16.537 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[12]                                                                                                                                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.042     ; 3.408      ;
; 16.537 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[0]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.042     ; 3.408      ;
; 16.537 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[9]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.042     ; 3.408      ;
; 16.537 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[10]                                                                                                                                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.042     ; 3.408      ;
; 16.537 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[11]                                                                                                                                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.042     ; 3.408      ;
; 16.537 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[7]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.042     ; 3.408      ;
; 16.537 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[14]                                                                                                                                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.042     ; 3.408      ;
; 16.537 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[13]                                                                                                                                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.042     ; 3.408      ;
; 16.537 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[8]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.042     ; 3.408      ;
; 16.544 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_readdata_d1[6]                                                                                                                                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.037     ; 3.406      ;
; 16.544 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_readdata_d1[1]                                                                                                                                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.037     ; 3.406      ;
; 16.544 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_readdata_d1[0]                                                                                                                                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.037     ; 3.406      ;
; 16.544 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|i_readdata_d1[6]                                                                                                                                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.037     ; 3.406      ;
; 16.550 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_readdata_d1[28]                                                                                                                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.040     ; 3.397      ;
; 16.550 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_readdata_d1[20]                                                                                                                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.040     ; 3.397      ;
; 16.550 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_readdata_d1[30]                                                                                                                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.040     ; 3.397      ;
; 16.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[15]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.042      ; 3.278      ;
; 16.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[14]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.042      ; 3.278      ;
; 16.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[13]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.042      ; 3.278      ;
; 16.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[12]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.042      ; 3.278      ;
; 16.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[11]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.042      ; 3.278      ;
; 16.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[10]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.042      ; 3.278      ;
; 16.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[9]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.042      ; 3.278      ;
; 16.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[8]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.042      ; 3.278      ;
; 16.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[7]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.042      ; 3.278      ;
; 16.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[6]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.042      ; 3.278      ;
; 16.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[5]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.042      ; 3.278      ;
; 16.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[4]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.042      ; 3.278      ;
; 16.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[3]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.042      ; 3.278      ;
; 16.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[2]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.042      ; 3.278      ;
; 16.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[1]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.042      ; 3.278      ;
; 16.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[0]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.042      ; 3.278      ;
; 16.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[15]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.042      ; 3.278      ;
; 16.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[14]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.042      ; 3.278      ;
; 16.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[13]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.042      ; 3.278      ;
; 16.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[12]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.042      ; 3.278      ;
; 16.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[11]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.042      ; 3.278      ;
; 16.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[10]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.042      ; 3.278      ;
; 16.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[9]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.042      ; 3.278      ;
; 16.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[8]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.042      ; 3.278      ;
; 16.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[7]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.042      ; 3.278      ;
; 16.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[6]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.042      ; 3.278      ;
; 16.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[5]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.042      ; 3.278      ;
; 16.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[4]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.042      ; 3.278      ;
; 16.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[3]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.042      ; 3.278      ;
; 16.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[2]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.042      ; 3.278      ;
; 16.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[1]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.042      ; 3.278      ;
; 16.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[0]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.042      ; 3.278      ;
; 16.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.042      ; 3.278      ;
; 16.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.042      ; 3.278      ;
; 16.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.042      ; 3.278      ;
; 16.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.042      ; 3.278      ;
; 16.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.042      ; 3.278      ;
; 16.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.042      ; 3.278      ;
; 16.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.042      ; 3.278      ;
; 16.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.042      ; 3.278      ;
; 16.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.042      ; 3.278      ;
; 16.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.042      ; 3.278      ;
; 16.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.042      ; 3.278      ;
; 16.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.042      ; 3.278      ;
; 16.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.042      ; 3.278      ;
; 16.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.042      ; 3.278      ;
; 16.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.042      ; 3.278      ;
; 16.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.042      ; 3.278      ;
; 16.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.042      ; 3.278      ;
; 16.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.042      ; 3.278      ;
; 16.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.042      ; 3.278      ;
; 16.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.042      ; 3.278      ;
; 16.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.042      ; 3.278      ;
; 16.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.042      ; 3.278      ;
; 16.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.042      ; 3.278      ;
; 16.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.042      ; 3.278      ;
; 16.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.042      ; 3.278      ;
; 16.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.042      ; 3.278      ;
; 16.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.042      ; 3.278      ;
; 16.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.042      ; 3.278      ;
; 16.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.042      ; 3.278      ;
; 16.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.042      ; 3.278      ;
; 16.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.042      ; 3.278      ;
; 16.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.042      ; 3.278      ;
; 16.645 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[15]~_Duplicate_1                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.053      ; 3.280      ;
; 16.645 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[14]~_Duplicate_1                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.053      ; 3.280      ;
; 16.645 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[13]~_Duplicate_1                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.053      ; 3.280      ;
; 16.645 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[12]~_Duplicate_1                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.053      ; 3.280      ;
; 16.645 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[11]~_Duplicate_1                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.053      ; 3.280      ;
; 16.645 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[10]~_Duplicate_1                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.053      ; 3.280      ;
; 16.645 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[9]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.053      ; 3.280      ;
; 16.645 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[8]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.053      ; 3.280      ;
; 16.645 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[7]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.053      ; 3.280      ;
; 16.645 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[6]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.053      ; 3.280      ;
; 16.645 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[5]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.053      ; 3.280      ;
; 16.645 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[4]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.053      ; 3.280      ;
; 16.645 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[3]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.053      ; 3.280      ;
; 16.645 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[2]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.053      ; 3.280      ;
; 16.645 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[1]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.053      ; 3.280      ;
; 16.645 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[0]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.053      ; 3.280      ;
; 16.645 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[31]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.053      ; 3.280      ;
; 16.645 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[30]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.053      ; 3.280      ;
; 16.645 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[29]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.053      ; 3.280      ;
; 16.645 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[28]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.053      ; 3.280      ;
+--------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                      ; To Node                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.526 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.430      ;
; 17.526 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.430      ;
; 17.526 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_interface_irq_0_avs_s0_translator|av_readdata_pre[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.430      ;
; 17.720 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.220      ;
; 17.720 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[0][3]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 2.215      ;
; 17.720 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][3]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 2.215      ;
; 17.720 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.219      ;
; 17.720 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_LCD_RSTN:lt24_buffer_flag|data_out                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.220      ;
; 17.720 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rsp_fifo|mem[0][108]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.214      ;
; 17.720 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rsp_fifo|mem[0][107]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.214      ;
; 17.720 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rsp_fifo|mem[0][108]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.220      ;
; 17.720 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rsp_fifo|mem_used[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.220      ;
; 17.720 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rsp_fifo|mem[0][107]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.220      ;
; 17.720 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rsp_fifo|mem[1][107]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.220      ;
; 17.720 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rsp_fifo|mem_used[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.220      ;
; 17.720 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_buffer_flag_s1_translator|wait_latency_counter[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.220      ;
; 17.720 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cyclonespi_avs_s0_translator|waitrequest_reset_override                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 2.215      ;
; 17.720 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.220      ;
; 17.720 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.216      ;
; 17.720 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.216      ;
; 17.720 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.216      ;
; 17.720 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cyclonespi_avs_s0_translator|av_readdata_pre[7]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 2.215      ;
; 17.720 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[0][7]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.213      ;
; 17.720 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.219      ;
; 17.720 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.219      ;
; 17.720 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.220      ;
; 17.720 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cyclonespi_avs_s0_translator|av_readdata_pre[6]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 2.215      ;
; 17.720 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][6]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 2.215      ;
; 17.720 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[0][6]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 2.215      ;
; 17.720 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.219      ;
; 17.720 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cyclonespi_avs_s0_translator|av_readdata_pre[5]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.216      ;
; 17.720 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[0][5]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.213      ;
; 17.720 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.219      ;
; 17.720 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cyclonespi_avs_s0_translator|av_readdata_pre[4]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 2.215      ;
; 17.720 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][4]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 2.215      ;
; 17.720 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[0][4]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 2.215      ;
; 17.720 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.219      ;
; 17.720 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][2]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 2.215      ;
; 17.720 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cyclonespi_avs_s0_translator|av_readdata_pre[2]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 2.215      ;
; 17.720 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[0][2]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 2.215      ;
; 17.720 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.219      ;
; 17.720 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 2.215      ;
; 17.720 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cyclonespi_avs_s0_translator|av_readdata_pre[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 2.215      ;
; 17.720 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[0][1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 2.215      ;
; 17.720 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.219      ;
; 17.720 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[0][0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.213      ;
; 17.720 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.219      ;
; 17.727 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_buffer_flag_s1_translator|av_readdata_pre[0]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.230      ;
; 17.727 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rsp_fifo|mem[1][108]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.224      ;
; 17.727 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rsp_fifo|mem[1][108]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.230      ;
; 17.727 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.230      ;
; 17.727 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.230      ;
; 17.727 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.230      ;
; 17.727 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.224      ;
; 17.727 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.226      ;
; 17.727 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.226      ;
; 17.727 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.226      ;
; 17.727 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.225      ;
; 17.727 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.224      ;
; 17.727 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.224      ;
; 17.727 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.224      ;
; 17.727 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.224      ;
; 17.727 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.224      ;
; 17.727 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.226      ;
; 17.727 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.224      ;
; 17.727 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.224      ;
; 17.727 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.224      ;
; 17.727 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.224      ;
; 17.727 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.224      ;
; 17.727 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.224      ;
; 17.727 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.230      ;
; 17.727 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.230      ;
; 17.727 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.230      ;
; 17.727 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.221      ;
; 17.727 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.221      ;
; 17.727 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.221      ;
; 17.727 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.221      ;
; 17.727 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.220      ;
; 17.727 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.220      ;
; 17.727 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.220      ;
; 17.727 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.221      ;
; 17.727 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.221      ;
; 17.727 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.221      ;
; 17.727 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.221      ;
; 17.727 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.220      ;
; 17.728 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[0][0]                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.225      ;
; 17.728 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][0]                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.225      ;
; 17.728 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rsp_fifo|mem_used[0]                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.225      ;
; 17.728 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem_used[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.225      ;
; 17.728 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem_used[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.225      ;
; 17.728 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.225      ;
; 17.728 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.225      ;
; 17.728 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.221      ;
; 17.728 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.222      ;
; 17.728 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.221      ;
; 17.728 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.220      ;
; 17.728 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.221      ;
; 17.728 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.222      ;
; 17.728 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.221      ;
; 17.728 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.222      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.844 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.427      ; 1.570      ;
; 48.844 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.427      ; 1.570      ;
; 49.637 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 0.790      ;
; 97.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.130      ;
; 97.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.130      ;
; 97.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[4]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.130      ;
; 97.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[3]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.130      ;
; 97.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.130      ;
; 97.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.127      ;
; 97.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.127      ;
; 97.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.127      ;
; 97.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[3]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.127      ;
; 97.883 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.065      ;
; 98.215 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.726      ;
; 98.215 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.726      ;
; 98.215 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.726      ;
; 98.215 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.726      ;
; 98.215 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.726      ;
; 98.215 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.726      ;
; 98.215 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.726      ;
; 98.215 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.726      ;
; 98.215 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.726      ;
; 98.215 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.726      ;
; 98.215 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.726      ;
; 98.215 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.726      ;
; 98.217 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.722      ;
; 98.217 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.722      ;
; 98.217 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.722      ;
; 98.217 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.722      ;
; 98.217 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.722      ;
; 98.217 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.722      ;
; 98.217 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.722      ;
; 98.217 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.722      ;
; 98.217 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.722      ;
; 98.217 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.722      ;
; 98.217 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.722      ;
; 98.217 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.722      ;
; 98.217 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[8]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.722      ;
; 98.246 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_valid                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.694      ;
; 98.246 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.694      ;
; 98.246 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.694      ;
; 98.246 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|read                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.694      ;
; 98.246 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|read_req                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.694      ;
; 98.328 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[2]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.624      ;
; 98.328 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.624      ;
; 98.328 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[0]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.624      ;
; 98.328 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[1]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.624      ;
; 98.367 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.569      ;
; 98.367 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.569      ;
; 98.367 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.569      ;
; 98.367 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.569      ;
; 98.367 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.569      ;
; 98.367 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|state                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.569      ;
; 98.367 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.569      ;
; 98.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.545      ;
; 98.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.545      ;
; 98.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[4]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.545      ;
; 98.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[3]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.545      ;
; 98.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.545      ;
; 98.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.542      ;
; 98.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.542      ;
; 98.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.542      ;
; 98.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[3]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.542      ;
; 98.517 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.439      ;
; 98.517 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.439      ;
; 98.517 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.439      ;
; 98.517 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.439      ;
; 98.528 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.421      ;
; 98.528 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.421      ;
; 98.528 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.421      ;
; 98.528 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.421      ;
; 98.554 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.403      ;
; 98.554 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.403      ;
; 98.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.366      ;
; 98.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.366      ;
; 98.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.366      ;
; 98.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.366      ;
; 98.644 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.318      ;
; 98.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.275      ;
; 98.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.275      ;
; 98.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.275      ;
; 98.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.275      ;
; 98.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.275      ;
; 98.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.275      ;
; 98.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.275      ;
; 98.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.275      ;
; 98.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.275      ;
; 98.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.275      ;
; 98.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.275      ;
; 98.682 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.270      ;
; 98.682 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.270      ;
; 98.682 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.270      ;
; 98.682 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.270      ;
; 98.713 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.244      ;
; 98.802 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.145      ;
; 98.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.131      ;
; 98.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.131      ;
; 98.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.131      ;
; 98.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.131      ;
; 98.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.131      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                      ; To Node                                                                                                                                                                                                                                       ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 98.038 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 1.886      ;
; 98.049 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][15]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.047     ; 1.891      ;
; 98.049 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[15]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.047     ; 1.891      ;
; 98.049 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][5]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.047     ; 1.891      ;
; 98.049 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[5]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.047     ; 1.891      ;
; 98.049 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[5]                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.047     ; 1.891      ;
; 98.049 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][8]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.047     ; 1.891      ;
; 98.049 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[8]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.047     ; 1.891      ;
; 98.049 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][7]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.047     ; 1.891      ;
; 98.049 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[7]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.047     ; 1.891      ;
; 98.049 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[7]                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.047     ; 1.891      ;
; 98.223 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; 0.107      ; 1.871      ;
; 98.223 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; 0.107      ; 1.871      ;
; 98.245 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[0]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; 0.130      ; 1.872      ;
; 98.245 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[1]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; 0.130      ; 1.872      ;
; 98.245 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; 0.130      ; 1.872      ;
; 98.245 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; 0.130      ; 1.872      ;
; 98.245 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; 0.130      ; 1.872      ;
; 98.252 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ctrl_avalon_slave_0_translator|read_latency_shift_reg[0]                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 1.672      ;
; 98.252 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 1.672      ;
; 98.252 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 1.672      ;
; 98.252 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 1.672      ;
; 98.252 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ctrl_avalon_slave_0_translator|wait_latency_counter[1]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 1.672      ;
; 98.252 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ctrl_avalon_slave_0_translator|wait_latency_counter[0]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 1.672      ;
; 98.252 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 1.672      ;
; 98.252 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 1.672      ;
; 98.252 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 1.669      ;
; 98.252 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 1.672      ;
; 98.252 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 1.672      ;
; 98.252 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 1.672      ;
; 98.252 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 1.672      ;
; 98.252 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 1.672      ;
; 98.252 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][107]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 1.672      ;
; 98.252 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[0][107]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 1.672      ;
; 98.252 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 1.672      ;
; 98.252 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 1.672      ;
; 98.252 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[0][108]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 1.672      ;
; 98.252 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 1.672      ;
; 98.252 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 1.672      ;
; 98.252 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 1.672      ;
; 98.252 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 1.670      ;
; 98.252 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 1.672      ;
; 98.252 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 1.670      ;
; 98.252 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 1.672      ;
; 98.252 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 1.670      ;
; 98.252 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 1.672      ;
; 98.252 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 1.672      ;
; 98.252 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 1.672      ;
; 98.252 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 1.672      ;
; 98.252 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 1.672      ;
; 98.258 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.057     ; 1.672      ;
; 98.258 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.057     ; 1.672      ;
; 98.258 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|read_latency_shift_reg[0]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.057     ; 1.672      ;
; 98.258 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.057     ; 1.672      ;
; 98.258 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.057     ; 1.672      ;
; 98.258 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.057     ; 1.672      ;
; 98.258 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.057     ; 1.672      ;
; 98.258 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][107]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.057     ; 1.672      ;
; 98.258 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.057     ; 1.672      ;
; 98.258 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.057     ; 1.672      ;
; 98.258 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.057     ; 1.672      ;
; 98.258 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.057     ; 1.672      ;
; 98.258 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.057     ; 1.672      ;
; 98.258 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][107]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.057     ; 1.672      ;
; 98.258 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][108]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.057     ; 1.672      ;
; 98.258 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][108]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.057     ; 1.672      ;
; 98.258 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.057     ; 1.672      ;
; 98.258 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][0]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.057     ; 1.672      ;
; 98.258 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.057     ; 1.672      ;
; 98.258 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.057     ; 1.672      ;
; 98.258 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_KEY:key|readdata[0]                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.057     ; 1.672      ;
; 98.258 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[0]                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.057     ; 1.672      ;
; 98.258 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][0]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.057     ; 1.672      ;
; 98.258 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.057     ; 1.672      ;
; 98.258 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.057     ; 1.672      ;
; 98.258 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.057     ; 1.672      ;
; 98.258 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.057     ; 1.672      ;
; 98.258 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.057     ; 1.672      ;
; 98.258 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.057     ; 1.672      ;
; 98.262 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.049     ; 1.676      ;
; 98.262 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.049     ; 1.676      ;
; 98.262 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[23]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.049     ; 1.676      ;
; 98.262 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[8]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.049     ; 1.676      ;
; 98.262 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_is_running                                                                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.049     ; 1.676      ;
; 98.262 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|force_reload                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.049     ; 1.676      ;
; 98.262 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.049     ; 1.676      ;
; 98.262 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.049     ; 1.676      ;
; 98.262 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.049     ; 1.676      ;
; 98.262 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.049     ; 1.676      ;
; 98.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.046     ; 1.678      ;
; 98.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][15]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.046     ; 1.678      ;
; 98.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[15]                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.050     ; 1.674      ;
; 98.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.046     ; 1.678      ;
; 98.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.046     ; 1.678      ;
; 98.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.046     ; 1.678      ;
; 98.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.046     ; 1.678      ;
; 98.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.046     ; 1.678      ;
; 98.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.046     ; 1.678      ;
; 98.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.046     ; 1.678      ;
; 98.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.046     ; 1.678      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.495 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.614      ;
; 0.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.686      ;
; 0.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.686      ;
; 0.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.686      ;
; 0.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.686      ;
; 0.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.686      ;
; 0.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.686      ;
; 0.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.686      ;
; 0.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.686      ;
; 0.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.686      ;
; 0.681 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.807      ;
; 0.681 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.807      ;
; 0.681 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.807      ;
; 0.723 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.845      ;
; 0.723 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.845      ;
; 0.734 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.858      ;
; 0.734 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.858      ;
; 0.808 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.923      ;
; 0.820 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.944      ;
; 0.820 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.944      ;
; 0.820 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.944      ;
; 0.820 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.944      ;
; 0.820 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.944      ;
; 0.820 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.944      ;
; 0.820 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.944      ;
; 0.820 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.944      ;
; 0.820 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.944      ;
; 0.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.952      ;
; 0.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.952      ;
; 0.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.952      ;
; 0.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.952      ;
; 0.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.952      ;
; 0.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.952      ;
; 0.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.952      ;
; 0.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.952      ;
; 0.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.952      ;
; 0.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.952      ;
; 0.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.952      ;
; 0.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.952      ;
; 0.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.952      ;
; 0.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.952      ;
; 0.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.952      ;
; 0.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.952      ;
; 0.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.944      ;
; 0.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.944      ;
; 0.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.944      ;
; 0.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.944      ;
; 0.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.944      ;
; 0.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.944      ;
; 0.828 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.947      ;
; 0.828 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.947      ;
; 0.828 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.947      ;
; 0.830 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.951      ;
; 0.830 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.951      ;
; 0.830 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.951      ;
; 0.830 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.951      ;
; 0.830 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.951      ;
; 0.830 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.951      ;
; 0.830 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.951      ;
; 0.830 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.951      ;
; 0.830 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.951      ;
; 0.830 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.951      ;
; 0.830 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.951      ;
; 0.830 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.951      ;
; 0.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.975      ;
; 0.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.975      ;
; 0.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.975      ;
; 0.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.975      ;
; 0.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.975      ;
; 0.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.975      ;
; 0.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.975      ;
; 0.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.975      ;
; 0.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.975      ;
; 0.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.975      ;
; 0.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.975      ;
; 0.870 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.984      ;
; 0.870 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.984      ;
; 0.870 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.984      ;
; 0.870 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.984      ;
; 0.870 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.984      ;
; 0.870 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.984      ;
; 0.870 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.984      ;
; 0.870 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.984      ;
; 0.870 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][8] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.984      ;
; 0.870 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][9] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.984      ;
; 0.870 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.984      ;
; 0.870 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.984      ;
; 0.870 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.984      ;
; 0.870 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.984      ;
; 0.870 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.984      ;
; 0.870 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.984      ;
; 0.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.989      ;
; 0.977 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.101      ;
; 0.990 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.105      ;
; 0.990 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.105      ;
; 0.990 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.105      ;
; 0.990 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.105      ;
; 0.990 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.105      ;
; 0.990 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.105      ;
; 0.990 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.105      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                      ; To Node                                                                                                                                                                                                                                       ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 1.206 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.233      ; 1.523      ;
; 1.206 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.233      ; 1.523      ;
; 1.206 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|read_latency_shift_reg[0]                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.233      ; 1.523      ;
; 1.206 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][108]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.233      ; 1.523      ;
; 1.206 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.233      ; 1.523      ;
; 1.206 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.233      ; 1.523      ;
; 1.206 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.233      ; 1.523      ;
; 1.206 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.233      ; 1.523      ;
; 1.221 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[22]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.216      ; 1.521      ;
; 1.221 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[21]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.216      ; 1.521      ;
; 1.221 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[20]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.216      ; 1.521      ;
; 1.221 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[19]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.216      ; 1.521      ;
; 1.221 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[3]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.216      ; 1.521      ;
; 1.221 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[18]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.216      ; 1.521      ;
; 1.221 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[2]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.216      ; 1.521      ;
; 1.221 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[17]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.216      ; 1.521      ;
; 1.221 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[1]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.216      ; 1.521      ;
; 1.221 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[16]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.216      ; 1.521      ;
; 1.221 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[0]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.216      ; 1.521      ;
; 1.234 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.205      ; 1.523      ;
; 1.397 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 1.518      ;
; 1.397 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 1.518      ;
; 1.397 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|read_latency_shift_reg[0]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 1.518      ;
; 1.397 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 1.518      ;
; 1.397 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 1.518      ;
; 1.397 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 1.518      ;
; 1.397 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 1.518      ;
; 1.397 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][107]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 1.518      ;
; 1.397 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 1.518      ;
; 1.397 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 1.518      ;
; 1.397 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 1.518      ;
; 1.397 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 1.518      ;
; 1.397 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 1.518      ;
; 1.397 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][107]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 1.518      ;
; 1.397 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][108]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 1.518      ;
; 1.397 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][108]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 1.518      ;
; 1.397 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 1.518      ;
; 1.397 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][0]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 1.518      ;
; 1.397 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 1.518      ;
; 1.397 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 1.518      ;
; 1.397 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_KEY:key|readdata[0]                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 1.518      ;
; 1.397 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[0]                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 1.518      ;
; 1.397 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][0]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 1.518      ;
; 1.397 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 1.518      ;
; 1.397 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 1.518      ;
; 1.397 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 1.518      ;
; 1.397 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 1.518      ;
; 1.401 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.207      ; 1.692      ;
; 1.401 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.207      ; 1.692      ;
; 1.404 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[0]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.209      ; 1.697      ;
; 1.404 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[1]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.209      ; 1.697      ;
; 1.404 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.209      ; 1.697      ;
; 1.404 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ctrl_avalon_slave_0_translator|read_latency_shift_reg[0]                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.030      ; 1.518      ;
; 1.404 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.030      ; 1.518      ;
; 1.404 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.030      ; 1.518      ;
; 1.404 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.030      ; 1.518      ;
; 1.404 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ctrl_avalon_slave_0_translator|wait_latency_counter[1]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.030      ; 1.518      ;
; 1.404 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ctrl_avalon_slave_0_translator|wait_latency_counter[0]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.030      ; 1.518      ;
; 1.404 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.209      ; 1.697      ;
; 1.404 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.030      ; 1.518      ;
; 1.404 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.030      ; 1.518      ;
; 1.404 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.027      ; 1.515      ;
; 1.404 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.030      ; 1.518      ;
; 1.404 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.030      ; 1.518      ;
; 1.404 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.030      ; 1.518      ;
; 1.404 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.030      ; 1.518      ;
; 1.404 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.030      ; 1.518      ;
; 1.404 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][107]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.030      ; 1.518      ;
; 1.404 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[0][107]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.030      ; 1.518      ;
; 1.404 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.030      ; 1.518      ;
; 1.404 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.030      ; 1.518      ;
; 1.404 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[0][108]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.030      ; 1.518      ;
; 1.404 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.030      ; 1.518      ;
; 1.404 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.030      ; 1.518      ;
; 1.404 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.030      ; 1.518      ;
; 1.404 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.028      ; 1.516      ;
; 1.404 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.030      ; 1.518      ;
; 1.404 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.028      ; 1.516      ;
; 1.404 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.030      ; 1.518      ;
; 1.404 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.028      ; 1.516      ;
; 1.404 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.030      ; 1.518      ;
; 1.404 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.030      ; 1.518      ;
; 1.404 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.030      ; 1.518      ;
; 1.414 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[15]                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.022      ; 1.520      ;
; 1.414 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][107]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.025      ; 1.523      ;
; 1.414 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][108]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.025      ; 1.523      ;
; 1.414 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][107]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.025      ; 1.523      ;
; 1.414 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.023      ; 1.521      ;
; 1.414 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.023      ; 1.521      ;
; 1.414 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[23]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.023      ; 1.521      ;
; 1.414 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[7]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.020      ; 1.518      ;
; 1.414 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[27]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.022      ; 1.520      ;
; 1.414 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[11]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.020      ; 1.518      ;
; 1.414 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[12]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.020      ; 1.518      ;
; 1.414 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[28]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.022      ; 1.520      ;
; 1.414 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[14]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.020      ; 1.518      ;
; 1.414 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[30]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.022      ; 1.520      ;
; 1.414 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[13]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.020      ; 1.518      ;
; 1.414 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[29]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.022      ; 1.520      ;
; 1.414 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[10]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.020      ; 1.518      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                          ; To Node                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.235 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 1.557      ;
; 1.235 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 1.557      ;
; 1.235 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 1.557      ;
; 1.235 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 1.557      ;
; 1.239 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.249      ; 1.572      ;
; 1.239 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem_used[1]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.249      ; 1.572      ;
; 1.239 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem_used[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.249      ; 1.572      ;
; 1.239 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.249      ; 1.572      ;
; 1.242 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.234      ; 1.560      ;
; 1.242 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem[0][107]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.241      ; 1.567      ;
; 1.242 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem[0][108]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.241      ; 1.567      ;
; 1.242 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][15]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.246      ; 1.572      ;
; 1.242 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][11]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.246      ; 1.572      ;
; 1.242 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][7]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.246      ; 1.572      ;
; 1.242 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem_used[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.234      ; 1.560      ;
; 1.242 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][12]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.246      ; 1.572      ;
; 1.242 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][14]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.246      ; 1.572      ;
; 1.242 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][13]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.246      ; 1.572      ;
; 1.242 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][6]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.246      ; 1.572      ;
; 1.242 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][4]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.246      ; 1.572      ;
; 1.242 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem_used[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.234      ; 1.560      ;
; 1.242 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.234      ; 1.560      ;
; 1.252 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 1.566      ;
; 1.252 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 1.566      ;
; 1.255 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 1.566      ;
; 1.255 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 1.566      ;
; 1.255 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 1.566      ;
; 1.255 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 1.566      ;
; 1.255 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 1.566      ;
; 1.256 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][15]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 1.566      ;
; 1.256 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][7]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 1.566      ;
; 1.256 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][5]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 1.566      ;
; 1.256 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 1.566      ;
; 1.256 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][12]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 1.566      ;
; 1.256 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][13]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 1.566      ;
; 1.256 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][6]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 1.566      ;
; 1.256 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][4]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 1.566      ;
; 1.258 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[0][3]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 1.560      ;
; 1.258 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[0][11]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 1.560      ;
; 1.258 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[0][1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 1.560      ;
; 1.258 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[0][9]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 1.560      ;
; 1.258 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[0][2]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 1.560      ;
; 1.258 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[0][8]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 1.560      ;
; 1.258 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[0][14]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 1.560      ;
; 1.258 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[0][10]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 1.560      ;
; 1.258 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[0][4]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 1.560      ;
; 1.260 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[7]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 1.566      ;
; 1.260 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[4]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 1.566      ;
; 1.260 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[3]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 1.566      ;
; 1.260 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 1.566      ;
; 1.437 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[0][19]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.572      ;
; 1.437 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|data_reg[10]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.573      ;
; 1.437 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|address_reg[2]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.573      ;
; 1.437 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.572      ;
; 1.437 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|count[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.572      ;
; 1.437 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|use_reg                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.572      ;
; 1.437 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.573      ;
; 1.437 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|byteen_reg[0]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.573      ;
; 1.437 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.573      ;
; 1.437 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.573      ;
; 1.437 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|byteen_reg[1]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.573      ;
; 1.437 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.573      ;
; 1.437 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.573      ;
; 1.437 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.573      ;
; 1.437 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|endofpacket_reg                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.572      ;
; 1.437 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.573      ;
; 1.437 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem_used[0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.572      ;
; 1.437 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem_used[1]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.572      ;
; 1.437 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pic_mem_s1_translator|read_latency_shift_reg[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.572      ;
; 1.437 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][90]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.572      ;
; 1.437 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[0][90]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.572      ;
; 1.437 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.572      ;
; 1.437 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.567      ;
; 1.437 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.571      ;
; 1.437 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.571      ;
; 1.437 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.571      ;
; 1.437 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem[1][107]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.568      ;
; 1.437 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.571      ;
; 1.437 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.568      ;
; 1.437 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.568      ;
; 1.437 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.567      ;
; 1.437 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.568      ;
; 1.437 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:alt_pll_pll_slave_translator|read_latency_shift_reg[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.568      ;
; 1.437 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.567      ;
; 1.437 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.567      ;
; 1.437 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.567      ;
; 1.437 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem[1][108]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.571      ;
; 1.437 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.566      ;
; 1.437 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.572      ;
; 1.437 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.573      ;
; 1.437 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|address_reg[11]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.573      ;
; 1.437 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.573      ;
; 1.437 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.573      ;
; 1.437 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|address_reg[3]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.573      ;
; 1.437 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.573      ;
; 1.437 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|data_reg[15]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.573      ;
; 1.437 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.572      ;
; 1.437 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[0][15]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.572      ;
; 1.437 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.573      ;
; 1.437 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.573      ;
+-------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                                                                                                                                                                                               ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 1.571 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_channel[13]                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.238      ; 1.893      ;
; 1.571 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_dest_id[2]                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.238      ; 1.893      ;
; 1.571 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_dest_id[1]                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.238      ; 1.893      ;
; 1.571 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_channel[15]                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.238      ; 1.893      ;
; 1.572 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.238      ; 1.894      ;
; 1.572 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.238      ; 1.894      ;
; 1.572 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.238      ; 1.894      ;
; 1.572 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.238      ; 1.894      ;
; 1.576 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_channel[4]                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.241      ; 1.901      ;
; 1.576 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_channel[3]                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.241      ; 1.901      ;
; 1.576 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_dest_id[0]                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.241      ; 1.901      ;
; 1.576 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_dest_id[3]                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.241      ; 1.901      ;
; 1.577 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.241      ; 1.902      ;
; 1.577 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.241      ; 1.902      ;
; 1.577 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.241      ; 1.902      ;
; 1.577 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.241      ; 1.902      ;
; 1.577 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.241      ; 1.902      ;
; 1.577 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.241      ; 1.902      ;
; 1.577 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.235      ; 1.896      ;
; 1.577 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.235      ; 1.896      ;
; 1.582 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.228      ; 1.894      ;
; 1.582 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.228      ; 1.894      ;
; 1.582 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.228      ; 1.894      ;
; 1.582 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.228      ; 1.894      ;
; 1.582 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.228      ; 1.894      ;
; 1.582 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.228      ; 1.894      ;
; 1.588 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_channel[12]                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.229      ; 1.901      ;
; 1.591 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|ien_AE                                                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.215      ; 1.890      ;
; 1.753 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_dest_id[3]                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 1.889      ;
; 1.753 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_dest_id[0]                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 1.889      ;
; 1.755 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.226      ; 2.065      ;
; 1.755 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.226      ; 2.065      ;
; 1.755 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.226      ; 2.065      ;
; 1.755 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[15]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.226      ; 2.065      ;
; 1.755 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_touch_spi_spi_control_port_translator|av_readdata_pre[15]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.226      ; 2.065      ;
; 1.766 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][108]                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 1.895      ;
; 1.766 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][108]                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 1.895      ;
; 1.766 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 1.901      ;
; 1.766 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 1.901      ;
; 1.766 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 1.901      ;
; 1.766 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 1.901      ;
; 1.766 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 1.901      ;
; 1.766 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 1.901      ;
; 1.766 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 1.901      ;
; 1.766 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 1.901      ;
; 1.766 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 1.901      ;
; 1.766 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 1.901      ;
; 1.766 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 1.901      ;
; 1.766 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 1.901      ;
; 1.766 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 1.895      ;
; 1.766 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 1.895      ;
; 1.766 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 1.895      ;
; 1.766 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 1.895      ;
; 1.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 1.896      ;
; 1.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_ctrl_avalon_slave_0_translator|wait_latency_counter[0]                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 1.896      ;
; 1.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_ctrl_avalon_slave_0_translator|wait_latency_counter[1]                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 1.896      ;
; 1.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 1.896      ;
; 1.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_ctrl_avalon_slave_0_translator|read_latency_shift_reg[0]                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 1.896      ;
; 1.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 1.896      ;
; 1.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_avalon_slave_0_agent_rsp_fifo|mem[0][108]                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 1.896      ;
; 1.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 1.896      ;
; 1.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.230      ; 2.081      ;
; 1.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.892      ;
; 1.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.892      ;
; 1.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.892      ;
; 1.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.892      ;
; 1.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.892      ;
; 1.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.892      ;
; 1.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.892      ;
; 1.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.892      ;
; 1.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 1.896      ;
; 1.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.892      ;
; 1.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.892      ;
; 1.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.892      ;
; 1.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.892      ;
; 1.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.892      ;
; 1.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.892      ;
; 1.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 1.893      ;
; 1.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|rx_holding_reg[7]                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 1.891      ;
; 1.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|endofpacketvalue_reg[7]                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 1.891      ;
; 1.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|iRRDY_reg                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 1.889      ;
; 1.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|SSO_reg                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 1.889      ;
; 1.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|data_to_cpu[7]                                                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 1.891      ;
; 1.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[19]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.894      ;
; 1.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|endofpacketvalue_reg[11]                                                                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 1.891      ;
; 1.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|data_to_cpu[11]                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 1.891      ;
; 1.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 1.893      ;
; 1.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 1.893      ;
; 1.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.894      ;
; 1.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|endofpacketvalue_reg[12]                                                                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 1.891      ;
; 1.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|data_to_cpu[12]                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 1.891      ;
; 1.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_touch_spi_spi_control_port_translator|av_readdata_pre[12]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 1.891      ;
; 1.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.894      ;
; 1.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12]                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 1.893      ;
; 1.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 1.896      ;
; 1.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.894      ;
; 1.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|endofpacketvalue_reg[14]                                                                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 1.891      ;
; 1.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|data_to_cpu[14]                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 1.891      ;
; 1.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|endofpacketvalue_reg[13]                                                                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 1.891      ;
; 1.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|data_to_cpu[13]                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 1.891      ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 70
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.371
Worst Case Available Settling Time: 36.163 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                     ;
+---------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                       ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                            ; 4.782  ; 0.116 ; 14.352   ; 0.495   ; 9.205               ;
;  CLOCK_50                                   ; 4.782  ; 0.151 ; 15.877   ; 1.235   ; 9.205               ;
;  DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 7.735  ; 0.116 ; 14.352   ; 1.571   ; 9.696               ;
;  DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 94.866 ; 0.179 ; 96.700   ; 1.206   ; 49.737              ;
;  altera_reserved_tck                        ; 43.965 ; 0.188 ; 47.561   ; 0.495   ; 49.296              ;
; Design-wide TNS                             ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                   ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck                        ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+---------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_ADC_CS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_ADC_DCLK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_ADC_DIN        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[13]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[14]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[15]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_WR_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_RD_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_CS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_RESET_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_RS             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_LCD_ON         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; SW[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EPCS_DATA0          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; G_SENSOR_INT        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[0]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[1]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[2]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_IN[0]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_IN[1]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LT24_ADC_PENIRQ_N   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LT24_ADC_BUSY       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LT24_ADC_DOUT       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_ADC_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LT24_ADC_DCLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_ADC_DIN        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_D[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_D[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_D[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_D[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_D[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_D[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_D[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_D[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_D[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_D[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LT24_D[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LT24_D[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LT24_D[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LT24_D[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LT24_D[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LT24_D[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_WR_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_RD_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LT24_RESET_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LT24_RS             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LT24_LCD_ON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.07e-08 V                   ; 3.12 V              ; -0.0141 V           ; 0.213 V                              ; 0.204 V                              ; 6.63e-10 s                  ; 1.57e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.07e-08 V                  ; 3.12 V             ; -0.0141 V          ; 0.213 V                             ; 0.204 V                             ; 6.63e-10 s                 ; 1.57e-09 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_ADC_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LT24_ADC_DCLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_ADC_DIN        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_D[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_D[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_D[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_D[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_D[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_D[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_D[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_D[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_D[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_D[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LT24_D[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LT24_D[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LT24_D[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LT24_D[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LT24_D[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LT24_D[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_WR_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_RD_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LT24_RESET_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LT24_RS             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LT24_LCD_ON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.88e-06 V                   ; 3.1 V               ; -0.00498 V          ; 0.088 V                              ; 0.154 V                              ; 8.34e-10 s                  ; 1.96e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.88e-06 V                  ; 3.1 V              ; -0.00498 V         ; 0.088 V                             ; 0.154 V                             ; 8.34e-10 s                 ; 1.96e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_ADC_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LT24_ADC_DCLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_ADC_DIN        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_D[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_D[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_D[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_D[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_D[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_D[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_D[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_D[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_D[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_D[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LT24_D[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LT24_D[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LT24_D[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LT24_D[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LT24_D[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LT24_D[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_WR_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_RD_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LT24_RESET_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LT24_RS             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LT24_LCD_ON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                         ;
+--------------------------------------------+--------------------------------------------+------------+------------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                        ; altera_reserved_tck                        ; 6225       ; 0          ; 68       ; 2        ;
; CLOCK_50                                   ; altera_reserved_tck                        ; false path ; 0          ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; altera_reserved_tck                        ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck                        ; CLOCK_50                                   ; false path ; 0          ; 0        ; 0        ;
; CLOCK_50                                   ; CLOCK_50                                   ; 259699620  ; 0          ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; CLOCK_50                                   ; 943        ; 0          ; 0        ; 0        ;
; altera_reserved_tck                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; false path ; false path ; 0        ; 0        ;
; CLOCK_50                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 97         ; 0          ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 376386     ; 0          ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 28         ; 0          ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 39         ; 0          ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 3622       ; 0          ; 0        ; 0        ;
+--------------------------------------------+--------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                          ;
+--------------------------------------------+--------------------------------------------+------------+------------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                        ; altera_reserved_tck                        ; 6225       ; 0          ; 68       ; 2        ;
; CLOCK_50                                   ; altera_reserved_tck                        ; false path ; 0          ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; altera_reserved_tck                        ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck                        ; CLOCK_50                                   ; false path ; 0          ; 0        ; 0        ;
; CLOCK_50                                   ; CLOCK_50                                   ; 259699620  ; 0          ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; CLOCK_50                                   ; 943        ; 0          ; 0        ; 0        ;
; altera_reserved_tck                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; false path ; false path ; 0        ; 0        ;
; CLOCK_50                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 97         ; 0          ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 376386     ; 0          ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 28         ; 0          ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 39         ; 0          ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 3622       ; 0          ; 0        ; 0        ;
+--------------------------------------------+--------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                    ;
+--------------------------------------------+--------------------------------------------+------------+----------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                        ; altera_reserved_tck                        ; 183        ; 0        ; 3        ; 0        ;
; altera_reserved_tck                        ; CLOCK_50                                   ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50                                   ; CLOCK_50                                   ; 592        ; 0        ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; CLOCK_50                                   ; 3          ; 0        ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 2545       ; 0        ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 3          ; 0        ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 277        ; 0        ; 0        ; 0        ;
+--------------------------------------------+--------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                     ;
+--------------------------------------------+--------------------------------------------+------------+----------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                        ; altera_reserved_tck                        ; 183        ; 0        ; 3        ; 0        ;
; altera_reserved_tck                        ; CLOCK_50                                   ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50                                   ; CLOCK_50                                   ; 592        ; 0        ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; CLOCK_50                                   ; 3          ; 0        ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 2545       ; 0        ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 3          ; 0        ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 277        ; 0        ; 0        ; 0        ;
+--------------------------------------------+--------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 26    ; 26   ;
; Unconstrained Input Port Paths  ; 326   ; 326  ;
; Unconstrained Output Ports      ; 66    ; 66   ;
; Unconstrained Output Port Paths ; 1189  ; 1189 ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+-----------+---------------+
; Target                                                                                                                                                                                                                                        ; Clock                                      ; Type      ; Status        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+-----------+---------------+
; CLOCK_50                                                                                                                                                                                                                                      ; CLOCK_50                                   ; Base      ; Constrained   ;
; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ;                                            ; Base      ; Unconstrained ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]                                                                                                                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Generated ; Constrained   ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[1]                                                                                                                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[1] ; Generated ; Constrained   ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]                                                                                                                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Generated ; Constrained   ;
; altera_reserved_tck                                                                                                                                                                                                                           ; altera_reserved_tck                        ; Base      ; Constrained   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+-----------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_2[0]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_2[2]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_2[3]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]              ; Partially constrained                                                                ;
; LT24_ADC_BUSY       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_ADC_DOUT       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_ADC_PENIRQ_N   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; Partially constrained                                                                ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; DRAM_ADDR[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_2[1]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_2[4]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_2[5]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_2[7]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_ADC_CS_N       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_ADC_DCLK       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_ADC_DIN        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_CS_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[0]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[1]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[2]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[3]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[4]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[5]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[6]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[7]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[8]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[9]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[10]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[11]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[12]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[13]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[14]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[15]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_RESET_N        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_RS             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_WR_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_2[0]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_2[2]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_2[3]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]              ; Partially constrained                                                                ;
; LT24_ADC_BUSY       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_ADC_DOUT       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_ADC_PENIRQ_N   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; Partially constrained                                                                ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; DRAM_ADDR[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_2[1]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_2[4]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_2[5]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_2[7]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_ADC_CS_N       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_ADC_DCLK       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_ADC_DIN        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_CS_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[0]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[1]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[2]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[3]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[4]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[5]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[6]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[7]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[8]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[9]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[10]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[11]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[12]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[13]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[14]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[15]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_RESET_N        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_RS             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_WR_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Wed Mar  9 01:47:48 2016
Info: Command: quartus_sta DE0_Nano -c DE0_Nano
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 65 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical AMGP4450_0]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_0]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_1]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_2]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_3]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_4]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_5]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_6]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_7]
        Info (332166): set_disable_timing [get_cells -hierarchical ZNXJ5711_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.sdc'
Info (332104): Reading SDC File: 'DE0_Nano.SDC'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|inclk[0]} -duty_cycle 50.00 -name {DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]} {DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]}
    Info (332110): create_generated_clock -source {DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|inclk[0]} -phase -90.00 -duty_cycle 50.00 -name {DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[1]} {DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[1]}
    Info (332110): create_generated_clock -source {DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]} {DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0|vy_reg[0] is being clocked by DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 4.782
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.782               0.000 CLOCK_50 
    Info (332119):     7.735               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
    Info (332119):    43.965               0.000 altera_reserved_tck 
    Info (332119):    94.866               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
Info (332146): Worst-case hold slack is 0.254
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.254               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
    Info (332119):     0.303               0.000 CLOCK_50 
    Info (332119):     0.342               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
    Info (332119):     0.358               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 14.352
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.352               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
    Info (332119):    15.877               0.000 CLOCK_50 
    Info (332119):    47.561               0.000 altera_reserved_tck 
    Info (332119):    96.700               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
Info (332146): Worst-case removal slack is 0.884
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.884               0.000 altera_reserved_tck 
    Info (332119):     2.048               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
    Info (332119):     2.115               0.000 CLOCK_50 
    Info (332119):     2.733               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.483
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.483               0.000 CLOCK_50 
    Info (332119):     9.696               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
    Info (332119):    49.495               0.000 altera_reserved_tck 
    Info (332119):    49.743               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 70 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 70
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.371
    Info (332114): Worst Case Available Settling Time: 33.162 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0|vy_reg[0] is being clocked by DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 6.382
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.382               0.000 CLOCK_50 
    Info (332119):     8.925               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
    Info (332119):    44.651               0.000 altera_reserved_tck 
    Info (332119):    95.353               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
Info (332146): Worst-case hold slack is 0.251
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.251               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
    Info (332119):     0.298               0.000 CLOCK_50 
    Info (332119):     0.298               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
    Info (332119):     0.311               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 14.940
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.940               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
    Info (332119):    16.330               0.000 CLOCK_50 
    Info (332119):    47.858               0.000 altera_reserved_tck 
    Info (332119):    97.081               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
Info (332146): Worst-case removal slack is 0.790
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.790               0.000 altera_reserved_tck 
    Info (332119):     1.826               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
    Info (332119):     1.885               0.000 CLOCK_50 
    Info (332119):     2.468               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.485
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.485               0.000 CLOCK_50 
    Info (332119):     9.717               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
    Info (332119):    49.446               0.000 altera_reserved_tck 
    Info (332119):    49.737               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 70 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 70
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.371
    Info (332114): Worst Case Available Settling Time: 33.836 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0|vy_reg[0] is being clocked by DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 11.376
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    11.376               0.000 CLOCK_50 
    Info (332119):    12.854               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
    Info (332119):    46.816               0.000 altera_reserved_tck 
    Info (332119):    96.984               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
Info (332146): Worst-case hold slack is 0.116
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.116               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
    Info (332119):     0.151               0.000 CLOCK_50 
    Info (332119):     0.179               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
    Info (332119):     0.188               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 16.537
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.537               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
    Info (332119):    17.526               0.000 CLOCK_50 
    Info (332119):    48.844               0.000 altera_reserved_tck 
    Info (332119):    98.038               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
Info (332146): Worst-case removal slack is 0.495
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.495               0.000 altera_reserved_tck 
    Info (332119):     1.206               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
    Info (332119):     1.235               0.000 CLOCK_50 
    Info (332119):     1.571               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.205
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.205               0.000 CLOCK_50 
    Info (332119):     9.748               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
    Info (332119):    49.296               0.000 altera_reserved_tck 
    Info (332119):    49.781               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 70 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 70
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.371
    Info (332114): Worst Case Available Settling Time: 36.163 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 1202 megabytes
    Info: Processing ended: Wed Mar  9 01:47:56 2016
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:10


