Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Apr 29 14:50:23 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             367 |           95 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             173 |           37 |
| Yes          | No                    | No                     |             501 |          130 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              63 |           26 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                                                                   Enable Signal                                                                  |                                                                                Set/Reset Signal                                                                               | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      | bd_0_i/hls_inst/inst/sub_ln21_reg_4480                                                                                                           |                                                                                                                                                                               |                3 |              6 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[64]_0[0] |                                                                                                                                                                               |                2 |              8 |         4.00 |
|  ap_clk      |                                                                                                                                                  | bd_0_i/hls_inst/inst/uitodp_32ns_64_6_no_dsp_1_U1/fn1_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0 |                6 |             27 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/data_V_reg_4530                                                                                                             |                                                                                                                                                                               |               15 |             38 |         2.53 |
|  ap_clk      | bd_0_i/hls_inst/inst/val_reg_4690                                                                                                                | bd_0_i/hls_inst/inst/val_reg_469[63]                                                                                                                                          |               26 |             63 |         2.42 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state3                                                                                                            |                                                                                                                                                                               |               16 |             64 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state2                                                                                                            |                                                                                                                                                                               |               16 |             64 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/result_V_2_reg_4750                                                                                                         |                                                                                                                                                                               |               16 |             64 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/add_ln21_reg_4850                                                                                                           |                                                                                                                                                                               |               33 |            128 |         3.88 |
|  ap_clk      | bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/start0                                                     |                                                                                                                                                                               |               29 |            129 |         4.45 |
|  ap_clk      |                                                                                                                                                  | ap_rst                                                                                                                                                                        |               31 |            146 |         4.71 |
|  ap_clk      |                                                                                                                                                  |                                                                                                                                                                               |               95 |            367 |         3.86 |
+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


