/*                                                                         */
/* Generated by Semifore, Inc. csrCompile                                  */
/*    Version: 2018.12.01 Build: release Linux 64-bit                      */
/*    C Header output                                                      */
/*                                                                         */
/* Command Line:                                                           */
/*    csrCompile -w -c                                                     */
/*    /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/ctype.css -t h   */
/*    /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr          */
/*    -I/home/kinjal/pen_src/asic/elba/verif/common/csr_gen                */
/*    -I/home/kinjal/pen_src/asic/elba/design/common -O                    */
/*                                                                         */
/* Input files:                                                            */
/*    /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr          */
/*                                                                         */
/* Included files:                                                         */
/*    /home/kinjal/pen_src/asic/elba/design/common/csr_rdintr.csr.pp       */
/*    /home/kinjal/pen_src/asic/elba/design/common/csr_scratch.csr.pp      */
/*    /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr          */
/*    /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr */
/*    /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wainvf.gcsr      */
/*                                                                         */
/* Configuration files:                                                    */
/*    /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/ctype.css        */
/*                                                                         */
/* Generated on: Fri Jul 12 16:57:34 2019                                  */
/*           by: kinjal                                                    */
/*                                                                         */

#ifndef _WA_H_
#define _WA_H_



/* ####################################################################### */
/*        ADDRESS MACROS                                                   */
/* ####################################################################### */

/* Address Space for Addressmap: elb_wa_csr                                */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 653 */
/* Register: elb_wa_csr.base                                               */
#define ELB_WA_CSR_BASE_ADDRESS 0x0
#define ELB_WA_CSR_BASE_BYTE_ADDRESS 0x0
/* Register: elb_wa_csr.rdintr                                             */
#define ELB_WA_CSR_RDINTR_ADDRESS 0x1
#define ELB_WA_CSR_RDINTR_BYTE_ADDRESS 0x4
/* Wide Memory: elb_wa_csr.dhs_host_doorbell                               */
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ADDRESS 0x100000
#define ELB_WA_CSR_DHS_HOST_DOORBELL_BYTE_ADDRESS 0x400000
/* Wide Register: elb_wa_csr.dhs_host_doorbell.entry                       */
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ADDRESS 0x100000
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_BYTE_ADDRESS 0x400000
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ARRAY_COUNT 0x80000
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ARRAY_INDEX_MAX 0x7ffff
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: elb_wa_csr.dhs_host_doorbell.entry.entry_0_2                  */
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_ADDRESS 0x100000
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_BYTE_ADDRESS 0x400000
/* Register: elb_wa_csr.dhs_host_doorbell.entry.entry_1_2                  */
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_1_2_ADDRESS 0x100001
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_1_2_BYTE_ADDRESS 0x400004
/* Wide Memory: elb_wa_csr.dhs_local_doorbell                              */
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ADDRESS 0x200000
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_BYTE_ADDRESS 0x800000
/* Wide Register: elb_wa_csr.dhs_local_doorbell.entry                      */
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ADDRESS 0x200000
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_BYTE_ADDRESS 0x800000
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ARRAY_COUNT 0x80000
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ARRAY_INDEX_MAX 0x7ffff
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: elb_wa_csr.dhs_local_doorbell.entry.entry_0_2                 */
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_ADDRESS 0x200000
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_BYTE_ADDRESS 0x800000
/* Register: elb_wa_csr.dhs_local_doorbell.entry.entry_1_2                 */
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_1_2_ADDRESS 0x200001
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_1_2_BYTE_ADDRESS 0x800004
/* Memory: elb_wa_csr.dhs_32b_doorbell                                     */
#define ELB_WA_CSR_DHS_32B_DOORBELL_ADDRESS 0x300000
#define ELB_WA_CSR_DHS_32B_DOORBELL_BYTE_ADDRESS 0xc00000
/* Register: elb_wa_csr.dhs_32b_doorbell.entry                             */
#define ELB_WA_CSR_DHS_32B_DOORBELL_ENTRY_ADDRESS 0x300000
#define ELB_WA_CSR_DHS_32B_DOORBELL_ENTRY_BYTE_ADDRESS 0xc00000
#define ELB_WA_CSR_DHS_32B_DOORBELL_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_WA_CSR_DHS_32B_DOORBELL_ENTRY_ARRAY_COUNT 0x80000
#define ELB_WA_CSR_DHS_32B_DOORBELL_ENTRY_ARRAY_INDEX_MAX 0x7ffff
#define ELB_WA_CSR_DHS_32B_DOORBELL_ENTRY_ARRAY_INDEX_MIN 0x0
/* Wide Memory: elb_wa_csr.dhs_page4k_remap_db                             */
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ADDRESS 0x400000
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_BYTE_ADDRESS 0x1000000
/* Wide Register: elb_wa_csr.dhs_page4k_remap_db.entry                     */
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ADDRESS 0x400000
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_BYTE_ADDRESS 0x1000000
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ARRAY_COUNT 0x100000
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ARRAY_INDEX_MAX 0xfffff
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: elb_wa_csr.dhs_page4k_remap_db.entry.entry_0_2                */
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_ADDRESS 0x400000
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_BYTE_ADDRESS 0x1000000
/* Register: elb_wa_csr.dhs_page4k_remap_db.entry.entry_1_2                */
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_1_2_ADDRESS 0x400001
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_1_2_BYTE_ADDRESS 0x1000004
/* Wide Memory: elb_wa_csr.dhs_page4k_remap_tbl                            */
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ADDRESS 0x600000
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_BYTE_ADDRESS 0x1800000
/* Wide Register: elb_wa_csr.dhs_page4k_remap_tbl.entry                    */
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ADDRESS 0x600000
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_BYTE_ADDRESS 0x1800000
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ARRAY_COUNT 0x800
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ARRAY_INDEX_MAX 0x7ff
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: elb_wa_csr.dhs_page4k_remap_tbl.entry.entry_0_4               */
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_0_4_ADDRESS 0x600000
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_0_4_BYTE_ADDRESS 0x1800000
/* Register: elb_wa_csr.dhs_page4k_remap_tbl.entry.entry_1_4               */
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_1_4_ADDRESS 0x600001
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_1_4_BYTE_ADDRESS 0x1800004
/* Register: elb_wa_csr.dhs_page4k_remap_tbl.entry.entry_2_4               */
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_2_4_ADDRESS 0x600002
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_2_4_BYTE_ADDRESS 0x1800008
/* Register: elb_wa_csr.dhs_page4k_remap_tbl.entry.entry_3_4               */
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_3_4_ADDRESS 0x600003
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_3_4_BYTE_ADDRESS 0x180000c
/* Register: elb_wa_csr.cfg_wa_axi                                         */
#define ELB_WA_CSR_CFG_WA_AXI_ADDRESS 0x602000
#define ELB_WA_CSR_CFG_WA_AXI_BYTE_ADDRESS 0x1808000
/* Register: elb_wa_csr.cfg_wa_sched_hint                                  */
#define ELB_WA_CSR_CFG_WA_SCHED_HINT_ADDRESS 0x602001
#define ELB_WA_CSR_CFG_WA_SCHED_HINT_BYTE_ADDRESS 0x1808004
/* Register: elb_wa_csr.cfg_wa_merge                                       */
#define ELB_WA_CSR_CFG_WA_MERGE_ADDRESS 0x602002
#define ELB_WA_CSR_CFG_WA_MERGE_BYTE_ADDRESS 0x1808008
/* Register: elb_wa_csr.sta_wa_axi                                         */
#define ELB_WA_CSR_STA_WA_AXI_ADDRESS 0x602003
#define ELB_WA_CSR_STA_WA_AXI_BYTE_ADDRESS 0x180800c
/* Register: elb_wa_csr.sat_wa_host_access_err                             */
#define ELB_WA_CSR_SAT_WA_HOST_ACCESS_ERR_ADDRESS 0x602004
#define ELB_WA_CSR_SAT_WA_HOST_ACCESS_ERR_BYTE_ADDRESS 0x1808010
/* Register: elb_wa_csr.sat_wa_ring_access_err                             */
#define ELB_WA_CSR_SAT_WA_RING_ACCESS_ERR_ADDRESS 0x602005
#define ELB_WA_CSR_SAT_WA_RING_ACCESS_ERR_BYTE_ADDRESS 0x1808014
/* Register: elb_wa_csr.sat_wa_qaddr_cam_conflict                          */
#define ELB_WA_CSR_SAT_WA_QADDR_CAM_CONFLICT_ADDRESS 0x602006
#define ELB_WA_CSR_SAT_WA_QADDR_CAM_CONFLICT_BYTE_ADDRESS 0x1808018
/* Register: elb_wa_csr.sat_wa_merged_inflight                             */
#define ELB_WA_CSR_SAT_WA_MERGED_INFLIGHT_ADDRESS 0x602007
#define ELB_WA_CSR_SAT_WA_MERGED_INFLIGHT_BYTE_ADDRESS 0x180801c
/* Register: elb_wa_csr.sat_wa_merged_pre_axi_read                         */
#define ELB_WA_CSR_SAT_WA_MERGED_PRE_AXI_READ_ADDRESS 0x602008
#define ELB_WA_CSR_SAT_WA_MERGED_PRE_AXI_READ_BYTE_ADDRESS 0x1808020
/* Register: elb_wa_csr.sat_wa_qid_overflow                                */
#define ELB_WA_CSR_SAT_WA_QID_OVERFLOW_ADDRESS 0x602009
#define ELB_WA_CSR_SAT_WA_QID_OVERFLOW_BYTE_ADDRESS 0x1808024
/* Register: elb_wa_csr.sat_wa_pid_chkfail                                 */
#define ELB_WA_CSR_SAT_WA_PID_CHKFAIL_ADDRESS 0x60200a
#define ELB_WA_CSR_SAT_WA_PID_CHKFAIL_BYTE_ADDRESS 0x1808028
/* Register: elb_wa_csr.sat_wa_wqe_db_ringaddr_chkfail                     */
#define ELB_WA_CSR_SAT_WA_WQE_DB_RINGADDR_CHKFAIL_ADDRESS 0x60200b
#define ELB_WA_CSR_SAT_WA_WQE_DB_RINGADDR_CHKFAIL_BYTE_ADDRESS 0x180802c
/* Register: elb_wa_csr.sat_wa_wqe_db_wqesize_chkfail                      */
#define ELB_WA_CSR_SAT_WA_WQE_DB_WQESIZE_CHKFAIL_ADDRESS 0x60200c
#define ELB_WA_CSR_SAT_WA_WQE_DB_WQESIZE_CHKFAIL_BYTE_ADDRESS 0x1808030
/* Register: elb_wa_csr.sat_wa_wqe_db_upd_chkfail                          */
#define ELB_WA_CSR_SAT_WA_WQE_DB_UPD_CHKFAIL_ADDRESS 0x60200d
#define ELB_WA_CSR_SAT_WA_WQE_DB_UPD_CHKFAIL_BYTE_ADDRESS 0x1808034
/* Register: elb_wa_csr.sat_wa_axi_err                                     */
#define ELB_WA_CSR_SAT_WA_AXI_ERR_ADDRESS 0x60200e
#define ELB_WA_CSR_SAT_WA_AXI_ERR_BYTE_ADDRESS 0x1808038
/* Wide Register: elb_wa_csr.cnt_wa_host_doorbells                         */
#define ELB_WA_CSR_CNT_WA_HOST_DOORBELLS_ADDRESS 0x602010
#define ELB_WA_CSR_CNT_WA_HOST_DOORBELLS_BYTE_ADDRESS 0x1808040
/* Register: elb_wa_csr.cnt_wa_host_doorbells.cnt_wa_host_doorbells_0_2    */
#define ELB_WA_CSR_CNT_WA_HOST_DOORBELLS_CNT_WA_HOST_DOORBELLS_0_2_ADDRESS 0x602010
#define ELB_WA_CSR_CNT_WA_HOST_DOORBELLS_CNT_WA_HOST_DOORBELLS_0_2_BYTE_ADDRESS 0x1808040
/* Register: elb_wa_csr.cnt_wa_host_doorbells.cnt_wa_host_doorbells_1_2    */
#define ELB_WA_CSR_CNT_WA_HOST_DOORBELLS_CNT_WA_HOST_DOORBELLS_1_2_ADDRESS 0x602011
#define ELB_WA_CSR_CNT_WA_HOST_DOORBELLS_CNT_WA_HOST_DOORBELLS_1_2_BYTE_ADDRESS 0x1808044
/* Wide Register: elb_wa_csr.cnt_wa_local_doorbells                        */
#define ELB_WA_CSR_CNT_WA_LOCAL_DOORBELLS_ADDRESS 0x602012
#define ELB_WA_CSR_CNT_WA_LOCAL_DOORBELLS_BYTE_ADDRESS 0x1808048
/* Register: elb_wa_csr.cnt_wa_local_doorbells.cnt_wa_local_doorbells_0_2  */
#define ELB_WA_CSR_CNT_WA_LOCAL_DOORBELLS_CNT_WA_LOCAL_DOORBELLS_0_2_ADDRESS 0x602012
#define ELB_WA_CSR_CNT_WA_LOCAL_DOORBELLS_CNT_WA_LOCAL_DOORBELLS_0_2_BYTE_ADDRESS 0x1808048
/* Register: elb_wa_csr.cnt_wa_local_doorbells.cnt_wa_local_doorbells_1_2  */
#define ELB_WA_CSR_CNT_WA_LOCAL_DOORBELLS_CNT_WA_LOCAL_DOORBELLS_1_2_ADDRESS 0x602013
#define ELB_WA_CSR_CNT_WA_LOCAL_DOORBELLS_CNT_WA_LOCAL_DOORBELLS_1_2_BYTE_ADDRESS 0x180804c
/* Wide Register: elb_wa_csr.cnt_wa_32b_doorbells                          */
#define ELB_WA_CSR_CNT_WA_32B_DOORBELLS_ADDRESS 0x602014
#define ELB_WA_CSR_CNT_WA_32B_DOORBELLS_BYTE_ADDRESS 0x1808050
/* Register: elb_wa_csr.cnt_wa_32b_doorbells.cnt_wa_32b_doorbells_0_2      */
#define ELB_WA_CSR_CNT_WA_32B_DOORBELLS_CNT_WA_32B_DOORBELLS_0_2_ADDRESS 0x602014
#define ELB_WA_CSR_CNT_WA_32B_DOORBELLS_CNT_WA_32B_DOORBELLS_0_2_BYTE_ADDRESS 0x1808050
/* Register: elb_wa_csr.cnt_wa_32b_doorbells.cnt_wa_32b_doorbells_1_2      */
#define ELB_WA_CSR_CNT_WA_32B_DOORBELLS_CNT_WA_32B_DOORBELLS_1_2_ADDRESS 0x602015
#define ELB_WA_CSR_CNT_WA_32B_DOORBELLS_CNT_WA_32B_DOORBELLS_1_2_BYTE_ADDRESS 0x1808054
/* Wide Register: elb_wa_csr.cnt_wa_timer_doorbells                        */
#define ELB_WA_CSR_CNT_WA_TIMER_DOORBELLS_ADDRESS 0x602016
#define ELB_WA_CSR_CNT_WA_TIMER_DOORBELLS_BYTE_ADDRESS 0x1808058
/* Register: elb_wa_csr.cnt_wa_timer_doorbells.cnt_wa_timer_doorbells_0_2  */
#define ELB_WA_CSR_CNT_WA_TIMER_DOORBELLS_CNT_WA_TIMER_DOORBELLS_0_2_ADDRESS 0x602016
#define ELB_WA_CSR_CNT_WA_TIMER_DOORBELLS_CNT_WA_TIMER_DOORBELLS_0_2_BYTE_ADDRESS 0x1808058
/* Register: elb_wa_csr.cnt_wa_timer_doorbells.cnt_wa_timer_doorbells_1_2  */
#define ELB_WA_CSR_CNT_WA_TIMER_DOORBELLS_CNT_WA_TIMER_DOORBELLS_1_2_ADDRESS 0x602017
#define ELB_WA_CSR_CNT_WA_TIMER_DOORBELLS_CNT_WA_TIMER_DOORBELLS_1_2_BYTE_ADDRESS 0x180805c
/* Wide Register: elb_wa_csr.cnt_wa_arm4k_doorbells                        */
#define ELB_WA_CSR_CNT_WA_ARM4K_DOORBELLS_ADDRESS 0x602018
#define ELB_WA_CSR_CNT_WA_ARM4K_DOORBELLS_BYTE_ADDRESS 0x1808060
/* Register: elb_wa_csr.cnt_wa_arm4k_doorbells.cnt_wa_arm4k_doorbells_0_2  */
#define ELB_WA_CSR_CNT_WA_ARM4K_DOORBELLS_CNT_WA_ARM4K_DOORBELLS_0_2_ADDRESS 0x602018
#define ELB_WA_CSR_CNT_WA_ARM4K_DOORBELLS_CNT_WA_ARM4K_DOORBELLS_0_2_BYTE_ADDRESS 0x1808060
/* Register: elb_wa_csr.cnt_wa_arm4k_doorbells.cnt_wa_arm4k_doorbells_1_2  */
#define ELB_WA_CSR_CNT_WA_ARM4K_DOORBELLS_CNT_WA_ARM4K_DOORBELLS_1_2_ADDRESS 0x602019
#define ELB_WA_CSR_CNT_WA_ARM4K_DOORBELLS_CNT_WA_ARM4K_DOORBELLS_1_2_BYTE_ADDRESS 0x1808064
/* Wide Register: elb_wa_csr.cnt_wa_expr_doorbells                         */
#define ELB_WA_CSR_CNT_WA_EXPR_DOORBELLS_ADDRESS 0x60201a
#define ELB_WA_CSR_CNT_WA_EXPR_DOORBELLS_BYTE_ADDRESS 0x1808068
/* Register: elb_wa_csr.cnt_wa_expr_doorbells.cnt_wa_expr_doorbells_0_2    */
#define ELB_WA_CSR_CNT_WA_EXPR_DOORBELLS_CNT_WA_EXPR_DOORBELLS_0_2_ADDRESS 0x60201a
#define ELB_WA_CSR_CNT_WA_EXPR_DOORBELLS_CNT_WA_EXPR_DOORBELLS_0_2_BYTE_ADDRESS 0x1808068
/* Register: elb_wa_csr.cnt_wa_expr_doorbells.cnt_wa_expr_doorbells_1_2    */
#define ELB_WA_CSR_CNT_WA_EXPR_DOORBELLS_CNT_WA_EXPR_DOORBELLS_1_2_ADDRESS 0x60201b
#define ELB_WA_CSR_CNT_WA_EXPR_DOORBELLS_CNT_WA_EXPR_DOORBELLS_1_2_BYTE_ADDRESS 0x180806c
/* Wide Register: elb_wa_csr.cnt_wa_wqe_db_doorbells                       */
#define ELB_WA_CSR_CNT_WA_WQE_DB_DOORBELLS_ADDRESS 0x60201c
#define ELB_WA_CSR_CNT_WA_WQE_DB_DOORBELLS_BYTE_ADDRESS 0x1808070
/* Register: elb_wa_csr.cnt_wa_wqe_db_doorbells.cnt_wa_wqe_db_doorbells_0_2 */
#define ELB_WA_CSR_CNT_WA_WQE_DB_DOORBELLS_CNT_WA_WQE_DB_DOORBELLS_0_2_ADDRESS 0x60201c
#define ELB_WA_CSR_CNT_WA_WQE_DB_DOORBELLS_CNT_WA_WQE_DB_DOORBELLS_0_2_BYTE_ADDRESS 0x1808070
/* Register: elb_wa_csr.cnt_wa_wqe_db_doorbells.cnt_wa_wqe_db_doorbells_1_2 */
#define ELB_WA_CSR_CNT_WA_WQE_DB_DOORBELLS_CNT_WA_WQE_DB_DOORBELLS_1_2_ADDRESS 0x60201d
#define ELB_WA_CSR_CNT_WA_WQE_DB_DOORBELLS_CNT_WA_WQE_DB_DOORBELLS_1_2_BYTE_ADDRESS 0x1808074
/* Wide Register: elb_wa_csr.cnt_wa_wqe_data_wr                            */
#define ELB_WA_CSR_CNT_WA_WQE_DATA_WR_ADDRESS 0x60201e
#define ELB_WA_CSR_CNT_WA_WQE_DATA_WR_BYTE_ADDRESS 0x1808078
/* Register: elb_wa_csr.cnt_wa_wqe_data_wr.cnt_wa_wqe_data_wr_0_2          */
#define ELB_WA_CSR_CNT_WA_WQE_DATA_WR_CNT_WA_WQE_DATA_WR_0_2_ADDRESS 0x60201e
#define ELB_WA_CSR_CNT_WA_WQE_DATA_WR_CNT_WA_WQE_DATA_WR_0_2_BYTE_ADDRESS 0x1808078
/* Register: elb_wa_csr.cnt_wa_wqe_data_wr.cnt_wa_wqe_data_wr_1_2          */
#define ELB_WA_CSR_CNT_WA_WQE_DATA_WR_CNT_WA_WQE_DATA_WR_1_2_ADDRESS 0x60201f
#define ELB_WA_CSR_CNT_WA_WQE_DATA_WR_CNT_WA_WQE_DATA_WR_1_2_BYTE_ADDRESS 0x180807c
/* Wide Register: elb_wa_csr.cnt_wa_sched_out                              */
#define ELB_WA_CSR_CNT_WA_SCHED_OUT_ADDRESS 0x602020
#define ELB_WA_CSR_CNT_WA_SCHED_OUT_BYTE_ADDRESS 0x1808080
/* Register: elb_wa_csr.cnt_wa_sched_out.cnt_wa_sched_out_0_2              */
#define ELB_WA_CSR_CNT_WA_SCHED_OUT_CNT_WA_SCHED_OUT_0_2_ADDRESS 0x602020
#define ELB_WA_CSR_CNT_WA_SCHED_OUT_CNT_WA_SCHED_OUT_0_2_BYTE_ADDRESS 0x1808080
/* Register: elb_wa_csr.cnt_wa_sched_out.cnt_wa_sched_out_1_2              */
#define ELB_WA_CSR_CNT_WA_SCHED_OUT_CNT_WA_SCHED_OUT_1_2_ADDRESS 0x602021
#define ELB_WA_CSR_CNT_WA_SCHED_OUT_CNT_WA_SCHED_OUT_1_2_BYTE_ADDRESS 0x1808084
/* Wide Memory: elb_wa_csr.dhs_doorbell_err_activity_log                   */
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ADDRESS 0x602040
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_BYTE_ADDRESS 0x1808100
/* Wide Register: elb_wa_csr.dhs_doorbell_err_activity_log.entry           */
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ADDRESS 0x602040
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_BYTE_ADDRESS 0x1808100
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ARRAY_COUNT 0x10
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ARRAY_INDEX_MAX 0xf
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: elb_wa_csr.dhs_doorbell_err_activity_log.entry.entry_0_2      */
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_0_2_ADDRESS 0x602040
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_0_2_BYTE_ADDRESS 0x1808100
/* Register: elb_wa_csr.dhs_doorbell_err_activity_log.entry.entry_1_2      */
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_ADDRESS 0x602041
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_BYTE_ADDRESS 0x1808104
/* Register: elb_wa_csr.cfg_doorbell_axi_attr                              */
#define ELB_WA_CSR_CFG_DOORBELL_AXI_ATTR_ADDRESS 0x602060
#define ELB_WA_CSR_CFG_DOORBELL_AXI_ATTR_BYTE_ADDRESS 0x1808180
/* Register: elb_wa_csr.cfg_wqe_bypass_axi_attr                            */
#define ELB_WA_CSR_CFG_WQE_BYPASS_AXI_ATTR_ADDRESS 0x602061
#define ELB_WA_CSR_CFG_WQE_BYPASS_AXI_ATTR_BYTE_ADDRESS 0x1808184
/* Wide Register: elb_wa_csr.cfg_wqe_bypass_embed_doorbell                 */
#define ELB_WA_CSR_CFG_WQE_BYPASS_EMBED_DOORBELL_ADDRESS 0x602062
#define ELB_WA_CSR_CFG_WQE_BYPASS_EMBED_DOORBELL_BYTE_ADDRESS 0x1808188
/* Register: elb_wa_csr.cfg_wqe_bypass_embed_doorbell.cfg_wqe_bypass_embed_doorbell_0_2 */
#define ELB_WA_CSR_CFG_WQE_BYPASS_EMBED_DOORBELL_CFG_WQE_BYPASS_EMBED_DOORBELL_0_2_ADDRESS 0x602062
#define ELB_WA_CSR_CFG_WQE_BYPASS_EMBED_DOORBELL_CFG_WQE_BYPASS_EMBED_DOORBELL_0_2_BYTE_ADDRESS 0x1808188
/* Register: elb_wa_csr.cfg_wqe_bypass_embed_doorbell.cfg_wqe_bypass_embed_doorbell_1_2 */
#define ELB_WA_CSR_CFG_WQE_BYPASS_EMBED_DOORBELL_CFG_WQE_BYPASS_EMBED_DOORBELL_1_2_ADDRESS 0x602063
#define ELB_WA_CSR_CFG_WQE_BYPASS_EMBED_DOORBELL_CFG_WQE_BYPASS_EMBED_DOORBELL_1_2_BYTE_ADDRESS 0x180818c
/* Register: elb_wa_csr.cfg_debug_port                                     */
#define ELB_WA_CSR_CFG_DEBUG_PORT_ADDRESS 0x602064
#define ELB_WA_CSR_CFG_DEBUG_PORT_BYTE_ADDRESS 0x1808190
/* Register: elb_wa_csr.cfg_ecc_disable_arm4k_remap_tbl                    */
#define ELB_WA_CSR_CFG_ECC_DISABLE_ARM4K_REMAP_TBL_ADDRESS 0x602065
#define ELB_WA_CSR_CFG_ECC_DISABLE_ARM4K_REMAP_TBL_BYTE_ADDRESS 0x1808194
/* Register: elb_wa_csr.sta_ecc_arm4k_remap_tbl                            */
#define ELB_WA_CSR_STA_ECC_ARM4K_REMAP_TBL_ADDRESS 0x602066
#define ELB_WA_CSR_STA_ECC_ARM4K_REMAP_TBL_BYTE_ADDRESS 0x1808198
/* Register: elb_wa_csr.cfg_arm4k_remap_tbl_sram_bist                      */
#define ELB_WA_CSR_CFG_ARM4K_REMAP_TBL_SRAM_BIST_ADDRESS 0x602067
#define ELB_WA_CSR_CFG_ARM4K_REMAP_TBL_SRAM_BIST_BYTE_ADDRESS 0x180819c
/* Register: elb_wa_csr.sta_doorbell_debug                                 */
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_ADDRESS 0x602068
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_BYTE_ADDRESS 0x18081a0
/* Register: elb_wa_csr.sta_arm4k_remap_tbl_sram_bist                      */
#define ELB_WA_CSR_STA_ARM4K_REMAP_TBL_SRAM_BIST_ADDRESS 0x602069
#define ELB_WA_CSR_STA_ARM4K_REMAP_TBL_SRAM_BIST_BYTE_ADDRESS 0x18081a4
/* Register: elb_wa_csr.sta_doorbell_log6                                  */
#define ELB_WA_CSR_STA_DOORBELL_LOG6_ADDRESS 0x60206a
#define ELB_WA_CSR_STA_DOORBELL_LOG6_BYTE_ADDRESS 0x18081a8
/* Register: elb_wa_csr.sta_doorbell_log7                                  */
#define ELB_WA_CSR_STA_DOORBELL_LOG7_ADDRESS 0x60206b
#define ELB_WA_CSR_STA_DOORBELL_LOG7_BYTE_ADDRESS 0x18081ac
/* Wide Register: elb_wa_csr.cnt_doorbell_axi_wqe_payload_wr               */
#define ELB_WA_CSR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_ADDRESS 0x60206c
#define ELB_WA_CSR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_BYTE_ADDRESS 0x18081b0
/* Register: elb_wa_csr.cnt_doorbell_axi_wqe_payload_wr.cnt_doorbell_axi_wqe_payload_wr_0_2 */
#define ELB_WA_CSR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_0_2_ADDRESS 0x60206c
#define ELB_WA_CSR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_0_2_BYTE_ADDRESS 0x18081b0
/* Register: elb_wa_csr.cnt_doorbell_axi_wqe_payload_wr.cnt_doorbell_axi_wqe_payload_wr_1_2 */
#define ELB_WA_CSR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_1_2_ADDRESS 0x60206d
#define ELB_WA_CSR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_1_2_BYTE_ADDRESS 0x18081b4
/* Register: elb_wa_csr.sat_doorbell_rdlat                                 */
#define ELB_WA_CSR_SAT_DOORBELL_RDLAT_ADDRESS 0x60206e
#define ELB_WA_CSR_SAT_DOORBELL_RDLAT_BYTE_ADDRESS 0x18081b8
/* Register: elb_wa_csr.sta_doorbell_rdlat_range                           */
#define ELB_WA_CSR_STA_DOORBELL_RDLAT_RANGE_ADDRESS 0x60206f
#define ELB_WA_CSR_STA_DOORBELL_RDLAT_RANGE_BYTE_ADDRESS 0x18081bc
/* Wide Register: elb_wa_csr.cnt_doorbell_rdlat_accum                      */
#define ELB_WA_CSR_CNT_DOORBELL_RDLAT_ACCUM_ADDRESS 0x602070
#define ELB_WA_CSR_CNT_DOORBELL_RDLAT_ACCUM_BYTE_ADDRESS 0x18081c0
/* Register: elb_wa_csr.cnt_doorbell_rdlat_accum.cnt_doorbell_rdlat_accum_0_2 */
#define ELB_WA_CSR_CNT_DOORBELL_RDLAT_ACCUM_CNT_DOORBELL_RDLAT_ACCUM_0_2_ADDRESS 0x602070
#define ELB_WA_CSR_CNT_DOORBELL_RDLAT_ACCUM_CNT_DOORBELL_RDLAT_ACCUM_0_2_BYTE_ADDRESS 0x18081c0
/* Register: elb_wa_csr.cnt_doorbell_rdlat_accum.cnt_doorbell_rdlat_accum_1_2 */
#define ELB_WA_CSR_CNT_DOORBELL_RDLAT_ACCUM_CNT_DOORBELL_RDLAT_ACCUM_1_2_ADDRESS 0x602071
#define ELB_WA_CSR_CNT_DOORBELL_RDLAT_ACCUM_CNT_DOORBELL_RDLAT_ACCUM_1_2_BYTE_ADDRESS 0x18081c4
/* Register: elb_wa_csr.sat_doorbell_wrlat                                 */
#define ELB_WA_CSR_SAT_DOORBELL_WRLAT_ADDRESS 0x602072
#define ELB_WA_CSR_SAT_DOORBELL_WRLAT_BYTE_ADDRESS 0x18081c8
/* Register: elb_wa_csr.sta_doorbell_wrlat_range                           */
#define ELB_WA_CSR_STA_DOORBELL_WRLAT_RANGE_ADDRESS 0x602073
#define ELB_WA_CSR_STA_DOORBELL_WRLAT_RANGE_BYTE_ADDRESS 0x18081cc
/* Wide Register: elb_wa_csr.cnt_doorbell_wrlat_accum                      */
#define ELB_WA_CSR_CNT_DOORBELL_WRLAT_ACCUM_ADDRESS 0x602074
#define ELB_WA_CSR_CNT_DOORBELL_WRLAT_ACCUM_BYTE_ADDRESS 0x18081d0
/* Register: elb_wa_csr.cnt_doorbell_wrlat_accum.cnt_doorbell_wrlat_accum_0_2 */
#define ELB_WA_CSR_CNT_DOORBELL_WRLAT_ACCUM_CNT_DOORBELL_WRLAT_ACCUM_0_2_ADDRESS 0x602074
#define ELB_WA_CSR_CNT_DOORBELL_WRLAT_ACCUM_CNT_DOORBELL_WRLAT_ACCUM_0_2_BYTE_ADDRESS 0x18081d0
/* Register: elb_wa_csr.cnt_doorbell_wrlat_accum.cnt_doorbell_wrlat_accum_1_2 */
#define ELB_WA_CSR_CNT_DOORBELL_WRLAT_ACCUM_CNT_DOORBELL_WRLAT_ACCUM_1_2_ADDRESS 0x602075
#define ELB_WA_CSR_CNT_DOORBELL_WRLAT_ACCUM_CNT_DOORBELL_WRLAT_ACCUM_1_2_BYTE_ADDRESS 0x18081d4
/* Register: elb_wa_csr.sat_doorbell_wqelat                                */
#define ELB_WA_CSR_SAT_DOORBELL_WQELAT_ADDRESS 0x602076
#define ELB_WA_CSR_SAT_DOORBELL_WQELAT_BYTE_ADDRESS 0x18081d8
/* Register: elb_wa_csr.sta_doorbell_wqelat_range                          */
#define ELB_WA_CSR_STA_DOORBELL_WQELAT_RANGE_ADDRESS 0x602077
#define ELB_WA_CSR_STA_DOORBELL_WQELAT_RANGE_BYTE_ADDRESS 0x18081dc
/* Wide Register: elb_wa_csr.cnt_doorbell_wqelat_accum                     */
#define ELB_WA_CSR_CNT_DOORBELL_WQELAT_ACCUM_ADDRESS 0x602078
#define ELB_WA_CSR_CNT_DOORBELL_WQELAT_ACCUM_BYTE_ADDRESS 0x18081e0
/* Register: elb_wa_csr.cnt_doorbell_wqelat_accum.cnt_doorbell_wqelat_accum_0_2 */
#define ELB_WA_CSR_CNT_DOORBELL_WQELAT_ACCUM_CNT_DOORBELL_WQELAT_ACCUM_0_2_ADDRESS 0x602078
#define ELB_WA_CSR_CNT_DOORBELL_WQELAT_ACCUM_CNT_DOORBELL_WQELAT_ACCUM_0_2_BYTE_ADDRESS 0x18081e0
/* Register: elb_wa_csr.cnt_doorbell_wqelat_accum.cnt_doorbell_wqelat_accum_1_2 */
#define ELB_WA_CSR_CNT_DOORBELL_WQELAT_ACCUM_CNT_DOORBELL_WQELAT_ACCUM_1_2_ADDRESS 0x602079
#define ELB_WA_CSR_CNT_DOORBELL_WQELAT_ACCUM_CNT_DOORBELL_WQELAT_ACCUM_1_2_BYTE_ADDRESS 0x18081e4
/* Register: elb_wa_csr.sat_doorbell_indexplus_use                         */
#define ELB_WA_CSR_SAT_DOORBELL_INDEXPLUS_USE_ADDRESS 0x60207a
#define ELB_WA_CSR_SAT_DOORBELL_INDEXPLUS_USE_BYTE_ADDRESS 0x18081e8
/* Register: elb_wa_csr.csr_intr                                           */
#define ELB_WA_CSR_CSR_INTR_ADDRESS 0x60207b
#define ELB_WA_CSR_CSR_INTR_BYTE_ADDRESS 0x18081ec
/* Group: elb_wa_csr.int_groups                                            */
#define ELB_WA_CSR_INT_GROUPS_ADDRESS 0x60207c
#define ELB_WA_CSR_INT_GROUPS_BYTE_ADDRESS 0x18081f0
/* Register: elb_wa_csr.int_groups.intreg                                  */
#define ELB_WA_CSR_INT_GROUPS_INTREG_ADDRESS 0x60207c
#define ELB_WA_CSR_INT_GROUPS_INTREG_BYTE_ADDRESS 0x18081f0
/* Register: elb_wa_csr.int_groups.int_enable_rw_reg                       */
#define ELB_WA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_ADDRESS 0x60207d
#define ELB_WA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_BYTE_ADDRESS 0x18081f4
/* Register: elb_wa_csr.int_groups.int_rw_reg                              */
#define ELB_WA_CSR_INT_GROUPS_INT_RW_REG_ADDRESS 0x60207e
#define ELB_WA_CSR_INT_GROUPS_INT_RW_REG_BYTE_ADDRESS 0x18081f8
/* Group: elb_wa_csr.int_db                                                */
#define ELB_WA_CSR_INT_DB_ADDRESS 0x602080
#define ELB_WA_CSR_INT_DB_BYTE_ADDRESS 0x1808200
/* Register: elb_wa_csr.int_db.intreg                                      */
#define ELB_WA_CSR_INT_DB_INTREG_ADDRESS 0x602080
#define ELB_WA_CSR_INT_DB_INTREG_BYTE_ADDRESS 0x1808200
/* Register: elb_wa_csr.int_db.int_test_set                                */
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_ADDRESS 0x602081
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_BYTE_ADDRESS 0x1808204
/* Register: elb_wa_csr.int_db.int_enable_set                              */
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_ADDRESS 0x602082
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_BYTE_ADDRESS 0x1808208
/* Register: elb_wa_csr.int_db.int_enable_clear                            */
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_ADDRESS 0x602083
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x180820c
/* Group: elb_wa_csr.int_invf                                              */
#define ELB_WA_CSR_INT_INVF_ADDRESS 0x602084
#define ELB_WA_CSR_INT_INVF_BYTE_ADDRESS 0x1808210
/* Register: elb_wa_csr.int_invf.intreg                                    */
#define ELB_WA_CSR_INT_INVF_INTREG_ADDRESS 0x602084
#define ELB_WA_CSR_INT_INVF_INTREG_BYTE_ADDRESS 0x1808210
/* Register: elb_wa_csr.int_invf.int_test_set                              */
#define ELB_WA_CSR_INT_INVF_INT_TEST_SET_ADDRESS 0x602085
#define ELB_WA_CSR_INT_INVF_INT_TEST_SET_BYTE_ADDRESS 0x1808214
/* Register: elb_wa_csr.int_invf.int_enable_set                            */
#define ELB_WA_CSR_INT_INVF_INT_ENABLE_SET_ADDRESS 0x602086
#define ELB_WA_CSR_INT_INVF_INT_ENABLE_SET_BYTE_ADDRESS 0x1808218
/* Register: elb_wa_csr.int_invf.int_enable_clear                          */
#define ELB_WA_CSR_INT_INVF_INT_ENABLE_CLEAR_ADDRESS 0x602087
#define ELB_WA_CSR_INT_INVF_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x180821c
/* Wide Memory: elb_wa_csr.dhs_lif_qstate_map                              */
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ADDRESS 0x604000
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_BYTE_ADDRESS 0x1810000
/* Wide Register: elb_wa_csr.dhs_lif_qstate_map.entry                      */
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ADDRESS 0x604000
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_BYTE_ADDRESS 0x1810000
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ARRAY_COUNT 0x800
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ARRAY_INDEX_MAX 0x7ff
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: elb_wa_csr.dhs_lif_qstate_map.entry.entry_0_8                 */
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_8_ADDRESS 0x604000
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_8_BYTE_ADDRESS 0x1810000
/* Register: elb_wa_csr.dhs_lif_qstate_map.entry.entry_1_8                 */
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_ADDRESS 0x604001
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_BYTE_ADDRESS 0x1810004
/* Register: elb_wa_csr.dhs_lif_qstate_map.entry.entry_2_8                 */
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_ADDRESS 0x604002
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_BYTE_ADDRESS 0x1810008
/* Register: elb_wa_csr.dhs_lif_qstate_map.entry.entry_3_8                 */
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_3_8_ADDRESS 0x604003
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_3_8_BYTE_ADDRESS 0x181000c
/* Register: elb_wa_csr.dhs_lif_qstate_map.entry.entry_4_8                 */
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_4_8_ADDRESS 0x604004
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_4_8_BYTE_ADDRESS 0x1810010
/* Register: elb_wa_csr.dhs_lif_qstate_map.entry.entry_5_8                 */
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_5_8_ADDRESS 0x604005
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_5_8_BYTE_ADDRESS 0x1810014
/* Register: elb_wa_csr.dhs_lif_qstate_map.entry.entry_6_8                 */
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_6_8_ADDRESS 0x604006
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_6_8_BYTE_ADDRESS 0x1810018
/* Register: elb_wa_csr.dhs_lif_qstate_map.entry.entry_7_8                 */
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_7_8_ADDRESS 0x604007
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_7_8_BYTE_ADDRESS 0x181001c
/* Register: elb_wa_csr.cfg_ecc_disable_lif_qstate_map                     */
#define ELB_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_ADDRESS 0x608000
#define ELB_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_BYTE_ADDRESS 0x1820000
/* Register: elb_wa_csr.sta_ecc_lif_qstate_map                             */
#define ELB_WA_CSR_STA_ECC_LIF_QSTATE_MAP_ADDRESS 0x608001
#define ELB_WA_CSR_STA_ECC_LIF_QSTATE_MAP_BYTE_ADDRESS 0x1820004
/* Register: elb_wa_csr.cfg_lif_table_sram_bist                            */
#define ELB_WA_CSR_CFG_LIF_TABLE_SRAM_BIST_ADDRESS 0x608002
#define ELB_WA_CSR_CFG_LIF_TABLE_SRAM_BIST_BYTE_ADDRESS 0x1820008
/* Register: elb_wa_csr.sta_lif_table_sram_bist                            */
#define ELB_WA_CSR_STA_LIF_TABLE_SRAM_BIST_ADDRESS 0x608003
#define ELB_WA_CSR_STA_LIF_TABLE_SRAM_BIST_BYTE_ADDRESS 0x182000c
/* Group: elb_wa_csr.int_lif_qstate_map                                    */
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_ADDRESS 0x608004
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_BYTE_ADDRESS 0x1820010
/* Register: elb_wa_csr.int_lif_qstate_map.intreg                          */
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_ADDRESS 0x608004
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_BYTE_ADDRESS 0x1820010
/* Register: elb_wa_csr.int_lif_qstate_map.int_test_set                    */
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_ADDRESS 0x608005
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_BYTE_ADDRESS 0x1820014
/* Register: elb_wa_csr.int_lif_qstate_map.int_enable_set                  */
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_ADDRESS 0x608006
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_BYTE_ADDRESS 0x1820018
/* Register: elb_wa_csr.int_lif_qstate_map.int_enable_clear                */
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_ADDRESS 0x608007
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x182001c
/* Addressmap: elb_wa_csr.wainvf                                           */
#define ELB_WA_CSR_WAINVF_ADDRESS 0x608400
#define ELB_WA_CSR_WAINVF_BYTE_ADDRESS 0x1821000
/* Memory: elb_wa_csr.wainvf.filter_addr_lo                                */
#define ELB_WA_CSR_WAINVF_FILTER_ADDR_LO_ADDRESS 0x608400
#define ELB_WA_CSR_WAINVF_FILTER_ADDR_LO_BYTE_ADDRESS 0x1821000
/* Register: elb_wa_csr.wainvf.filter_addr_lo.data                         */
#define ELB_WA_CSR_WAINVF_FILTER_ADDR_LO_DATA_ADDRESS 0x608400
#define ELB_WA_CSR_WAINVF_FILTER_ADDR_LO_DATA_BYTE_ADDRESS 0x1821000
#define ELB_WA_CSR_WAINVF_FILTER_ADDR_LO_DATA_ARRAY_ELEMENT_SIZE 0x1
#define ELB_WA_CSR_WAINVF_FILTER_ADDR_LO_DATA_ARRAY_COUNT 0x40
#define ELB_WA_CSR_WAINVF_FILTER_ADDR_LO_DATA_ARRAY_INDEX_MAX 0x3f
#define ELB_WA_CSR_WAINVF_FILTER_ADDR_LO_DATA_ARRAY_INDEX_MIN 0x0
/* Memory: elb_wa_csr.wainvf.filter_addr_hi                                */
#define ELB_WA_CSR_WAINVF_FILTER_ADDR_HI_ADDRESS 0x608440
#define ELB_WA_CSR_WAINVF_FILTER_ADDR_HI_BYTE_ADDRESS 0x1821100
/* Register: elb_wa_csr.wainvf.filter_addr_hi.data                         */
#define ELB_WA_CSR_WAINVF_FILTER_ADDR_HI_DATA_ADDRESS 0x608440
#define ELB_WA_CSR_WAINVF_FILTER_ADDR_HI_DATA_BYTE_ADDRESS 0x1821100
#define ELB_WA_CSR_WAINVF_FILTER_ADDR_HI_DATA_ARRAY_ELEMENT_SIZE 0x1
#define ELB_WA_CSR_WAINVF_FILTER_ADDR_HI_DATA_ARRAY_COUNT 0x40
#define ELB_WA_CSR_WAINVF_FILTER_ADDR_HI_DATA_ARRAY_INDEX_MAX 0x3f
#define ELB_WA_CSR_WAINVF_FILTER_ADDR_HI_DATA_ARRAY_INDEX_MIN 0x0
/* Memory: elb_wa_csr.wainvf.filter_addr_host                              */
#define ELB_WA_CSR_WAINVF_FILTER_ADDR_HOST_ADDRESS 0x608480
#define ELB_WA_CSR_WAINVF_FILTER_ADDR_HOST_BYTE_ADDRESS 0x1821200
/* Register: elb_wa_csr.wainvf.filter_addr_host.data                       */
#define ELB_WA_CSR_WAINVF_FILTER_ADDR_HOST_DATA_ADDRESS 0x608480
#define ELB_WA_CSR_WAINVF_FILTER_ADDR_HOST_DATA_BYTE_ADDRESS 0x1821200
#define ELB_WA_CSR_WAINVF_FILTER_ADDR_HOST_DATA_ARRAY_ELEMENT_SIZE 0x4
#define ELB_WA_CSR_WAINVF_FILTER_ADDR_HOST_DATA_ARRAY_COUNT 0x40
#define ELB_WA_CSR_WAINVF_FILTER_ADDR_HOST_DATA_ARRAY_INDEX_MAX 0x3f
#define ELB_WA_CSR_WAINVF_FILTER_ADDR_HOST_DATA_ARRAY_INDEX_MIN 0x0
/* Memory: elb_wa_csr.wainvf.filter_addr_pic                               */
#define ELB_WA_CSR_WAINVF_FILTER_ADDR_PIC_ADDRESS 0x6084c0
#define ELB_WA_CSR_WAINVF_FILTER_ADDR_PIC_BYTE_ADDRESS 0x1821300
/* Register: elb_wa_csr.wainvf.filter_addr_pic.data                        */
#define ELB_WA_CSR_WAINVF_FILTER_ADDR_PIC_DATA_ADDRESS 0x6084c0
#define ELB_WA_CSR_WAINVF_FILTER_ADDR_PIC_DATA_BYTE_ADDRESS 0x1821300
#define ELB_WA_CSR_WAINVF_FILTER_ADDR_PIC_DATA_ARRAY_ELEMENT_SIZE 0x4
#define ELB_WA_CSR_WAINVF_FILTER_ADDR_PIC_DATA_ARRAY_COUNT 0x40
#define ELB_WA_CSR_WAINVF_FILTER_ADDR_PIC_DATA_ARRAY_INDEX_MAX 0x3f
#define ELB_WA_CSR_WAINVF_FILTER_ADDR_PIC_DATA_ARRAY_INDEX_MIN 0x0
/* Memory: elb_wa_csr.wainvf.filter_addr_lif                               */
#define ELB_WA_CSR_WAINVF_FILTER_ADDR_LIF_ADDRESS 0x608500
#define ELB_WA_CSR_WAINVF_FILTER_ADDR_LIF_BYTE_ADDRESS 0x1821400
/* Register: elb_wa_csr.wainvf.filter_addr_lif.data                        */
#define ELB_WA_CSR_WAINVF_FILTER_ADDR_LIF_DATA_ADDRESS 0x608500
#define ELB_WA_CSR_WAINVF_FILTER_ADDR_LIF_DATA_BYTE_ADDRESS 0x1821400
#define ELB_WA_CSR_WAINVF_FILTER_ADDR_LIF_DATA_ARRAY_ELEMENT_SIZE 0x1
#define ELB_WA_CSR_WAINVF_FILTER_ADDR_LIF_DATA_ARRAY_COUNT 0x40
#define ELB_WA_CSR_WAINVF_FILTER_ADDR_LIF_DATA_ARRAY_INDEX_MAX 0x3f
#define ELB_WA_CSR_WAINVF_FILTER_ADDR_LIF_DATA_ARRAY_INDEX_MIN 0x0
/* Memory: elb_wa_csr.wainvf.filter_src                                    */
#define ELB_WA_CSR_WAINVF_FILTER_SRC_ADDRESS 0x608540
#define ELB_WA_CSR_WAINVF_FILTER_SRC_BYTE_ADDRESS 0x1821500
/* Register: elb_wa_csr.wainvf.filter_src.data                             */
#define ELB_WA_CSR_WAINVF_FILTER_SRC_DATA_ADDRESS 0x608540
#define ELB_WA_CSR_WAINVF_FILTER_SRC_DATA_BYTE_ADDRESS 0x1821500
#define ELB_WA_CSR_WAINVF_FILTER_SRC_DATA_ARRAY_ELEMENT_SIZE 0x1
#define ELB_WA_CSR_WAINVF_FILTER_SRC_DATA_ARRAY_COUNT 0x40
#define ELB_WA_CSR_WAINVF_FILTER_SRC_DATA_ARRAY_INDEX_MAX 0x3f
#define ELB_WA_CSR_WAINVF_FILTER_SRC_DATA_ARRAY_INDEX_MIN 0x0
/* Memory: elb_wa_csr.wainvf.filter_axi_prot                               */
#define ELB_WA_CSR_WAINVF_FILTER_AXI_PROT_ADDRESS 0x608580
#define ELB_WA_CSR_WAINVF_FILTER_AXI_PROT_BYTE_ADDRESS 0x1821600
/* Register: elb_wa_csr.wainvf.filter_axi_prot.data                        */
#define ELB_WA_CSR_WAINVF_FILTER_AXI_PROT_DATA_ADDRESS 0x608580
#define ELB_WA_CSR_WAINVF_FILTER_AXI_PROT_DATA_BYTE_ADDRESS 0x1821600
#define ELB_WA_CSR_WAINVF_FILTER_AXI_PROT_DATA_ARRAY_ELEMENT_SIZE 0x1
#define ELB_WA_CSR_WAINVF_FILTER_AXI_PROT_DATA_ARRAY_COUNT 0x40
#define ELB_WA_CSR_WAINVF_FILTER_AXI_PROT_DATA_ARRAY_INDEX_MAX 0x3f
#define ELB_WA_CSR_WAINVF_FILTER_AXI_PROT_DATA_ARRAY_INDEX_MIN 0x0
/* Memory: elb_wa_csr.wainvf.filter_axi_cache                              */
#define ELB_WA_CSR_WAINVF_FILTER_AXI_CACHE_ADDRESS 0x6085c0
#define ELB_WA_CSR_WAINVF_FILTER_AXI_CACHE_BYTE_ADDRESS 0x1821700
/* Register: elb_wa_csr.wainvf.filter_axi_cache.data                       */
#define ELB_WA_CSR_WAINVF_FILTER_AXI_CACHE_DATA_ADDRESS 0x6085c0
#define ELB_WA_CSR_WAINVF_FILTER_AXI_CACHE_DATA_BYTE_ADDRESS 0x1821700
#define ELB_WA_CSR_WAINVF_FILTER_AXI_CACHE_DATA_ARRAY_ELEMENT_SIZE 0x1
#define ELB_WA_CSR_WAINVF_FILTER_AXI_CACHE_DATA_ARRAY_COUNT 0x40
#define ELB_WA_CSR_WAINVF_FILTER_AXI_CACHE_DATA_ARRAY_INDEX_MAX 0x3f
#define ELB_WA_CSR_WAINVF_FILTER_AXI_CACHE_DATA_ARRAY_INDEX_MIN 0x0
/* Memory: elb_wa_csr.wainvf.filter_acp                                    */
#define ELB_WA_CSR_WAINVF_FILTER_ACP_ADDRESS 0x608600
#define ELB_WA_CSR_WAINVF_FILTER_ACP_BYTE_ADDRESS 0x1821800
/* Register: elb_wa_csr.wainvf.filter_acp.data                             */
#define ELB_WA_CSR_WAINVF_FILTER_ACP_DATA_ADDRESS 0x608600
#define ELB_WA_CSR_WAINVF_FILTER_ACP_DATA_BYTE_ADDRESS 0x1821800
#define ELB_WA_CSR_WAINVF_FILTER_ACP_DATA_ARRAY_ELEMENT_SIZE 0x2
#define ELB_WA_CSR_WAINVF_FILTER_ACP_DATA_ARRAY_COUNT 0x40
#define ELB_WA_CSR_WAINVF_FILTER_ACP_DATA_ARRAY_INDEX_MAX 0x3f
#define ELB_WA_CSR_WAINVF_FILTER_ACP_DATA_ARRAY_INDEX_MIN 0x0
/* Memory: elb_wa_csr.wainvf.filter_addr_ctl                               */
#define ELB_WA_CSR_WAINVF_FILTER_ADDR_CTL_ADDRESS 0x608640
#define ELB_WA_CSR_WAINVF_FILTER_ADDR_CTL_BYTE_ADDRESS 0x1821900
/* Register: elb_wa_csr.wainvf.filter_addr_ctl.value                       */
#define ELB_WA_CSR_WAINVF_FILTER_ADDR_CTL_VALUE_ADDRESS 0x608640
#define ELB_WA_CSR_WAINVF_FILTER_ADDR_CTL_VALUE_BYTE_ADDRESS 0x1821900
#define ELB_WA_CSR_WAINVF_FILTER_ADDR_CTL_VALUE_ARRAY_ELEMENT_SIZE 0x2
#define ELB_WA_CSR_WAINVF_FILTER_ADDR_CTL_VALUE_ARRAY_COUNT 0x40
#define ELB_WA_CSR_WAINVF_FILTER_ADDR_CTL_VALUE_ARRAY_INDEX_MAX 0x3f
#define ELB_WA_CSR_WAINVF_FILTER_ADDR_CTL_VALUE_ARRAY_INDEX_MIN 0x0
/* Register: elb_wa_csr.wainvf.filter_freeze_ctl                           */
#define ELB_WA_CSR_WAINVF_FILTER_FREEZE_CTL_ADDRESS 0x608680
#define ELB_WA_CSR_WAINVF_FILTER_FREEZE_CTL_BYTE_ADDRESS 0x1821a00
/* Memory: elb_wa_csr.wainvf.filter_hit_count                              */
#define ELB_WA_CSR_WAINVF_FILTER_HIT_COUNT_ADDRESS 0x6086c0
#define ELB_WA_CSR_WAINVF_FILTER_HIT_COUNT_BYTE_ADDRESS 0x1821b00
/* Register: elb_wa_csr.wainvf.filter_hit_count.value                      */
#define ELB_WA_CSR_WAINVF_FILTER_HIT_COUNT_VALUE_ADDRESS 0x6086c0
#define ELB_WA_CSR_WAINVF_FILTER_HIT_COUNT_VALUE_BYTE_ADDRESS 0x1821b00
#define ELB_WA_CSR_WAINVF_FILTER_HIT_COUNT_VALUE_ARRAY_ELEMENT_SIZE 0x1
#define ELB_WA_CSR_WAINVF_FILTER_HIT_COUNT_VALUE_ARRAY_COUNT 0x40
#define ELB_WA_CSR_WAINVF_FILTER_HIT_COUNT_VALUE_ARRAY_INDEX_MAX 0x3f
#define ELB_WA_CSR_WAINVF_FILTER_HIT_COUNT_VALUE_ARRAY_INDEX_MIN 0x0
/* Register: elb_wa_csr.wainvf.CNT_read_deny                               */
#define ELB_WA_CSR_WAINVF_CNT_READ_DENY_ADDRESS 0x608700
#define ELB_WA_CSR_WAINVF_CNT_READ_DENY_BYTE_ADDRESS 0x1821c00
/* Register: elb_wa_csr.wainvf.CNT_write_deny                              */
#define ELB_WA_CSR_WAINVF_CNT_WRITE_DENY_ADDRESS 0x608701
#define ELB_WA_CSR_WAINVF_CNT_WRITE_DENY_BYTE_ADDRESS 0x1821c04
/* Register: elb_wa_csr.wainvf.CFG_clear_filter                            */
#define ELB_WA_CSR_WAINVF_CFG_CLEAR_FILTER_ADDRESS 0x608702
#define ELB_WA_CSR_WAINVF_CFG_CLEAR_FILTER_BYTE_ADDRESS 0x1821c08
/* Register: elb_wa_csr.wainvf.STA_write_deny                              */
#define ELB_WA_CSR_WAINVF_STA_WRITE_DENY_ADDRESS 0x608703
#define ELB_WA_CSR_WAINVF_STA_WRITE_DENY_BYTE_ADDRESS 0x1821c0c
/* Register: elb_wa_csr.wainvf.STA_read_deny                               */
#define ELB_WA_CSR_WAINVF_STA_READ_DENY_ADDRESS 0x608704
#define ELB_WA_CSR_WAINVF_STA_READ_DENY_BYTE_ADDRESS 0x1821c10
/* Register: elb_wa_csr.wainvf.STA_reads                                   */
#define ELB_WA_CSR_WAINVF_STA_READS_ADDRESS 0x608705
#define ELB_WA_CSR_WAINVF_STA_READS_BYTE_ADDRESS 0x1821c14
/* Register: elb_wa_csr.wainvf.STA_writes                                  */
#define ELB_WA_CSR_WAINVF_STA_WRITES_ADDRESS 0x608706
#define ELB_WA_CSR_WAINVF_STA_WRITES_BYTE_ADDRESS 0x1821c18
/* Wide Register: elb_wa_csr.wainvf.STA_freeze                             */
#define ELB_WA_CSR_WAINVF_STA_FREEZE_ADDRESS 0x608708
#define ELB_WA_CSR_WAINVF_STA_FREEZE_BYTE_ADDRESS 0x1821c20
/* Register: elb_wa_csr.wainvf.STA_freeze.STA_freeze_0_3                   */
#define ELB_WA_CSR_WAINVF_STA_FREEZE_STA_FREEZE_0_3_ADDRESS 0x608708
#define ELB_WA_CSR_WAINVF_STA_FREEZE_STA_FREEZE_0_3_BYTE_ADDRESS 0x1821c20
/* Register: elb_wa_csr.wainvf.STA_freeze.STA_freeze_1_3                   */
#define ELB_WA_CSR_WAINVF_STA_FREEZE_STA_FREEZE_1_3_ADDRESS 0x608709
#define ELB_WA_CSR_WAINVF_STA_FREEZE_STA_FREEZE_1_3_BYTE_ADDRESS 0x1821c24
/* Register: elb_wa_csr.wainvf.STA_freeze.STA_freeze_2_3                   */
#define ELB_WA_CSR_WAINVF_STA_FREEZE_STA_FREEZE_2_3_ADDRESS 0x60870a
#define ELB_WA_CSR_WAINVF_STA_FREEZE_STA_FREEZE_2_3_BYTE_ADDRESS 0x1821c28
/* Wide Register: elb_wa_csr.wainvf.STA_interrupt                          */
#define ELB_WA_CSR_WAINVF_STA_INTERRUPT_ADDRESS 0x60870c
#define ELB_WA_CSR_WAINVF_STA_INTERRUPT_BYTE_ADDRESS 0x1821c30
/* Register: elb_wa_csr.wainvf.STA_interrupt.STA_interrupt_0_3             */
#define ELB_WA_CSR_WAINVF_STA_INTERRUPT_STA_INTERRUPT_0_3_ADDRESS 0x60870c
#define ELB_WA_CSR_WAINVF_STA_INTERRUPT_STA_INTERRUPT_0_3_BYTE_ADDRESS 0x1821c30
/* Register: elb_wa_csr.wainvf.STA_interrupt.STA_interrupt_1_3             */
#define ELB_WA_CSR_WAINVF_STA_INTERRUPT_STA_INTERRUPT_1_3_ADDRESS 0x60870d
#define ELB_WA_CSR_WAINVF_STA_INTERRUPT_STA_INTERRUPT_1_3_BYTE_ADDRESS 0x1821c34
/* Register: elb_wa_csr.wainvf.STA_interrupt.STA_interrupt_2_3             */
#define ELB_WA_CSR_WAINVF_STA_INTERRUPT_STA_INTERRUPT_2_3_ADDRESS 0x60870e
#define ELB_WA_CSR_WAINVF_STA_INTERRUPT_STA_INTERRUPT_2_3_BYTE_ADDRESS 0x1821c38
/* Wide Register: elb_wa_csr.wainvf.filter_trace                           */
#define ELB_WA_CSR_WAINVF_FILTER_TRACE_ADDRESS 0x608710
#define ELB_WA_CSR_WAINVF_FILTER_TRACE_BYTE_ADDRESS 0x1821c40
/* Register: elb_wa_csr.wainvf.filter_trace.filter_trace_0_3               */
#define ELB_WA_CSR_WAINVF_FILTER_TRACE_FILTER_TRACE_0_3_ADDRESS 0x608710
#define ELB_WA_CSR_WAINVF_FILTER_TRACE_FILTER_TRACE_0_3_BYTE_ADDRESS 0x1821c40
/* Register: elb_wa_csr.wainvf.filter_trace.filter_trace_1_3               */
#define ELB_WA_CSR_WAINVF_FILTER_TRACE_FILTER_TRACE_1_3_ADDRESS 0x608711
#define ELB_WA_CSR_WAINVF_FILTER_TRACE_FILTER_TRACE_1_3_BYTE_ADDRESS 0x1821c44
/* Register: elb_wa_csr.wainvf.filter_trace.filter_trace_2_3               */
#define ELB_WA_CSR_WAINVF_FILTER_TRACE_FILTER_TRACE_2_3_ADDRESS 0x608712
#define ELB_WA_CSR_WAINVF_FILTER_TRACE_FILTER_TRACE_2_3_BYTE_ADDRESS 0x1821c48
/* Register: elb_wa_csr.wainvf.filter_timeout                              */
#define ELB_WA_CSR_WAINVF_FILTER_TIMEOUT_ADDRESS 0x608714
#define ELB_WA_CSR_WAINVF_FILTER_TIMEOUT_BYTE_ADDRESS 0x1821c50
/* Register: elb_wa_csr.wainvf.csr_intr                                    */
#define ELB_WA_CSR_WAINVF_CSR_INTR_ADDRESS 0x608715
#define ELB_WA_CSR_WAINVF_CSR_INTR_BYTE_ADDRESS 0x1821c54
/* Group: elb_wa_csr.wainvf.int_groups                                     */
#define ELB_WA_CSR_WAINVF_INT_GROUPS_ADDRESS 0x608718
#define ELB_WA_CSR_WAINVF_INT_GROUPS_BYTE_ADDRESS 0x1821c60
/* Register: elb_wa_csr.wainvf.int_groups.intreg                           */
#define ELB_WA_CSR_WAINVF_INT_GROUPS_INTREG_ADDRESS 0x608718
#define ELB_WA_CSR_WAINVF_INT_GROUPS_INTREG_BYTE_ADDRESS 0x1821c60
/* Register: elb_wa_csr.wainvf.int_groups.int_enable_rw_reg                */
#define ELB_WA_CSR_WAINVF_INT_GROUPS_INT_ENABLE_RW_REG_ADDRESS 0x608719
#define ELB_WA_CSR_WAINVF_INT_GROUPS_INT_ENABLE_RW_REG_BYTE_ADDRESS 0x1821c64
/* Register: elb_wa_csr.wainvf.int_groups.int_rw_reg                       */
#define ELB_WA_CSR_WAINVF_INT_GROUPS_INT_RW_REG_ADDRESS 0x60871a
#define ELB_WA_CSR_WAINVF_INT_GROUPS_INT_RW_REG_BYTE_ADDRESS 0x1821c68
/* Group: elb_wa_csr.wainvf.int_filter                                     */
#define ELB_WA_CSR_WAINVF_INT_FILTER_ADDRESS 0x60871c
#define ELB_WA_CSR_WAINVF_INT_FILTER_BYTE_ADDRESS 0x1821c70
/* Register: elb_wa_csr.wainvf.int_filter.intreg                           */
#define ELB_WA_CSR_WAINVF_INT_FILTER_INTREG_ADDRESS 0x60871c
#define ELB_WA_CSR_WAINVF_INT_FILTER_INTREG_BYTE_ADDRESS 0x1821c70
/* Register: elb_wa_csr.wainvf.int_filter.int_test_set                     */
#define ELB_WA_CSR_WAINVF_INT_FILTER_INT_TEST_SET_ADDRESS 0x60871d
#define ELB_WA_CSR_WAINVF_INT_FILTER_INT_TEST_SET_BYTE_ADDRESS 0x1821c74
/* Register: elb_wa_csr.wainvf.int_filter.int_enable_set                   */
#define ELB_WA_CSR_WAINVF_INT_FILTER_INT_ENABLE_SET_ADDRESS 0x60871e
#define ELB_WA_CSR_WAINVF_INT_FILTER_INT_ENABLE_SET_BYTE_ADDRESS 0x1821c78
/* Register: elb_wa_csr.wainvf.int_filter.int_enable_clear                 */
#define ELB_WA_CSR_WAINVF_INT_FILTER_INT_ENABLE_CLEAR_ADDRESS 0x60871f
#define ELB_WA_CSR_WAINVF_INT_FILTER_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x1821c7c


/* ####################################################################### */
/*        TEMPLATE MACROS                                                  */
/* ####################################################################### */

/* Addressmap type: elb_wa_csr                                             */
/* Addressmap template: elb_wa_csr                                         */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 3 */
#define ELB_WA_CSR_SIZE 0x800000
#define ELB_WA_CSR_BYTE_SIZE 0x2000000
/* Register member: elb_wa_csr.base                                        */
/* Register type referenced: elb_wa_csr::base                              */
/* Register template referenced: elb_wa_csr::base                          */
#define ELB_WA_CSR_BASE_OFFSET 0x0
#define ELB_WA_CSR_BASE_BYTE_OFFSET 0x0
#define ELB_WA_CSR_BASE_READ_ACCESS 1
#define ELB_WA_CSR_BASE_WRITE_ACCESS 1
#define ELB_WA_CSR_BASE_RESET_VALUE 0x00000001
#define ELB_WA_CSR_BASE_RESET_MASK 0xffffffff
#define ELB_WA_CSR_BASE_READ_MASK 0xffffffff
#define ELB_WA_CSR_BASE_WRITE_MASK 0xffffffff
/* Register member: elb_wa_csr.rdintr                                      */
/* Register type referenced: elb_wa_csr::rdintr                            */
/* Register template referenced: elb_wa_csr::rdintr                        */
#define ELB_WA_CSR_RDINTR_OFFSET 0x1
#define ELB_WA_CSR_RDINTR_BYTE_OFFSET 0x4
#define ELB_WA_CSR_RDINTR_READ_ACCESS 1
#define ELB_WA_CSR_RDINTR_WRITE_ACCESS 1
#define ELB_WA_CSR_RDINTR_RESET_VALUE 0x00000000
#define ELB_WA_CSR_RDINTR_RESET_MASK 0xffffffff
#define ELB_WA_CSR_RDINTR_READ_MASK 0xffffffff
#define ELB_WA_CSR_RDINTR_WRITE_MASK 0xffffffff
/* Wide Memory member: elb_wa_csr.dhs_host_doorbell                        */
/* Wide Memory type referenced: elb_wa_csr::dhs_host_doorbell              */
/* Wide Memory template referenced: elb_wa_csr::dhs_host_doorbell          */
#define ELB_WA_CSR_DHS_HOST_DOORBELL_OFFSET 0x100000
#define ELB_WA_CSR_DHS_HOST_DOORBELL_BYTE_OFFSET 0x400000
#define ELB_WA_CSR_DHS_HOST_DOORBELL_READ_ACCESS 1
#define ELB_WA_CSR_DHS_HOST_DOORBELL_WRITE_ACCESS 1
/* Wide Memory member: elb_wa_csr.dhs_local_doorbell                       */
/* Wide Memory type referenced: elb_wa_csr::dhs_local_doorbell             */
/* Wide Memory template referenced: elb_wa_csr::dhs_local_doorbell         */
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_OFFSET 0x200000
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_BYTE_OFFSET 0x800000
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_READ_ACCESS 1
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_WRITE_ACCESS 1
/* Memory member: elb_wa_csr.dhs_32b_doorbell                              */
/* Memory type referenced: elb_wa_csr::dhs_32b_doorbell                    */
/* Memory template referenced: elb_wa_csr::dhs_32b_doorbell                */
#define ELB_WA_CSR_DHS_32B_DOORBELL_OFFSET 0x300000
#define ELB_WA_CSR_DHS_32B_DOORBELL_BYTE_OFFSET 0xc00000
#define ELB_WA_CSR_DHS_32B_DOORBELL_READ_ACCESS 1
#define ELB_WA_CSR_DHS_32B_DOORBELL_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_32B_DOORBELL_READ_MASK 0xffffffff
#define ELB_WA_CSR_DHS_32B_DOORBELL_WRITE_MASK 0xffffffff
/* Wide Memory member: elb_wa_csr.dhs_page4k_remap_db                      */
/* Wide Memory type referenced: elb_wa_csr::dhs_page4k_remap_db            */
/* Wide Memory template referenced: elb_wa_csr::dhs_page4k_remap_db        */
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_OFFSET 0x400000
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_BYTE_OFFSET 0x1000000
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_READ_ACCESS 1
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_WRITE_ACCESS 1
/* Wide Memory member: elb_wa_csr.dhs_page4k_remap_tbl                     */
/* Wide Memory type referenced: elb_wa_csr::dhs_page4k_remap_tbl           */
/* Wide Memory template referenced: elb_wa_csr::dhs_page4k_remap_tbl       */
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_OFFSET 0x600000
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_BYTE_OFFSET 0x1800000
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_READ_ACCESS 1
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_WRITE_ACCESS 1
/* Register member: elb_wa_csr.cfg_wa_axi                                  */
/* Register type referenced: elb_wa_csr::cfg_wa_axi                        */
/* Register template referenced: elb_wa_csr::cfg_wa_axi                    */
#define ELB_WA_CSR_CFG_WA_AXI_OFFSET 0x602000
#define ELB_WA_CSR_CFG_WA_AXI_BYTE_OFFSET 0x1808000
#define ELB_WA_CSR_CFG_WA_AXI_READ_ACCESS 1
#define ELB_WA_CSR_CFG_WA_AXI_WRITE_ACCESS 1
#define ELB_WA_CSR_CFG_WA_AXI_RESET_VALUE 0x002b4040
#define ELB_WA_CSR_CFG_WA_AXI_RESET_MASK 0xffffffff
#define ELB_WA_CSR_CFG_WA_AXI_READ_MASK 0xffffffff
#define ELB_WA_CSR_CFG_WA_AXI_WRITE_MASK 0x003fffff
/* Register member: elb_wa_csr.cfg_wa_sched_hint                           */
/* Register type referenced: elb_wa_csr::cfg_wa_sched_hint                 */
/* Register template referenced: elb_wa_csr::cfg_wa_sched_hint             */
#define ELB_WA_CSR_CFG_WA_SCHED_HINT_OFFSET 0x602001
#define ELB_WA_CSR_CFG_WA_SCHED_HINT_BYTE_OFFSET 0x1808004
#define ELB_WA_CSR_CFG_WA_SCHED_HINT_READ_ACCESS 1
#define ELB_WA_CSR_CFG_WA_SCHED_HINT_WRITE_ACCESS 1
#define ELB_WA_CSR_CFG_WA_SCHED_HINT_RESET_VALUE 0x00000000
#define ELB_WA_CSR_CFG_WA_SCHED_HINT_RESET_MASK 0xffffffff
#define ELB_WA_CSR_CFG_WA_SCHED_HINT_READ_MASK 0xffffffff
#define ELB_WA_CSR_CFG_WA_SCHED_HINT_WRITE_MASK 0x0000001f
/* Register member: elb_wa_csr.cfg_wa_merge                                */
/* Register type referenced: elb_wa_csr::cfg_wa_merge                      */
/* Register template referenced: elb_wa_csr::cfg_wa_merge                  */
#define ELB_WA_CSR_CFG_WA_MERGE_OFFSET 0x602002
#define ELB_WA_CSR_CFG_WA_MERGE_BYTE_OFFSET 0x1808008
#define ELB_WA_CSR_CFG_WA_MERGE_READ_ACCESS 1
#define ELB_WA_CSR_CFG_WA_MERGE_WRITE_ACCESS 1
#define ELB_WA_CSR_CFG_WA_MERGE_RESET_VALUE 0x01ff8007
#define ELB_WA_CSR_CFG_WA_MERGE_RESET_MASK 0xffffffff
#define ELB_WA_CSR_CFG_WA_MERGE_READ_MASK 0xffffffff
#define ELB_WA_CSR_CFG_WA_MERGE_WRITE_MASK 0x01ffffff
/* Register member: elb_wa_csr.sta_wa_axi                                  */
/* Register type referenced: elb_wa_csr::sta_wa_axi                        */
/* Register template referenced: elb_wa_csr::sta_wa_axi                    */
#define ELB_WA_CSR_STA_WA_AXI_OFFSET 0x602003
#define ELB_WA_CSR_STA_WA_AXI_BYTE_OFFSET 0x180800c
#define ELB_WA_CSR_STA_WA_AXI_READ_ACCESS 1
#define ELB_WA_CSR_STA_WA_AXI_WRITE_ACCESS 0
#define ELB_WA_CSR_STA_WA_AXI_RESET_VALUE 0x00000000
#define ELB_WA_CSR_STA_WA_AXI_RESET_MASK 0xffff0000
#define ELB_WA_CSR_STA_WA_AXI_READ_MASK 0xffffffff
#define ELB_WA_CSR_STA_WA_AXI_WRITE_MASK 0x00000000
/* Register member: elb_wa_csr.sat_wa_host_access_err                      */
/* Register type referenced: elb_wa_csr::sat_wa_host_access_err            */
/* Register template referenced: elb_wa_csr::sat_wa_host_access_err        */
#define ELB_WA_CSR_SAT_WA_HOST_ACCESS_ERR_OFFSET 0x602004
#define ELB_WA_CSR_SAT_WA_HOST_ACCESS_ERR_BYTE_OFFSET 0x1808010
#define ELB_WA_CSR_SAT_WA_HOST_ACCESS_ERR_READ_ACCESS 1
#define ELB_WA_CSR_SAT_WA_HOST_ACCESS_ERR_WRITE_ACCESS 1
#define ELB_WA_CSR_SAT_WA_HOST_ACCESS_ERR_RESET_VALUE 0x00000000
#define ELB_WA_CSR_SAT_WA_HOST_ACCESS_ERR_RESET_MASK 0xffffffff
#define ELB_WA_CSR_SAT_WA_HOST_ACCESS_ERR_READ_MASK 0xffffffff
#define ELB_WA_CSR_SAT_WA_HOST_ACCESS_ERR_WRITE_MASK 0x0000ffff
/* Register member: elb_wa_csr.sat_wa_ring_access_err                      */
/* Register type referenced: elb_wa_csr::sat_wa_ring_access_err            */
/* Register template referenced: elb_wa_csr::sat_wa_ring_access_err        */
#define ELB_WA_CSR_SAT_WA_RING_ACCESS_ERR_OFFSET 0x602005
#define ELB_WA_CSR_SAT_WA_RING_ACCESS_ERR_BYTE_OFFSET 0x1808014
#define ELB_WA_CSR_SAT_WA_RING_ACCESS_ERR_READ_ACCESS 1
#define ELB_WA_CSR_SAT_WA_RING_ACCESS_ERR_WRITE_ACCESS 1
#define ELB_WA_CSR_SAT_WA_RING_ACCESS_ERR_RESET_VALUE 0x00000000
#define ELB_WA_CSR_SAT_WA_RING_ACCESS_ERR_RESET_MASK 0xffffffff
#define ELB_WA_CSR_SAT_WA_RING_ACCESS_ERR_READ_MASK 0xffffffff
#define ELB_WA_CSR_SAT_WA_RING_ACCESS_ERR_WRITE_MASK 0x0000ffff
/* Register member: elb_wa_csr.sat_wa_qaddr_cam_conflict                   */
/* Register type referenced: elb_wa_csr::sat_wa_qaddr_cam_conflict         */
/* Register template referenced: elb_wa_csr::sat_wa_qaddr_cam_conflict     */
#define ELB_WA_CSR_SAT_WA_QADDR_CAM_CONFLICT_OFFSET 0x602006
#define ELB_WA_CSR_SAT_WA_QADDR_CAM_CONFLICT_BYTE_OFFSET 0x1808018
#define ELB_WA_CSR_SAT_WA_QADDR_CAM_CONFLICT_READ_ACCESS 1
#define ELB_WA_CSR_SAT_WA_QADDR_CAM_CONFLICT_WRITE_ACCESS 1
#define ELB_WA_CSR_SAT_WA_QADDR_CAM_CONFLICT_RESET_VALUE 0x00000000
#define ELB_WA_CSR_SAT_WA_QADDR_CAM_CONFLICT_RESET_MASK 0xffffffff
#define ELB_WA_CSR_SAT_WA_QADDR_CAM_CONFLICT_READ_MASK 0xffffffff
#define ELB_WA_CSR_SAT_WA_QADDR_CAM_CONFLICT_WRITE_MASK 0xffffffff
/* Register member: elb_wa_csr.sat_wa_merged_inflight                      */
/* Register type referenced: elb_wa_csr::sat_wa_merged_inflight            */
/* Register template referenced: elb_wa_csr::sat_wa_merged_inflight        */
#define ELB_WA_CSR_SAT_WA_MERGED_INFLIGHT_OFFSET 0x602007
#define ELB_WA_CSR_SAT_WA_MERGED_INFLIGHT_BYTE_OFFSET 0x180801c
#define ELB_WA_CSR_SAT_WA_MERGED_INFLIGHT_READ_ACCESS 1
#define ELB_WA_CSR_SAT_WA_MERGED_INFLIGHT_WRITE_ACCESS 1
#define ELB_WA_CSR_SAT_WA_MERGED_INFLIGHT_RESET_VALUE 0x00000000
#define ELB_WA_CSR_SAT_WA_MERGED_INFLIGHT_RESET_MASK 0xffffffff
#define ELB_WA_CSR_SAT_WA_MERGED_INFLIGHT_READ_MASK 0xffffffff
#define ELB_WA_CSR_SAT_WA_MERGED_INFLIGHT_WRITE_MASK 0xffffffff
/* Register member: elb_wa_csr.sat_wa_merged_pre_axi_read                  */
/* Register type referenced: elb_wa_csr::sat_wa_merged_pre_axi_read        */
/* Register template referenced: elb_wa_csr::sat_wa_merged_pre_axi_read    */
#define ELB_WA_CSR_SAT_WA_MERGED_PRE_AXI_READ_OFFSET 0x602008
#define ELB_WA_CSR_SAT_WA_MERGED_PRE_AXI_READ_BYTE_OFFSET 0x1808020
#define ELB_WA_CSR_SAT_WA_MERGED_PRE_AXI_READ_READ_ACCESS 1
#define ELB_WA_CSR_SAT_WA_MERGED_PRE_AXI_READ_WRITE_ACCESS 1
#define ELB_WA_CSR_SAT_WA_MERGED_PRE_AXI_READ_RESET_VALUE 0x00000000
#define ELB_WA_CSR_SAT_WA_MERGED_PRE_AXI_READ_RESET_MASK 0xffffffff
#define ELB_WA_CSR_SAT_WA_MERGED_PRE_AXI_READ_READ_MASK 0xffffffff
#define ELB_WA_CSR_SAT_WA_MERGED_PRE_AXI_READ_WRITE_MASK 0xffffffff
/* Register member: elb_wa_csr.sat_wa_qid_overflow                         */
/* Register type referenced: elb_wa_csr::sat_wa_qid_overflow               */
/* Register template referenced: elb_wa_csr::sat_wa_qid_overflow           */
#define ELB_WA_CSR_SAT_WA_QID_OVERFLOW_OFFSET 0x602009
#define ELB_WA_CSR_SAT_WA_QID_OVERFLOW_BYTE_OFFSET 0x1808024
#define ELB_WA_CSR_SAT_WA_QID_OVERFLOW_READ_ACCESS 1
#define ELB_WA_CSR_SAT_WA_QID_OVERFLOW_WRITE_ACCESS 1
#define ELB_WA_CSR_SAT_WA_QID_OVERFLOW_RESET_VALUE 0x00000000
#define ELB_WA_CSR_SAT_WA_QID_OVERFLOW_RESET_MASK 0xffffffff
#define ELB_WA_CSR_SAT_WA_QID_OVERFLOW_READ_MASK 0xffffffff
#define ELB_WA_CSR_SAT_WA_QID_OVERFLOW_WRITE_MASK 0x0000ffff
/* Register member: elb_wa_csr.sat_wa_pid_chkfail                          */
/* Register type referenced: elb_wa_csr::sat_wa_pid_chkfail                */
/* Register template referenced: elb_wa_csr::sat_wa_pid_chkfail            */
#define ELB_WA_CSR_SAT_WA_PID_CHKFAIL_OFFSET 0x60200a
#define ELB_WA_CSR_SAT_WA_PID_CHKFAIL_BYTE_OFFSET 0x1808028
#define ELB_WA_CSR_SAT_WA_PID_CHKFAIL_READ_ACCESS 1
#define ELB_WA_CSR_SAT_WA_PID_CHKFAIL_WRITE_ACCESS 1
#define ELB_WA_CSR_SAT_WA_PID_CHKFAIL_RESET_VALUE 0x00000000
#define ELB_WA_CSR_SAT_WA_PID_CHKFAIL_RESET_MASK 0xffffffff
#define ELB_WA_CSR_SAT_WA_PID_CHKFAIL_READ_MASK 0xffffffff
#define ELB_WA_CSR_SAT_WA_PID_CHKFAIL_WRITE_MASK 0x0000ffff
/* Register member: elb_wa_csr.sat_wa_wqe_db_ringaddr_chkfail              */
/* Register type referenced: elb_wa_csr::sat_wa_wqe_db_ringaddr_chkfail    */
/* Register template referenced: elb_wa_csr::sat_wa_wqe_db_ringaddr_chkfail */
#define ELB_WA_CSR_SAT_WA_WQE_DB_RINGADDR_CHKFAIL_OFFSET 0x60200b
#define ELB_WA_CSR_SAT_WA_WQE_DB_RINGADDR_CHKFAIL_BYTE_OFFSET 0x180802c
#define ELB_WA_CSR_SAT_WA_WQE_DB_RINGADDR_CHKFAIL_READ_ACCESS 1
#define ELB_WA_CSR_SAT_WA_WQE_DB_RINGADDR_CHKFAIL_WRITE_ACCESS 1
#define ELB_WA_CSR_SAT_WA_WQE_DB_RINGADDR_CHKFAIL_RESET_VALUE 0x00000000
#define ELB_WA_CSR_SAT_WA_WQE_DB_RINGADDR_CHKFAIL_RESET_MASK 0xffffffff
#define ELB_WA_CSR_SAT_WA_WQE_DB_RINGADDR_CHKFAIL_READ_MASK 0xffffffff
#define ELB_WA_CSR_SAT_WA_WQE_DB_RINGADDR_CHKFAIL_WRITE_MASK 0x0000ffff
/* Register member: elb_wa_csr.sat_wa_wqe_db_wqesize_chkfail               */
/* Register type referenced: elb_wa_csr::sat_wa_wqe_db_wqesize_chkfail     */
/* Register template referenced: elb_wa_csr::sat_wa_wqe_db_wqesize_chkfail */
#define ELB_WA_CSR_SAT_WA_WQE_DB_WQESIZE_CHKFAIL_OFFSET 0x60200c
#define ELB_WA_CSR_SAT_WA_WQE_DB_WQESIZE_CHKFAIL_BYTE_OFFSET 0x1808030
#define ELB_WA_CSR_SAT_WA_WQE_DB_WQESIZE_CHKFAIL_READ_ACCESS 1
#define ELB_WA_CSR_SAT_WA_WQE_DB_WQESIZE_CHKFAIL_WRITE_ACCESS 1
#define ELB_WA_CSR_SAT_WA_WQE_DB_WQESIZE_CHKFAIL_RESET_VALUE 0x00000000
#define ELB_WA_CSR_SAT_WA_WQE_DB_WQESIZE_CHKFAIL_RESET_MASK 0xffffffff
#define ELB_WA_CSR_SAT_WA_WQE_DB_WQESIZE_CHKFAIL_READ_MASK 0xffffffff
#define ELB_WA_CSR_SAT_WA_WQE_DB_WQESIZE_CHKFAIL_WRITE_MASK 0x0000ffff
/* Register member: elb_wa_csr.sat_wa_wqe_db_upd_chkfail                   */
/* Register type referenced: elb_wa_csr::sat_wa_wqe_db_upd_chkfail         */
/* Register template referenced: elb_wa_csr::sat_wa_wqe_db_upd_chkfail     */
#define ELB_WA_CSR_SAT_WA_WQE_DB_UPD_CHKFAIL_OFFSET 0x60200d
#define ELB_WA_CSR_SAT_WA_WQE_DB_UPD_CHKFAIL_BYTE_OFFSET 0x1808034
#define ELB_WA_CSR_SAT_WA_WQE_DB_UPD_CHKFAIL_READ_ACCESS 1
#define ELB_WA_CSR_SAT_WA_WQE_DB_UPD_CHKFAIL_WRITE_ACCESS 1
#define ELB_WA_CSR_SAT_WA_WQE_DB_UPD_CHKFAIL_RESET_VALUE 0x00000000
#define ELB_WA_CSR_SAT_WA_WQE_DB_UPD_CHKFAIL_RESET_MASK 0xffffffff
#define ELB_WA_CSR_SAT_WA_WQE_DB_UPD_CHKFAIL_READ_MASK 0xffffffff
#define ELB_WA_CSR_SAT_WA_WQE_DB_UPD_CHKFAIL_WRITE_MASK 0x0000ffff
/* Register member: elb_wa_csr.sat_wa_axi_err                              */
/* Register type referenced: elb_wa_csr::sat_wa_axi_err                    */
/* Register template referenced: elb_wa_csr::sat_wa_axi_err                */
#define ELB_WA_CSR_SAT_WA_AXI_ERR_OFFSET 0x60200e
#define ELB_WA_CSR_SAT_WA_AXI_ERR_BYTE_OFFSET 0x1808038
#define ELB_WA_CSR_SAT_WA_AXI_ERR_READ_ACCESS 1
#define ELB_WA_CSR_SAT_WA_AXI_ERR_WRITE_ACCESS 1
#define ELB_WA_CSR_SAT_WA_AXI_ERR_RESET_VALUE 0x00000000
#define ELB_WA_CSR_SAT_WA_AXI_ERR_RESET_MASK 0xffffffff
#define ELB_WA_CSR_SAT_WA_AXI_ERR_READ_MASK 0xffffffff
#define ELB_WA_CSR_SAT_WA_AXI_ERR_WRITE_MASK 0x00ffffff
/* Wide Register member: elb_wa_csr.cnt_wa_host_doorbells                  */
/* Wide Register type referenced: elb_wa_csr::cnt_wa_host_doorbells        */
/* Wide Register template referenced: elb_wa_csr::cnt_wa_host_doorbells    */
#define ELB_WA_CSR_CNT_WA_HOST_DOORBELLS_OFFSET 0x602010
#define ELB_WA_CSR_CNT_WA_HOST_DOORBELLS_BYTE_OFFSET 0x1808040
#define ELB_WA_CSR_CNT_WA_HOST_DOORBELLS_READ_ACCESS 1
#define ELB_WA_CSR_CNT_WA_HOST_DOORBELLS_WRITE_ACCESS 1
/* Register member: elb_wa_csr::cnt_wa_host_doorbells.cnt_wa_host_doorbells_0_2 */
/* Register type referenced: elb_wa_csr::cnt_wa_host_doorbells::cnt_wa_host_doorbells_0_2 */
/* Register template referenced: elb_wa_csr::cnt_wa_host_doorbells::cnt_wa_host_doorbells_0_2 */
#define ELB_WA_CSR_CNT_WA_HOST_DOORBELLS_CNT_WA_HOST_DOORBELLS_0_2_OFFSET 0x602010
#define ELB_WA_CSR_CNT_WA_HOST_DOORBELLS_CNT_WA_HOST_DOORBELLS_0_2_BYTE_OFFSET 0x1808040
#define ELB_WA_CSR_CNT_WA_HOST_DOORBELLS_CNT_WA_HOST_DOORBELLS_0_2_READ_ACCESS 1
#define ELB_WA_CSR_CNT_WA_HOST_DOORBELLS_CNT_WA_HOST_DOORBELLS_0_2_WRITE_ACCESS 1
#define ELB_WA_CSR_CNT_WA_HOST_DOORBELLS_CNT_WA_HOST_DOORBELLS_0_2_READ_MASK 0xffffffff
#define ELB_WA_CSR_CNT_WA_HOST_DOORBELLS_CNT_WA_HOST_DOORBELLS_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_wa_csr::cnt_wa_host_doorbells.cnt_wa_host_doorbells_1_2 */
/* Register type referenced: elb_wa_csr::cnt_wa_host_doorbells::cnt_wa_host_doorbells_1_2 */
/* Register template referenced: elb_wa_csr::cnt_wa_host_doorbells::cnt_wa_host_doorbells_1_2 */
#define ELB_WA_CSR_CNT_WA_HOST_DOORBELLS_CNT_WA_HOST_DOORBELLS_1_2_OFFSET 0x602011
#define ELB_WA_CSR_CNT_WA_HOST_DOORBELLS_CNT_WA_HOST_DOORBELLS_1_2_BYTE_OFFSET 0x1808044
#define ELB_WA_CSR_CNT_WA_HOST_DOORBELLS_CNT_WA_HOST_DOORBELLS_1_2_READ_ACCESS 1
#define ELB_WA_CSR_CNT_WA_HOST_DOORBELLS_CNT_WA_HOST_DOORBELLS_1_2_WRITE_ACCESS 1
#define ELB_WA_CSR_CNT_WA_HOST_DOORBELLS_CNT_WA_HOST_DOORBELLS_1_2_RESET_VALUE 0x00000000
#define ELB_WA_CSR_CNT_WA_HOST_DOORBELLS_CNT_WA_HOST_DOORBELLS_1_2_RESET_MASK 0xffffff00
#define ELB_WA_CSR_CNT_WA_HOST_DOORBELLS_CNT_WA_HOST_DOORBELLS_1_2_READ_MASK 0xffffffff
#define ELB_WA_CSR_CNT_WA_HOST_DOORBELLS_CNT_WA_HOST_DOORBELLS_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: elb_wa_csr.cnt_wa_local_doorbells                 */
/* Wide Register type referenced: elb_wa_csr::cnt_wa_local_doorbells       */
/* Wide Register template referenced: elb_wa_csr::cnt_wa_local_doorbells   */
#define ELB_WA_CSR_CNT_WA_LOCAL_DOORBELLS_OFFSET 0x602012
#define ELB_WA_CSR_CNT_WA_LOCAL_DOORBELLS_BYTE_OFFSET 0x1808048
#define ELB_WA_CSR_CNT_WA_LOCAL_DOORBELLS_READ_ACCESS 1
#define ELB_WA_CSR_CNT_WA_LOCAL_DOORBELLS_WRITE_ACCESS 1
/* Register member: elb_wa_csr::cnt_wa_local_doorbells.cnt_wa_local_doorbells_0_2 */
/* Register type referenced: elb_wa_csr::cnt_wa_local_doorbells::cnt_wa_local_doorbells_0_2 */
/* Register template referenced: elb_wa_csr::cnt_wa_local_doorbells::cnt_wa_local_doorbells_0_2 */
#define ELB_WA_CSR_CNT_WA_LOCAL_DOORBELLS_CNT_WA_LOCAL_DOORBELLS_0_2_OFFSET 0x602012
#define ELB_WA_CSR_CNT_WA_LOCAL_DOORBELLS_CNT_WA_LOCAL_DOORBELLS_0_2_BYTE_OFFSET 0x1808048
#define ELB_WA_CSR_CNT_WA_LOCAL_DOORBELLS_CNT_WA_LOCAL_DOORBELLS_0_2_READ_ACCESS 1
#define ELB_WA_CSR_CNT_WA_LOCAL_DOORBELLS_CNT_WA_LOCAL_DOORBELLS_0_2_WRITE_ACCESS 1
#define ELB_WA_CSR_CNT_WA_LOCAL_DOORBELLS_CNT_WA_LOCAL_DOORBELLS_0_2_READ_MASK 0xffffffff
#define ELB_WA_CSR_CNT_WA_LOCAL_DOORBELLS_CNT_WA_LOCAL_DOORBELLS_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_wa_csr::cnt_wa_local_doorbells.cnt_wa_local_doorbells_1_2 */
/* Register type referenced: elb_wa_csr::cnt_wa_local_doorbells::cnt_wa_local_doorbells_1_2 */
/* Register template referenced: elb_wa_csr::cnt_wa_local_doorbells::cnt_wa_local_doorbells_1_2 */
#define ELB_WA_CSR_CNT_WA_LOCAL_DOORBELLS_CNT_WA_LOCAL_DOORBELLS_1_2_OFFSET 0x602013
#define ELB_WA_CSR_CNT_WA_LOCAL_DOORBELLS_CNT_WA_LOCAL_DOORBELLS_1_2_BYTE_OFFSET 0x180804c
#define ELB_WA_CSR_CNT_WA_LOCAL_DOORBELLS_CNT_WA_LOCAL_DOORBELLS_1_2_READ_ACCESS 1
#define ELB_WA_CSR_CNT_WA_LOCAL_DOORBELLS_CNT_WA_LOCAL_DOORBELLS_1_2_WRITE_ACCESS 1
#define ELB_WA_CSR_CNT_WA_LOCAL_DOORBELLS_CNT_WA_LOCAL_DOORBELLS_1_2_RESET_VALUE 0x00000000
#define ELB_WA_CSR_CNT_WA_LOCAL_DOORBELLS_CNT_WA_LOCAL_DOORBELLS_1_2_RESET_MASK 0xffffff00
#define ELB_WA_CSR_CNT_WA_LOCAL_DOORBELLS_CNT_WA_LOCAL_DOORBELLS_1_2_READ_MASK 0xffffffff
#define ELB_WA_CSR_CNT_WA_LOCAL_DOORBELLS_CNT_WA_LOCAL_DOORBELLS_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: elb_wa_csr.cnt_wa_32b_doorbells                   */
/* Wide Register type referenced: elb_wa_csr::cnt_wa_32b_doorbells         */
/* Wide Register template referenced: elb_wa_csr::cnt_wa_32b_doorbells     */
#define ELB_WA_CSR_CNT_WA_32B_DOORBELLS_OFFSET 0x602014
#define ELB_WA_CSR_CNT_WA_32B_DOORBELLS_BYTE_OFFSET 0x1808050
#define ELB_WA_CSR_CNT_WA_32B_DOORBELLS_READ_ACCESS 1
#define ELB_WA_CSR_CNT_WA_32B_DOORBELLS_WRITE_ACCESS 1
/* Register member: elb_wa_csr::cnt_wa_32b_doorbells.cnt_wa_32b_doorbells_0_2 */
/* Register type referenced: elb_wa_csr::cnt_wa_32b_doorbells::cnt_wa_32b_doorbells_0_2 */
/* Register template referenced: elb_wa_csr::cnt_wa_32b_doorbells::cnt_wa_32b_doorbells_0_2 */
#define ELB_WA_CSR_CNT_WA_32B_DOORBELLS_CNT_WA_32B_DOORBELLS_0_2_OFFSET 0x602014
#define ELB_WA_CSR_CNT_WA_32B_DOORBELLS_CNT_WA_32B_DOORBELLS_0_2_BYTE_OFFSET 0x1808050
#define ELB_WA_CSR_CNT_WA_32B_DOORBELLS_CNT_WA_32B_DOORBELLS_0_2_READ_ACCESS 1
#define ELB_WA_CSR_CNT_WA_32B_DOORBELLS_CNT_WA_32B_DOORBELLS_0_2_WRITE_ACCESS 1
#define ELB_WA_CSR_CNT_WA_32B_DOORBELLS_CNT_WA_32B_DOORBELLS_0_2_READ_MASK 0xffffffff
#define ELB_WA_CSR_CNT_WA_32B_DOORBELLS_CNT_WA_32B_DOORBELLS_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_wa_csr::cnt_wa_32b_doorbells.cnt_wa_32b_doorbells_1_2 */
/* Register type referenced: elb_wa_csr::cnt_wa_32b_doorbells::cnt_wa_32b_doorbells_1_2 */
/* Register template referenced: elb_wa_csr::cnt_wa_32b_doorbells::cnt_wa_32b_doorbells_1_2 */
#define ELB_WA_CSR_CNT_WA_32B_DOORBELLS_CNT_WA_32B_DOORBELLS_1_2_OFFSET 0x602015
#define ELB_WA_CSR_CNT_WA_32B_DOORBELLS_CNT_WA_32B_DOORBELLS_1_2_BYTE_OFFSET 0x1808054
#define ELB_WA_CSR_CNT_WA_32B_DOORBELLS_CNT_WA_32B_DOORBELLS_1_2_READ_ACCESS 1
#define ELB_WA_CSR_CNT_WA_32B_DOORBELLS_CNT_WA_32B_DOORBELLS_1_2_WRITE_ACCESS 1
#define ELB_WA_CSR_CNT_WA_32B_DOORBELLS_CNT_WA_32B_DOORBELLS_1_2_RESET_VALUE 0x00000000
#define ELB_WA_CSR_CNT_WA_32B_DOORBELLS_CNT_WA_32B_DOORBELLS_1_2_RESET_MASK 0xffffff00
#define ELB_WA_CSR_CNT_WA_32B_DOORBELLS_CNT_WA_32B_DOORBELLS_1_2_READ_MASK 0xffffffff
#define ELB_WA_CSR_CNT_WA_32B_DOORBELLS_CNT_WA_32B_DOORBELLS_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: elb_wa_csr.cnt_wa_timer_doorbells                 */
/* Wide Register type referenced: elb_wa_csr::cnt_wa_timer_doorbells       */
/* Wide Register template referenced: elb_wa_csr::cnt_wa_timer_doorbells   */
#define ELB_WA_CSR_CNT_WA_TIMER_DOORBELLS_OFFSET 0x602016
#define ELB_WA_CSR_CNT_WA_TIMER_DOORBELLS_BYTE_OFFSET 0x1808058
#define ELB_WA_CSR_CNT_WA_TIMER_DOORBELLS_READ_ACCESS 1
#define ELB_WA_CSR_CNT_WA_TIMER_DOORBELLS_WRITE_ACCESS 1
/* Register member: elb_wa_csr::cnt_wa_timer_doorbells.cnt_wa_timer_doorbells_0_2 */
/* Register type referenced: elb_wa_csr::cnt_wa_timer_doorbells::cnt_wa_timer_doorbells_0_2 */
/* Register template referenced: elb_wa_csr::cnt_wa_timer_doorbells::cnt_wa_timer_doorbells_0_2 */
#define ELB_WA_CSR_CNT_WA_TIMER_DOORBELLS_CNT_WA_TIMER_DOORBELLS_0_2_OFFSET 0x602016
#define ELB_WA_CSR_CNT_WA_TIMER_DOORBELLS_CNT_WA_TIMER_DOORBELLS_0_2_BYTE_OFFSET 0x1808058
#define ELB_WA_CSR_CNT_WA_TIMER_DOORBELLS_CNT_WA_TIMER_DOORBELLS_0_2_READ_ACCESS 1
#define ELB_WA_CSR_CNT_WA_TIMER_DOORBELLS_CNT_WA_TIMER_DOORBELLS_0_2_WRITE_ACCESS 1
#define ELB_WA_CSR_CNT_WA_TIMER_DOORBELLS_CNT_WA_TIMER_DOORBELLS_0_2_READ_MASK 0xffffffff
#define ELB_WA_CSR_CNT_WA_TIMER_DOORBELLS_CNT_WA_TIMER_DOORBELLS_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_wa_csr::cnt_wa_timer_doorbells.cnt_wa_timer_doorbells_1_2 */
/* Register type referenced: elb_wa_csr::cnt_wa_timer_doorbells::cnt_wa_timer_doorbells_1_2 */
/* Register template referenced: elb_wa_csr::cnt_wa_timer_doorbells::cnt_wa_timer_doorbells_1_2 */
#define ELB_WA_CSR_CNT_WA_TIMER_DOORBELLS_CNT_WA_TIMER_DOORBELLS_1_2_OFFSET 0x602017
#define ELB_WA_CSR_CNT_WA_TIMER_DOORBELLS_CNT_WA_TIMER_DOORBELLS_1_2_BYTE_OFFSET 0x180805c
#define ELB_WA_CSR_CNT_WA_TIMER_DOORBELLS_CNT_WA_TIMER_DOORBELLS_1_2_READ_ACCESS 1
#define ELB_WA_CSR_CNT_WA_TIMER_DOORBELLS_CNT_WA_TIMER_DOORBELLS_1_2_WRITE_ACCESS 1
#define ELB_WA_CSR_CNT_WA_TIMER_DOORBELLS_CNT_WA_TIMER_DOORBELLS_1_2_RESET_VALUE 0x00000000
#define ELB_WA_CSR_CNT_WA_TIMER_DOORBELLS_CNT_WA_TIMER_DOORBELLS_1_2_RESET_MASK 0xffffff00
#define ELB_WA_CSR_CNT_WA_TIMER_DOORBELLS_CNT_WA_TIMER_DOORBELLS_1_2_READ_MASK 0xffffffff
#define ELB_WA_CSR_CNT_WA_TIMER_DOORBELLS_CNT_WA_TIMER_DOORBELLS_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: elb_wa_csr.cnt_wa_arm4k_doorbells                 */
/* Wide Register type referenced: elb_wa_csr::cnt_wa_arm4k_doorbells       */
/* Wide Register template referenced: elb_wa_csr::cnt_wa_arm4k_doorbells   */
#define ELB_WA_CSR_CNT_WA_ARM4K_DOORBELLS_OFFSET 0x602018
#define ELB_WA_CSR_CNT_WA_ARM4K_DOORBELLS_BYTE_OFFSET 0x1808060
#define ELB_WA_CSR_CNT_WA_ARM4K_DOORBELLS_READ_ACCESS 1
#define ELB_WA_CSR_CNT_WA_ARM4K_DOORBELLS_WRITE_ACCESS 1
/* Register member: elb_wa_csr::cnt_wa_arm4k_doorbells.cnt_wa_arm4k_doorbells_0_2 */
/* Register type referenced: elb_wa_csr::cnt_wa_arm4k_doorbells::cnt_wa_arm4k_doorbells_0_2 */
/* Register template referenced: elb_wa_csr::cnt_wa_arm4k_doorbells::cnt_wa_arm4k_doorbells_0_2 */
#define ELB_WA_CSR_CNT_WA_ARM4K_DOORBELLS_CNT_WA_ARM4K_DOORBELLS_0_2_OFFSET 0x602018
#define ELB_WA_CSR_CNT_WA_ARM4K_DOORBELLS_CNT_WA_ARM4K_DOORBELLS_0_2_BYTE_OFFSET 0x1808060
#define ELB_WA_CSR_CNT_WA_ARM4K_DOORBELLS_CNT_WA_ARM4K_DOORBELLS_0_2_READ_ACCESS 1
#define ELB_WA_CSR_CNT_WA_ARM4K_DOORBELLS_CNT_WA_ARM4K_DOORBELLS_0_2_WRITE_ACCESS 1
#define ELB_WA_CSR_CNT_WA_ARM4K_DOORBELLS_CNT_WA_ARM4K_DOORBELLS_0_2_READ_MASK 0xffffffff
#define ELB_WA_CSR_CNT_WA_ARM4K_DOORBELLS_CNT_WA_ARM4K_DOORBELLS_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_wa_csr::cnt_wa_arm4k_doorbells.cnt_wa_arm4k_doorbells_1_2 */
/* Register type referenced: elb_wa_csr::cnt_wa_arm4k_doorbells::cnt_wa_arm4k_doorbells_1_2 */
/* Register template referenced: elb_wa_csr::cnt_wa_arm4k_doorbells::cnt_wa_arm4k_doorbells_1_2 */
#define ELB_WA_CSR_CNT_WA_ARM4K_DOORBELLS_CNT_WA_ARM4K_DOORBELLS_1_2_OFFSET 0x602019
#define ELB_WA_CSR_CNT_WA_ARM4K_DOORBELLS_CNT_WA_ARM4K_DOORBELLS_1_2_BYTE_OFFSET 0x1808064
#define ELB_WA_CSR_CNT_WA_ARM4K_DOORBELLS_CNT_WA_ARM4K_DOORBELLS_1_2_READ_ACCESS 1
#define ELB_WA_CSR_CNT_WA_ARM4K_DOORBELLS_CNT_WA_ARM4K_DOORBELLS_1_2_WRITE_ACCESS 1
#define ELB_WA_CSR_CNT_WA_ARM4K_DOORBELLS_CNT_WA_ARM4K_DOORBELLS_1_2_RESET_VALUE 0x00000000
#define ELB_WA_CSR_CNT_WA_ARM4K_DOORBELLS_CNT_WA_ARM4K_DOORBELLS_1_2_RESET_MASK 0xffffff00
#define ELB_WA_CSR_CNT_WA_ARM4K_DOORBELLS_CNT_WA_ARM4K_DOORBELLS_1_2_READ_MASK 0xffffffff
#define ELB_WA_CSR_CNT_WA_ARM4K_DOORBELLS_CNT_WA_ARM4K_DOORBELLS_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: elb_wa_csr.cnt_wa_expr_doorbells                  */
/* Wide Register type referenced: elb_wa_csr::cnt_wa_expr_doorbells        */
/* Wide Register template referenced: elb_wa_csr::cnt_wa_expr_doorbells    */
#define ELB_WA_CSR_CNT_WA_EXPR_DOORBELLS_OFFSET 0x60201a
#define ELB_WA_CSR_CNT_WA_EXPR_DOORBELLS_BYTE_OFFSET 0x1808068
#define ELB_WA_CSR_CNT_WA_EXPR_DOORBELLS_READ_ACCESS 1
#define ELB_WA_CSR_CNT_WA_EXPR_DOORBELLS_WRITE_ACCESS 1
/* Register member: elb_wa_csr::cnt_wa_expr_doorbells.cnt_wa_expr_doorbells_0_2 */
/* Register type referenced: elb_wa_csr::cnt_wa_expr_doorbells::cnt_wa_expr_doorbells_0_2 */
/* Register template referenced: elb_wa_csr::cnt_wa_expr_doorbells::cnt_wa_expr_doorbells_0_2 */
#define ELB_WA_CSR_CNT_WA_EXPR_DOORBELLS_CNT_WA_EXPR_DOORBELLS_0_2_OFFSET 0x60201a
#define ELB_WA_CSR_CNT_WA_EXPR_DOORBELLS_CNT_WA_EXPR_DOORBELLS_0_2_BYTE_OFFSET 0x1808068
#define ELB_WA_CSR_CNT_WA_EXPR_DOORBELLS_CNT_WA_EXPR_DOORBELLS_0_2_READ_ACCESS 1
#define ELB_WA_CSR_CNT_WA_EXPR_DOORBELLS_CNT_WA_EXPR_DOORBELLS_0_2_WRITE_ACCESS 1
#define ELB_WA_CSR_CNT_WA_EXPR_DOORBELLS_CNT_WA_EXPR_DOORBELLS_0_2_READ_MASK 0xffffffff
#define ELB_WA_CSR_CNT_WA_EXPR_DOORBELLS_CNT_WA_EXPR_DOORBELLS_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_wa_csr::cnt_wa_expr_doorbells.cnt_wa_expr_doorbells_1_2 */
/* Register type referenced: elb_wa_csr::cnt_wa_expr_doorbells::cnt_wa_expr_doorbells_1_2 */
/* Register template referenced: elb_wa_csr::cnt_wa_expr_doorbells::cnt_wa_expr_doorbells_1_2 */
#define ELB_WA_CSR_CNT_WA_EXPR_DOORBELLS_CNT_WA_EXPR_DOORBELLS_1_2_OFFSET 0x60201b
#define ELB_WA_CSR_CNT_WA_EXPR_DOORBELLS_CNT_WA_EXPR_DOORBELLS_1_2_BYTE_OFFSET 0x180806c
#define ELB_WA_CSR_CNT_WA_EXPR_DOORBELLS_CNT_WA_EXPR_DOORBELLS_1_2_READ_ACCESS 1
#define ELB_WA_CSR_CNT_WA_EXPR_DOORBELLS_CNT_WA_EXPR_DOORBELLS_1_2_WRITE_ACCESS 1
#define ELB_WA_CSR_CNT_WA_EXPR_DOORBELLS_CNT_WA_EXPR_DOORBELLS_1_2_RESET_VALUE 0x00000000
#define ELB_WA_CSR_CNT_WA_EXPR_DOORBELLS_CNT_WA_EXPR_DOORBELLS_1_2_RESET_MASK 0xffffff00
#define ELB_WA_CSR_CNT_WA_EXPR_DOORBELLS_CNT_WA_EXPR_DOORBELLS_1_2_READ_MASK 0xffffffff
#define ELB_WA_CSR_CNT_WA_EXPR_DOORBELLS_CNT_WA_EXPR_DOORBELLS_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: elb_wa_csr.cnt_wa_wqe_db_doorbells                */
/* Wide Register type referenced: elb_wa_csr::cnt_wa_wqe_db_doorbells      */
/* Wide Register template referenced: elb_wa_csr::cnt_wa_wqe_db_doorbells  */
#define ELB_WA_CSR_CNT_WA_WQE_DB_DOORBELLS_OFFSET 0x60201c
#define ELB_WA_CSR_CNT_WA_WQE_DB_DOORBELLS_BYTE_OFFSET 0x1808070
#define ELB_WA_CSR_CNT_WA_WQE_DB_DOORBELLS_READ_ACCESS 1
#define ELB_WA_CSR_CNT_WA_WQE_DB_DOORBELLS_WRITE_ACCESS 1
/* Register member: elb_wa_csr::cnt_wa_wqe_db_doorbells.cnt_wa_wqe_db_doorbells_0_2 */
/* Register type referenced: elb_wa_csr::cnt_wa_wqe_db_doorbells::cnt_wa_wqe_db_doorbells_0_2 */
/* Register template referenced: elb_wa_csr::cnt_wa_wqe_db_doorbells::cnt_wa_wqe_db_doorbells_0_2 */
#define ELB_WA_CSR_CNT_WA_WQE_DB_DOORBELLS_CNT_WA_WQE_DB_DOORBELLS_0_2_OFFSET 0x60201c
#define ELB_WA_CSR_CNT_WA_WQE_DB_DOORBELLS_CNT_WA_WQE_DB_DOORBELLS_0_2_BYTE_OFFSET 0x1808070
#define ELB_WA_CSR_CNT_WA_WQE_DB_DOORBELLS_CNT_WA_WQE_DB_DOORBELLS_0_2_READ_ACCESS 1
#define ELB_WA_CSR_CNT_WA_WQE_DB_DOORBELLS_CNT_WA_WQE_DB_DOORBELLS_0_2_WRITE_ACCESS 1
#define ELB_WA_CSR_CNT_WA_WQE_DB_DOORBELLS_CNT_WA_WQE_DB_DOORBELLS_0_2_READ_MASK 0xffffffff
#define ELB_WA_CSR_CNT_WA_WQE_DB_DOORBELLS_CNT_WA_WQE_DB_DOORBELLS_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_wa_csr::cnt_wa_wqe_db_doorbells.cnt_wa_wqe_db_doorbells_1_2 */
/* Register type referenced: elb_wa_csr::cnt_wa_wqe_db_doorbells::cnt_wa_wqe_db_doorbells_1_2 */
/* Register template referenced: elb_wa_csr::cnt_wa_wqe_db_doorbells::cnt_wa_wqe_db_doorbells_1_2 */
#define ELB_WA_CSR_CNT_WA_WQE_DB_DOORBELLS_CNT_WA_WQE_DB_DOORBELLS_1_2_OFFSET 0x60201d
#define ELB_WA_CSR_CNT_WA_WQE_DB_DOORBELLS_CNT_WA_WQE_DB_DOORBELLS_1_2_BYTE_OFFSET 0x1808074
#define ELB_WA_CSR_CNT_WA_WQE_DB_DOORBELLS_CNT_WA_WQE_DB_DOORBELLS_1_2_READ_ACCESS 1
#define ELB_WA_CSR_CNT_WA_WQE_DB_DOORBELLS_CNT_WA_WQE_DB_DOORBELLS_1_2_WRITE_ACCESS 1
#define ELB_WA_CSR_CNT_WA_WQE_DB_DOORBELLS_CNT_WA_WQE_DB_DOORBELLS_1_2_RESET_VALUE 0x00000000
#define ELB_WA_CSR_CNT_WA_WQE_DB_DOORBELLS_CNT_WA_WQE_DB_DOORBELLS_1_2_RESET_MASK 0xffffff00
#define ELB_WA_CSR_CNT_WA_WQE_DB_DOORBELLS_CNT_WA_WQE_DB_DOORBELLS_1_2_READ_MASK 0xffffffff
#define ELB_WA_CSR_CNT_WA_WQE_DB_DOORBELLS_CNT_WA_WQE_DB_DOORBELLS_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: elb_wa_csr.cnt_wa_wqe_data_wr                     */
/* Wide Register type referenced: elb_wa_csr::cnt_wa_wqe_data_wr           */
/* Wide Register template referenced: elb_wa_csr::cnt_wa_wqe_data_wr       */
#define ELB_WA_CSR_CNT_WA_WQE_DATA_WR_OFFSET 0x60201e
#define ELB_WA_CSR_CNT_WA_WQE_DATA_WR_BYTE_OFFSET 0x1808078
#define ELB_WA_CSR_CNT_WA_WQE_DATA_WR_READ_ACCESS 1
#define ELB_WA_CSR_CNT_WA_WQE_DATA_WR_WRITE_ACCESS 1
/* Register member: elb_wa_csr::cnt_wa_wqe_data_wr.cnt_wa_wqe_data_wr_0_2  */
/* Register type referenced: elb_wa_csr::cnt_wa_wqe_data_wr::cnt_wa_wqe_data_wr_0_2 */
/* Register template referenced: elb_wa_csr::cnt_wa_wqe_data_wr::cnt_wa_wqe_data_wr_0_2 */
#define ELB_WA_CSR_CNT_WA_WQE_DATA_WR_CNT_WA_WQE_DATA_WR_0_2_OFFSET 0x60201e
#define ELB_WA_CSR_CNT_WA_WQE_DATA_WR_CNT_WA_WQE_DATA_WR_0_2_BYTE_OFFSET 0x1808078
#define ELB_WA_CSR_CNT_WA_WQE_DATA_WR_CNT_WA_WQE_DATA_WR_0_2_READ_ACCESS 1
#define ELB_WA_CSR_CNT_WA_WQE_DATA_WR_CNT_WA_WQE_DATA_WR_0_2_WRITE_ACCESS 1
#define ELB_WA_CSR_CNT_WA_WQE_DATA_WR_CNT_WA_WQE_DATA_WR_0_2_READ_MASK 0xffffffff
#define ELB_WA_CSR_CNT_WA_WQE_DATA_WR_CNT_WA_WQE_DATA_WR_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_wa_csr::cnt_wa_wqe_data_wr.cnt_wa_wqe_data_wr_1_2  */
/* Register type referenced: elb_wa_csr::cnt_wa_wqe_data_wr::cnt_wa_wqe_data_wr_1_2 */
/* Register template referenced: elb_wa_csr::cnt_wa_wqe_data_wr::cnt_wa_wqe_data_wr_1_2 */
#define ELB_WA_CSR_CNT_WA_WQE_DATA_WR_CNT_WA_WQE_DATA_WR_1_2_OFFSET 0x60201f
#define ELB_WA_CSR_CNT_WA_WQE_DATA_WR_CNT_WA_WQE_DATA_WR_1_2_BYTE_OFFSET 0x180807c
#define ELB_WA_CSR_CNT_WA_WQE_DATA_WR_CNT_WA_WQE_DATA_WR_1_2_READ_ACCESS 1
#define ELB_WA_CSR_CNT_WA_WQE_DATA_WR_CNT_WA_WQE_DATA_WR_1_2_WRITE_ACCESS 1
#define ELB_WA_CSR_CNT_WA_WQE_DATA_WR_CNT_WA_WQE_DATA_WR_1_2_RESET_VALUE 0x00000000
#define ELB_WA_CSR_CNT_WA_WQE_DATA_WR_CNT_WA_WQE_DATA_WR_1_2_RESET_MASK 0xffffff00
#define ELB_WA_CSR_CNT_WA_WQE_DATA_WR_CNT_WA_WQE_DATA_WR_1_2_READ_MASK 0xffffffff
#define ELB_WA_CSR_CNT_WA_WQE_DATA_WR_CNT_WA_WQE_DATA_WR_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: elb_wa_csr.cnt_wa_sched_out                       */
/* Wide Register type referenced: elb_wa_csr::cnt_wa_sched_out             */
/* Wide Register template referenced: elb_wa_csr::cnt_wa_sched_out         */
#define ELB_WA_CSR_CNT_WA_SCHED_OUT_OFFSET 0x602020
#define ELB_WA_CSR_CNT_WA_SCHED_OUT_BYTE_OFFSET 0x1808080
#define ELB_WA_CSR_CNT_WA_SCHED_OUT_READ_ACCESS 1
#define ELB_WA_CSR_CNT_WA_SCHED_OUT_WRITE_ACCESS 1
/* Register member: elb_wa_csr::cnt_wa_sched_out.cnt_wa_sched_out_0_2      */
/* Register type referenced: elb_wa_csr::cnt_wa_sched_out::cnt_wa_sched_out_0_2 */
/* Register template referenced: elb_wa_csr::cnt_wa_sched_out::cnt_wa_sched_out_0_2 */
#define ELB_WA_CSR_CNT_WA_SCHED_OUT_CNT_WA_SCHED_OUT_0_2_OFFSET 0x602020
#define ELB_WA_CSR_CNT_WA_SCHED_OUT_CNT_WA_SCHED_OUT_0_2_BYTE_OFFSET 0x1808080
#define ELB_WA_CSR_CNT_WA_SCHED_OUT_CNT_WA_SCHED_OUT_0_2_READ_ACCESS 1
#define ELB_WA_CSR_CNT_WA_SCHED_OUT_CNT_WA_SCHED_OUT_0_2_WRITE_ACCESS 1
#define ELB_WA_CSR_CNT_WA_SCHED_OUT_CNT_WA_SCHED_OUT_0_2_READ_MASK 0xffffffff
#define ELB_WA_CSR_CNT_WA_SCHED_OUT_CNT_WA_SCHED_OUT_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_wa_csr::cnt_wa_sched_out.cnt_wa_sched_out_1_2      */
/* Register type referenced: elb_wa_csr::cnt_wa_sched_out::cnt_wa_sched_out_1_2 */
/* Register template referenced: elb_wa_csr::cnt_wa_sched_out::cnt_wa_sched_out_1_2 */
#define ELB_WA_CSR_CNT_WA_SCHED_OUT_CNT_WA_SCHED_OUT_1_2_OFFSET 0x602021
#define ELB_WA_CSR_CNT_WA_SCHED_OUT_CNT_WA_SCHED_OUT_1_2_BYTE_OFFSET 0x1808084
#define ELB_WA_CSR_CNT_WA_SCHED_OUT_CNT_WA_SCHED_OUT_1_2_READ_ACCESS 1
#define ELB_WA_CSR_CNT_WA_SCHED_OUT_CNT_WA_SCHED_OUT_1_2_WRITE_ACCESS 1
#define ELB_WA_CSR_CNT_WA_SCHED_OUT_CNT_WA_SCHED_OUT_1_2_RESET_VALUE 0x00000000
#define ELB_WA_CSR_CNT_WA_SCHED_OUT_CNT_WA_SCHED_OUT_1_2_RESET_MASK 0xffffff00
#define ELB_WA_CSR_CNT_WA_SCHED_OUT_CNT_WA_SCHED_OUT_1_2_READ_MASK 0xffffffff
#define ELB_WA_CSR_CNT_WA_SCHED_OUT_CNT_WA_SCHED_OUT_1_2_WRITE_MASK 0x000000ff
/* Wide Memory member: elb_wa_csr.dhs_doorbell_err_activity_log            */
/* Wide Memory type referenced: elb_wa_csr::dhs_doorbell_err_activity_log  */
/* Wide Memory template referenced: elb_wa_csr::dhs_doorbell_err_activity_log */
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_OFFSET 0x602040
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_BYTE_OFFSET 0x1808100
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_READ_ACCESS 1
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_WRITE_ACCESS 1
/* Register member: elb_wa_csr.cfg_doorbell_axi_attr                       */
/* Register type referenced: elb_wa_csr::cfg_doorbell_axi_attr             */
/* Register template referenced: elb_wa_csr::cfg_doorbell_axi_attr         */
#define ELB_WA_CSR_CFG_DOORBELL_AXI_ATTR_OFFSET 0x602060
#define ELB_WA_CSR_CFG_DOORBELL_AXI_ATTR_BYTE_OFFSET 0x1808180
#define ELB_WA_CSR_CFG_DOORBELL_AXI_ATTR_READ_ACCESS 1
#define ELB_WA_CSR_CFG_DOORBELL_AXI_ATTR_WRITE_ACCESS 1
#define ELB_WA_CSR_CFG_DOORBELL_AXI_ATTR_RESET_VALUE 0x000002ff
#define ELB_WA_CSR_CFG_DOORBELL_AXI_ATTR_RESET_MASK 0xffffffff
#define ELB_WA_CSR_CFG_DOORBELL_AXI_ATTR_READ_MASK 0xffffffff
#define ELB_WA_CSR_CFG_DOORBELL_AXI_ATTR_WRITE_MASK 0x0000ffff
/* Register member: elb_wa_csr.cfg_wqe_bypass_axi_attr                     */
/* Register type referenced: elb_wa_csr::cfg_wqe_bypass_axi_attr           */
/* Register template referenced: elb_wa_csr::cfg_wqe_bypass_axi_attr       */
#define ELB_WA_CSR_CFG_WQE_BYPASS_AXI_ATTR_OFFSET 0x602061
#define ELB_WA_CSR_CFG_WQE_BYPASS_AXI_ATTR_BYTE_OFFSET 0x1808184
#define ELB_WA_CSR_CFG_WQE_BYPASS_AXI_ATTR_READ_ACCESS 1
#define ELB_WA_CSR_CFG_WQE_BYPASS_AXI_ATTR_WRITE_ACCESS 1
#define ELB_WA_CSR_CFG_WQE_BYPASS_AXI_ATTR_RESET_VALUE 0x0000002f
#define ELB_WA_CSR_CFG_WQE_BYPASS_AXI_ATTR_RESET_MASK 0xffffffff
#define ELB_WA_CSR_CFG_WQE_BYPASS_AXI_ATTR_READ_MASK 0xffffffff
#define ELB_WA_CSR_CFG_WQE_BYPASS_AXI_ATTR_WRITE_MASK 0x00000fff
/* Wide Register member: elb_wa_csr.cfg_wqe_bypass_embed_doorbell          */
/* Wide Register type referenced: elb_wa_csr::cfg_wqe_bypass_embed_doorbell */
/* Wide Register template referenced: elb_wa_csr::cfg_wqe_bypass_embed_doorbell */
#define ELB_WA_CSR_CFG_WQE_BYPASS_EMBED_DOORBELL_OFFSET 0x602062
#define ELB_WA_CSR_CFG_WQE_BYPASS_EMBED_DOORBELL_BYTE_OFFSET 0x1808188
#define ELB_WA_CSR_CFG_WQE_BYPASS_EMBED_DOORBELL_READ_ACCESS 1
#define ELB_WA_CSR_CFG_WQE_BYPASS_EMBED_DOORBELL_WRITE_ACCESS 1
/* Register member: elb_wa_csr::cfg_wqe_bypass_embed_doorbell.cfg_wqe_bypass_embed_doorbell_0_2 */
/* Register type referenced: elb_wa_csr::cfg_wqe_bypass_embed_doorbell::cfg_wqe_bypass_embed_doorbell_0_2 */
/* Register template referenced: elb_wa_csr::cfg_wqe_bypass_embed_doorbell::cfg_wqe_bypass_embed_doorbell_0_2 */
#define ELB_WA_CSR_CFG_WQE_BYPASS_EMBED_DOORBELL_CFG_WQE_BYPASS_EMBED_DOORBELL_0_2_OFFSET 0x602062
#define ELB_WA_CSR_CFG_WQE_BYPASS_EMBED_DOORBELL_CFG_WQE_BYPASS_EMBED_DOORBELL_0_2_BYTE_OFFSET 0x1808188
#define ELB_WA_CSR_CFG_WQE_BYPASS_EMBED_DOORBELL_CFG_WQE_BYPASS_EMBED_DOORBELL_0_2_READ_ACCESS 1
#define ELB_WA_CSR_CFG_WQE_BYPASS_EMBED_DOORBELL_CFG_WQE_BYPASS_EMBED_DOORBELL_0_2_WRITE_ACCESS 1
#define ELB_WA_CSR_CFG_WQE_BYPASS_EMBED_DOORBELL_CFG_WQE_BYPASS_EMBED_DOORBELL_0_2_RESET_VALUE 0xffffffff
#define ELB_WA_CSR_CFG_WQE_BYPASS_EMBED_DOORBELL_CFG_WQE_BYPASS_EMBED_DOORBELL_0_2_RESET_MASK 0xffffffff
#define ELB_WA_CSR_CFG_WQE_BYPASS_EMBED_DOORBELL_CFG_WQE_BYPASS_EMBED_DOORBELL_0_2_READ_MASK 0xffffffff
#define ELB_WA_CSR_CFG_WQE_BYPASS_EMBED_DOORBELL_CFG_WQE_BYPASS_EMBED_DOORBELL_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_wa_csr::cfg_wqe_bypass_embed_doorbell.cfg_wqe_bypass_embed_doorbell_1_2 */
/* Register type referenced: elb_wa_csr::cfg_wqe_bypass_embed_doorbell::cfg_wqe_bypass_embed_doorbell_1_2 */
/* Register template referenced: elb_wa_csr::cfg_wqe_bypass_embed_doorbell::cfg_wqe_bypass_embed_doorbell_1_2 */
#define ELB_WA_CSR_CFG_WQE_BYPASS_EMBED_DOORBELL_CFG_WQE_BYPASS_EMBED_DOORBELL_1_2_OFFSET 0x602063
#define ELB_WA_CSR_CFG_WQE_BYPASS_EMBED_DOORBELL_CFG_WQE_BYPASS_EMBED_DOORBELL_1_2_BYTE_OFFSET 0x180818c
#define ELB_WA_CSR_CFG_WQE_BYPASS_EMBED_DOORBELL_CFG_WQE_BYPASS_EMBED_DOORBELL_1_2_READ_ACCESS 1
#define ELB_WA_CSR_CFG_WQE_BYPASS_EMBED_DOORBELL_CFG_WQE_BYPASS_EMBED_DOORBELL_1_2_WRITE_ACCESS 1
#define ELB_WA_CSR_CFG_WQE_BYPASS_EMBED_DOORBELL_CFG_WQE_BYPASS_EMBED_DOORBELL_1_2_RESET_VALUE 0x00000002
#define ELB_WA_CSR_CFG_WQE_BYPASS_EMBED_DOORBELL_CFG_WQE_BYPASS_EMBED_DOORBELL_1_2_RESET_MASK 0xffffffff
#define ELB_WA_CSR_CFG_WQE_BYPASS_EMBED_DOORBELL_CFG_WQE_BYPASS_EMBED_DOORBELL_1_2_READ_MASK 0xffffffff
#define ELB_WA_CSR_CFG_WQE_BYPASS_EMBED_DOORBELL_CFG_WQE_BYPASS_EMBED_DOORBELL_1_2_WRITE_MASK 0x00000007
/* Register member: elb_wa_csr.cfg_debug_port                              */
/* Register type referenced: elb_wa_csr::cfg_debug_port                    */
/* Register template referenced: elb_wa_csr::cfg_debug_port                */
#define ELB_WA_CSR_CFG_DEBUG_PORT_OFFSET 0x602064
#define ELB_WA_CSR_CFG_DEBUG_PORT_BYTE_OFFSET 0x1808190
#define ELB_WA_CSR_CFG_DEBUG_PORT_READ_ACCESS 1
#define ELB_WA_CSR_CFG_DEBUG_PORT_WRITE_ACCESS 1
#define ELB_WA_CSR_CFG_DEBUG_PORT_RESET_VALUE 0x00000000
#define ELB_WA_CSR_CFG_DEBUG_PORT_RESET_MASK 0xffffffff
#define ELB_WA_CSR_CFG_DEBUG_PORT_READ_MASK 0xffffffff
#define ELB_WA_CSR_CFG_DEBUG_PORT_WRITE_MASK 0x00000007
/* Register member: elb_wa_csr.cfg_ecc_disable_arm4k_remap_tbl             */
/* Register type referenced: elb_wa_csr::cfg_ecc_disable_arm4k_remap_tbl   */
/* Register template referenced: elb_wa_csr::cfg_ecc_disable_arm4k_remap_tbl */
#define ELB_WA_CSR_CFG_ECC_DISABLE_ARM4K_REMAP_TBL_OFFSET 0x602065
#define ELB_WA_CSR_CFG_ECC_DISABLE_ARM4K_REMAP_TBL_BYTE_OFFSET 0x1808194
#define ELB_WA_CSR_CFG_ECC_DISABLE_ARM4K_REMAP_TBL_READ_ACCESS 1
#define ELB_WA_CSR_CFG_ECC_DISABLE_ARM4K_REMAP_TBL_WRITE_ACCESS 1
#define ELB_WA_CSR_CFG_ECC_DISABLE_ARM4K_REMAP_TBL_RESET_VALUE 0x00000000
#define ELB_WA_CSR_CFG_ECC_DISABLE_ARM4K_REMAP_TBL_RESET_MASK 0xffffffff
#define ELB_WA_CSR_CFG_ECC_DISABLE_ARM4K_REMAP_TBL_READ_MASK 0xffffffff
#define ELB_WA_CSR_CFG_ECC_DISABLE_ARM4K_REMAP_TBL_WRITE_MASK 0x00000007
/* Register member: elb_wa_csr.sta_ecc_arm4k_remap_tbl                     */
/* Register type referenced: elb_wa_csr::sta_ecc_arm4k_remap_tbl           */
/* Register template referenced: elb_wa_csr::sta_ecc_arm4k_remap_tbl       */
#define ELB_WA_CSR_STA_ECC_ARM4K_REMAP_TBL_OFFSET 0x602066
#define ELB_WA_CSR_STA_ECC_ARM4K_REMAP_TBL_BYTE_OFFSET 0x1808198
#define ELB_WA_CSR_STA_ECC_ARM4K_REMAP_TBL_READ_ACCESS 1
#define ELB_WA_CSR_STA_ECC_ARM4K_REMAP_TBL_WRITE_ACCESS 0
#define ELB_WA_CSR_STA_ECC_ARM4K_REMAP_TBL_RESET_VALUE 0x00000000
#define ELB_WA_CSR_STA_ECC_ARM4K_REMAP_TBL_RESET_MASK 0xffe00000
#define ELB_WA_CSR_STA_ECC_ARM4K_REMAP_TBL_READ_MASK 0xffffffff
#define ELB_WA_CSR_STA_ECC_ARM4K_REMAP_TBL_WRITE_MASK 0x00000000
/* Register member: elb_wa_csr.cfg_arm4k_remap_tbl_sram_bist               */
/* Register type referenced: elb_wa_csr::cfg_arm4k_remap_tbl_sram_bist     */
/* Register template referenced: elb_wa_csr::cfg_arm4k_remap_tbl_sram_bist */
#define ELB_WA_CSR_CFG_ARM4K_REMAP_TBL_SRAM_BIST_OFFSET 0x602067
#define ELB_WA_CSR_CFG_ARM4K_REMAP_TBL_SRAM_BIST_BYTE_OFFSET 0x180819c
#define ELB_WA_CSR_CFG_ARM4K_REMAP_TBL_SRAM_BIST_READ_ACCESS 1
#define ELB_WA_CSR_CFG_ARM4K_REMAP_TBL_SRAM_BIST_WRITE_ACCESS 1
#define ELB_WA_CSR_CFG_ARM4K_REMAP_TBL_SRAM_BIST_RESET_VALUE 0x00000000
#define ELB_WA_CSR_CFG_ARM4K_REMAP_TBL_SRAM_BIST_RESET_MASK 0xffffffff
#define ELB_WA_CSR_CFG_ARM4K_REMAP_TBL_SRAM_BIST_READ_MASK 0xffffffff
#define ELB_WA_CSR_CFG_ARM4K_REMAP_TBL_SRAM_BIST_WRITE_MASK 0x00000001
/* Register member: elb_wa_csr.sta_doorbell_debug                          */
/* Register type referenced: elb_wa_csr::sta_doorbell_debug                */
/* Register template referenced: elb_wa_csr::sta_doorbell_debug            */
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_OFFSET 0x602068
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_BYTE_OFFSET 0x18081a0
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_READ_ACCESS 1
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WRITE_ACCESS 0
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_RESET_VALUE 0x00000000
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_RESET_MASK 0xfc000000
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_READ_MASK 0xffffffff
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WRITE_MASK 0x00000000
/* Register member: elb_wa_csr.sta_arm4k_remap_tbl_sram_bist               */
/* Register type referenced: elb_wa_csr::sta_arm4k_remap_tbl_sram_bist     */
/* Register template referenced: elb_wa_csr::sta_arm4k_remap_tbl_sram_bist */
#define ELB_WA_CSR_STA_ARM4K_REMAP_TBL_SRAM_BIST_OFFSET 0x602069
#define ELB_WA_CSR_STA_ARM4K_REMAP_TBL_SRAM_BIST_BYTE_OFFSET 0x18081a4
#define ELB_WA_CSR_STA_ARM4K_REMAP_TBL_SRAM_BIST_READ_ACCESS 1
#define ELB_WA_CSR_STA_ARM4K_REMAP_TBL_SRAM_BIST_WRITE_ACCESS 0
#define ELB_WA_CSR_STA_ARM4K_REMAP_TBL_SRAM_BIST_RESET_VALUE 0x00000000
#define ELB_WA_CSR_STA_ARM4K_REMAP_TBL_SRAM_BIST_RESET_MASK 0xfffffffc
#define ELB_WA_CSR_STA_ARM4K_REMAP_TBL_SRAM_BIST_READ_MASK 0xffffffff
#define ELB_WA_CSR_STA_ARM4K_REMAP_TBL_SRAM_BIST_WRITE_MASK 0x00000000
/* Register member: elb_wa_csr.sta_doorbell_log6                           */
/* Register type referenced: elb_wa_csr::sta_doorbell_log6                 */
/* Register template referenced: elb_wa_csr::sta_doorbell_log6             */
#define ELB_WA_CSR_STA_DOORBELL_LOG6_OFFSET 0x60206a
#define ELB_WA_CSR_STA_DOORBELL_LOG6_BYTE_OFFSET 0x18081a8
#define ELB_WA_CSR_STA_DOORBELL_LOG6_READ_ACCESS 1
#define ELB_WA_CSR_STA_DOORBELL_LOG6_WRITE_ACCESS 0
#define ELB_WA_CSR_STA_DOORBELL_LOG6_RESET_VALUE 0x00000000
#define ELB_WA_CSR_STA_DOORBELL_LOG6_RESET_MASK 0x80000000
#define ELB_WA_CSR_STA_DOORBELL_LOG6_READ_MASK 0xffffffff
#define ELB_WA_CSR_STA_DOORBELL_LOG6_WRITE_MASK 0x00000000
/* Register member: elb_wa_csr.sta_doorbell_log7                           */
/* Register type referenced: elb_wa_csr::sta_doorbell_log7                 */
/* Register template referenced: elb_wa_csr::sta_doorbell_log7             */
#define ELB_WA_CSR_STA_DOORBELL_LOG7_OFFSET 0x60206b
#define ELB_WA_CSR_STA_DOORBELL_LOG7_BYTE_OFFSET 0x18081ac
#define ELB_WA_CSR_STA_DOORBELL_LOG7_READ_ACCESS 1
#define ELB_WA_CSR_STA_DOORBELL_LOG7_WRITE_ACCESS 0
#define ELB_WA_CSR_STA_DOORBELL_LOG7_RESET_VALUE 0x00000000
#define ELB_WA_CSR_STA_DOORBELL_LOG7_RESET_MASK 0x80000000
#define ELB_WA_CSR_STA_DOORBELL_LOG7_READ_MASK 0xffffffff
#define ELB_WA_CSR_STA_DOORBELL_LOG7_WRITE_MASK 0x00000000
/* Wide Register member: elb_wa_csr.cnt_doorbell_axi_wqe_payload_wr        */
/* Wide Register type referenced: elb_wa_csr::cnt_doorbell_axi_wqe_payload_wr */
/* Wide Register template referenced: elb_wa_csr::cnt_doorbell_axi_wqe_payload_wr */
#define ELB_WA_CSR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_OFFSET 0x60206c
#define ELB_WA_CSR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_BYTE_OFFSET 0x18081b0
#define ELB_WA_CSR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_READ_ACCESS 1
#define ELB_WA_CSR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_WRITE_ACCESS 1
/* Register member: elb_wa_csr::cnt_doorbell_axi_wqe_payload_wr.cnt_doorbell_axi_wqe_payload_wr_0_2 */
/* Register type referenced: elb_wa_csr::cnt_doorbell_axi_wqe_payload_wr::cnt_doorbell_axi_wqe_payload_wr_0_2 */
/* Register template referenced: elb_wa_csr::cnt_doorbell_axi_wqe_payload_wr::cnt_doorbell_axi_wqe_payload_wr_0_2 */
#define ELB_WA_CSR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_0_2_OFFSET 0x60206c
#define ELB_WA_CSR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_0_2_BYTE_OFFSET 0x18081b0
#define ELB_WA_CSR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_0_2_READ_ACCESS 1
#define ELB_WA_CSR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_0_2_WRITE_ACCESS 1
#define ELB_WA_CSR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_0_2_READ_MASK 0xffffffff
#define ELB_WA_CSR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_wa_csr::cnt_doorbell_axi_wqe_payload_wr.cnt_doorbell_axi_wqe_payload_wr_1_2 */
/* Register type referenced: elb_wa_csr::cnt_doorbell_axi_wqe_payload_wr::cnt_doorbell_axi_wqe_payload_wr_1_2 */
/* Register template referenced: elb_wa_csr::cnt_doorbell_axi_wqe_payload_wr::cnt_doorbell_axi_wqe_payload_wr_1_2 */
#define ELB_WA_CSR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_1_2_OFFSET 0x60206d
#define ELB_WA_CSR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_1_2_BYTE_OFFSET 0x18081b4
#define ELB_WA_CSR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_1_2_READ_ACCESS 1
#define ELB_WA_CSR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_1_2_WRITE_ACCESS 1
#define ELB_WA_CSR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_1_2_RESET_VALUE 0x00000000
#define ELB_WA_CSR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_1_2_RESET_MASK 0xfffc0000
#define ELB_WA_CSR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_1_2_READ_MASK 0xffffffff
#define ELB_WA_CSR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_1_2_WRITE_MASK 0x0003ffff
/* Register member: elb_wa_csr.sat_doorbell_rdlat                          */
/* Register type referenced: elb_wa_csr::sat_doorbell_rdlat                */
/* Register template referenced: elb_wa_csr::sat_doorbell_rdlat            */
#define ELB_WA_CSR_SAT_DOORBELL_RDLAT_OFFSET 0x60206e
#define ELB_WA_CSR_SAT_DOORBELL_RDLAT_BYTE_OFFSET 0x18081b8
#define ELB_WA_CSR_SAT_DOORBELL_RDLAT_READ_ACCESS 1
#define ELB_WA_CSR_SAT_DOORBELL_RDLAT_WRITE_ACCESS 1
#define ELB_WA_CSR_SAT_DOORBELL_RDLAT_RESET_VALUE 0x00000000
#define ELB_WA_CSR_SAT_DOORBELL_RDLAT_RESET_MASK 0xffffffff
#define ELB_WA_CSR_SAT_DOORBELL_RDLAT_READ_MASK 0xffffffff
#define ELB_WA_CSR_SAT_DOORBELL_RDLAT_WRITE_MASK 0xffffffff
/* Register member: elb_wa_csr.sta_doorbell_rdlat_range                    */
/* Register type referenced: elb_wa_csr::sta_doorbell_rdlat_range          */
/* Register template referenced: elb_wa_csr::sta_doorbell_rdlat_range      */
#define ELB_WA_CSR_STA_DOORBELL_RDLAT_RANGE_OFFSET 0x60206f
#define ELB_WA_CSR_STA_DOORBELL_RDLAT_RANGE_BYTE_OFFSET 0x18081bc
#define ELB_WA_CSR_STA_DOORBELL_RDLAT_RANGE_READ_ACCESS 1
#define ELB_WA_CSR_STA_DOORBELL_RDLAT_RANGE_WRITE_ACCESS 0
#define ELB_WA_CSR_STA_DOORBELL_RDLAT_RANGE_READ_MASK 0xffffffff
#define ELB_WA_CSR_STA_DOORBELL_RDLAT_RANGE_WRITE_MASK 0x00000000
/* Wide Register member: elb_wa_csr.cnt_doorbell_rdlat_accum               */
/* Wide Register type referenced: elb_wa_csr::cnt_doorbell_rdlat_accum     */
/* Wide Register template referenced: elb_wa_csr::cnt_doorbell_rdlat_accum */
#define ELB_WA_CSR_CNT_DOORBELL_RDLAT_ACCUM_OFFSET 0x602070
#define ELB_WA_CSR_CNT_DOORBELL_RDLAT_ACCUM_BYTE_OFFSET 0x18081c0
#define ELB_WA_CSR_CNT_DOORBELL_RDLAT_ACCUM_READ_ACCESS 1
#define ELB_WA_CSR_CNT_DOORBELL_RDLAT_ACCUM_WRITE_ACCESS 1
/* Register member: elb_wa_csr::cnt_doorbell_rdlat_accum.cnt_doorbell_rdlat_accum_0_2 */
/* Register type referenced: elb_wa_csr::cnt_doorbell_rdlat_accum::cnt_doorbell_rdlat_accum_0_2 */
/* Register template referenced: elb_wa_csr::cnt_doorbell_rdlat_accum::cnt_doorbell_rdlat_accum_0_2 */
#define ELB_WA_CSR_CNT_DOORBELL_RDLAT_ACCUM_CNT_DOORBELL_RDLAT_ACCUM_0_2_OFFSET 0x602070
#define ELB_WA_CSR_CNT_DOORBELL_RDLAT_ACCUM_CNT_DOORBELL_RDLAT_ACCUM_0_2_BYTE_OFFSET 0x18081c0
#define ELB_WA_CSR_CNT_DOORBELL_RDLAT_ACCUM_CNT_DOORBELL_RDLAT_ACCUM_0_2_READ_ACCESS 1
#define ELB_WA_CSR_CNT_DOORBELL_RDLAT_ACCUM_CNT_DOORBELL_RDLAT_ACCUM_0_2_WRITE_ACCESS 1
#define ELB_WA_CSR_CNT_DOORBELL_RDLAT_ACCUM_CNT_DOORBELL_RDLAT_ACCUM_0_2_READ_MASK 0xffffffff
#define ELB_WA_CSR_CNT_DOORBELL_RDLAT_ACCUM_CNT_DOORBELL_RDLAT_ACCUM_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_wa_csr::cnt_doorbell_rdlat_accum.cnt_doorbell_rdlat_accum_1_2 */
/* Register type referenced: elb_wa_csr::cnt_doorbell_rdlat_accum::cnt_doorbell_rdlat_accum_1_2 */
/* Register template referenced: elb_wa_csr::cnt_doorbell_rdlat_accum::cnt_doorbell_rdlat_accum_1_2 */
#define ELB_WA_CSR_CNT_DOORBELL_RDLAT_ACCUM_CNT_DOORBELL_RDLAT_ACCUM_1_2_OFFSET 0x602071
#define ELB_WA_CSR_CNT_DOORBELL_RDLAT_ACCUM_CNT_DOORBELL_RDLAT_ACCUM_1_2_BYTE_OFFSET 0x18081c4
#define ELB_WA_CSR_CNT_DOORBELL_RDLAT_ACCUM_CNT_DOORBELL_RDLAT_ACCUM_1_2_READ_ACCESS 1
#define ELB_WA_CSR_CNT_DOORBELL_RDLAT_ACCUM_CNT_DOORBELL_RDLAT_ACCUM_1_2_WRITE_ACCESS 1
#define ELB_WA_CSR_CNT_DOORBELL_RDLAT_ACCUM_CNT_DOORBELL_RDLAT_ACCUM_1_2_RESET_VALUE 0x00000000
#define ELB_WA_CSR_CNT_DOORBELL_RDLAT_ACCUM_CNT_DOORBELL_RDLAT_ACCUM_1_2_RESET_MASK 0xfffc0000
#define ELB_WA_CSR_CNT_DOORBELL_RDLAT_ACCUM_CNT_DOORBELL_RDLAT_ACCUM_1_2_READ_MASK 0xffffffff
#define ELB_WA_CSR_CNT_DOORBELL_RDLAT_ACCUM_CNT_DOORBELL_RDLAT_ACCUM_1_2_WRITE_MASK 0x0003ffff
/* Register member: elb_wa_csr.sat_doorbell_wrlat                          */
/* Register type referenced: elb_wa_csr::sat_doorbell_wrlat                */
/* Register template referenced: elb_wa_csr::sat_doorbell_wrlat            */
#define ELB_WA_CSR_SAT_DOORBELL_WRLAT_OFFSET 0x602072
#define ELB_WA_CSR_SAT_DOORBELL_WRLAT_BYTE_OFFSET 0x18081c8
#define ELB_WA_CSR_SAT_DOORBELL_WRLAT_READ_ACCESS 1
#define ELB_WA_CSR_SAT_DOORBELL_WRLAT_WRITE_ACCESS 1
#define ELB_WA_CSR_SAT_DOORBELL_WRLAT_RESET_VALUE 0x00000000
#define ELB_WA_CSR_SAT_DOORBELL_WRLAT_RESET_MASK 0xffffffff
#define ELB_WA_CSR_SAT_DOORBELL_WRLAT_READ_MASK 0xffffffff
#define ELB_WA_CSR_SAT_DOORBELL_WRLAT_WRITE_MASK 0xffffffff
/* Register member: elb_wa_csr.sta_doorbell_wrlat_range                    */
/* Register type referenced: elb_wa_csr::sta_doorbell_wrlat_range          */
/* Register template referenced: elb_wa_csr::sta_doorbell_wrlat_range      */
#define ELB_WA_CSR_STA_DOORBELL_WRLAT_RANGE_OFFSET 0x602073
#define ELB_WA_CSR_STA_DOORBELL_WRLAT_RANGE_BYTE_OFFSET 0x18081cc
#define ELB_WA_CSR_STA_DOORBELL_WRLAT_RANGE_READ_ACCESS 1
#define ELB_WA_CSR_STA_DOORBELL_WRLAT_RANGE_WRITE_ACCESS 0
#define ELB_WA_CSR_STA_DOORBELL_WRLAT_RANGE_READ_MASK 0xffffffff
#define ELB_WA_CSR_STA_DOORBELL_WRLAT_RANGE_WRITE_MASK 0x00000000
/* Wide Register member: elb_wa_csr.cnt_doorbell_wrlat_accum               */
/* Wide Register type referenced: elb_wa_csr::cnt_doorbell_wrlat_accum     */
/* Wide Register template referenced: elb_wa_csr::cnt_doorbell_wrlat_accum */
#define ELB_WA_CSR_CNT_DOORBELL_WRLAT_ACCUM_OFFSET 0x602074
#define ELB_WA_CSR_CNT_DOORBELL_WRLAT_ACCUM_BYTE_OFFSET 0x18081d0
#define ELB_WA_CSR_CNT_DOORBELL_WRLAT_ACCUM_READ_ACCESS 1
#define ELB_WA_CSR_CNT_DOORBELL_WRLAT_ACCUM_WRITE_ACCESS 1
/* Register member: elb_wa_csr::cnt_doorbell_wrlat_accum.cnt_doorbell_wrlat_accum_0_2 */
/* Register type referenced: elb_wa_csr::cnt_doorbell_wrlat_accum::cnt_doorbell_wrlat_accum_0_2 */
/* Register template referenced: elb_wa_csr::cnt_doorbell_wrlat_accum::cnt_doorbell_wrlat_accum_0_2 */
#define ELB_WA_CSR_CNT_DOORBELL_WRLAT_ACCUM_CNT_DOORBELL_WRLAT_ACCUM_0_2_OFFSET 0x602074
#define ELB_WA_CSR_CNT_DOORBELL_WRLAT_ACCUM_CNT_DOORBELL_WRLAT_ACCUM_0_2_BYTE_OFFSET 0x18081d0
#define ELB_WA_CSR_CNT_DOORBELL_WRLAT_ACCUM_CNT_DOORBELL_WRLAT_ACCUM_0_2_READ_ACCESS 1
#define ELB_WA_CSR_CNT_DOORBELL_WRLAT_ACCUM_CNT_DOORBELL_WRLAT_ACCUM_0_2_WRITE_ACCESS 1
#define ELB_WA_CSR_CNT_DOORBELL_WRLAT_ACCUM_CNT_DOORBELL_WRLAT_ACCUM_0_2_READ_MASK 0xffffffff
#define ELB_WA_CSR_CNT_DOORBELL_WRLAT_ACCUM_CNT_DOORBELL_WRLAT_ACCUM_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_wa_csr::cnt_doorbell_wrlat_accum.cnt_doorbell_wrlat_accum_1_2 */
/* Register type referenced: elb_wa_csr::cnt_doorbell_wrlat_accum::cnt_doorbell_wrlat_accum_1_2 */
/* Register template referenced: elb_wa_csr::cnt_doorbell_wrlat_accum::cnt_doorbell_wrlat_accum_1_2 */
#define ELB_WA_CSR_CNT_DOORBELL_WRLAT_ACCUM_CNT_DOORBELL_WRLAT_ACCUM_1_2_OFFSET 0x602075
#define ELB_WA_CSR_CNT_DOORBELL_WRLAT_ACCUM_CNT_DOORBELL_WRLAT_ACCUM_1_2_BYTE_OFFSET 0x18081d4
#define ELB_WA_CSR_CNT_DOORBELL_WRLAT_ACCUM_CNT_DOORBELL_WRLAT_ACCUM_1_2_READ_ACCESS 1
#define ELB_WA_CSR_CNT_DOORBELL_WRLAT_ACCUM_CNT_DOORBELL_WRLAT_ACCUM_1_2_WRITE_ACCESS 1
#define ELB_WA_CSR_CNT_DOORBELL_WRLAT_ACCUM_CNT_DOORBELL_WRLAT_ACCUM_1_2_RESET_VALUE 0x00000000
#define ELB_WA_CSR_CNT_DOORBELL_WRLAT_ACCUM_CNT_DOORBELL_WRLAT_ACCUM_1_2_RESET_MASK 0xfffc0000
#define ELB_WA_CSR_CNT_DOORBELL_WRLAT_ACCUM_CNT_DOORBELL_WRLAT_ACCUM_1_2_READ_MASK 0xffffffff
#define ELB_WA_CSR_CNT_DOORBELL_WRLAT_ACCUM_CNT_DOORBELL_WRLAT_ACCUM_1_2_WRITE_MASK 0x0003ffff
/* Register member: elb_wa_csr.sat_doorbell_wqelat                         */
/* Register type referenced: elb_wa_csr::sat_doorbell_wqelat               */
/* Register template referenced: elb_wa_csr::sat_doorbell_wqelat           */
#define ELB_WA_CSR_SAT_DOORBELL_WQELAT_OFFSET 0x602076
#define ELB_WA_CSR_SAT_DOORBELL_WQELAT_BYTE_OFFSET 0x18081d8
#define ELB_WA_CSR_SAT_DOORBELL_WQELAT_READ_ACCESS 1
#define ELB_WA_CSR_SAT_DOORBELL_WQELAT_WRITE_ACCESS 1
#define ELB_WA_CSR_SAT_DOORBELL_WQELAT_RESET_VALUE 0x00000000
#define ELB_WA_CSR_SAT_DOORBELL_WQELAT_RESET_MASK 0xffffffff
#define ELB_WA_CSR_SAT_DOORBELL_WQELAT_READ_MASK 0xffffffff
#define ELB_WA_CSR_SAT_DOORBELL_WQELAT_WRITE_MASK 0xffffffff
/* Register member: elb_wa_csr.sta_doorbell_wqelat_range                   */
/* Register type referenced: elb_wa_csr::sta_doorbell_wqelat_range         */
/* Register template referenced: elb_wa_csr::sta_doorbell_wqelat_range     */
#define ELB_WA_CSR_STA_DOORBELL_WQELAT_RANGE_OFFSET 0x602077
#define ELB_WA_CSR_STA_DOORBELL_WQELAT_RANGE_BYTE_OFFSET 0x18081dc
#define ELB_WA_CSR_STA_DOORBELL_WQELAT_RANGE_READ_ACCESS 1
#define ELB_WA_CSR_STA_DOORBELL_WQELAT_RANGE_WRITE_ACCESS 0
#define ELB_WA_CSR_STA_DOORBELL_WQELAT_RANGE_READ_MASK 0xffffffff
#define ELB_WA_CSR_STA_DOORBELL_WQELAT_RANGE_WRITE_MASK 0x00000000
/* Wide Register member: elb_wa_csr.cnt_doorbell_wqelat_accum              */
/* Wide Register type referenced: elb_wa_csr::cnt_doorbell_wqelat_accum    */
/* Wide Register template referenced: elb_wa_csr::cnt_doorbell_wqelat_accum */
#define ELB_WA_CSR_CNT_DOORBELL_WQELAT_ACCUM_OFFSET 0x602078
#define ELB_WA_CSR_CNT_DOORBELL_WQELAT_ACCUM_BYTE_OFFSET 0x18081e0
#define ELB_WA_CSR_CNT_DOORBELL_WQELAT_ACCUM_READ_ACCESS 1
#define ELB_WA_CSR_CNT_DOORBELL_WQELAT_ACCUM_WRITE_ACCESS 1
/* Register member: elb_wa_csr::cnt_doorbell_wqelat_accum.cnt_doorbell_wqelat_accum_0_2 */
/* Register type referenced: elb_wa_csr::cnt_doorbell_wqelat_accum::cnt_doorbell_wqelat_accum_0_2 */
/* Register template referenced: elb_wa_csr::cnt_doorbell_wqelat_accum::cnt_doorbell_wqelat_accum_0_2 */
#define ELB_WA_CSR_CNT_DOORBELL_WQELAT_ACCUM_CNT_DOORBELL_WQELAT_ACCUM_0_2_OFFSET 0x602078
#define ELB_WA_CSR_CNT_DOORBELL_WQELAT_ACCUM_CNT_DOORBELL_WQELAT_ACCUM_0_2_BYTE_OFFSET 0x18081e0
#define ELB_WA_CSR_CNT_DOORBELL_WQELAT_ACCUM_CNT_DOORBELL_WQELAT_ACCUM_0_2_READ_ACCESS 1
#define ELB_WA_CSR_CNT_DOORBELL_WQELAT_ACCUM_CNT_DOORBELL_WQELAT_ACCUM_0_2_WRITE_ACCESS 1
#define ELB_WA_CSR_CNT_DOORBELL_WQELAT_ACCUM_CNT_DOORBELL_WQELAT_ACCUM_0_2_READ_MASK 0xffffffff
#define ELB_WA_CSR_CNT_DOORBELL_WQELAT_ACCUM_CNT_DOORBELL_WQELAT_ACCUM_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_wa_csr::cnt_doorbell_wqelat_accum.cnt_doorbell_wqelat_accum_1_2 */
/* Register type referenced: elb_wa_csr::cnt_doorbell_wqelat_accum::cnt_doorbell_wqelat_accum_1_2 */
/* Register template referenced: elb_wa_csr::cnt_doorbell_wqelat_accum::cnt_doorbell_wqelat_accum_1_2 */
#define ELB_WA_CSR_CNT_DOORBELL_WQELAT_ACCUM_CNT_DOORBELL_WQELAT_ACCUM_1_2_OFFSET 0x602079
#define ELB_WA_CSR_CNT_DOORBELL_WQELAT_ACCUM_CNT_DOORBELL_WQELAT_ACCUM_1_2_BYTE_OFFSET 0x18081e4
#define ELB_WA_CSR_CNT_DOORBELL_WQELAT_ACCUM_CNT_DOORBELL_WQELAT_ACCUM_1_2_READ_ACCESS 1
#define ELB_WA_CSR_CNT_DOORBELL_WQELAT_ACCUM_CNT_DOORBELL_WQELAT_ACCUM_1_2_WRITE_ACCESS 1
#define ELB_WA_CSR_CNT_DOORBELL_WQELAT_ACCUM_CNT_DOORBELL_WQELAT_ACCUM_1_2_RESET_VALUE 0x00000000
#define ELB_WA_CSR_CNT_DOORBELL_WQELAT_ACCUM_CNT_DOORBELL_WQELAT_ACCUM_1_2_RESET_MASK 0xfffc0000
#define ELB_WA_CSR_CNT_DOORBELL_WQELAT_ACCUM_CNT_DOORBELL_WQELAT_ACCUM_1_2_READ_MASK 0xffffffff
#define ELB_WA_CSR_CNT_DOORBELL_WQELAT_ACCUM_CNT_DOORBELL_WQELAT_ACCUM_1_2_WRITE_MASK 0x0003ffff
/* Register member: elb_wa_csr.sat_doorbell_indexplus_use                  */
/* Register type referenced: elb_wa_csr::sat_doorbell_indexplus_use        */
/* Register template referenced: elb_wa_csr::sat_doorbell_indexplus_use    */
#define ELB_WA_CSR_SAT_DOORBELL_INDEXPLUS_USE_OFFSET 0x60207a
#define ELB_WA_CSR_SAT_DOORBELL_INDEXPLUS_USE_BYTE_OFFSET 0x18081e8
#define ELB_WA_CSR_SAT_DOORBELL_INDEXPLUS_USE_READ_ACCESS 1
#define ELB_WA_CSR_SAT_DOORBELL_INDEXPLUS_USE_WRITE_ACCESS 1
#define ELB_WA_CSR_SAT_DOORBELL_INDEXPLUS_USE_RESET_VALUE 0x00000000
#define ELB_WA_CSR_SAT_DOORBELL_INDEXPLUS_USE_RESET_MASK 0xffffffff
#define ELB_WA_CSR_SAT_DOORBELL_INDEXPLUS_USE_READ_MASK 0xffffffff
#define ELB_WA_CSR_SAT_DOORBELL_INDEXPLUS_USE_WRITE_MASK 0x0000ffff
/* Register member: elb_wa_csr.csr_intr                                    */
/* Register type referenced: elb_wa_csr::csr_intr                          */
/* Register template referenced: elb_wa_csr::csr_intr                      */
#define ELB_WA_CSR_CSR_INTR_OFFSET 0x60207b
#define ELB_WA_CSR_CSR_INTR_BYTE_OFFSET 0x18081ec
#define ELB_WA_CSR_CSR_INTR_READ_ACCESS 1
#define ELB_WA_CSR_CSR_INTR_WRITE_ACCESS 1
#define ELB_WA_CSR_CSR_INTR_RESET_VALUE 0x00000000
#define ELB_WA_CSR_CSR_INTR_RESET_MASK 0xfffffffe
#define ELB_WA_CSR_CSR_INTR_READ_MASK 0xffffffff
#define ELB_WA_CSR_CSR_INTR_WRITE_MASK 0x00000002
/* Group member: elb_wa_csr.int_groups                                     */
/* Group type referenced: elb_wa_csr::int_groups                           */
/* Group template referenced: elb_wa_csr::intgrp_status                    */
#define ELB_WA_CSR_INT_GROUPS_OFFSET 0x60207c
#define ELB_WA_CSR_INT_GROUPS_BYTE_OFFSET 0x18081f0
#define ELB_WA_CSR_INT_GROUPS_READ_ACCESS 1
#define ELB_WA_CSR_INT_GROUPS_WRITE_ACCESS 1
/* Group member: elb_wa_csr.int_db                                         */
/* Group type referenced: elb_wa_csr::int_db                               */
/* Group template referenced: elb_wa_csr::intgrp                           */
#define ELB_WA_CSR_INT_DB_OFFSET 0x602080
#define ELB_WA_CSR_INT_DB_BYTE_OFFSET 0x1808200
#define ELB_WA_CSR_INT_DB_READ_ACCESS 1
#define ELB_WA_CSR_INT_DB_WRITE_ACCESS 1
/* Group member: elb_wa_csr.int_invf                                       */
/* Group type referenced: elb_wa_csr::int_invf                             */
/* Group template referenced: elb_wa_csr::intgrp                           */
#define ELB_WA_CSR_INT_INVF_OFFSET 0x602084
#define ELB_WA_CSR_INT_INVF_BYTE_OFFSET 0x1808210
#define ELB_WA_CSR_INT_INVF_READ_ACCESS 1
#define ELB_WA_CSR_INT_INVF_WRITE_ACCESS 1
/* Wide Memory member: elb_wa_csr.dhs_lif_qstate_map                       */
/* Wide Memory type referenced: elb_wa_csr::dhs_lif_qstate_map             */
/* Wide Memory template referenced: elb_wa_csr::dhs_lif_qstate_map         */
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_OFFSET 0x604000
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_BYTE_OFFSET 0x1810000
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_READ_ACCESS 1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_WRITE_ACCESS 1
/* Register member: elb_wa_csr.cfg_ecc_disable_lif_qstate_map              */
/* Register type referenced: elb_wa_csr::cfg_ecc_disable_lif_qstate_map    */
/* Register template referenced: elb_wa_csr::cfg_ecc_disable_lif_qstate_map */
#define ELB_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_OFFSET 0x608000
#define ELB_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_BYTE_OFFSET 0x1820000
#define ELB_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_READ_ACCESS 1
#define ELB_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_WRITE_ACCESS 1
#define ELB_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_RESET_VALUE 0x00000000
#define ELB_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_RESET_MASK 0xffffffff
#define ELB_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_READ_MASK 0xffffffff
#define ELB_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_WRITE_MASK 0x00000007
/* Register member: elb_wa_csr.sta_ecc_lif_qstate_map                      */
/* Register type referenced: elb_wa_csr::sta_ecc_lif_qstate_map            */
/* Register template referenced: elb_wa_csr::sta_ecc_lif_qstate_map        */
#define ELB_WA_CSR_STA_ECC_LIF_QSTATE_MAP_OFFSET 0x608001
#define ELB_WA_CSR_STA_ECC_LIF_QSTATE_MAP_BYTE_OFFSET 0x1820004
#define ELB_WA_CSR_STA_ECC_LIF_QSTATE_MAP_READ_ACCESS 1
#define ELB_WA_CSR_STA_ECC_LIF_QSTATE_MAP_WRITE_ACCESS 0
#define ELB_WA_CSR_STA_ECC_LIF_QSTATE_MAP_RESET_VALUE 0x00000000
#define ELB_WA_CSR_STA_ECC_LIF_QSTATE_MAP_RESET_MASK 0xffc00000
#define ELB_WA_CSR_STA_ECC_LIF_QSTATE_MAP_READ_MASK 0xffffffff
#define ELB_WA_CSR_STA_ECC_LIF_QSTATE_MAP_WRITE_MASK 0x00000000
/* Register member: elb_wa_csr.cfg_lif_table_sram_bist                     */
/* Register type referenced: elb_wa_csr::cfg_lif_table_sram_bist           */
/* Register template referenced: elb_wa_csr::cfg_lif_table_sram_bist       */
#define ELB_WA_CSR_CFG_LIF_TABLE_SRAM_BIST_OFFSET 0x608002
#define ELB_WA_CSR_CFG_LIF_TABLE_SRAM_BIST_BYTE_OFFSET 0x1820008
#define ELB_WA_CSR_CFG_LIF_TABLE_SRAM_BIST_READ_ACCESS 1
#define ELB_WA_CSR_CFG_LIF_TABLE_SRAM_BIST_WRITE_ACCESS 1
#define ELB_WA_CSR_CFG_LIF_TABLE_SRAM_BIST_RESET_VALUE 0x00000000
#define ELB_WA_CSR_CFG_LIF_TABLE_SRAM_BIST_RESET_MASK 0xffffffff
#define ELB_WA_CSR_CFG_LIF_TABLE_SRAM_BIST_READ_MASK 0xffffffff
#define ELB_WA_CSR_CFG_LIF_TABLE_SRAM_BIST_WRITE_MASK 0x00000001
/* Register member: elb_wa_csr.sta_lif_table_sram_bist                     */
/* Register type referenced: elb_wa_csr::sta_lif_table_sram_bist           */
/* Register template referenced: elb_wa_csr::sta_lif_table_sram_bist       */
#define ELB_WA_CSR_STA_LIF_TABLE_SRAM_BIST_OFFSET 0x608003
#define ELB_WA_CSR_STA_LIF_TABLE_SRAM_BIST_BYTE_OFFSET 0x182000c
#define ELB_WA_CSR_STA_LIF_TABLE_SRAM_BIST_READ_ACCESS 1
#define ELB_WA_CSR_STA_LIF_TABLE_SRAM_BIST_WRITE_ACCESS 0
#define ELB_WA_CSR_STA_LIF_TABLE_SRAM_BIST_RESET_VALUE 0x00000000
#define ELB_WA_CSR_STA_LIF_TABLE_SRAM_BIST_RESET_MASK 0xfffffffc
#define ELB_WA_CSR_STA_LIF_TABLE_SRAM_BIST_READ_MASK 0xffffffff
#define ELB_WA_CSR_STA_LIF_TABLE_SRAM_BIST_WRITE_MASK 0x00000000
/* Group member: elb_wa_csr.int_lif_qstate_map                             */
/* Group type referenced: elb_wa_csr::int_lif_qstate_map                   */
/* Group template referenced: elb_wa_csr::intgrp                           */
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_OFFSET 0x608004
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_BYTE_OFFSET 0x1820010
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_READ_ACCESS 1
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_WRITE_ACCESS 1
/* Addressmap member: elb_wa_csr.wainvf                                    */
/* Addressmap type referenced: elb_wainvf_csr                              */
/* Addressmap template referenced: elb_wainvf_csr                          */
#define ELB_WA_CSR_WAINVF_OFFSET 0x608400
#define ELB_WA_CSR_WAINVF_BYTE_OFFSET 0x1821000
#define ELB_WA_CSR_WAINVF_READ_ACCESS 1
#define ELB_WA_CSR_WAINVF_WRITE_ACCESS 1

/* Register type: elb_wa_csr::base                                         */
/* Register template: elb_wa_csr::base                                     */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/csr_scratch.csr.pp, line: 2 */
/* Field member: elb_wa_csr::base.scratch_reg                              */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_WA_CSR_BASE_SCRATCH_REG_MSB 31
#define ELB_WA_CSR_BASE_SCRATCH_REG_LSB 0
#define ELB_WA_CSR_BASE_SCRATCH_REG_WIDTH 32
#define ELB_WA_CSR_BASE_SCRATCH_REG_READ_ACCESS 1
#define ELB_WA_CSR_BASE_SCRATCH_REG_WRITE_ACCESS 1
#define ELB_WA_CSR_BASE_SCRATCH_REG_RESET 0x00000001
#define ELB_WA_CSR_BASE_SCRATCH_REG_FIELD_MASK 0xffffffff
#define ELB_WA_CSR_BASE_SCRATCH_REG_GET(x) ((x) & 0xffffffff)
#define ELB_WA_CSR_BASE_SCRATCH_REG_SET(x) ((x) & 0xffffffff)
#define ELB_WA_CSR_BASE_SCRATCH_REG_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: elb_wa_csr::rdintr                                       */
/* Register template: elb_wa_csr::rdintr                                   */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/csr_rdintr.csr.pp, line: 2 */
/* Field member: elb_wa_csr::rdintr.ireg                                   */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_WA_CSR_RDINTR_IREG_MSB 31
#define ELB_WA_CSR_RDINTR_IREG_LSB 0
#define ELB_WA_CSR_RDINTR_IREG_WIDTH 32
#define ELB_WA_CSR_RDINTR_IREG_READ_ACCESS 1
#define ELB_WA_CSR_RDINTR_IREG_WRITE_ACCESS 1
#define ELB_WA_CSR_RDINTR_IREG_RESET 0x00000000
#define ELB_WA_CSR_RDINTR_IREG_FIELD_MASK 0xffffffff
#define ELB_WA_CSR_RDINTR_IREG_GET(x) ((x) & 0xffffffff)
#define ELB_WA_CSR_RDINTR_IREG_SET(x) ((x) & 0xffffffff)
#define ELB_WA_CSR_RDINTR_IREG_MODIFY(r, x) ((x) & 0xffffffff)

/* Wide Memory type: elb_wa_csr::dhs_host_doorbell                         */
/* Wide Memory template: elb_wa_csr::dhs_host_doorbell                     */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 132 */
#define ELB_WA_CSR_DHS_HOST_DOORBELL_SIZE 0x100000
#define ELB_WA_CSR_DHS_HOST_DOORBELL_BYTE_SIZE 0x400000
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRIES 0x80000
#define ELB_WA_CSR_DHS_HOST_DOORBELL_MSB 63
#define ELB_WA_CSR_DHS_HOST_DOORBELL_LSB 0
#define ELB_WA_CSR_DHS_HOST_DOORBELL_WIDTH 64
#define ELB_WA_CSR_DHS_HOST_DOORBELL_MASK 0xffffffffffffffff
#define ELB_WA_CSR_DHS_HOST_DOORBELL_GET(x) ((x) & 0xffffffffffffffff)
#define ELB_WA_CSR_DHS_HOST_DOORBELL_SET(x) ((x) & 0xffffffffffffffff)
/* Wide Register member: elb_wa_csr::dhs_host_doorbell.entry               */
/* Wide Register type referenced: elb_wa_csr::dhs_host_doorbell::entry     */
/* Wide Register template referenced: elb_wa_csr::dhs_host_doorbell::entry */
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_OFFSET 0x0
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_BYTE_OFFSET 0x0
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_READ_ACCESS 1
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_WRITE_ACCESS 1
/* Register member: elb_wa_csr::dhs_host_doorbell::entry.entry_0_2         */
/* Register type referenced: elb_wa_csr::dhs_host_doorbell::entry::entry_0_2 */
/* Register template referenced: elb_wa_csr::dhs_host_doorbell::entry::entry_0_2 */
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_OFFSET 0x0
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_BYTE_OFFSET 0x0
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_READ_ACCESS 1
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_READ_MASK 0xffffffff
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_wa_csr::dhs_host_doorbell::entry.entry_1_2         */
/* Register type referenced: elb_wa_csr::dhs_host_doorbell::entry::entry_1_2 */
/* Register template referenced: elb_wa_csr::dhs_host_doorbell::entry::entry_1_2 */
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_1_2_OFFSET 0x1
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_1_2_BYTE_OFFSET 0x4
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_1_2_READ_ACCESS 1
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_1_2_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_1_2_READ_MASK 0xffffffff
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_1_2_WRITE_MASK 0xffffffff

/* Wide Register type: elb_wa_csr::dhs_host_doorbell::entry                */
/* Wide Register template: elb_wa_csr::dhs_host_doorbell::entry            */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 141 */
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_SIZE 0x1
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_BYTE_SIZE 0x8

/* Register type: elb_wa_csr::dhs_host_doorbell::entry::entry_0_2          */
/* Register template: elb_wa_csr::dhs_host_doorbell::entry::entry_0_2      */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 141 */
/* Field member: elb_wa_csr::dhs_host_doorbell::entry::entry_0_2.qid_7_0   */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_QID_7_0_MSB 31
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_QID_7_0_LSB 24
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_QID_7_0_WIDTH 8
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_QID_7_0_READ_ACCESS 1
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_QID_7_0_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_QID_7_0_FIELD_MASK 0xff000000
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_QID_7_0_GET(x) \
   (((x) & 0xff000000) >> 24)
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_QID_7_0_SET(x) \
   (((x) << 24) & 0xff000000)
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_QID_7_0_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: elb_wa_csr::dhs_host_doorbell::entry::entry_0_2.rsvd      */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_RSVD_MSB 23
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_RSVD_LSB 19
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_RSVD_WIDTH 5
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_RSVD_READ_ACCESS 1
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_RSVD_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_RSVD_FIELD_MASK 0x00f80000
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_RSVD_GET(x) \
   (((x) & 0x00f80000) >> 19)
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_RSVD_SET(x) \
   (((x) << 19) & 0x00f80000)
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_RSVD_MODIFY(r, x) \
   ((((x) << 19) & 0x00f80000) | ((r) & 0xff07ffff))
/* Field member: elb_wa_csr::dhs_host_doorbell::entry::entry_0_2.ring      */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_RING_MSB 18
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_RING_LSB 16
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_RING_WIDTH 3
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_RING_READ_ACCESS 1
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_RING_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_RING_FIELD_MASK 0x00070000
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_RING_GET(x) \
   (((x) & 0x00070000) >> 16)
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_RING_SET(x) \
   (((x) << 16) & 0x00070000)
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_RING_MODIFY(r, x) \
   ((((x) << 16) & 0x00070000) | ((r) & 0xfff8ffff))
/* Field member: elb_wa_csr::dhs_host_doorbell::entry::entry_0_2.index     */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_INDEX_MSB 15
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_INDEX_LSB 0
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_INDEX_WIDTH 16
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_INDEX_READ_ACCESS 1
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_INDEX_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_INDEX_FIELD_MASK 0x0000ffff
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_INDEX_GET(x) \
   ((x) & 0x0000ffff)
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_INDEX_SET(x) \
   ((x) & 0x0000ffff)
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_0_2_INDEX_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_wa_csr::dhs_host_doorbell::entry::entry_1_2          */
/* Register template: elb_wa_csr::dhs_host_doorbell::entry::entry_1_2      */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 141 */
/* Field member: elb_wa_csr::dhs_host_doorbell::entry::entry_1_2.pid       */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_1_2_PID_MSB 31
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_1_2_PID_LSB 16
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_1_2_PID_WIDTH 16
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_1_2_PID_READ_ACCESS 1
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_1_2_PID_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_1_2_PID_FIELD_MASK 0xffff0000
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_1_2_PID_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_1_2_PID_SET(x) \
   (((x) << 16) & 0xffff0000)
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_1_2_PID_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: elb_wa_csr::dhs_host_doorbell::entry::entry_1_2.qid_23_8  */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_1_2_QID_23_8_MSB 15
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_1_2_QID_23_8_LSB 0
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_1_2_QID_23_8_WIDTH 16
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_1_2_QID_23_8_READ_ACCESS 1
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_1_2_QID_23_8_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_1_2_QID_23_8_FIELD_MASK 0x0000ffff
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_1_2_QID_23_8_GET(x) \
   ((x) & 0x0000ffff)
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_1_2_QID_23_8_SET(x) \
   ((x) & 0x0000ffff)
#define ELB_WA_CSR_DHS_HOST_DOORBELL_ENTRY_ENTRY_1_2_QID_23_8_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Wide Memory type: elb_wa_csr::dhs_local_doorbell                        */
/* Wide Memory template: elb_wa_csr::dhs_local_doorbell                    */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 150 */
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_SIZE 0x100000
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_BYTE_SIZE 0x400000
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRIES 0x80000
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_MSB 63
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_LSB 0
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_WIDTH 64
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_MASK 0xffffffffffffffff
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_GET(x) ((x) & 0xffffffffffffffff)
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_SET(x) ((x) & 0xffffffffffffffff)
/* Wide Register member: elb_wa_csr::dhs_local_doorbell.entry              */
/* Wide Register type referenced: elb_wa_csr::dhs_local_doorbell::entry    */
/* Wide Register template referenced: elb_wa_csr::dhs_local_doorbell::entry */
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_OFFSET 0x0
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_BYTE_OFFSET 0x0
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_READ_ACCESS 1
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_WRITE_ACCESS 1
/* Register member: elb_wa_csr::dhs_local_doorbell::entry.entry_0_2        */
/* Register type referenced: elb_wa_csr::dhs_local_doorbell::entry::entry_0_2 */
/* Register template referenced: elb_wa_csr::dhs_local_doorbell::entry::entry_0_2 */
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_OFFSET 0x0
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_BYTE_OFFSET 0x0
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_READ_ACCESS 1
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_READ_MASK 0xffffffff
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_wa_csr::dhs_local_doorbell::entry.entry_1_2        */
/* Register type referenced: elb_wa_csr::dhs_local_doorbell::entry::entry_1_2 */
/* Register template referenced: elb_wa_csr::dhs_local_doorbell::entry::entry_1_2 */
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_1_2_OFFSET 0x1
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_1_2_BYTE_OFFSET 0x4
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_1_2_READ_ACCESS 1
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_1_2_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_1_2_READ_MASK 0xffffffff
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_1_2_WRITE_MASK 0xffffffff

/* Wide Register type: elb_wa_csr::dhs_local_doorbell::entry               */
/* Wide Register template: elb_wa_csr::dhs_local_doorbell::entry           */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 158 */
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_SIZE 0x1
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_BYTE_SIZE 0x8

/* Register type: elb_wa_csr::dhs_local_doorbell::entry::entry_0_2         */
/* Register template: elb_wa_csr::dhs_local_doorbell::entry::entry_0_2     */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 158 */
/* Field member: elb_wa_csr::dhs_local_doorbell::entry::entry_0_2.qid_7_0  */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_QID_7_0_MSB 31
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_QID_7_0_LSB 24
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_QID_7_0_WIDTH 8
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_QID_7_0_READ_ACCESS 1
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_QID_7_0_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_QID_7_0_FIELD_MASK 0xff000000
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_QID_7_0_GET(x) \
   (((x) & 0xff000000) >> 24)
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_QID_7_0_SET(x) \
   (((x) << 24) & 0xff000000)
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_QID_7_0_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: elb_wa_csr::dhs_local_doorbell::entry::entry_0_2.rsvd     */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_RSVD_MSB 23
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_RSVD_LSB 19
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_RSVD_WIDTH 5
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_RSVD_READ_ACCESS 1
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_RSVD_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_RSVD_FIELD_MASK 0x00f80000
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_RSVD_GET(x) \
   (((x) & 0x00f80000) >> 19)
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_RSVD_SET(x) \
   (((x) << 19) & 0x00f80000)
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_RSVD_MODIFY(r, x) \
   ((((x) << 19) & 0x00f80000) | ((r) & 0xff07ffff))
/* Field member: elb_wa_csr::dhs_local_doorbell::entry::entry_0_2.ring     */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_RING_MSB 18
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_RING_LSB 16
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_RING_WIDTH 3
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_RING_READ_ACCESS 1
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_RING_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_RING_FIELD_MASK 0x00070000
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_RING_GET(x) \
   (((x) & 0x00070000) >> 16)
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_RING_SET(x) \
   (((x) << 16) & 0x00070000)
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_RING_MODIFY(r, x) \
   ((((x) << 16) & 0x00070000) | ((r) & 0xfff8ffff))
/* Field member: elb_wa_csr::dhs_local_doorbell::entry::entry_0_2.index    */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_INDEX_MSB 15
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_INDEX_LSB 0
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_INDEX_WIDTH 16
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_INDEX_READ_ACCESS 1
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_INDEX_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_INDEX_FIELD_MASK 0x0000ffff
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_INDEX_GET(x) \
   ((x) & 0x0000ffff)
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_INDEX_SET(x) \
   ((x) & 0x0000ffff)
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_0_2_INDEX_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_wa_csr::dhs_local_doorbell::entry::entry_1_2         */
/* Register template: elb_wa_csr::dhs_local_doorbell::entry::entry_1_2     */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 158 */
/* Field member: elb_wa_csr::dhs_local_doorbell::entry::entry_1_2.pid      */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_1_2_PID_MSB 31
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_1_2_PID_LSB 16
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_1_2_PID_WIDTH 16
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_1_2_PID_READ_ACCESS 1
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_1_2_PID_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_1_2_PID_FIELD_MASK 0xffff0000
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_1_2_PID_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_1_2_PID_SET(x) \
   (((x) << 16) & 0xffff0000)
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_1_2_PID_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: elb_wa_csr::dhs_local_doorbell::entry::entry_1_2.qid_23_8 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_1_2_QID_23_8_MSB 15
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_1_2_QID_23_8_LSB 0
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_1_2_QID_23_8_WIDTH 16
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_1_2_QID_23_8_READ_ACCESS 1
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_1_2_QID_23_8_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_1_2_QID_23_8_FIELD_MASK 0x0000ffff
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_1_2_QID_23_8_GET(x) \
   ((x) & 0x0000ffff)
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_1_2_QID_23_8_SET(x) \
   ((x) & 0x0000ffff)
#define ELB_WA_CSR_DHS_LOCAL_DOORBELL_ENTRY_ENTRY_1_2_QID_23_8_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Memory type: elb_wa_csr::dhs_32b_doorbell                               */
/* Memory template: elb_wa_csr::dhs_32b_doorbell                           */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 167 */
#define ELB_WA_CSR_DHS_32B_DOORBELL_SIZE 0x80000
#define ELB_WA_CSR_DHS_32B_DOORBELL_BYTE_SIZE 0x200000
#define ELB_WA_CSR_DHS_32B_DOORBELL_ENTRIES 0x80000
#define ELB_WA_CSR_DHS_32B_DOORBELL_MSB 31
#define ELB_WA_CSR_DHS_32B_DOORBELL_LSB 0
#define ELB_WA_CSR_DHS_32B_DOORBELL_WIDTH 32
#define ELB_WA_CSR_DHS_32B_DOORBELL_MASK 0xffffffff
#define ELB_WA_CSR_DHS_32B_DOORBELL_GET(x) ((x) & 0xffffffff)
#define ELB_WA_CSR_DHS_32B_DOORBELL_SET(x) ((x) & 0xffffffff)
/* Register member: elb_wa_csr::dhs_32b_doorbell.entry                     */
/* Register type referenced: elb_wa_csr::dhs_32b_doorbell::entry           */
/* Register template referenced: elb_wa_csr::dhs_32b_doorbell::entry       */
#define ELB_WA_CSR_DHS_32B_DOORBELL_ENTRY_OFFSET 0x0
#define ELB_WA_CSR_DHS_32B_DOORBELL_ENTRY_BYTE_OFFSET 0x0
#define ELB_WA_CSR_DHS_32B_DOORBELL_ENTRY_READ_ACCESS 1
#define ELB_WA_CSR_DHS_32B_DOORBELL_ENTRY_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_32B_DOORBELL_ENTRY_READ_MASK 0xffffffff
#define ELB_WA_CSR_DHS_32B_DOORBELL_ENTRY_WRITE_MASK 0xffffffff

/* Register type: elb_wa_csr::dhs_32b_doorbell::entry                      */
/* Register template: elb_wa_csr::dhs_32b_doorbell::entry                  */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 174 */
/* Field member: elb_wa_csr::dhs_32b_doorbell::entry.qid                   */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WA_CSR_DHS_32B_DOORBELL_ENTRY_QID_MSB 31
#define ELB_WA_CSR_DHS_32B_DOORBELL_ENTRY_QID_LSB 16
#define ELB_WA_CSR_DHS_32B_DOORBELL_ENTRY_QID_WIDTH 16
#define ELB_WA_CSR_DHS_32B_DOORBELL_ENTRY_QID_READ_ACCESS 1
#define ELB_WA_CSR_DHS_32B_DOORBELL_ENTRY_QID_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_32B_DOORBELL_ENTRY_QID_FIELD_MASK 0xffff0000
#define ELB_WA_CSR_DHS_32B_DOORBELL_ENTRY_QID_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define ELB_WA_CSR_DHS_32B_DOORBELL_ENTRY_QID_SET(x) \
   (((x) << 16) & 0xffff0000)
#define ELB_WA_CSR_DHS_32B_DOORBELL_ENTRY_QID_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: elb_wa_csr::dhs_32b_doorbell::entry.index                 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WA_CSR_DHS_32B_DOORBELL_ENTRY_INDEX_MSB 15
#define ELB_WA_CSR_DHS_32B_DOORBELL_ENTRY_INDEX_LSB 0
#define ELB_WA_CSR_DHS_32B_DOORBELL_ENTRY_INDEX_WIDTH 16
#define ELB_WA_CSR_DHS_32B_DOORBELL_ENTRY_INDEX_READ_ACCESS 1
#define ELB_WA_CSR_DHS_32B_DOORBELL_ENTRY_INDEX_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_32B_DOORBELL_ENTRY_INDEX_FIELD_MASK 0x0000ffff
#define ELB_WA_CSR_DHS_32B_DOORBELL_ENTRY_INDEX_GET(x) ((x) & 0x0000ffff)
#define ELB_WA_CSR_DHS_32B_DOORBELL_ENTRY_INDEX_SET(x) ((x) & 0x0000ffff)
#define ELB_WA_CSR_DHS_32B_DOORBELL_ENTRY_INDEX_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Wide Memory type: elb_wa_csr::dhs_page4k_remap_db                       */
/* Wide Memory template: elb_wa_csr::dhs_page4k_remap_db                   */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 181 */
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_SIZE 0x200000
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_BYTE_SIZE 0x800000
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRIES 0x100000
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_MSB 63
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_LSB 0
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_WIDTH 64
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_MASK 0xffffffffffffffff
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_GET(x) ((x) & 0xffffffffffffffff)
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_SET(x) ((x) & 0xffffffffffffffff)
/* Wide Register member: elb_wa_csr::dhs_page4k_remap_db.entry             */
/* Wide Register type referenced: elb_wa_csr::dhs_page4k_remap_db::entry   */
/* Wide Register template referenced: elb_wa_csr::dhs_page4k_remap_db::entry */
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_OFFSET 0x0
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_BYTE_OFFSET 0x0
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_READ_ACCESS 1
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_WRITE_ACCESS 1
/* Register member: elb_wa_csr::dhs_page4k_remap_db::entry.entry_0_2       */
/* Register type referenced: elb_wa_csr::dhs_page4k_remap_db::entry::entry_0_2 */
/* Register template referenced: elb_wa_csr::dhs_page4k_remap_db::entry::entry_0_2 */
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_OFFSET 0x0
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_BYTE_OFFSET 0x0
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_READ_ACCESS 1
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_READ_MASK 0xffffffff
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_wa_csr::dhs_page4k_remap_db::entry.entry_1_2       */
/* Register type referenced: elb_wa_csr::dhs_page4k_remap_db::entry::entry_1_2 */
/* Register template referenced: elb_wa_csr::dhs_page4k_remap_db::entry::entry_1_2 */
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_1_2_OFFSET 0x1
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_1_2_BYTE_OFFSET 0x4
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_1_2_READ_ACCESS 1
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_1_2_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_1_2_READ_MASK 0xffffffff
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_1_2_WRITE_MASK 0xffffffff

/* Wide Register type: elb_wa_csr::dhs_page4k_remap_db::entry              */
/* Wide Register template: elb_wa_csr::dhs_page4k_remap_db::entry          */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 189 */
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_SIZE 0x1
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_BYTE_SIZE 0x8

/* Register type: elb_wa_csr::dhs_page4k_remap_db::entry::entry_0_2        */
/* Register template: elb_wa_csr::dhs_page4k_remap_db::entry::entry_0_2    */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 189 */
/* Field member: elb_wa_csr::dhs_page4k_remap_db::entry::entry_0_2.qid_7_0 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_QID_7_0_MSB 31
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_QID_7_0_LSB 24
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_QID_7_0_WIDTH 8
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_QID_7_0_READ_ACCESS 1
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_QID_7_0_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_QID_7_0_FIELD_MASK 0xff000000
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_QID_7_0_GET(x) \
   (((x) & 0xff000000) >> 24)
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_QID_7_0_SET(x) \
   (((x) << 24) & 0xff000000)
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_QID_7_0_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: elb_wa_csr::dhs_page4k_remap_db::entry::entry_0_2.rsvd    */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_RSVD_MSB 23
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_RSVD_LSB 19
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_RSVD_WIDTH 5
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_RSVD_READ_ACCESS 1
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_RSVD_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_RSVD_FIELD_MASK 0x00f80000
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_RSVD_GET(x) \
   (((x) & 0x00f80000) >> 19)
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_RSVD_SET(x) \
   (((x) << 19) & 0x00f80000)
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_RSVD_MODIFY(r, x) \
   ((((x) << 19) & 0x00f80000) | ((r) & 0xff07ffff))
/* Field member: elb_wa_csr::dhs_page4k_remap_db::entry::entry_0_2.ring    */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_RING_MSB 18
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_RING_LSB 16
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_RING_WIDTH 3
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_RING_READ_ACCESS 1
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_RING_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_RING_FIELD_MASK 0x00070000
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_RING_GET(x) \
   (((x) & 0x00070000) >> 16)
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_RING_SET(x) \
   (((x) << 16) & 0x00070000)
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_RING_MODIFY(r, x) \
   ((((x) << 16) & 0x00070000) | ((r) & 0xfff8ffff))
/* Field member: elb_wa_csr::dhs_page4k_remap_db::entry::entry_0_2.index   */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_INDEX_MSB 15
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_INDEX_LSB 0
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_INDEX_WIDTH 16
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_INDEX_READ_ACCESS 1
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_INDEX_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_INDEX_FIELD_MASK 0x0000ffff
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_INDEX_GET(x) \
   ((x) & 0x0000ffff)
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_INDEX_SET(x) \
   ((x) & 0x0000ffff)
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_0_2_INDEX_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_wa_csr::dhs_page4k_remap_db::entry::entry_1_2        */
/* Register template: elb_wa_csr::dhs_page4k_remap_db::entry::entry_1_2    */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 189 */
/* Field member: elb_wa_csr::dhs_page4k_remap_db::entry::entry_1_2.rsvd4pid */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_1_2_RSVD4PID_MSB 31
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_1_2_RSVD4PID_LSB 16
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_1_2_RSVD4PID_WIDTH 16
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_1_2_RSVD4PID_READ_ACCESS 1
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_1_2_RSVD4PID_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_1_2_RSVD4PID_FIELD_MASK 0xffff0000
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_1_2_RSVD4PID_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_1_2_RSVD4PID_SET(x) \
   (((x) << 16) & 0xffff0000)
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_1_2_RSVD4PID_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: elb_wa_csr::dhs_page4k_remap_db::entry::entry_1_2.qid_23_8 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_1_2_QID_23_8_MSB 15
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_1_2_QID_23_8_LSB 0
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_1_2_QID_23_8_WIDTH 16
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_1_2_QID_23_8_READ_ACCESS 1
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_1_2_QID_23_8_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_1_2_QID_23_8_FIELD_MASK 0x0000ffff
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_1_2_QID_23_8_GET(x) \
   ((x) & 0x0000ffff)
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_1_2_QID_23_8_SET(x) \
   ((x) & 0x0000ffff)
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_DB_ENTRY_ENTRY_1_2_QID_23_8_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Wide Memory type: elb_wa_csr::dhs_page4k_remap_tbl                      */
/* Wide Memory template: elb_wa_csr::dhs_page4k_remap_tbl                  */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 198 */
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_SIZE 0x2000
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_BYTE_SIZE 0x8000
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRIES 0x800
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_MSB 79
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_LSB 0
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_WIDTH 80
/* Wide Register member: elb_wa_csr::dhs_page4k_remap_tbl.entry            */
/* Wide Register type referenced: elb_wa_csr::dhs_page4k_remap_tbl::entry  */
/* Wide Register template referenced: elb_wa_csr::dhs_page4k_remap_tbl::entry */
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_OFFSET 0x0
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_BYTE_OFFSET 0x0
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_READ_ACCESS 1
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_WRITE_ACCESS 1
/* Register member: elb_wa_csr::dhs_page4k_remap_tbl::entry.entry_0_4      */
/* Register type referenced: elb_wa_csr::dhs_page4k_remap_tbl::entry::entry_0_4 */
/* Register template referenced: elb_wa_csr::dhs_page4k_remap_tbl::entry::entry_0_4 */
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_0_4_OFFSET 0x0
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_0_4_BYTE_OFFSET 0x0
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_0_4_READ_ACCESS 1
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_0_4_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_0_4_READ_MASK 0xffffffff
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_0_4_WRITE_MASK 0xffffffff
/* Register member: elb_wa_csr::dhs_page4k_remap_tbl::entry.entry_1_4      */
/* Register type referenced: elb_wa_csr::dhs_page4k_remap_tbl::entry::entry_1_4 */
/* Register template referenced: elb_wa_csr::dhs_page4k_remap_tbl::entry::entry_1_4 */
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_1_4_OFFSET 0x1
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_1_4_BYTE_OFFSET 0x4
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_1_4_READ_ACCESS 1
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_1_4_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_1_4_READ_MASK 0xffffffff
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_1_4_WRITE_MASK 0xffffffff
/* Register member: elb_wa_csr::dhs_page4k_remap_tbl::entry.entry_2_4      */
/* Register type referenced: elb_wa_csr::dhs_page4k_remap_tbl::entry::entry_2_4 */
/* Register template referenced: elb_wa_csr::dhs_page4k_remap_tbl::entry::entry_2_4 */
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_2_4_OFFSET 0x2
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_2_4_BYTE_OFFSET 0x8
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_2_4_READ_ACCESS 1
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_2_4_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_2_4_RESET_VALUE 0x00000000
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_2_4_RESET_MASK 0xffff0000
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_2_4_READ_MASK 0xffffffff
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_2_4_WRITE_MASK 0x0000ffff
/* Register member: elb_wa_csr::dhs_page4k_remap_tbl::entry.entry_3_4      */
/* Register type referenced: elb_wa_csr::dhs_page4k_remap_tbl::entry::entry_3_4 */
/* Register template referenced: elb_wa_csr::dhs_page4k_remap_tbl::entry::entry_3_4 */
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_3_4_OFFSET 0x3
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_3_4_BYTE_OFFSET 0xc
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_3_4_READ_ACCESS 1
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_3_4_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_3_4_RESET_VALUE 0x00000000
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_3_4_RESET_MASK 0xffffffff
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_3_4_READ_MASK 0xffffffff
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_3_4_WRITE_MASK 0x00000000

/* Wide Register type: elb_wa_csr::dhs_page4k_remap_tbl::entry             */
/* Wide Register template: elb_wa_csr::dhs_page4k_remap_tbl::entry         */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 206 */
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_SIZE 0x1
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_BYTE_SIZE 0x10

/* Register type: elb_wa_csr::dhs_page4k_remap_tbl::entry::entry_0_4       */
/* Register template: elb_wa_csr::dhs_page4k_remap_tbl::entry::entry_0_4   */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 206 */
/* Field member: elb_wa_csr::dhs_page4k_remap_tbl::entry::entry_0_4.upd_vec_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_0_4_UPD_VEC_31_0_MSB 31
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_0_4_UPD_VEC_31_0_LSB 0
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_0_4_UPD_VEC_31_0_WIDTH 32
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_0_4_UPD_VEC_31_0_READ_ACCESS 1
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_0_4_UPD_VEC_31_0_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_0_4_UPD_VEC_31_0_FIELD_MASK 0xffffffff
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_0_4_UPD_VEC_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_0_4_UPD_VEC_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_0_4_UPD_VEC_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_wa_csr::dhs_page4k_remap_tbl::entry::entry_1_4       */
/* Register template: elb_wa_csr::dhs_page4k_remap_tbl::entry::entry_1_4   */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 206 */
/* Field member: elb_wa_csr::dhs_page4k_remap_tbl::entry::entry_1_4.pid_12_0 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_1_4_PID_12_0_MSB 31
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_1_4_PID_12_0_LSB 19
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_1_4_PID_12_0_WIDTH 13
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_1_4_PID_12_0_READ_ACCESS 1
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_1_4_PID_12_0_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_1_4_PID_12_0_FIELD_MASK 0xfff80000
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_1_4_PID_12_0_GET(x) \
   (((x) & 0xfff80000) >> 19)
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_1_4_PID_12_0_SET(x) \
   (((x) << 19) & 0xfff80000)
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_1_4_PID_12_0_MODIFY(r, x) \
   ((((x) << 19) & 0xfff80000) | ((r) & 0x0007ffff))
/* Field member: elb_wa_csr::dhs_page4k_remap_tbl::entry::entry_1_4.lif    */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_1_4_LIF_MSB 18
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_1_4_LIF_LSB 8
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_1_4_LIF_WIDTH 11
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_1_4_LIF_READ_ACCESS 1
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_1_4_LIF_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_1_4_LIF_FIELD_MASK 0x0007ff00
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_1_4_LIF_GET(x) \
   (((x) & 0x0007ff00) >> 8)
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_1_4_LIF_SET(x) \
   (((x) << 8) & 0x0007ff00)
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_1_4_LIF_MODIFY(r, x) \
   ((((x) << 8) & 0x0007ff00) | ((r) & 0xfff800ff))
/* Field member: elb_wa_csr::dhs_page4k_remap_tbl::entry::entry_1_4.upd_vec_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_1_4_UPD_VEC_39_32_MSB 7
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_1_4_UPD_VEC_39_32_LSB 0
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_1_4_UPD_VEC_39_32_WIDTH 8
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_1_4_UPD_VEC_39_32_READ_ACCESS 1
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_1_4_UPD_VEC_39_32_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_1_4_UPD_VEC_39_32_FIELD_MASK 0x000000ff
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_1_4_UPD_VEC_39_32_GET(x) \
   ((x) & 0x000000ff)
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_1_4_UPD_VEC_39_32_SET(x) \
   ((x) & 0x000000ff)
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_1_4_UPD_VEC_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: elb_wa_csr::dhs_page4k_remap_tbl::entry::entry_2_4       */
/* Register template: elb_wa_csr::dhs_page4k_remap_tbl::entry::entry_2_4   */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 206 */
/* Field member: elb_wa_csr::dhs_page4k_remap_tbl::entry::entry_2_4.ecc    */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_2_4_ECC_MSB 15
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_2_4_ECC_LSB 8
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_2_4_ECC_WIDTH 8
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_2_4_ECC_READ_ACCESS 1
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_2_4_ECC_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_2_4_ECC_FIELD_MASK 0x0000ff00
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_2_4_ECC_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_2_4_ECC_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_2_4_ECC_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: elb_wa_csr::dhs_page4k_remap_tbl::entry::entry_2_4.rsvd   */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_2_4_RSVD_MSB 7
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_2_4_RSVD_LSB 3
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_2_4_RSVD_WIDTH 5
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_2_4_RSVD_READ_ACCESS 1
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_2_4_RSVD_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_2_4_RSVD_FIELD_MASK 0x000000f8
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_2_4_RSVD_GET(x) \
   (((x) & 0x000000f8) >> 3)
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_2_4_RSVD_SET(x) \
   (((x) << 3) & 0x000000f8)
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_2_4_RSVD_MODIFY(r, x) \
   ((((x) << 3) & 0x000000f8) | ((r) & 0xffffff07))
/* Field member: elb_wa_csr::dhs_page4k_remap_tbl::entry::entry_2_4.pid_15_13 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_2_4_PID_15_13_MSB 2
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_2_4_PID_15_13_LSB 0
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_2_4_PID_15_13_WIDTH 3
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_2_4_PID_15_13_READ_ACCESS 1
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_2_4_PID_15_13_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_2_4_PID_15_13_FIELD_MASK 0x00000007
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_2_4_PID_15_13_GET(x) \
   ((x) & 0x00000007)
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_2_4_PID_15_13_SET(x) \
   ((x) & 0x00000007)
#define ELB_WA_CSR_DHS_PAGE4K_REMAP_TBL_ENTRY_ENTRY_2_4_PID_15_13_MODIFY(r, x) \
   (((x) & 0x00000007) | ((r) & 0xfffffff8))

/* Register type: elb_wa_csr::dhs_page4k_remap_tbl::entry::entry_3_4       */
/* Register template: elb_wa_csr::dhs_page4k_remap_tbl::entry::entry_3_4   */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 206 */

/* Register type: elb_wa_csr::cfg_wa_axi                                   */
/* Register template: elb_wa_csr::cfg_wa_axi                               */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 215 */
/* Field member: elb_wa_csr::cfg_wa_axi.wqe_embd_ff_thres                  */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_WA_CSR_CFG_WA_AXI_WQE_EMBD_FF_THRES_MSB 21
#define ELB_WA_CSR_CFG_WA_AXI_WQE_EMBD_FF_THRES_LSB 17
#define ELB_WA_CSR_CFG_WA_AXI_WQE_EMBD_FF_THRES_WIDTH 5
#define ELB_WA_CSR_CFG_WA_AXI_WQE_EMBD_FF_THRES_READ_ACCESS 1
#define ELB_WA_CSR_CFG_WA_AXI_WQE_EMBD_FF_THRES_WRITE_ACCESS 1
#define ELB_WA_CSR_CFG_WA_AXI_WQE_EMBD_FF_THRES_RESET 0x15
#define ELB_WA_CSR_CFG_WA_AXI_WQE_EMBD_FF_THRES_FIELD_MASK 0x003e0000
#define ELB_WA_CSR_CFG_WA_AXI_WQE_EMBD_FF_THRES_GET(x) \
   (((x) & 0x003e0000) >> 17)
#define ELB_WA_CSR_CFG_WA_AXI_WQE_EMBD_FF_THRES_SET(x) \
   (((x) << 17) & 0x003e0000)
#define ELB_WA_CSR_CFG_WA_AXI_WQE_EMBD_FF_THRES_MODIFY(r, x) \
   ((((x) << 17) & 0x003e0000) | ((r) & 0xffc1ffff))
/* Field member: elb_wa_csr::cfg_wa_axi.lat_w_ready_stall                  */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_WA_CSR_CFG_WA_AXI_LAT_W_READY_STALL_MSB 16
#define ELB_WA_CSR_CFG_WA_AXI_LAT_W_READY_STALL_LSB 16
#define ELB_WA_CSR_CFG_WA_AXI_LAT_W_READY_STALL_WIDTH 1
#define ELB_WA_CSR_CFG_WA_AXI_LAT_W_READY_STALL_READ_ACCESS 1
#define ELB_WA_CSR_CFG_WA_AXI_LAT_W_READY_STALL_WRITE_ACCESS 1
#define ELB_WA_CSR_CFG_WA_AXI_LAT_W_READY_STALL_RESET 0x1
#define ELB_WA_CSR_CFG_WA_AXI_LAT_W_READY_STALL_FIELD_MASK 0x00010000
#define ELB_WA_CSR_CFG_WA_AXI_LAT_W_READY_STALL_GET(x) \
   (((x) & 0x00010000) >> 16)
#define ELB_WA_CSR_CFG_WA_AXI_LAT_W_READY_STALL_SET(x) \
   (((x) << 16) & 0x00010000)
#define ELB_WA_CSR_CFG_WA_AXI_LAT_W_READY_STALL_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: elb_wa_csr::cfg_wa_axi.wqe_num_ids                        */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_WA_CSR_CFG_WA_AXI_WQE_NUM_IDS_MSB 15
#define ELB_WA_CSR_CFG_WA_AXI_WQE_NUM_IDS_LSB 8
#define ELB_WA_CSR_CFG_WA_AXI_WQE_NUM_IDS_WIDTH 8
#define ELB_WA_CSR_CFG_WA_AXI_WQE_NUM_IDS_READ_ACCESS 1
#define ELB_WA_CSR_CFG_WA_AXI_WQE_NUM_IDS_WRITE_ACCESS 1
#define ELB_WA_CSR_CFG_WA_AXI_WQE_NUM_IDS_RESET 0x40
#define ELB_WA_CSR_CFG_WA_AXI_WQE_NUM_IDS_FIELD_MASK 0x0000ff00
#define ELB_WA_CSR_CFG_WA_AXI_WQE_NUM_IDS_GET(x) (((x) & 0x0000ff00) >> 8)
#define ELB_WA_CSR_CFG_WA_AXI_WQE_NUM_IDS_SET(x) (((x) << 8) & 0x0000ff00)
#define ELB_WA_CSR_CFG_WA_AXI_WQE_NUM_IDS_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: elb_wa_csr::cfg_wa_axi.db_num_ids                         */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_WA_CSR_CFG_WA_AXI_DB_NUM_IDS_MSB 7
#define ELB_WA_CSR_CFG_WA_AXI_DB_NUM_IDS_LSB 0
#define ELB_WA_CSR_CFG_WA_AXI_DB_NUM_IDS_WIDTH 8
#define ELB_WA_CSR_CFG_WA_AXI_DB_NUM_IDS_READ_ACCESS 1
#define ELB_WA_CSR_CFG_WA_AXI_DB_NUM_IDS_WRITE_ACCESS 1
#define ELB_WA_CSR_CFG_WA_AXI_DB_NUM_IDS_RESET 0x40
#define ELB_WA_CSR_CFG_WA_AXI_DB_NUM_IDS_FIELD_MASK 0x000000ff
#define ELB_WA_CSR_CFG_WA_AXI_DB_NUM_IDS_GET(x) ((x) & 0x000000ff)
#define ELB_WA_CSR_CFG_WA_AXI_DB_NUM_IDS_SET(x) ((x) & 0x000000ff)
#define ELB_WA_CSR_CFG_WA_AXI_DB_NUM_IDS_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: elb_wa_csr::cfg_wa_sched_hint                            */
/* Register template: elb_wa_csr::cfg_wa_sched_hint                        */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 224 */
/* Field member: elb_wa_csr::cfg_wa_sched_hint.enable_src_mask             */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_WA_CSR_CFG_WA_SCHED_HINT_ENABLE_SRC_MASK_MSB 4
#define ELB_WA_CSR_CFG_WA_SCHED_HINT_ENABLE_SRC_MASK_LSB 0
#define ELB_WA_CSR_CFG_WA_SCHED_HINT_ENABLE_SRC_MASK_WIDTH 5
#define ELB_WA_CSR_CFG_WA_SCHED_HINT_ENABLE_SRC_MASK_READ_ACCESS 1
#define ELB_WA_CSR_CFG_WA_SCHED_HINT_ENABLE_SRC_MASK_WRITE_ACCESS 1
#define ELB_WA_CSR_CFG_WA_SCHED_HINT_ENABLE_SRC_MASK_RESET 0x00
#define ELB_WA_CSR_CFG_WA_SCHED_HINT_ENABLE_SRC_MASK_FIELD_MASK 0x0000001f
#define ELB_WA_CSR_CFG_WA_SCHED_HINT_ENABLE_SRC_MASK_GET(x) \
   ((x) & 0x0000001f)
#define ELB_WA_CSR_CFG_WA_SCHED_HINT_ENABLE_SRC_MASK_SET(x) \
   ((x) & 0x0000001f)
#define ELB_WA_CSR_CFG_WA_SCHED_HINT_ENABLE_SRC_MASK_MODIFY(r, x) \
   (((x) & 0x0000001f) | ((r) & 0xffffffe0))

/* Register type: elb_wa_csr::cfg_wa_merge                                 */
/* Register template: elb_wa_csr::cfg_wa_merge                             */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 230 */
/* Field member: elb_wa_csr::cfg_wa_merge.wqe_db_merge_pagemask            */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_WA_CSR_CFG_WA_MERGE_WQE_DB_MERGE_PAGEMASK_MSB 24
#define ELB_WA_CSR_CFG_WA_MERGE_WQE_DB_MERGE_PAGEMASK_LSB 3
#define ELB_WA_CSR_CFG_WA_MERGE_WQE_DB_MERGE_PAGEMASK_WIDTH 22
#define ELB_WA_CSR_CFG_WA_MERGE_WQE_DB_MERGE_PAGEMASK_READ_ACCESS 1
#define ELB_WA_CSR_CFG_WA_MERGE_WQE_DB_MERGE_PAGEMASK_WRITE_ACCESS 1
#define ELB_WA_CSR_CFG_WA_MERGE_WQE_DB_MERGE_PAGEMASK_RESET 0x3ff000
#define ELB_WA_CSR_CFG_WA_MERGE_WQE_DB_MERGE_PAGEMASK_FIELD_MASK 0x01fffff8
#define ELB_WA_CSR_CFG_WA_MERGE_WQE_DB_MERGE_PAGEMASK_GET(x) \
   (((x) & 0x01fffff8) >> 3)
#define ELB_WA_CSR_CFG_WA_MERGE_WQE_DB_MERGE_PAGEMASK_SET(x) \
   (((x) << 3) & 0x01fffff8)
#define ELB_WA_CSR_CFG_WA_MERGE_WQE_DB_MERGE_PAGEMASK_MODIFY(r, x) \
   ((((x) << 3) & 0x01fffff8) | ((r) & 0xfe000007))
/* Field member: elb_wa_csr::cfg_wa_merge.wqe_db_merge_en                  */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_WA_CSR_CFG_WA_MERGE_WQE_DB_MERGE_EN_MSB 2
#define ELB_WA_CSR_CFG_WA_MERGE_WQE_DB_MERGE_EN_LSB 2
#define ELB_WA_CSR_CFG_WA_MERGE_WQE_DB_MERGE_EN_WIDTH 1
#define ELB_WA_CSR_CFG_WA_MERGE_WQE_DB_MERGE_EN_READ_ACCESS 1
#define ELB_WA_CSR_CFG_WA_MERGE_WQE_DB_MERGE_EN_WRITE_ACCESS 1
#define ELB_WA_CSR_CFG_WA_MERGE_WQE_DB_MERGE_EN_RESET 0x1
#define ELB_WA_CSR_CFG_WA_MERGE_WQE_DB_MERGE_EN_FIELD_MASK 0x00000004
#define ELB_WA_CSR_CFG_WA_MERGE_WQE_DB_MERGE_EN_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_WA_CSR_CFG_WA_MERGE_WQE_DB_MERGE_EN_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_WA_CSR_CFG_WA_MERGE_WQE_DB_MERGE_EN_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_wa_csr::cfg_wa_merge.pre_axi_read_en                  */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_WA_CSR_CFG_WA_MERGE_PRE_AXI_READ_EN_MSB 1
#define ELB_WA_CSR_CFG_WA_MERGE_PRE_AXI_READ_EN_LSB 1
#define ELB_WA_CSR_CFG_WA_MERGE_PRE_AXI_READ_EN_WIDTH 1
#define ELB_WA_CSR_CFG_WA_MERGE_PRE_AXI_READ_EN_READ_ACCESS 1
#define ELB_WA_CSR_CFG_WA_MERGE_PRE_AXI_READ_EN_WRITE_ACCESS 1
#define ELB_WA_CSR_CFG_WA_MERGE_PRE_AXI_READ_EN_RESET 0x1
#define ELB_WA_CSR_CFG_WA_MERGE_PRE_AXI_READ_EN_FIELD_MASK 0x00000002
#define ELB_WA_CSR_CFG_WA_MERGE_PRE_AXI_READ_EN_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_WA_CSR_CFG_WA_MERGE_PRE_AXI_READ_EN_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_WA_CSR_CFG_WA_MERGE_PRE_AXI_READ_EN_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_wa_csr::cfg_wa_merge.inflight_en                      */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_WA_CSR_CFG_WA_MERGE_INFLIGHT_EN_MSB 0
#define ELB_WA_CSR_CFG_WA_MERGE_INFLIGHT_EN_LSB 0
#define ELB_WA_CSR_CFG_WA_MERGE_INFLIGHT_EN_WIDTH 1
#define ELB_WA_CSR_CFG_WA_MERGE_INFLIGHT_EN_READ_ACCESS 1
#define ELB_WA_CSR_CFG_WA_MERGE_INFLIGHT_EN_WRITE_ACCESS 1
#define ELB_WA_CSR_CFG_WA_MERGE_INFLIGHT_EN_RESET 0x1
#define ELB_WA_CSR_CFG_WA_MERGE_INFLIGHT_EN_FIELD_MASK 0x00000001
#define ELB_WA_CSR_CFG_WA_MERGE_INFLIGHT_EN_GET(x) ((x) & 0x00000001)
#define ELB_WA_CSR_CFG_WA_MERGE_INFLIGHT_EN_SET(x) ((x) & 0x00000001)
#define ELB_WA_CSR_CFG_WA_MERGE_INFLIGHT_EN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_wa_csr::sta_wa_axi                                   */
/* Register template: elb_wa_csr::sta_wa_axi                               */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 239 */
/* Field member: elb_wa_csr::sta_wa_axi.wqe_num_ids                        */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_WA_CSR_STA_WA_AXI_WQE_NUM_IDS_MSB 15
#define ELB_WA_CSR_STA_WA_AXI_WQE_NUM_IDS_LSB 8
#define ELB_WA_CSR_STA_WA_AXI_WQE_NUM_IDS_WIDTH 8
#define ELB_WA_CSR_STA_WA_AXI_WQE_NUM_IDS_READ_ACCESS 1
#define ELB_WA_CSR_STA_WA_AXI_WQE_NUM_IDS_WRITE_ACCESS 0
#define ELB_WA_CSR_STA_WA_AXI_WQE_NUM_IDS_FIELD_MASK 0x0000ff00
#define ELB_WA_CSR_STA_WA_AXI_WQE_NUM_IDS_GET(x) (((x) & 0x0000ff00) >> 8)
#define ELB_WA_CSR_STA_WA_AXI_WQE_NUM_IDS_SET(x) (((x) << 8) & 0x0000ff00)
#define ELB_WA_CSR_STA_WA_AXI_WQE_NUM_IDS_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: elb_wa_csr::sta_wa_axi.db_num_ids                         */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_WA_CSR_STA_WA_AXI_DB_NUM_IDS_MSB 7
#define ELB_WA_CSR_STA_WA_AXI_DB_NUM_IDS_LSB 0
#define ELB_WA_CSR_STA_WA_AXI_DB_NUM_IDS_WIDTH 8
#define ELB_WA_CSR_STA_WA_AXI_DB_NUM_IDS_READ_ACCESS 1
#define ELB_WA_CSR_STA_WA_AXI_DB_NUM_IDS_WRITE_ACCESS 0
#define ELB_WA_CSR_STA_WA_AXI_DB_NUM_IDS_FIELD_MASK 0x000000ff
#define ELB_WA_CSR_STA_WA_AXI_DB_NUM_IDS_GET(x) ((x) & 0x000000ff)
#define ELB_WA_CSR_STA_WA_AXI_DB_NUM_IDS_SET(x) ((x) & 0x000000ff)
#define ELB_WA_CSR_STA_WA_AXI_DB_NUM_IDS_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: elb_wa_csr::sat_wa_host_access_err                       */
/* Register template: elb_wa_csr::sat_wa_host_access_err                   */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 245 */
/* Field member: elb_wa_csr::sat_wa_host_access_err.cnt                    */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 182 */
#define ELB_WA_CSR_SAT_WA_HOST_ACCESS_ERR_CNT_MSB 15
#define ELB_WA_CSR_SAT_WA_HOST_ACCESS_ERR_CNT_LSB 0
#define ELB_WA_CSR_SAT_WA_HOST_ACCESS_ERR_CNT_WIDTH 16
#define ELB_WA_CSR_SAT_WA_HOST_ACCESS_ERR_CNT_READ_ACCESS 1
#define ELB_WA_CSR_SAT_WA_HOST_ACCESS_ERR_CNT_WRITE_ACCESS 1
#define ELB_WA_CSR_SAT_WA_HOST_ACCESS_ERR_CNT_RESET 0x0000
#define ELB_WA_CSR_SAT_WA_HOST_ACCESS_ERR_CNT_FIELD_MASK 0x0000ffff
#define ELB_WA_CSR_SAT_WA_HOST_ACCESS_ERR_CNT_GET(x) ((x) & 0x0000ffff)
#define ELB_WA_CSR_SAT_WA_HOST_ACCESS_ERR_CNT_SET(x) ((x) & 0x0000ffff)
#define ELB_WA_CSR_SAT_WA_HOST_ACCESS_ERR_CNT_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_wa_csr::sat_wa_ring_access_err                       */
/* Register template: elb_wa_csr::sat_wa_ring_access_err                   */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 250 */
/* Field member: elb_wa_csr::sat_wa_ring_access_err.cnt                    */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 182 */
#define ELB_WA_CSR_SAT_WA_RING_ACCESS_ERR_CNT_MSB 15
#define ELB_WA_CSR_SAT_WA_RING_ACCESS_ERR_CNT_LSB 0
#define ELB_WA_CSR_SAT_WA_RING_ACCESS_ERR_CNT_WIDTH 16
#define ELB_WA_CSR_SAT_WA_RING_ACCESS_ERR_CNT_READ_ACCESS 1
#define ELB_WA_CSR_SAT_WA_RING_ACCESS_ERR_CNT_WRITE_ACCESS 1
#define ELB_WA_CSR_SAT_WA_RING_ACCESS_ERR_CNT_RESET 0x0000
#define ELB_WA_CSR_SAT_WA_RING_ACCESS_ERR_CNT_FIELD_MASK 0x0000ffff
#define ELB_WA_CSR_SAT_WA_RING_ACCESS_ERR_CNT_GET(x) ((x) & 0x0000ffff)
#define ELB_WA_CSR_SAT_WA_RING_ACCESS_ERR_CNT_SET(x) ((x) & 0x0000ffff)
#define ELB_WA_CSR_SAT_WA_RING_ACCESS_ERR_CNT_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_wa_csr::sat_wa_qaddr_cam_conflict                    */
/* Register template: elb_wa_csr::sat_wa_qaddr_cam_conflict                */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 255 */
/* Field member: elb_wa_csr::sat_wa_qaddr_cam_conflict.cnt                 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 182 */
#define ELB_WA_CSR_SAT_WA_QADDR_CAM_CONFLICT_CNT_MSB 31
#define ELB_WA_CSR_SAT_WA_QADDR_CAM_CONFLICT_CNT_LSB 0
#define ELB_WA_CSR_SAT_WA_QADDR_CAM_CONFLICT_CNT_WIDTH 32
#define ELB_WA_CSR_SAT_WA_QADDR_CAM_CONFLICT_CNT_READ_ACCESS 1
#define ELB_WA_CSR_SAT_WA_QADDR_CAM_CONFLICT_CNT_WRITE_ACCESS 1
#define ELB_WA_CSR_SAT_WA_QADDR_CAM_CONFLICT_CNT_RESET 0x00000000
#define ELB_WA_CSR_SAT_WA_QADDR_CAM_CONFLICT_CNT_FIELD_MASK 0xffffffff
#define ELB_WA_CSR_SAT_WA_QADDR_CAM_CONFLICT_CNT_GET(x) ((x) & 0xffffffff)
#define ELB_WA_CSR_SAT_WA_QADDR_CAM_CONFLICT_CNT_SET(x) ((x) & 0xffffffff)
#define ELB_WA_CSR_SAT_WA_QADDR_CAM_CONFLICT_CNT_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_wa_csr::sat_wa_merged_inflight                       */
/* Register template: elb_wa_csr::sat_wa_merged_inflight                   */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 260 */
/* Field member: elb_wa_csr::sat_wa_merged_inflight.cnt                    */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 182 */
#define ELB_WA_CSR_SAT_WA_MERGED_INFLIGHT_CNT_MSB 31
#define ELB_WA_CSR_SAT_WA_MERGED_INFLIGHT_CNT_LSB 0
#define ELB_WA_CSR_SAT_WA_MERGED_INFLIGHT_CNT_WIDTH 32
#define ELB_WA_CSR_SAT_WA_MERGED_INFLIGHT_CNT_READ_ACCESS 1
#define ELB_WA_CSR_SAT_WA_MERGED_INFLIGHT_CNT_WRITE_ACCESS 1
#define ELB_WA_CSR_SAT_WA_MERGED_INFLIGHT_CNT_RESET 0x00000000
#define ELB_WA_CSR_SAT_WA_MERGED_INFLIGHT_CNT_FIELD_MASK 0xffffffff
#define ELB_WA_CSR_SAT_WA_MERGED_INFLIGHT_CNT_GET(x) ((x) & 0xffffffff)
#define ELB_WA_CSR_SAT_WA_MERGED_INFLIGHT_CNT_SET(x) ((x) & 0xffffffff)
#define ELB_WA_CSR_SAT_WA_MERGED_INFLIGHT_CNT_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: elb_wa_csr::sat_wa_merged_pre_axi_read                   */
/* Register template: elb_wa_csr::sat_wa_merged_pre_axi_read               */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 265 */
/* Field member: elb_wa_csr::sat_wa_merged_pre_axi_read.cnt                */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 182 */
#define ELB_WA_CSR_SAT_WA_MERGED_PRE_AXI_READ_CNT_MSB 31
#define ELB_WA_CSR_SAT_WA_MERGED_PRE_AXI_READ_CNT_LSB 0
#define ELB_WA_CSR_SAT_WA_MERGED_PRE_AXI_READ_CNT_WIDTH 32
#define ELB_WA_CSR_SAT_WA_MERGED_PRE_AXI_READ_CNT_READ_ACCESS 1
#define ELB_WA_CSR_SAT_WA_MERGED_PRE_AXI_READ_CNT_WRITE_ACCESS 1
#define ELB_WA_CSR_SAT_WA_MERGED_PRE_AXI_READ_CNT_RESET 0x00000000
#define ELB_WA_CSR_SAT_WA_MERGED_PRE_AXI_READ_CNT_FIELD_MASK 0xffffffff
#define ELB_WA_CSR_SAT_WA_MERGED_PRE_AXI_READ_CNT_GET(x) ((x) & 0xffffffff)
#define ELB_WA_CSR_SAT_WA_MERGED_PRE_AXI_READ_CNT_SET(x) ((x) & 0xffffffff)
#define ELB_WA_CSR_SAT_WA_MERGED_PRE_AXI_READ_CNT_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_wa_csr::sat_wa_qid_overflow                          */
/* Register template: elb_wa_csr::sat_wa_qid_overflow                      */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 270 */
/* Field member: elb_wa_csr::sat_wa_qid_overflow.cnt                       */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 182 */
#define ELB_WA_CSR_SAT_WA_QID_OVERFLOW_CNT_MSB 15
#define ELB_WA_CSR_SAT_WA_QID_OVERFLOW_CNT_LSB 0
#define ELB_WA_CSR_SAT_WA_QID_OVERFLOW_CNT_WIDTH 16
#define ELB_WA_CSR_SAT_WA_QID_OVERFLOW_CNT_READ_ACCESS 1
#define ELB_WA_CSR_SAT_WA_QID_OVERFLOW_CNT_WRITE_ACCESS 1
#define ELB_WA_CSR_SAT_WA_QID_OVERFLOW_CNT_RESET 0x0000
#define ELB_WA_CSR_SAT_WA_QID_OVERFLOW_CNT_FIELD_MASK 0x0000ffff
#define ELB_WA_CSR_SAT_WA_QID_OVERFLOW_CNT_GET(x) ((x) & 0x0000ffff)
#define ELB_WA_CSR_SAT_WA_QID_OVERFLOW_CNT_SET(x) ((x) & 0x0000ffff)
#define ELB_WA_CSR_SAT_WA_QID_OVERFLOW_CNT_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_wa_csr::sat_wa_pid_chkfail                           */
/* Register template: elb_wa_csr::sat_wa_pid_chkfail                       */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 275 */
/* Field member: elb_wa_csr::sat_wa_pid_chkfail.cnt                        */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 182 */
#define ELB_WA_CSR_SAT_WA_PID_CHKFAIL_CNT_MSB 15
#define ELB_WA_CSR_SAT_WA_PID_CHKFAIL_CNT_LSB 0
#define ELB_WA_CSR_SAT_WA_PID_CHKFAIL_CNT_WIDTH 16
#define ELB_WA_CSR_SAT_WA_PID_CHKFAIL_CNT_READ_ACCESS 1
#define ELB_WA_CSR_SAT_WA_PID_CHKFAIL_CNT_WRITE_ACCESS 1
#define ELB_WA_CSR_SAT_WA_PID_CHKFAIL_CNT_RESET 0x0000
#define ELB_WA_CSR_SAT_WA_PID_CHKFAIL_CNT_FIELD_MASK 0x0000ffff
#define ELB_WA_CSR_SAT_WA_PID_CHKFAIL_CNT_GET(x) ((x) & 0x0000ffff)
#define ELB_WA_CSR_SAT_WA_PID_CHKFAIL_CNT_SET(x) ((x) & 0x0000ffff)
#define ELB_WA_CSR_SAT_WA_PID_CHKFAIL_CNT_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_wa_csr::sat_wa_wqe_db_ringaddr_chkfail               */
/* Register template: elb_wa_csr::sat_wa_wqe_db_ringaddr_chkfail           */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 280 */
/* Field member: elb_wa_csr::sat_wa_wqe_db_ringaddr_chkfail.cnt            */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 182 */
#define ELB_WA_CSR_SAT_WA_WQE_DB_RINGADDR_CHKFAIL_CNT_MSB 15
#define ELB_WA_CSR_SAT_WA_WQE_DB_RINGADDR_CHKFAIL_CNT_LSB 0
#define ELB_WA_CSR_SAT_WA_WQE_DB_RINGADDR_CHKFAIL_CNT_WIDTH 16
#define ELB_WA_CSR_SAT_WA_WQE_DB_RINGADDR_CHKFAIL_CNT_READ_ACCESS 1
#define ELB_WA_CSR_SAT_WA_WQE_DB_RINGADDR_CHKFAIL_CNT_WRITE_ACCESS 1
#define ELB_WA_CSR_SAT_WA_WQE_DB_RINGADDR_CHKFAIL_CNT_RESET 0x0000
#define ELB_WA_CSR_SAT_WA_WQE_DB_RINGADDR_CHKFAIL_CNT_FIELD_MASK 0x0000ffff
#define ELB_WA_CSR_SAT_WA_WQE_DB_RINGADDR_CHKFAIL_CNT_GET(x) \
   ((x) & 0x0000ffff)
#define ELB_WA_CSR_SAT_WA_WQE_DB_RINGADDR_CHKFAIL_CNT_SET(x) \
   ((x) & 0x0000ffff)
#define ELB_WA_CSR_SAT_WA_WQE_DB_RINGADDR_CHKFAIL_CNT_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_wa_csr::sat_wa_wqe_db_wqesize_chkfail                */
/* Register template: elb_wa_csr::sat_wa_wqe_db_wqesize_chkfail            */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 285 */
/* Field member: elb_wa_csr::sat_wa_wqe_db_wqesize_chkfail.cnt             */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 182 */
#define ELB_WA_CSR_SAT_WA_WQE_DB_WQESIZE_CHKFAIL_CNT_MSB 15
#define ELB_WA_CSR_SAT_WA_WQE_DB_WQESIZE_CHKFAIL_CNT_LSB 0
#define ELB_WA_CSR_SAT_WA_WQE_DB_WQESIZE_CHKFAIL_CNT_WIDTH 16
#define ELB_WA_CSR_SAT_WA_WQE_DB_WQESIZE_CHKFAIL_CNT_READ_ACCESS 1
#define ELB_WA_CSR_SAT_WA_WQE_DB_WQESIZE_CHKFAIL_CNT_WRITE_ACCESS 1
#define ELB_WA_CSR_SAT_WA_WQE_DB_WQESIZE_CHKFAIL_CNT_RESET 0x0000
#define ELB_WA_CSR_SAT_WA_WQE_DB_WQESIZE_CHKFAIL_CNT_FIELD_MASK 0x0000ffff
#define ELB_WA_CSR_SAT_WA_WQE_DB_WQESIZE_CHKFAIL_CNT_GET(x) \
   ((x) & 0x0000ffff)
#define ELB_WA_CSR_SAT_WA_WQE_DB_WQESIZE_CHKFAIL_CNT_SET(x) \
   ((x) & 0x0000ffff)
#define ELB_WA_CSR_SAT_WA_WQE_DB_WQESIZE_CHKFAIL_CNT_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_wa_csr::sat_wa_wqe_db_upd_chkfail                    */
/* Register template: elb_wa_csr::sat_wa_wqe_db_upd_chkfail                */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 290 */
/* Field member: elb_wa_csr::sat_wa_wqe_db_upd_chkfail.cnt                 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 182 */
#define ELB_WA_CSR_SAT_WA_WQE_DB_UPD_CHKFAIL_CNT_MSB 15
#define ELB_WA_CSR_SAT_WA_WQE_DB_UPD_CHKFAIL_CNT_LSB 0
#define ELB_WA_CSR_SAT_WA_WQE_DB_UPD_CHKFAIL_CNT_WIDTH 16
#define ELB_WA_CSR_SAT_WA_WQE_DB_UPD_CHKFAIL_CNT_READ_ACCESS 1
#define ELB_WA_CSR_SAT_WA_WQE_DB_UPD_CHKFAIL_CNT_WRITE_ACCESS 1
#define ELB_WA_CSR_SAT_WA_WQE_DB_UPD_CHKFAIL_CNT_RESET 0x0000
#define ELB_WA_CSR_SAT_WA_WQE_DB_UPD_CHKFAIL_CNT_FIELD_MASK 0x0000ffff
#define ELB_WA_CSR_SAT_WA_WQE_DB_UPD_CHKFAIL_CNT_GET(x) ((x) & 0x0000ffff)
#define ELB_WA_CSR_SAT_WA_WQE_DB_UPD_CHKFAIL_CNT_SET(x) ((x) & 0x0000ffff)
#define ELB_WA_CSR_SAT_WA_WQE_DB_UPD_CHKFAIL_CNT_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_wa_csr::sat_wa_axi_err                               */
/* Register template: elb_wa_csr::sat_wa_axi_err                           */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 295 */
/* Field member: elb_wa_csr::sat_wa_axi_err.wqe_bresp                      */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 182 */
#define ELB_WA_CSR_SAT_WA_AXI_ERR_WQE_BRESP_MSB 23
#define ELB_WA_CSR_SAT_WA_AXI_ERR_WQE_BRESP_LSB 16
#define ELB_WA_CSR_SAT_WA_AXI_ERR_WQE_BRESP_WIDTH 8
#define ELB_WA_CSR_SAT_WA_AXI_ERR_WQE_BRESP_READ_ACCESS 1
#define ELB_WA_CSR_SAT_WA_AXI_ERR_WQE_BRESP_WRITE_ACCESS 1
#define ELB_WA_CSR_SAT_WA_AXI_ERR_WQE_BRESP_RESET 0x00
#define ELB_WA_CSR_SAT_WA_AXI_ERR_WQE_BRESP_FIELD_MASK 0x00ff0000
#define ELB_WA_CSR_SAT_WA_AXI_ERR_WQE_BRESP_GET(x) (((x) & 0x00ff0000) >> 16)
#define ELB_WA_CSR_SAT_WA_AXI_ERR_WQE_BRESP_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define ELB_WA_CSR_SAT_WA_AXI_ERR_WQE_BRESP_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: elb_wa_csr::sat_wa_axi_err.bresp                          */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 182 */
#define ELB_WA_CSR_SAT_WA_AXI_ERR_BRESP_MSB 15
#define ELB_WA_CSR_SAT_WA_AXI_ERR_BRESP_LSB 8
#define ELB_WA_CSR_SAT_WA_AXI_ERR_BRESP_WIDTH 8
#define ELB_WA_CSR_SAT_WA_AXI_ERR_BRESP_READ_ACCESS 1
#define ELB_WA_CSR_SAT_WA_AXI_ERR_BRESP_WRITE_ACCESS 1
#define ELB_WA_CSR_SAT_WA_AXI_ERR_BRESP_RESET 0x00
#define ELB_WA_CSR_SAT_WA_AXI_ERR_BRESP_FIELD_MASK 0x0000ff00
#define ELB_WA_CSR_SAT_WA_AXI_ERR_BRESP_GET(x) (((x) & 0x0000ff00) >> 8)
#define ELB_WA_CSR_SAT_WA_AXI_ERR_BRESP_SET(x) (((x) << 8) & 0x0000ff00)
#define ELB_WA_CSR_SAT_WA_AXI_ERR_BRESP_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: elb_wa_csr::sat_wa_axi_err.rresp                          */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 182 */
#define ELB_WA_CSR_SAT_WA_AXI_ERR_RRESP_MSB 7
#define ELB_WA_CSR_SAT_WA_AXI_ERR_RRESP_LSB 0
#define ELB_WA_CSR_SAT_WA_AXI_ERR_RRESP_WIDTH 8
#define ELB_WA_CSR_SAT_WA_AXI_ERR_RRESP_READ_ACCESS 1
#define ELB_WA_CSR_SAT_WA_AXI_ERR_RRESP_WRITE_ACCESS 1
#define ELB_WA_CSR_SAT_WA_AXI_ERR_RRESP_RESET 0x00
#define ELB_WA_CSR_SAT_WA_AXI_ERR_RRESP_FIELD_MASK 0x000000ff
#define ELB_WA_CSR_SAT_WA_AXI_ERR_RRESP_GET(x) ((x) & 0x000000ff)
#define ELB_WA_CSR_SAT_WA_AXI_ERR_RRESP_SET(x) ((x) & 0x000000ff)
#define ELB_WA_CSR_SAT_WA_AXI_ERR_RRESP_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: elb_wa_csr::cnt_wa_host_doorbells                   */
/* Wide Register template: elb_wa_csr::cnt_wa_host_doorbells               */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 302 */
#define ELB_WA_CSR_CNT_WA_HOST_DOORBELLS_SIZE 0x2
#define ELB_WA_CSR_CNT_WA_HOST_DOORBELLS_BYTE_SIZE 0x8

/* Register type: elb_wa_csr::cnt_wa_host_doorbells::cnt_wa_host_doorbells_0_2 */
/* Register template: elb_wa_csr::cnt_wa_host_doorbells::cnt_wa_host_doorbells_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 302 */
/* Field member: elb_wa_csr::cnt_wa_host_doorbells::cnt_wa_host_doorbells_0_2.req_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 154 */
#define ELB_WA_CSR_CNT_WA_HOST_DOORBELLS_CNT_WA_HOST_DOORBELLS_0_2_REQ_31_0_MSB 31
#define ELB_WA_CSR_CNT_WA_HOST_DOORBELLS_CNT_WA_HOST_DOORBELLS_0_2_REQ_31_0_LSB 0
#define ELB_WA_CSR_CNT_WA_HOST_DOORBELLS_CNT_WA_HOST_DOORBELLS_0_2_REQ_31_0_WIDTH 32
#define ELB_WA_CSR_CNT_WA_HOST_DOORBELLS_CNT_WA_HOST_DOORBELLS_0_2_REQ_31_0_READ_ACCESS 1
#define ELB_WA_CSR_CNT_WA_HOST_DOORBELLS_CNT_WA_HOST_DOORBELLS_0_2_REQ_31_0_WRITE_ACCESS 1
#define ELB_WA_CSR_CNT_WA_HOST_DOORBELLS_CNT_WA_HOST_DOORBELLS_0_2_REQ_31_0_FIELD_MASK 0xffffffff
#define ELB_WA_CSR_CNT_WA_HOST_DOORBELLS_CNT_WA_HOST_DOORBELLS_0_2_REQ_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_WA_CSR_CNT_WA_HOST_DOORBELLS_CNT_WA_HOST_DOORBELLS_0_2_REQ_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_WA_CSR_CNT_WA_HOST_DOORBELLS_CNT_WA_HOST_DOORBELLS_0_2_REQ_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_wa_csr::cnt_wa_host_doorbells::cnt_wa_host_doorbells_1_2 */
/* Register template: elb_wa_csr::cnt_wa_host_doorbells::cnt_wa_host_doorbells_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 302 */
/* Field member: elb_wa_csr::cnt_wa_host_doorbells::cnt_wa_host_doorbells_1_2.req_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 154 */
#define ELB_WA_CSR_CNT_WA_HOST_DOORBELLS_CNT_WA_HOST_DOORBELLS_1_2_REQ_39_32_MSB 7
#define ELB_WA_CSR_CNT_WA_HOST_DOORBELLS_CNT_WA_HOST_DOORBELLS_1_2_REQ_39_32_LSB 0
#define ELB_WA_CSR_CNT_WA_HOST_DOORBELLS_CNT_WA_HOST_DOORBELLS_1_2_REQ_39_32_WIDTH 8
#define ELB_WA_CSR_CNT_WA_HOST_DOORBELLS_CNT_WA_HOST_DOORBELLS_1_2_REQ_39_32_READ_ACCESS 1
#define ELB_WA_CSR_CNT_WA_HOST_DOORBELLS_CNT_WA_HOST_DOORBELLS_1_2_REQ_39_32_WRITE_ACCESS 1
#define ELB_WA_CSR_CNT_WA_HOST_DOORBELLS_CNT_WA_HOST_DOORBELLS_1_2_REQ_39_32_FIELD_MASK 0x000000ff
#define ELB_WA_CSR_CNT_WA_HOST_DOORBELLS_CNT_WA_HOST_DOORBELLS_1_2_REQ_39_32_GET(x) \
   ((x) & 0x000000ff)
#define ELB_WA_CSR_CNT_WA_HOST_DOORBELLS_CNT_WA_HOST_DOORBELLS_1_2_REQ_39_32_SET(x) \
   ((x) & 0x000000ff)
#define ELB_WA_CSR_CNT_WA_HOST_DOORBELLS_CNT_WA_HOST_DOORBELLS_1_2_REQ_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: elb_wa_csr::cnt_wa_local_doorbells                  */
/* Wide Register template: elb_wa_csr::cnt_wa_local_doorbells              */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 308 */
#define ELB_WA_CSR_CNT_WA_LOCAL_DOORBELLS_SIZE 0x2
#define ELB_WA_CSR_CNT_WA_LOCAL_DOORBELLS_BYTE_SIZE 0x8

/* Register type: elb_wa_csr::cnt_wa_local_doorbells::cnt_wa_local_doorbells_0_2 */
/* Register template: elb_wa_csr::cnt_wa_local_doorbells::cnt_wa_local_doorbells_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 308 */
/* Field member: elb_wa_csr::cnt_wa_local_doorbells::cnt_wa_local_doorbells_0_2.req_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 154 */
#define ELB_WA_CSR_CNT_WA_LOCAL_DOORBELLS_CNT_WA_LOCAL_DOORBELLS_0_2_REQ_31_0_MSB 31
#define ELB_WA_CSR_CNT_WA_LOCAL_DOORBELLS_CNT_WA_LOCAL_DOORBELLS_0_2_REQ_31_0_LSB 0
#define ELB_WA_CSR_CNT_WA_LOCAL_DOORBELLS_CNT_WA_LOCAL_DOORBELLS_0_2_REQ_31_0_WIDTH 32
#define ELB_WA_CSR_CNT_WA_LOCAL_DOORBELLS_CNT_WA_LOCAL_DOORBELLS_0_2_REQ_31_0_READ_ACCESS 1
#define ELB_WA_CSR_CNT_WA_LOCAL_DOORBELLS_CNT_WA_LOCAL_DOORBELLS_0_2_REQ_31_0_WRITE_ACCESS 1
#define ELB_WA_CSR_CNT_WA_LOCAL_DOORBELLS_CNT_WA_LOCAL_DOORBELLS_0_2_REQ_31_0_FIELD_MASK 0xffffffff
#define ELB_WA_CSR_CNT_WA_LOCAL_DOORBELLS_CNT_WA_LOCAL_DOORBELLS_0_2_REQ_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_WA_CSR_CNT_WA_LOCAL_DOORBELLS_CNT_WA_LOCAL_DOORBELLS_0_2_REQ_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_WA_CSR_CNT_WA_LOCAL_DOORBELLS_CNT_WA_LOCAL_DOORBELLS_0_2_REQ_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_wa_csr::cnt_wa_local_doorbells::cnt_wa_local_doorbells_1_2 */
/* Register template: elb_wa_csr::cnt_wa_local_doorbells::cnt_wa_local_doorbells_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 308 */
/* Field member: elb_wa_csr::cnt_wa_local_doorbells::cnt_wa_local_doorbells_1_2.req_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 154 */
#define ELB_WA_CSR_CNT_WA_LOCAL_DOORBELLS_CNT_WA_LOCAL_DOORBELLS_1_2_REQ_39_32_MSB 7
#define ELB_WA_CSR_CNT_WA_LOCAL_DOORBELLS_CNT_WA_LOCAL_DOORBELLS_1_2_REQ_39_32_LSB 0
#define ELB_WA_CSR_CNT_WA_LOCAL_DOORBELLS_CNT_WA_LOCAL_DOORBELLS_1_2_REQ_39_32_WIDTH 8
#define ELB_WA_CSR_CNT_WA_LOCAL_DOORBELLS_CNT_WA_LOCAL_DOORBELLS_1_2_REQ_39_32_READ_ACCESS 1
#define ELB_WA_CSR_CNT_WA_LOCAL_DOORBELLS_CNT_WA_LOCAL_DOORBELLS_1_2_REQ_39_32_WRITE_ACCESS 1
#define ELB_WA_CSR_CNT_WA_LOCAL_DOORBELLS_CNT_WA_LOCAL_DOORBELLS_1_2_REQ_39_32_FIELD_MASK 0x000000ff
#define ELB_WA_CSR_CNT_WA_LOCAL_DOORBELLS_CNT_WA_LOCAL_DOORBELLS_1_2_REQ_39_32_GET(x) \
   ((x) & 0x000000ff)
#define ELB_WA_CSR_CNT_WA_LOCAL_DOORBELLS_CNT_WA_LOCAL_DOORBELLS_1_2_REQ_39_32_SET(x) \
   ((x) & 0x000000ff)
#define ELB_WA_CSR_CNT_WA_LOCAL_DOORBELLS_CNT_WA_LOCAL_DOORBELLS_1_2_REQ_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: elb_wa_csr::cnt_wa_32b_doorbells                    */
/* Wide Register template: elb_wa_csr::cnt_wa_32b_doorbells                */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 314 */
#define ELB_WA_CSR_CNT_WA_32B_DOORBELLS_SIZE 0x2
#define ELB_WA_CSR_CNT_WA_32B_DOORBELLS_BYTE_SIZE 0x8

/* Register type: elb_wa_csr::cnt_wa_32b_doorbells::cnt_wa_32b_doorbells_0_2 */
/* Register template: elb_wa_csr::cnt_wa_32b_doorbells::cnt_wa_32b_doorbells_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 314 */
/* Field member: elb_wa_csr::cnt_wa_32b_doorbells::cnt_wa_32b_doorbells_0_2.req_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 154 */
#define ELB_WA_CSR_CNT_WA_32B_DOORBELLS_CNT_WA_32B_DOORBELLS_0_2_REQ_31_0_MSB 31
#define ELB_WA_CSR_CNT_WA_32B_DOORBELLS_CNT_WA_32B_DOORBELLS_0_2_REQ_31_0_LSB 0
#define ELB_WA_CSR_CNT_WA_32B_DOORBELLS_CNT_WA_32B_DOORBELLS_0_2_REQ_31_0_WIDTH 32
#define ELB_WA_CSR_CNT_WA_32B_DOORBELLS_CNT_WA_32B_DOORBELLS_0_2_REQ_31_0_READ_ACCESS 1
#define ELB_WA_CSR_CNT_WA_32B_DOORBELLS_CNT_WA_32B_DOORBELLS_0_2_REQ_31_0_WRITE_ACCESS 1
#define ELB_WA_CSR_CNT_WA_32B_DOORBELLS_CNT_WA_32B_DOORBELLS_0_2_REQ_31_0_FIELD_MASK 0xffffffff
#define ELB_WA_CSR_CNT_WA_32B_DOORBELLS_CNT_WA_32B_DOORBELLS_0_2_REQ_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_WA_CSR_CNT_WA_32B_DOORBELLS_CNT_WA_32B_DOORBELLS_0_2_REQ_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_WA_CSR_CNT_WA_32B_DOORBELLS_CNT_WA_32B_DOORBELLS_0_2_REQ_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_wa_csr::cnt_wa_32b_doorbells::cnt_wa_32b_doorbells_1_2 */
/* Register template: elb_wa_csr::cnt_wa_32b_doorbells::cnt_wa_32b_doorbells_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 314 */
/* Field member: elb_wa_csr::cnt_wa_32b_doorbells::cnt_wa_32b_doorbells_1_2.req_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 154 */
#define ELB_WA_CSR_CNT_WA_32B_DOORBELLS_CNT_WA_32B_DOORBELLS_1_2_REQ_39_32_MSB 7
#define ELB_WA_CSR_CNT_WA_32B_DOORBELLS_CNT_WA_32B_DOORBELLS_1_2_REQ_39_32_LSB 0
#define ELB_WA_CSR_CNT_WA_32B_DOORBELLS_CNT_WA_32B_DOORBELLS_1_2_REQ_39_32_WIDTH 8
#define ELB_WA_CSR_CNT_WA_32B_DOORBELLS_CNT_WA_32B_DOORBELLS_1_2_REQ_39_32_READ_ACCESS 1
#define ELB_WA_CSR_CNT_WA_32B_DOORBELLS_CNT_WA_32B_DOORBELLS_1_2_REQ_39_32_WRITE_ACCESS 1
#define ELB_WA_CSR_CNT_WA_32B_DOORBELLS_CNT_WA_32B_DOORBELLS_1_2_REQ_39_32_FIELD_MASK 0x000000ff
#define ELB_WA_CSR_CNT_WA_32B_DOORBELLS_CNT_WA_32B_DOORBELLS_1_2_REQ_39_32_GET(x) \
   ((x) & 0x000000ff)
#define ELB_WA_CSR_CNT_WA_32B_DOORBELLS_CNT_WA_32B_DOORBELLS_1_2_REQ_39_32_SET(x) \
   ((x) & 0x000000ff)
#define ELB_WA_CSR_CNT_WA_32B_DOORBELLS_CNT_WA_32B_DOORBELLS_1_2_REQ_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: elb_wa_csr::cnt_wa_timer_doorbells                  */
/* Wide Register template: elb_wa_csr::cnt_wa_timer_doorbells              */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 320 */
#define ELB_WA_CSR_CNT_WA_TIMER_DOORBELLS_SIZE 0x2
#define ELB_WA_CSR_CNT_WA_TIMER_DOORBELLS_BYTE_SIZE 0x8

/* Register type: elb_wa_csr::cnt_wa_timer_doorbells::cnt_wa_timer_doorbells_0_2 */
/* Register template: elb_wa_csr::cnt_wa_timer_doorbells::cnt_wa_timer_doorbells_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 320 */
/* Field member: elb_wa_csr::cnt_wa_timer_doorbells::cnt_wa_timer_doorbells_0_2.req_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 154 */
#define ELB_WA_CSR_CNT_WA_TIMER_DOORBELLS_CNT_WA_TIMER_DOORBELLS_0_2_REQ_31_0_MSB 31
#define ELB_WA_CSR_CNT_WA_TIMER_DOORBELLS_CNT_WA_TIMER_DOORBELLS_0_2_REQ_31_0_LSB 0
#define ELB_WA_CSR_CNT_WA_TIMER_DOORBELLS_CNT_WA_TIMER_DOORBELLS_0_2_REQ_31_0_WIDTH 32
#define ELB_WA_CSR_CNT_WA_TIMER_DOORBELLS_CNT_WA_TIMER_DOORBELLS_0_2_REQ_31_0_READ_ACCESS 1
#define ELB_WA_CSR_CNT_WA_TIMER_DOORBELLS_CNT_WA_TIMER_DOORBELLS_0_2_REQ_31_0_WRITE_ACCESS 1
#define ELB_WA_CSR_CNT_WA_TIMER_DOORBELLS_CNT_WA_TIMER_DOORBELLS_0_2_REQ_31_0_FIELD_MASK 0xffffffff
#define ELB_WA_CSR_CNT_WA_TIMER_DOORBELLS_CNT_WA_TIMER_DOORBELLS_0_2_REQ_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_WA_CSR_CNT_WA_TIMER_DOORBELLS_CNT_WA_TIMER_DOORBELLS_0_2_REQ_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_WA_CSR_CNT_WA_TIMER_DOORBELLS_CNT_WA_TIMER_DOORBELLS_0_2_REQ_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_wa_csr::cnt_wa_timer_doorbells::cnt_wa_timer_doorbells_1_2 */
/* Register template: elb_wa_csr::cnt_wa_timer_doorbells::cnt_wa_timer_doorbells_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 320 */
/* Field member: elb_wa_csr::cnt_wa_timer_doorbells::cnt_wa_timer_doorbells_1_2.req_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 154 */
#define ELB_WA_CSR_CNT_WA_TIMER_DOORBELLS_CNT_WA_TIMER_DOORBELLS_1_2_REQ_39_32_MSB 7
#define ELB_WA_CSR_CNT_WA_TIMER_DOORBELLS_CNT_WA_TIMER_DOORBELLS_1_2_REQ_39_32_LSB 0
#define ELB_WA_CSR_CNT_WA_TIMER_DOORBELLS_CNT_WA_TIMER_DOORBELLS_1_2_REQ_39_32_WIDTH 8
#define ELB_WA_CSR_CNT_WA_TIMER_DOORBELLS_CNT_WA_TIMER_DOORBELLS_1_2_REQ_39_32_READ_ACCESS 1
#define ELB_WA_CSR_CNT_WA_TIMER_DOORBELLS_CNT_WA_TIMER_DOORBELLS_1_2_REQ_39_32_WRITE_ACCESS 1
#define ELB_WA_CSR_CNT_WA_TIMER_DOORBELLS_CNT_WA_TIMER_DOORBELLS_1_2_REQ_39_32_FIELD_MASK 0x000000ff
#define ELB_WA_CSR_CNT_WA_TIMER_DOORBELLS_CNT_WA_TIMER_DOORBELLS_1_2_REQ_39_32_GET(x) \
   ((x) & 0x000000ff)
#define ELB_WA_CSR_CNT_WA_TIMER_DOORBELLS_CNT_WA_TIMER_DOORBELLS_1_2_REQ_39_32_SET(x) \
   ((x) & 0x000000ff)
#define ELB_WA_CSR_CNT_WA_TIMER_DOORBELLS_CNT_WA_TIMER_DOORBELLS_1_2_REQ_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: elb_wa_csr::cnt_wa_arm4k_doorbells                  */
/* Wide Register template: elb_wa_csr::cnt_wa_arm4k_doorbells              */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 326 */
#define ELB_WA_CSR_CNT_WA_ARM4K_DOORBELLS_SIZE 0x2
#define ELB_WA_CSR_CNT_WA_ARM4K_DOORBELLS_BYTE_SIZE 0x8

/* Register type: elb_wa_csr::cnt_wa_arm4k_doorbells::cnt_wa_arm4k_doorbells_0_2 */
/* Register template: elb_wa_csr::cnt_wa_arm4k_doorbells::cnt_wa_arm4k_doorbells_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 326 */
/* Field member: elb_wa_csr::cnt_wa_arm4k_doorbells::cnt_wa_arm4k_doorbells_0_2.req_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 154 */
#define ELB_WA_CSR_CNT_WA_ARM4K_DOORBELLS_CNT_WA_ARM4K_DOORBELLS_0_2_REQ_31_0_MSB 31
#define ELB_WA_CSR_CNT_WA_ARM4K_DOORBELLS_CNT_WA_ARM4K_DOORBELLS_0_2_REQ_31_0_LSB 0
#define ELB_WA_CSR_CNT_WA_ARM4K_DOORBELLS_CNT_WA_ARM4K_DOORBELLS_0_2_REQ_31_0_WIDTH 32
#define ELB_WA_CSR_CNT_WA_ARM4K_DOORBELLS_CNT_WA_ARM4K_DOORBELLS_0_2_REQ_31_0_READ_ACCESS 1
#define ELB_WA_CSR_CNT_WA_ARM4K_DOORBELLS_CNT_WA_ARM4K_DOORBELLS_0_2_REQ_31_0_WRITE_ACCESS 1
#define ELB_WA_CSR_CNT_WA_ARM4K_DOORBELLS_CNT_WA_ARM4K_DOORBELLS_0_2_REQ_31_0_FIELD_MASK 0xffffffff
#define ELB_WA_CSR_CNT_WA_ARM4K_DOORBELLS_CNT_WA_ARM4K_DOORBELLS_0_2_REQ_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_WA_CSR_CNT_WA_ARM4K_DOORBELLS_CNT_WA_ARM4K_DOORBELLS_0_2_REQ_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_WA_CSR_CNT_WA_ARM4K_DOORBELLS_CNT_WA_ARM4K_DOORBELLS_0_2_REQ_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_wa_csr::cnt_wa_arm4k_doorbells::cnt_wa_arm4k_doorbells_1_2 */
/* Register template: elb_wa_csr::cnt_wa_arm4k_doorbells::cnt_wa_arm4k_doorbells_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 326 */
/* Field member: elb_wa_csr::cnt_wa_arm4k_doorbells::cnt_wa_arm4k_doorbells_1_2.req_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 154 */
#define ELB_WA_CSR_CNT_WA_ARM4K_DOORBELLS_CNT_WA_ARM4K_DOORBELLS_1_2_REQ_39_32_MSB 7
#define ELB_WA_CSR_CNT_WA_ARM4K_DOORBELLS_CNT_WA_ARM4K_DOORBELLS_1_2_REQ_39_32_LSB 0
#define ELB_WA_CSR_CNT_WA_ARM4K_DOORBELLS_CNT_WA_ARM4K_DOORBELLS_1_2_REQ_39_32_WIDTH 8
#define ELB_WA_CSR_CNT_WA_ARM4K_DOORBELLS_CNT_WA_ARM4K_DOORBELLS_1_2_REQ_39_32_READ_ACCESS 1
#define ELB_WA_CSR_CNT_WA_ARM4K_DOORBELLS_CNT_WA_ARM4K_DOORBELLS_1_2_REQ_39_32_WRITE_ACCESS 1
#define ELB_WA_CSR_CNT_WA_ARM4K_DOORBELLS_CNT_WA_ARM4K_DOORBELLS_1_2_REQ_39_32_FIELD_MASK 0x000000ff
#define ELB_WA_CSR_CNT_WA_ARM4K_DOORBELLS_CNT_WA_ARM4K_DOORBELLS_1_2_REQ_39_32_GET(x) \
   ((x) & 0x000000ff)
#define ELB_WA_CSR_CNT_WA_ARM4K_DOORBELLS_CNT_WA_ARM4K_DOORBELLS_1_2_REQ_39_32_SET(x) \
   ((x) & 0x000000ff)
#define ELB_WA_CSR_CNT_WA_ARM4K_DOORBELLS_CNT_WA_ARM4K_DOORBELLS_1_2_REQ_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: elb_wa_csr::cnt_wa_expr_doorbells                   */
/* Wide Register template: elb_wa_csr::cnt_wa_expr_doorbells               */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 332 */
#define ELB_WA_CSR_CNT_WA_EXPR_DOORBELLS_SIZE 0x2
#define ELB_WA_CSR_CNT_WA_EXPR_DOORBELLS_BYTE_SIZE 0x8

/* Register type: elb_wa_csr::cnt_wa_expr_doorbells::cnt_wa_expr_doorbells_0_2 */
/* Register template: elb_wa_csr::cnt_wa_expr_doorbells::cnt_wa_expr_doorbells_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 332 */
/* Field member: elb_wa_csr::cnt_wa_expr_doorbells::cnt_wa_expr_doorbells_0_2.req_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 154 */
#define ELB_WA_CSR_CNT_WA_EXPR_DOORBELLS_CNT_WA_EXPR_DOORBELLS_0_2_REQ_31_0_MSB 31
#define ELB_WA_CSR_CNT_WA_EXPR_DOORBELLS_CNT_WA_EXPR_DOORBELLS_0_2_REQ_31_0_LSB 0
#define ELB_WA_CSR_CNT_WA_EXPR_DOORBELLS_CNT_WA_EXPR_DOORBELLS_0_2_REQ_31_0_WIDTH 32
#define ELB_WA_CSR_CNT_WA_EXPR_DOORBELLS_CNT_WA_EXPR_DOORBELLS_0_2_REQ_31_0_READ_ACCESS 1
#define ELB_WA_CSR_CNT_WA_EXPR_DOORBELLS_CNT_WA_EXPR_DOORBELLS_0_2_REQ_31_0_WRITE_ACCESS 1
#define ELB_WA_CSR_CNT_WA_EXPR_DOORBELLS_CNT_WA_EXPR_DOORBELLS_0_2_REQ_31_0_FIELD_MASK 0xffffffff
#define ELB_WA_CSR_CNT_WA_EXPR_DOORBELLS_CNT_WA_EXPR_DOORBELLS_0_2_REQ_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_WA_CSR_CNT_WA_EXPR_DOORBELLS_CNT_WA_EXPR_DOORBELLS_0_2_REQ_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_WA_CSR_CNT_WA_EXPR_DOORBELLS_CNT_WA_EXPR_DOORBELLS_0_2_REQ_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_wa_csr::cnt_wa_expr_doorbells::cnt_wa_expr_doorbells_1_2 */
/* Register template: elb_wa_csr::cnt_wa_expr_doorbells::cnt_wa_expr_doorbells_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 332 */
/* Field member: elb_wa_csr::cnt_wa_expr_doorbells::cnt_wa_expr_doorbells_1_2.req_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 154 */
#define ELB_WA_CSR_CNT_WA_EXPR_DOORBELLS_CNT_WA_EXPR_DOORBELLS_1_2_REQ_39_32_MSB 7
#define ELB_WA_CSR_CNT_WA_EXPR_DOORBELLS_CNT_WA_EXPR_DOORBELLS_1_2_REQ_39_32_LSB 0
#define ELB_WA_CSR_CNT_WA_EXPR_DOORBELLS_CNT_WA_EXPR_DOORBELLS_1_2_REQ_39_32_WIDTH 8
#define ELB_WA_CSR_CNT_WA_EXPR_DOORBELLS_CNT_WA_EXPR_DOORBELLS_1_2_REQ_39_32_READ_ACCESS 1
#define ELB_WA_CSR_CNT_WA_EXPR_DOORBELLS_CNT_WA_EXPR_DOORBELLS_1_2_REQ_39_32_WRITE_ACCESS 1
#define ELB_WA_CSR_CNT_WA_EXPR_DOORBELLS_CNT_WA_EXPR_DOORBELLS_1_2_REQ_39_32_FIELD_MASK 0x000000ff
#define ELB_WA_CSR_CNT_WA_EXPR_DOORBELLS_CNT_WA_EXPR_DOORBELLS_1_2_REQ_39_32_GET(x) \
   ((x) & 0x000000ff)
#define ELB_WA_CSR_CNT_WA_EXPR_DOORBELLS_CNT_WA_EXPR_DOORBELLS_1_2_REQ_39_32_SET(x) \
   ((x) & 0x000000ff)
#define ELB_WA_CSR_CNT_WA_EXPR_DOORBELLS_CNT_WA_EXPR_DOORBELLS_1_2_REQ_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: elb_wa_csr::cnt_wa_wqe_db_doorbells                 */
/* Wide Register template: elb_wa_csr::cnt_wa_wqe_db_doorbells             */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 338 */
#define ELB_WA_CSR_CNT_WA_WQE_DB_DOORBELLS_SIZE 0x2
#define ELB_WA_CSR_CNT_WA_WQE_DB_DOORBELLS_BYTE_SIZE 0x8

/* Register type: elb_wa_csr::cnt_wa_wqe_db_doorbells::cnt_wa_wqe_db_doorbells_0_2 */
/* Register template: elb_wa_csr::cnt_wa_wqe_db_doorbells::cnt_wa_wqe_db_doorbells_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 338 */
/* Field member: elb_wa_csr::cnt_wa_wqe_db_doorbells::cnt_wa_wqe_db_doorbells_0_2.req_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 154 */
#define ELB_WA_CSR_CNT_WA_WQE_DB_DOORBELLS_CNT_WA_WQE_DB_DOORBELLS_0_2_REQ_31_0_MSB 31
#define ELB_WA_CSR_CNT_WA_WQE_DB_DOORBELLS_CNT_WA_WQE_DB_DOORBELLS_0_2_REQ_31_0_LSB 0
#define ELB_WA_CSR_CNT_WA_WQE_DB_DOORBELLS_CNT_WA_WQE_DB_DOORBELLS_0_2_REQ_31_0_WIDTH 32
#define ELB_WA_CSR_CNT_WA_WQE_DB_DOORBELLS_CNT_WA_WQE_DB_DOORBELLS_0_2_REQ_31_0_READ_ACCESS 1
#define ELB_WA_CSR_CNT_WA_WQE_DB_DOORBELLS_CNT_WA_WQE_DB_DOORBELLS_0_2_REQ_31_0_WRITE_ACCESS 1
#define ELB_WA_CSR_CNT_WA_WQE_DB_DOORBELLS_CNT_WA_WQE_DB_DOORBELLS_0_2_REQ_31_0_FIELD_MASK 0xffffffff
#define ELB_WA_CSR_CNT_WA_WQE_DB_DOORBELLS_CNT_WA_WQE_DB_DOORBELLS_0_2_REQ_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_WA_CSR_CNT_WA_WQE_DB_DOORBELLS_CNT_WA_WQE_DB_DOORBELLS_0_2_REQ_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_WA_CSR_CNT_WA_WQE_DB_DOORBELLS_CNT_WA_WQE_DB_DOORBELLS_0_2_REQ_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_wa_csr::cnt_wa_wqe_db_doorbells::cnt_wa_wqe_db_doorbells_1_2 */
/* Register template: elb_wa_csr::cnt_wa_wqe_db_doorbells::cnt_wa_wqe_db_doorbells_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 338 */
/* Field member: elb_wa_csr::cnt_wa_wqe_db_doorbells::cnt_wa_wqe_db_doorbells_1_2.req_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 154 */
#define ELB_WA_CSR_CNT_WA_WQE_DB_DOORBELLS_CNT_WA_WQE_DB_DOORBELLS_1_2_REQ_39_32_MSB 7
#define ELB_WA_CSR_CNT_WA_WQE_DB_DOORBELLS_CNT_WA_WQE_DB_DOORBELLS_1_2_REQ_39_32_LSB 0
#define ELB_WA_CSR_CNT_WA_WQE_DB_DOORBELLS_CNT_WA_WQE_DB_DOORBELLS_1_2_REQ_39_32_WIDTH 8
#define ELB_WA_CSR_CNT_WA_WQE_DB_DOORBELLS_CNT_WA_WQE_DB_DOORBELLS_1_2_REQ_39_32_READ_ACCESS 1
#define ELB_WA_CSR_CNT_WA_WQE_DB_DOORBELLS_CNT_WA_WQE_DB_DOORBELLS_1_2_REQ_39_32_WRITE_ACCESS 1
#define ELB_WA_CSR_CNT_WA_WQE_DB_DOORBELLS_CNT_WA_WQE_DB_DOORBELLS_1_2_REQ_39_32_FIELD_MASK 0x000000ff
#define ELB_WA_CSR_CNT_WA_WQE_DB_DOORBELLS_CNT_WA_WQE_DB_DOORBELLS_1_2_REQ_39_32_GET(x) \
   ((x) & 0x000000ff)
#define ELB_WA_CSR_CNT_WA_WQE_DB_DOORBELLS_CNT_WA_WQE_DB_DOORBELLS_1_2_REQ_39_32_SET(x) \
   ((x) & 0x000000ff)
#define ELB_WA_CSR_CNT_WA_WQE_DB_DOORBELLS_CNT_WA_WQE_DB_DOORBELLS_1_2_REQ_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: elb_wa_csr::cnt_wa_wqe_data_wr                      */
/* Wide Register template: elb_wa_csr::cnt_wa_wqe_data_wr                  */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 344 */
#define ELB_WA_CSR_CNT_WA_WQE_DATA_WR_SIZE 0x2
#define ELB_WA_CSR_CNT_WA_WQE_DATA_WR_BYTE_SIZE 0x8

/* Register type: elb_wa_csr::cnt_wa_wqe_data_wr::cnt_wa_wqe_data_wr_0_2   */
/* Register template: elb_wa_csr::cnt_wa_wqe_data_wr::cnt_wa_wqe_data_wr_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 344 */
/* Field member: elb_wa_csr::cnt_wa_wqe_data_wr::cnt_wa_wqe_data_wr_0_2.req_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 154 */
#define ELB_WA_CSR_CNT_WA_WQE_DATA_WR_CNT_WA_WQE_DATA_WR_0_2_REQ_31_0_MSB 31
#define ELB_WA_CSR_CNT_WA_WQE_DATA_WR_CNT_WA_WQE_DATA_WR_0_2_REQ_31_0_LSB 0
#define ELB_WA_CSR_CNT_WA_WQE_DATA_WR_CNT_WA_WQE_DATA_WR_0_2_REQ_31_0_WIDTH 32
#define ELB_WA_CSR_CNT_WA_WQE_DATA_WR_CNT_WA_WQE_DATA_WR_0_2_REQ_31_0_READ_ACCESS 1
#define ELB_WA_CSR_CNT_WA_WQE_DATA_WR_CNT_WA_WQE_DATA_WR_0_2_REQ_31_0_WRITE_ACCESS 1
#define ELB_WA_CSR_CNT_WA_WQE_DATA_WR_CNT_WA_WQE_DATA_WR_0_2_REQ_31_0_FIELD_MASK 0xffffffff
#define ELB_WA_CSR_CNT_WA_WQE_DATA_WR_CNT_WA_WQE_DATA_WR_0_2_REQ_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_WA_CSR_CNT_WA_WQE_DATA_WR_CNT_WA_WQE_DATA_WR_0_2_REQ_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_WA_CSR_CNT_WA_WQE_DATA_WR_CNT_WA_WQE_DATA_WR_0_2_REQ_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_wa_csr::cnt_wa_wqe_data_wr::cnt_wa_wqe_data_wr_1_2   */
/* Register template: elb_wa_csr::cnt_wa_wqe_data_wr::cnt_wa_wqe_data_wr_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 344 */
/* Field member: elb_wa_csr::cnt_wa_wqe_data_wr::cnt_wa_wqe_data_wr_1_2.req_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 154 */
#define ELB_WA_CSR_CNT_WA_WQE_DATA_WR_CNT_WA_WQE_DATA_WR_1_2_REQ_39_32_MSB 7
#define ELB_WA_CSR_CNT_WA_WQE_DATA_WR_CNT_WA_WQE_DATA_WR_1_2_REQ_39_32_LSB 0
#define ELB_WA_CSR_CNT_WA_WQE_DATA_WR_CNT_WA_WQE_DATA_WR_1_2_REQ_39_32_WIDTH 8
#define ELB_WA_CSR_CNT_WA_WQE_DATA_WR_CNT_WA_WQE_DATA_WR_1_2_REQ_39_32_READ_ACCESS 1
#define ELB_WA_CSR_CNT_WA_WQE_DATA_WR_CNT_WA_WQE_DATA_WR_1_2_REQ_39_32_WRITE_ACCESS 1
#define ELB_WA_CSR_CNT_WA_WQE_DATA_WR_CNT_WA_WQE_DATA_WR_1_2_REQ_39_32_FIELD_MASK 0x000000ff
#define ELB_WA_CSR_CNT_WA_WQE_DATA_WR_CNT_WA_WQE_DATA_WR_1_2_REQ_39_32_GET(x) \
   ((x) & 0x000000ff)
#define ELB_WA_CSR_CNT_WA_WQE_DATA_WR_CNT_WA_WQE_DATA_WR_1_2_REQ_39_32_SET(x) \
   ((x) & 0x000000ff)
#define ELB_WA_CSR_CNT_WA_WQE_DATA_WR_CNT_WA_WQE_DATA_WR_1_2_REQ_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: elb_wa_csr::cnt_wa_sched_out                        */
/* Wide Register template: elb_wa_csr::cnt_wa_sched_out                    */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 351 */
#define ELB_WA_CSR_CNT_WA_SCHED_OUT_SIZE 0x2
#define ELB_WA_CSR_CNT_WA_SCHED_OUT_BYTE_SIZE 0x8

/* Register type: elb_wa_csr::cnt_wa_sched_out::cnt_wa_sched_out_0_2       */
/* Register template: elb_wa_csr::cnt_wa_sched_out::cnt_wa_sched_out_0_2   */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 351 */
/* Field member: elb_wa_csr::cnt_wa_sched_out::cnt_wa_sched_out_0_2.req_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 154 */
#define ELB_WA_CSR_CNT_WA_SCHED_OUT_CNT_WA_SCHED_OUT_0_2_REQ_31_0_MSB 31
#define ELB_WA_CSR_CNT_WA_SCHED_OUT_CNT_WA_SCHED_OUT_0_2_REQ_31_0_LSB 0
#define ELB_WA_CSR_CNT_WA_SCHED_OUT_CNT_WA_SCHED_OUT_0_2_REQ_31_0_WIDTH 32
#define ELB_WA_CSR_CNT_WA_SCHED_OUT_CNT_WA_SCHED_OUT_0_2_REQ_31_0_READ_ACCESS 1
#define ELB_WA_CSR_CNT_WA_SCHED_OUT_CNT_WA_SCHED_OUT_0_2_REQ_31_0_WRITE_ACCESS 1
#define ELB_WA_CSR_CNT_WA_SCHED_OUT_CNT_WA_SCHED_OUT_0_2_REQ_31_0_FIELD_MASK 0xffffffff
#define ELB_WA_CSR_CNT_WA_SCHED_OUT_CNT_WA_SCHED_OUT_0_2_REQ_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_WA_CSR_CNT_WA_SCHED_OUT_CNT_WA_SCHED_OUT_0_2_REQ_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_WA_CSR_CNT_WA_SCHED_OUT_CNT_WA_SCHED_OUT_0_2_REQ_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_wa_csr::cnt_wa_sched_out::cnt_wa_sched_out_1_2       */
/* Register template: elb_wa_csr::cnt_wa_sched_out::cnt_wa_sched_out_1_2   */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 351 */
/* Field member: elb_wa_csr::cnt_wa_sched_out::cnt_wa_sched_out_1_2.req_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 154 */
#define ELB_WA_CSR_CNT_WA_SCHED_OUT_CNT_WA_SCHED_OUT_1_2_REQ_39_32_MSB 7
#define ELB_WA_CSR_CNT_WA_SCHED_OUT_CNT_WA_SCHED_OUT_1_2_REQ_39_32_LSB 0
#define ELB_WA_CSR_CNT_WA_SCHED_OUT_CNT_WA_SCHED_OUT_1_2_REQ_39_32_WIDTH 8
#define ELB_WA_CSR_CNT_WA_SCHED_OUT_CNT_WA_SCHED_OUT_1_2_REQ_39_32_READ_ACCESS 1
#define ELB_WA_CSR_CNT_WA_SCHED_OUT_CNT_WA_SCHED_OUT_1_2_REQ_39_32_WRITE_ACCESS 1
#define ELB_WA_CSR_CNT_WA_SCHED_OUT_CNT_WA_SCHED_OUT_1_2_REQ_39_32_FIELD_MASK 0x000000ff
#define ELB_WA_CSR_CNT_WA_SCHED_OUT_CNT_WA_SCHED_OUT_1_2_REQ_39_32_GET(x) \
   ((x) & 0x000000ff)
#define ELB_WA_CSR_CNT_WA_SCHED_OUT_CNT_WA_SCHED_OUT_1_2_REQ_39_32_SET(x) \
   ((x) & 0x000000ff)
#define ELB_WA_CSR_CNT_WA_SCHED_OUT_CNT_WA_SCHED_OUT_1_2_REQ_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Memory type: elb_wa_csr::dhs_doorbell_err_activity_log             */
/* Wide Memory template: elb_wa_csr::dhs_doorbell_err_activity_log         */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 358 */
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_SIZE 0x20
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_BYTE_SIZE 0x80
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRIES 0x10
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_MSB 63
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_LSB 0
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_WIDTH 64
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_MASK 0xffffffffffffffff
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_GET(x) \
   ((x) & 0xffffffffffffffff)
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_SET(x) \
   ((x) & 0xffffffffffffffff)
/* Wide Register member: elb_wa_csr::dhs_doorbell_err_activity_log.entry   */
/* Wide Register type referenced: elb_wa_csr::dhs_doorbell_err_activity_log::entry */
/* Wide Register template referenced: elb_wa_csr::dhs_doorbell_err_activity_log::entry */
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_OFFSET 0x0
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_BYTE_OFFSET 0x0
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_READ_ACCESS 1
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_WRITE_ACCESS 1
/* Register member: elb_wa_csr::dhs_doorbell_err_activity_log::entry.entry_0_2 */
/* Register type referenced: elb_wa_csr::dhs_doorbell_err_activity_log::entry::entry_0_2 */
/* Register template referenced: elb_wa_csr::dhs_doorbell_err_activity_log::entry::entry_0_2 */
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_0_2_OFFSET 0x0
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_0_2_BYTE_OFFSET 0x0
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_0_2_READ_ACCESS 1
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_0_2_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_0_2_READ_MASK 0xffffffff
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_wa_csr::dhs_doorbell_err_activity_log::entry.entry_1_2 */
/* Register type referenced: elb_wa_csr::dhs_doorbell_err_activity_log::entry::entry_1_2 */
/* Register template referenced: elb_wa_csr::dhs_doorbell_err_activity_log::entry::entry_1_2 */
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_OFFSET 0x1
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_BYTE_OFFSET 0x4
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_READ_ACCESS 1
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_READ_MASK 0xffffffff
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_WRITE_MASK 0xffffffff

/* Wide Register type: elb_wa_csr::dhs_doorbell_err_activity_log::entry    */
/* Wide Register template: elb_wa_csr::dhs_doorbell_err_activity_log::entry */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 366 */
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_SIZE 0x1
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_BYTE_SIZE 0x8

/* Register type: elb_wa_csr::dhs_doorbell_err_activity_log::entry::entry_0_2 */
/* Register template: elb_wa_csr::dhs_doorbell_err_activity_log::entry::entry_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 366 */
/* Field member: elb_wa_csr::dhs_doorbell_err_activity_log::entry::entry_0_2.qstateaddr_or_qid_30_0 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_0_2_QSTATEADDR_OR_QID_30_0_MSB 31
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_0_2_QSTATEADDR_OR_QID_30_0_LSB 1
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_0_2_QSTATEADDR_OR_QID_30_0_WIDTH 31
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_0_2_QSTATEADDR_OR_QID_30_0_READ_ACCESS 1
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_0_2_QSTATEADDR_OR_QID_30_0_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_0_2_QSTATEADDR_OR_QID_30_0_FIELD_MASK 0xfffffffe
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_0_2_QSTATEADDR_OR_QID_30_0_GET(x) \
   (((x) & 0xfffffffe) >> 1)
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_0_2_QSTATEADDR_OR_QID_30_0_SET(x) \
   (((x) << 1) & 0xfffffffe)
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_0_2_QSTATEADDR_OR_QID_30_0_MODIFY(r, x) \
   ((((x) << 1) & 0xfffffffe) | ((r) & 0x00000001))
/* Field member: elb_wa_csr::dhs_doorbell_err_activity_log::entry::entry_0_2.valid */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_0_2_VALID_MSB 0
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_0_2_VALID_LSB 0
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_0_2_VALID_WIDTH 1
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_0_2_VALID_READ_ACCESS 1
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_0_2_VALID_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_0_2_VALID_FIELD_MASK 0x00000001
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_0_2_VALID_GET(x) \
   ((x) & 0x00000001)
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_0_2_VALID_SET(x) \
   ((x) & 0x00000001)
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_0_2_VALID_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_wa_csr::dhs_doorbell_err_activity_log::entry::entry_1_2 */
/* Register template: elb_wa_csr::dhs_doorbell_err_activity_log::entry::entry_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 366 */
/* Field member: elb_wa_csr::dhs_doorbell_err_activity_log::entry::entry_1_2.qid_ovflow */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_QID_OVFLOW_MSB 31
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_QID_OVFLOW_LSB 31
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_QID_OVFLOW_WIDTH 1
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_QID_OVFLOW_READ_ACCESS 1
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_QID_OVFLOW_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_QID_OVFLOW_FIELD_MASK 0x80000000
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_QID_OVFLOW_GET(x) \
   (((x) & 0x80000000) >> 31)
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_QID_OVFLOW_SET(x) \
   (((x) << 31) & 0x80000000)
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_QID_OVFLOW_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000) | ((r) & 0x7fffffff))
/* Field member: elb_wa_csr::dhs_doorbell_err_activity_log::entry::entry_1_2.pid_or_wqe_addr_chk_fail */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_PID_OR_WQE_ADDR_CHK_FAIL_MSB 30
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_PID_OR_WQE_ADDR_CHK_FAIL_LSB 30
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_PID_OR_WQE_ADDR_CHK_FAIL_WIDTH 1
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_PID_OR_WQE_ADDR_CHK_FAIL_READ_ACCESS 1
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_PID_OR_WQE_ADDR_CHK_FAIL_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_PID_OR_WQE_ADDR_CHK_FAIL_FIELD_MASK 0x40000000
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_PID_OR_WQE_ADDR_CHK_FAIL_GET(x) \
   (((x) & 0x40000000) >> 30)
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_PID_OR_WQE_ADDR_CHK_FAIL_SET(x) \
   (((x) << 30) & 0x40000000)
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_PID_OR_WQE_ADDR_CHK_FAIL_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000) | ((r) & 0xbfffffff))
/* Field member: elb_wa_csr::dhs_doorbell_err_activity_log::entry::entry_1_2.host_ring_err */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_HOST_RING_ERR_MSB 29
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_HOST_RING_ERR_LSB 29
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_HOST_RING_ERR_WIDTH 1
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_HOST_RING_ERR_READ_ACCESS 1
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_HOST_RING_ERR_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_HOST_RING_ERR_FIELD_MASK 0x20000000
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_HOST_RING_ERR_GET(x) \
   (((x) & 0x20000000) >> 29)
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_HOST_RING_ERR_SET(x) \
   (((x) << 29) & 0x20000000)
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_HOST_RING_ERR_MODIFY(r, x) \
   ((((x) << 29) & 0x20000000) | ((r) & 0xdfffffff))
/* Field member: elb_wa_csr::dhs_doorbell_err_activity_log::entry::entry_1_2.tot_ring_err */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_TOT_RING_ERR_MSB 28
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_TOT_RING_ERR_LSB 28
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_TOT_RING_ERR_WIDTH 1
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_TOT_RING_ERR_READ_ACCESS 1
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_TOT_RING_ERR_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_TOT_RING_ERR_FIELD_MASK 0x10000000
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_TOT_RING_ERR_GET(x) \
   (((x) & 0x10000000) >> 28)
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_TOT_RING_ERR_SET(x) \
   (((x) << 28) & 0x10000000)
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_TOT_RING_ERR_MODIFY(r, x) \
   ((((x) << 28) & 0x10000000) | ((r) & 0xefffffff))
/* Field member: elb_wa_csr::dhs_doorbell_err_activity_log::entry::entry_1_2.addr_conflict_or_wqe_upd_or_size_err */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_ADDR_CONFLICT_OR_WQE_UPD_OR_SIZE_ERR_MSB 27
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_ADDR_CONFLICT_OR_WQE_UPD_OR_SIZE_ERR_LSB 27
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_ADDR_CONFLICT_OR_WQE_UPD_OR_SIZE_ERR_WIDTH 1
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_ADDR_CONFLICT_OR_WQE_UPD_OR_SIZE_ERR_READ_ACCESS 1
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_ADDR_CONFLICT_OR_WQE_UPD_OR_SIZE_ERR_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_ADDR_CONFLICT_OR_WQE_UPD_OR_SIZE_ERR_FIELD_MASK 0x08000000
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_ADDR_CONFLICT_OR_WQE_UPD_OR_SIZE_ERR_GET(x) \
   (((x) & 0x08000000) >> 27)
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_ADDR_CONFLICT_OR_WQE_UPD_OR_SIZE_ERR_SET(x) \
   (((x) << 27) & 0x08000000)
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_ADDR_CONFLICT_OR_WQE_UPD_OR_SIZE_ERR_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000) | ((r) & 0xf7ffffff))
/* Field member: elb_wa_csr::dhs_doorbell_err_activity_log::entry::entry_1_2.doorbell_merged */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_DOORBELL_MERGED_MSB 26
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_DOORBELL_MERGED_LSB 26
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_DOORBELL_MERGED_WIDTH 1
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_DOORBELL_MERGED_READ_ACCESS 1
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_DOORBELL_MERGED_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_DOORBELL_MERGED_FIELD_MASK 0x04000000
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_DOORBELL_MERGED_GET(x) \
   (((x) & 0x04000000) >> 26)
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_DOORBELL_MERGED_SET(x) \
   (((x) << 26) & 0x04000000)
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_DOORBELL_MERGED_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000) | ((r) & 0xfbffffff))
/* Field member: elb_wa_csr::dhs_doorbell_err_activity_log::entry::entry_1_2.cnt */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_CNT_MSB 25
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_CNT_LSB 17
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_CNT_WIDTH 9
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_CNT_READ_ACCESS 1
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_CNT_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_CNT_FIELD_MASK 0x03fe0000
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_CNT_GET(x) \
   (((x) & 0x03fe0000) >> 17)
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_CNT_SET(x) \
   (((x) << 17) & 0x03fe0000)
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_CNT_MODIFY(r, x) \
   ((((x) << 17) & 0x03fe0000) | ((r) & 0xfc01ffff))
/* Field member: elb_wa_csr::dhs_doorbell_err_activity_log::entry::entry_1_2.pid_or_lif_type */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_PID_OR_LIF_TYPE_MSB 16
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_PID_OR_LIF_TYPE_LSB 1
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_PID_OR_LIF_TYPE_WIDTH 16
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_PID_OR_LIF_TYPE_READ_ACCESS 1
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_PID_OR_LIF_TYPE_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_PID_OR_LIF_TYPE_FIELD_MASK 0x0001fffe
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_PID_OR_LIF_TYPE_GET(x) \
   (((x) & 0x0001fffe) >> 1)
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_PID_OR_LIF_TYPE_SET(x) \
   (((x) << 1) & 0x0001fffe)
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_PID_OR_LIF_TYPE_MODIFY(r, x) \
   ((((x) << 1) & 0x0001fffe) | ((r) & 0xfffe0001))
/* Field member: elb_wa_csr::dhs_doorbell_err_activity_log::entry::entry_1_2.qstateaddr_or_qid_31_31 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_QSTATEADDR_OR_QID_31_31_MSB 0
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_QSTATEADDR_OR_QID_31_31_LSB 0
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_QSTATEADDR_OR_QID_31_31_WIDTH 1
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_QSTATEADDR_OR_QID_31_31_READ_ACCESS 1
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_QSTATEADDR_OR_QID_31_31_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_QSTATEADDR_OR_QID_31_31_FIELD_MASK 0x00000001
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_QSTATEADDR_OR_QID_31_31_GET(x) \
   ((x) & 0x00000001)
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_QSTATEADDR_OR_QID_31_31_SET(x) \
   ((x) & 0x00000001)
#define ELB_WA_CSR_DHS_DOORBELL_ERR_ACTIVITY_LOG_ENTRY_ENTRY_1_2_QSTATEADDR_OR_QID_31_31_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_wa_csr::cfg_doorbell_axi_attr                        */
/* Register template: elb_wa_csr::cfg_doorbell_axi_attr                    */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 380 */
/* Field member: elb_wa_csr::cfg_doorbell_axi_attr.lock                    */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_WA_CSR_CFG_DOORBELL_AXI_ATTR_LOCK_MSB 15
#define ELB_WA_CSR_CFG_DOORBELL_AXI_ATTR_LOCK_LSB 15
#define ELB_WA_CSR_CFG_DOORBELL_AXI_ATTR_LOCK_WIDTH 1
#define ELB_WA_CSR_CFG_DOORBELL_AXI_ATTR_LOCK_READ_ACCESS 1
#define ELB_WA_CSR_CFG_DOORBELL_AXI_ATTR_LOCK_WRITE_ACCESS 1
#define ELB_WA_CSR_CFG_DOORBELL_AXI_ATTR_LOCK_RESET 0x0
#define ELB_WA_CSR_CFG_DOORBELL_AXI_ATTR_LOCK_FIELD_MASK 0x00008000
#define ELB_WA_CSR_CFG_DOORBELL_AXI_ATTR_LOCK_GET(x) \
   (((x) & 0x00008000) >> 15)
#define ELB_WA_CSR_CFG_DOORBELL_AXI_ATTR_LOCK_SET(x) \
   (((x) << 15) & 0x00008000)
#define ELB_WA_CSR_CFG_DOORBELL_AXI_ATTR_LOCK_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: elb_wa_csr::cfg_doorbell_axi_attr.qos                     */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_WA_CSR_CFG_DOORBELL_AXI_ATTR_QOS_MSB 14
#define ELB_WA_CSR_CFG_DOORBELL_AXI_ATTR_QOS_LSB 11
#define ELB_WA_CSR_CFG_DOORBELL_AXI_ATTR_QOS_WIDTH 4
#define ELB_WA_CSR_CFG_DOORBELL_AXI_ATTR_QOS_READ_ACCESS 1
#define ELB_WA_CSR_CFG_DOORBELL_AXI_ATTR_QOS_WRITE_ACCESS 1
#define ELB_WA_CSR_CFG_DOORBELL_AXI_ATTR_QOS_RESET 0x0
#define ELB_WA_CSR_CFG_DOORBELL_AXI_ATTR_QOS_FIELD_MASK 0x00007800
#define ELB_WA_CSR_CFG_DOORBELL_AXI_ATTR_QOS_GET(x) \
   (((x) & 0x00007800) >> 11)
#define ELB_WA_CSR_CFG_DOORBELL_AXI_ATTR_QOS_SET(x) \
   (((x) << 11) & 0x00007800)
#define ELB_WA_CSR_CFG_DOORBELL_AXI_ATTR_QOS_MODIFY(r, x) \
   ((((x) << 11) & 0x00007800) | ((r) & 0xffff87ff))
/* Field member: elb_wa_csr::cfg_doorbell_axi_attr.prot                    */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_WA_CSR_CFG_DOORBELL_AXI_ATTR_PROT_MSB 10
#define ELB_WA_CSR_CFG_DOORBELL_AXI_ATTR_PROT_LSB 8
#define ELB_WA_CSR_CFG_DOORBELL_AXI_ATTR_PROT_WIDTH 3
#define ELB_WA_CSR_CFG_DOORBELL_AXI_ATTR_PROT_READ_ACCESS 1
#define ELB_WA_CSR_CFG_DOORBELL_AXI_ATTR_PROT_WRITE_ACCESS 1
#define ELB_WA_CSR_CFG_DOORBELL_AXI_ATTR_PROT_RESET 0x2
#define ELB_WA_CSR_CFG_DOORBELL_AXI_ATTR_PROT_FIELD_MASK 0x00000700
#define ELB_WA_CSR_CFG_DOORBELL_AXI_ATTR_PROT_GET(x) \
   (((x) & 0x00000700) >> 8)
#define ELB_WA_CSR_CFG_DOORBELL_AXI_ATTR_PROT_SET(x) \
   (((x) << 8) & 0x00000700)
#define ELB_WA_CSR_CFG_DOORBELL_AXI_ATTR_PROT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000700) | ((r) & 0xfffff8ff))
/* Field member: elb_wa_csr::cfg_doorbell_axi_attr.awcache                 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_WA_CSR_CFG_DOORBELL_AXI_ATTR_AWCACHE_MSB 7
#define ELB_WA_CSR_CFG_DOORBELL_AXI_ATTR_AWCACHE_LSB 4
#define ELB_WA_CSR_CFG_DOORBELL_AXI_ATTR_AWCACHE_WIDTH 4
#define ELB_WA_CSR_CFG_DOORBELL_AXI_ATTR_AWCACHE_READ_ACCESS 1
#define ELB_WA_CSR_CFG_DOORBELL_AXI_ATTR_AWCACHE_WRITE_ACCESS 1
#define ELB_WA_CSR_CFG_DOORBELL_AXI_ATTR_AWCACHE_RESET 0xf
#define ELB_WA_CSR_CFG_DOORBELL_AXI_ATTR_AWCACHE_FIELD_MASK 0x000000f0
#define ELB_WA_CSR_CFG_DOORBELL_AXI_ATTR_AWCACHE_GET(x) \
   (((x) & 0x000000f0) >> 4)
#define ELB_WA_CSR_CFG_DOORBELL_AXI_ATTR_AWCACHE_SET(x) \
   (((x) << 4) & 0x000000f0)
#define ELB_WA_CSR_CFG_DOORBELL_AXI_ATTR_AWCACHE_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0) | ((r) & 0xffffff0f))
/* Field member: elb_wa_csr::cfg_doorbell_axi_attr.arcache                 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_WA_CSR_CFG_DOORBELL_AXI_ATTR_ARCACHE_MSB 3
#define ELB_WA_CSR_CFG_DOORBELL_AXI_ATTR_ARCACHE_LSB 0
#define ELB_WA_CSR_CFG_DOORBELL_AXI_ATTR_ARCACHE_WIDTH 4
#define ELB_WA_CSR_CFG_DOORBELL_AXI_ATTR_ARCACHE_READ_ACCESS 1
#define ELB_WA_CSR_CFG_DOORBELL_AXI_ATTR_ARCACHE_WRITE_ACCESS 1
#define ELB_WA_CSR_CFG_DOORBELL_AXI_ATTR_ARCACHE_RESET 0xf
#define ELB_WA_CSR_CFG_DOORBELL_AXI_ATTR_ARCACHE_FIELD_MASK 0x0000000f
#define ELB_WA_CSR_CFG_DOORBELL_AXI_ATTR_ARCACHE_GET(x) ((x) & 0x0000000f)
#define ELB_WA_CSR_CFG_DOORBELL_AXI_ATTR_ARCACHE_SET(x) ((x) & 0x0000000f)
#define ELB_WA_CSR_CFG_DOORBELL_AXI_ATTR_ARCACHE_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: elb_wa_csr::cfg_wqe_bypass_axi_attr                      */
/* Register template: elb_wa_csr::cfg_wqe_bypass_axi_attr                  */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 407 */
/* Field member: elb_wa_csr::cfg_wqe_bypass_axi_attr.lock                  */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_WA_CSR_CFG_WQE_BYPASS_AXI_ATTR_LOCK_MSB 11
#define ELB_WA_CSR_CFG_WQE_BYPASS_AXI_ATTR_LOCK_LSB 11
#define ELB_WA_CSR_CFG_WQE_BYPASS_AXI_ATTR_LOCK_WIDTH 1
#define ELB_WA_CSR_CFG_WQE_BYPASS_AXI_ATTR_LOCK_READ_ACCESS 1
#define ELB_WA_CSR_CFG_WQE_BYPASS_AXI_ATTR_LOCK_WRITE_ACCESS 1
#define ELB_WA_CSR_CFG_WQE_BYPASS_AXI_ATTR_LOCK_RESET 0x0
#define ELB_WA_CSR_CFG_WQE_BYPASS_AXI_ATTR_LOCK_FIELD_MASK 0x00000800
#define ELB_WA_CSR_CFG_WQE_BYPASS_AXI_ATTR_LOCK_GET(x) \
   (((x) & 0x00000800) >> 11)
#define ELB_WA_CSR_CFG_WQE_BYPASS_AXI_ATTR_LOCK_SET(x) \
   (((x) << 11) & 0x00000800)
#define ELB_WA_CSR_CFG_WQE_BYPASS_AXI_ATTR_LOCK_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: elb_wa_csr::cfg_wqe_bypass_axi_attr.qos                   */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_WA_CSR_CFG_WQE_BYPASS_AXI_ATTR_QOS_MSB 10
#define ELB_WA_CSR_CFG_WQE_BYPASS_AXI_ATTR_QOS_LSB 7
#define ELB_WA_CSR_CFG_WQE_BYPASS_AXI_ATTR_QOS_WIDTH 4
#define ELB_WA_CSR_CFG_WQE_BYPASS_AXI_ATTR_QOS_READ_ACCESS 1
#define ELB_WA_CSR_CFG_WQE_BYPASS_AXI_ATTR_QOS_WRITE_ACCESS 1
#define ELB_WA_CSR_CFG_WQE_BYPASS_AXI_ATTR_QOS_RESET 0x0
#define ELB_WA_CSR_CFG_WQE_BYPASS_AXI_ATTR_QOS_FIELD_MASK 0x00000780
#define ELB_WA_CSR_CFG_WQE_BYPASS_AXI_ATTR_QOS_GET(x) \
   (((x) & 0x00000780) >> 7)
#define ELB_WA_CSR_CFG_WQE_BYPASS_AXI_ATTR_QOS_SET(x) \
   (((x) << 7) & 0x00000780)
#define ELB_WA_CSR_CFG_WQE_BYPASS_AXI_ATTR_QOS_MODIFY(r, x) \
   ((((x) << 7) & 0x00000780) | ((r) & 0xfffff87f))
/* Field member: elb_wa_csr::cfg_wqe_bypass_axi_attr.prot                  */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_WA_CSR_CFG_WQE_BYPASS_AXI_ATTR_PROT_MSB 6
#define ELB_WA_CSR_CFG_WQE_BYPASS_AXI_ATTR_PROT_LSB 4
#define ELB_WA_CSR_CFG_WQE_BYPASS_AXI_ATTR_PROT_WIDTH 3
#define ELB_WA_CSR_CFG_WQE_BYPASS_AXI_ATTR_PROT_READ_ACCESS 1
#define ELB_WA_CSR_CFG_WQE_BYPASS_AXI_ATTR_PROT_WRITE_ACCESS 1
#define ELB_WA_CSR_CFG_WQE_BYPASS_AXI_ATTR_PROT_RESET 0x2
#define ELB_WA_CSR_CFG_WQE_BYPASS_AXI_ATTR_PROT_FIELD_MASK 0x00000070
#define ELB_WA_CSR_CFG_WQE_BYPASS_AXI_ATTR_PROT_GET(x) \
   (((x) & 0x00000070) >> 4)
#define ELB_WA_CSR_CFG_WQE_BYPASS_AXI_ATTR_PROT_SET(x) \
   (((x) << 4) & 0x00000070)
#define ELB_WA_CSR_CFG_WQE_BYPASS_AXI_ATTR_PROT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000070) | ((r) & 0xffffff8f))
/* Field member: elb_wa_csr::cfg_wqe_bypass_axi_attr.awcache               */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_WA_CSR_CFG_WQE_BYPASS_AXI_ATTR_AWCACHE_MSB 3
#define ELB_WA_CSR_CFG_WQE_BYPASS_AXI_ATTR_AWCACHE_LSB 0
#define ELB_WA_CSR_CFG_WQE_BYPASS_AXI_ATTR_AWCACHE_WIDTH 4
#define ELB_WA_CSR_CFG_WQE_BYPASS_AXI_ATTR_AWCACHE_READ_ACCESS 1
#define ELB_WA_CSR_CFG_WQE_BYPASS_AXI_ATTR_AWCACHE_WRITE_ACCESS 1
#define ELB_WA_CSR_CFG_WQE_BYPASS_AXI_ATTR_AWCACHE_RESET 0xf
#define ELB_WA_CSR_CFG_WQE_BYPASS_AXI_ATTR_AWCACHE_FIELD_MASK 0x0000000f
#define ELB_WA_CSR_CFG_WQE_BYPASS_AXI_ATTR_AWCACHE_GET(x) ((x) & 0x0000000f)
#define ELB_WA_CSR_CFG_WQE_BYPASS_AXI_ATTR_AWCACHE_SET(x) ((x) & 0x0000000f)
#define ELB_WA_CSR_CFG_WQE_BYPASS_AXI_ATTR_AWCACHE_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Wide Register type: elb_wa_csr::cfg_wqe_bypass_embed_doorbell           */
/* Wide Register template: elb_wa_csr::cfg_wqe_bypass_embed_doorbell       */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 430 */
#define ELB_WA_CSR_CFG_WQE_BYPASS_EMBED_DOORBELL_SIZE 0x2
#define ELB_WA_CSR_CFG_WQE_BYPASS_EMBED_DOORBELL_BYTE_SIZE 0x8

/* Register type: elb_wa_csr::cfg_wqe_bypass_embed_doorbell::cfg_wqe_bypass_embed_doorbell_0_2 */
/* Register template: elb_wa_csr::cfg_wqe_bypass_embed_doorbell::cfg_wqe_bypass_embed_doorbell_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 430 */
/* Field member: elb_wa_csr::cfg_wqe_bypass_embed_doorbell::cfg_wqe_bypass_embed_doorbell_0_2.upd_allow_mask */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_WA_CSR_CFG_WQE_BYPASS_EMBED_DOORBELL_CFG_WQE_BYPASS_EMBED_DOORBELL_0_2_UPD_ALLOW_MASK_MSB 31
#define ELB_WA_CSR_CFG_WQE_BYPASS_EMBED_DOORBELL_CFG_WQE_BYPASS_EMBED_DOORBELL_0_2_UPD_ALLOW_MASK_LSB 0
#define ELB_WA_CSR_CFG_WQE_BYPASS_EMBED_DOORBELL_CFG_WQE_BYPASS_EMBED_DOORBELL_0_2_UPD_ALLOW_MASK_WIDTH 32
#define ELB_WA_CSR_CFG_WQE_BYPASS_EMBED_DOORBELL_CFG_WQE_BYPASS_EMBED_DOORBELL_0_2_UPD_ALLOW_MASK_READ_ACCESS 1
#define ELB_WA_CSR_CFG_WQE_BYPASS_EMBED_DOORBELL_CFG_WQE_BYPASS_EMBED_DOORBELL_0_2_UPD_ALLOW_MASK_WRITE_ACCESS 1
#define ELB_WA_CSR_CFG_WQE_BYPASS_EMBED_DOORBELL_CFG_WQE_BYPASS_EMBED_DOORBELL_0_2_UPD_ALLOW_MASK_RESET 0xffffffff
#define ELB_WA_CSR_CFG_WQE_BYPASS_EMBED_DOORBELL_CFG_WQE_BYPASS_EMBED_DOORBELL_0_2_UPD_ALLOW_MASK_FIELD_MASK 0xffffffff
#define ELB_WA_CSR_CFG_WQE_BYPASS_EMBED_DOORBELL_CFG_WQE_BYPASS_EMBED_DOORBELL_0_2_UPD_ALLOW_MASK_GET(x) \
   ((x) & 0xffffffff)
#define ELB_WA_CSR_CFG_WQE_BYPASS_EMBED_DOORBELL_CFG_WQE_BYPASS_EMBED_DOORBELL_0_2_UPD_ALLOW_MASK_SET(x) \
   ((x) & 0xffffffff)
#define ELB_WA_CSR_CFG_WQE_BYPASS_EMBED_DOORBELL_CFG_WQE_BYPASS_EMBED_DOORBELL_0_2_UPD_ALLOW_MASK_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_wa_csr::cfg_wqe_bypass_embed_doorbell::cfg_wqe_bypass_embed_doorbell_1_2 */
/* Register template: elb_wa_csr::cfg_wqe_bypass_embed_doorbell::cfg_wqe_bypass_embed_doorbell_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 430 */
/* Field member: elb_wa_csr::cfg_wqe_bypass_embed_doorbell::cfg_wqe_bypass_embed_doorbell_1_2.fence_ack_remote */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_WA_CSR_CFG_WQE_BYPASS_EMBED_DOORBELL_CFG_WQE_BYPASS_EMBED_DOORBELL_1_2_FENCE_ACK_REMOTE_MSB 2
#define ELB_WA_CSR_CFG_WQE_BYPASS_EMBED_DOORBELL_CFG_WQE_BYPASS_EMBED_DOORBELL_1_2_FENCE_ACK_REMOTE_LSB 2
#define ELB_WA_CSR_CFG_WQE_BYPASS_EMBED_DOORBELL_CFG_WQE_BYPASS_EMBED_DOORBELL_1_2_FENCE_ACK_REMOTE_WIDTH 1
#define ELB_WA_CSR_CFG_WQE_BYPASS_EMBED_DOORBELL_CFG_WQE_BYPASS_EMBED_DOORBELL_1_2_FENCE_ACK_REMOTE_READ_ACCESS 1
#define ELB_WA_CSR_CFG_WQE_BYPASS_EMBED_DOORBELL_CFG_WQE_BYPASS_EMBED_DOORBELL_1_2_FENCE_ACK_REMOTE_WRITE_ACCESS 1
#define ELB_WA_CSR_CFG_WQE_BYPASS_EMBED_DOORBELL_CFG_WQE_BYPASS_EMBED_DOORBELL_1_2_FENCE_ACK_REMOTE_RESET 0x0
#define ELB_WA_CSR_CFG_WQE_BYPASS_EMBED_DOORBELL_CFG_WQE_BYPASS_EMBED_DOORBELL_1_2_FENCE_ACK_REMOTE_FIELD_MASK 0x00000004
#define ELB_WA_CSR_CFG_WQE_BYPASS_EMBED_DOORBELL_CFG_WQE_BYPASS_EMBED_DOORBELL_1_2_FENCE_ACK_REMOTE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_WA_CSR_CFG_WQE_BYPASS_EMBED_DOORBELL_CFG_WQE_BYPASS_EMBED_DOORBELL_1_2_FENCE_ACK_REMOTE_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_WA_CSR_CFG_WQE_BYPASS_EMBED_DOORBELL_CFG_WQE_BYPASS_EMBED_DOORBELL_1_2_FENCE_ACK_REMOTE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_wa_csr::cfg_wqe_bypass_embed_doorbell::cfg_wqe_bypass_embed_doorbell_1_2.fence_enable */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_WA_CSR_CFG_WQE_BYPASS_EMBED_DOORBELL_CFG_WQE_BYPASS_EMBED_DOORBELL_1_2_FENCE_ENABLE_MSB 1
#define ELB_WA_CSR_CFG_WQE_BYPASS_EMBED_DOORBELL_CFG_WQE_BYPASS_EMBED_DOORBELL_1_2_FENCE_ENABLE_LSB 1
#define ELB_WA_CSR_CFG_WQE_BYPASS_EMBED_DOORBELL_CFG_WQE_BYPASS_EMBED_DOORBELL_1_2_FENCE_ENABLE_WIDTH 1
#define ELB_WA_CSR_CFG_WQE_BYPASS_EMBED_DOORBELL_CFG_WQE_BYPASS_EMBED_DOORBELL_1_2_FENCE_ENABLE_READ_ACCESS 1
#define ELB_WA_CSR_CFG_WQE_BYPASS_EMBED_DOORBELL_CFG_WQE_BYPASS_EMBED_DOORBELL_1_2_FENCE_ENABLE_WRITE_ACCESS 1
#define ELB_WA_CSR_CFG_WQE_BYPASS_EMBED_DOORBELL_CFG_WQE_BYPASS_EMBED_DOORBELL_1_2_FENCE_ENABLE_RESET 0x1
#define ELB_WA_CSR_CFG_WQE_BYPASS_EMBED_DOORBELL_CFG_WQE_BYPASS_EMBED_DOORBELL_1_2_FENCE_ENABLE_FIELD_MASK 0x00000002
#define ELB_WA_CSR_CFG_WQE_BYPASS_EMBED_DOORBELL_CFG_WQE_BYPASS_EMBED_DOORBELL_1_2_FENCE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_WA_CSR_CFG_WQE_BYPASS_EMBED_DOORBELL_CFG_WQE_BYPASS_EMBED_DOORBELL_1_2_FENCE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_WA_CSR_CFG_WQE_BYPASS_EMBED_DOORBELL_CFG_WQE_BYPASS_EMBED_DOORBELL_1_2_FENCE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_wa_csr::cfg_wqe_bypass_embed_doorbell::cfg_wqe_bypass_embed_doorbell_1_2.enable */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_WA_CSR_CFG_WQE_BYPASS_EMBED_DOORBELL_CFG_WQE_BYPASS_EMBED_DOORBELL_1_2_ENABLE_MSB 0
#define ELB_WA_CSR_CFG_WQE_BYPASS_EMBED_DOORBELL_CFG_WQE_BYPASS_EMBED_DOORBELL_1_2_ENABLE_LSB 0
#define ELB_WA_CSR_CFG_WQE_BYPASS_EMBED_DOORBELL_CFG_WQE_BYPASS_EMBED_DOORBELL_1_2_ENABLE_WIDTH 1
#define ELB_WA_CSR_CFG_WQE_BYPASS_EMBED_DOORBELL_CFG_WQE_BYPASS_EMBED_DOORBELL_1_2_ENABLE_READ_ACCESS 1
#define ELB_WA_CSR_CFG_WQE_BYPASS_EMBED_DOORBELL_CFG_WQE_BYPASS_EMBED_DOORBELL_1_2_ENABLE_WRITE_ACCESS 1
#define ELB_WA_CSR_CFG_WQE_BYPASS_EMBED_DOORBELL_CFG_WQE_BYPASS_EMBED_DOORBELL_1_2_ENABLE_RESET 0x0
#define ELB_WA_CSR_CFG_WQE_BYPASS_EMBED_DOORBELL_CFG_WQE_BYPASS_EMBED_DOORBELL_1_2_ENABLE_FIELD_MASK 0x00000001
#define ELB_WA_CSR_CFG_WQE_BYPASS_EMBED_DOORBELL_CFG_WQE_BYPASS_EMBED_DOORBELL_1_2_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_WA_CSR_CFG_WQE_BYPASS_EMBED_DOORBELL_CFG_WQE_BYPASS_EMBED_DOORBELL_1_2_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_WA_CSR_CFG_WQE_BYPASS_EMBED_DOORBELL_CFG_WQE_BYPASS_EMBED_DOORBELL_1_2_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_wa_csr::cfg_debug_port                               */
/* Register template: elb_wa_csr::cfg_debug_port                           */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 439 */
/* Field member: elb_wa_csr::cfg_debug_port.enable                         */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_WA_CSR_CFG_DEBUG_PORT_ENABLE_MSB 2
#define ELB_WA_CSR_CFG_DEBUG_PORT_ENABLE_LSB 2
#define ELB_WA_CSR_CFG_DEBUG_PORT_ENABLE_WIDTH 1
#define ELB_WA_CSR_CFG_DEBUG_PORT_ENABLE_READ_ACCESS 1
#define ELB_WA_CSR_CFG_DEBUG_PORT_ENABLE_WRITE_ACCESS 1
#define ELB_WA_CSR_CFG_DEBUG_PORT_ENABLE_RESET 0x0
#define ELB_WA_CSR_CFG_DEBUG_PORT_ENABLE_FIELD_MASK 0x00000004
#define ELB_WA_CSR_CFG_DEBUG_PORT_ENABLE_GET(x) (((x) & 0x00000004) >> 2)
#define ELB_WA_CSR_CFG_DEBUG_PORT_ENABLE_SET(x) (((x) << 2) & 0x00000004)
#define ELB_WA_CSR_CFG_DEBUG_PORT_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_wa_csr::cfg_debug_port.select                         */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_WA_CSR_CFG_DEBUG_PORT_SELECT_MSB 1
#define ELB_WA_CSR_CFG_DEBUG_PORT_SELECT_LSB 0
#define ELB_WA_CSR_CFG_DEBUG_PORT_SELECT_WIDTH 2
#define ELB_WA_CSR_CFG_DEBUG_PORT_SELECT_READ_ACCESS 1
#define ELB_WA_CSR_CFG_DEBUG_PORT_SELECT_WRITE_ACCESS 1
#define ELB_WA_CSR_CFG_DEBUG_PORT_SELECT_RESET 0x0
#define ELB_WA_CSR_CFG_DEBUG_PORT_SELECT_FIELD_MASK 0x00000003
#define ELB_WA_CSR_CFG_DEBUG_PORT_SELECT_GET(x) ((x) & 0x00000003)
#define ELB_WA_CSR_CFG_DEBUG_PORT_SELECT_SET(x) ((x) & 0x00000003)
#define ELB_WA_CSR_CFG_DEBUG_PORT_SELECT_MODIFY(r, x) \
   (((x) & 0x00000003) | ((r) & 0xfffffffc))

/* Register type: elb_wa_csr::cfg_ecc_disable_arm4k_remap_tbl              */
/* Register template: elb_wa_csr::cfg_ecc_disable_arm4k_remap_tbl          */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 446 */
/* Field member: elb_wa_csr::cfg_ecc_disable_arm4k_remap_tbl.dhs           */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_WA_CSR_CFG_ECC_DISABLE_ARM4K_REMAP_TBL_DHS_MSB 2
#define ELB_WA_CSR_CFG_ECC_DISABLE_ARM4K_REMAP_TBL_DHS_LSB 2
#define ELB_WA_CSR_CFG_ECC_DISABLE_ARM4K_REMAP_TBL_DHS_WIDTH 1
#define ELB_WA_CSR_CFG_ECC_DISABLE_ARM4K_REMAP_TBL_DHS_READ_ACCESS 1
#define ELB_WA_CSR_CFG_ECC_DISABLE_ARM4K_REMAP_TBL_DHS_WRITE_ACCESS 1
#define ELB_WA_CSR_CFG_ECC_DISABLE_ARM4K_REMAP_TBL_DHS_RESET 0x0
#define ELB_WA_CSR_CFG_ECC_DISABLE_ARM4K_REMAP_TBL_DHS_FIELD_MASK 0x00000004
#define ELB_WA_CSR_CFG_ECC_DISABLE_ARM4K_REMAP_TBL_DHS_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_WA_CSR_CFG_ECC_DISABLE_ARM4K_REMAP_TBL_DHS_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_WA_CSR_CFG_ECC_DISABLE_ARM4K_REMAP_TBL_DHS_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_wa_csr::cfg_ecc_disable_arm4k_remap_tbl.det           */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_WA_CSR_CFG_ECC_DISABLE_ARM4K_REMAP_TBL_DET_MSB 1
#define ELB_WA_CSR_CFG_ECC_DISABLE_ARM4K_REMAP_TBL_DET_LSB 1
#define ELB_WA_CSR_CFG_ECC_DISABLE_ARM4K_REMAP_TBL_DET_WIDTH 1
#define ELB_WA_CSR_CFG_ECC_DISABLE_ARM4K_REMAP_TBL_DET_READ_ACCESS 1
#define ELB_WA_CSR_CFG_ECC_DISABLE_ARM4K_REMAP_TBL_DET_WRITE_ACCESS 1
#define ELB_WA_CSR_CFG_ECC_DISABLE_ARM4K_REMAP_TBL_DET_RESET 0x0
#define ELB_WA_CSR_CFG_ECC_DISABLE_ARM4K_REMAP_TBL_DET_FIELD_MASK 0x00000002
#define ELB_WA_CSR_CFG_ECC_DISABLE_ARM4K_REMAP_TBL_DET_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_WA_CSR_CFG_ECC_DISABLE_ARM4K_REMAP_TBL_DET_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_WA_CSR_CFG_ECC_DISABLE_ARM4K_REMAP_TBL_DET_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_wa_csr::cfg_ecc_disable_arm4k_remap_tbl.cor           */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_WA_CSR_CFG_ECC_DISABLE_ARM4K_REMAP_TBL_COR_MSB 0
#define ELB_WA_CSR_CFG_ECC_DISABLE_ARM4K_REMAP_TBL_COR_LSB 0
#define ELB_WA_CSR_CFG_ECC_DISABLE_ARM4K_REMAP_TBL_COR_WIDTH 1
#define ELB_WA_CSR_CFG_ECC_DISABLE_ARM4K_REMAP_TBL_COR_READ_ACCESS 1
#define ELB_WA_CSR_CFG_ECC_DISABLE_ARM4K_REMAP_TBL_COR_WRITE_ACCESS 1
#define ELB_WA_CSR_CFG_ECC_DISABLE_ARM4K_REMAP_TBL_COR_RESET 0x0
#define ELB_WA_CSR_CFG_ECC_DISABLE_ARM4K_REMAP_TBL_COR_FIELD_MASK 0x00000001
#define ELB_WA_CSR_CFG_ECC_DISABLE_ARM4K_REMAP_TBL_COR_GET(x) \
   ((x) & 0x00000001)
#define ELB_WA_CSR_CFG_ECC_DISABLE_ARM4K_REMAP_TBL_COR_SET(x) \
   ((x) & 0x00000001)
#define ELB_WA_CSR_CFG_ECC_DISABLE_ARM4K_REMAP_TBL_COR_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_wa_csr::sta_ecc_arm4k_remap_tbl                      */
/* Register template: elb_wa_csr::sta_ecc_arm4k_remap_tbl                  */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 454 */
/* Field member: elb_wa_csr::sta_ecc_arm4k_remap_tbl.addr                  */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_WA_CSR_STA_ECC_ARM4K_REMAP_TBL_ADDR_MSB 20
#define ELB_WA_CSR_STA_ECC_ARM4K_REMAP_TBL_ADDR_LSB 10
#define ELB_WA_CSR_STA_ECC_ARM4K_REMAP_TBL_ADDR_WIDTH 11
#define ELB_WA_CSR_STA_ECC_ARM4K_REMAP_TBL_ADDR_READ_ACCESS 1
#define ELB_WA_CSR_STA_ECC_ARM4K_REMAP_TBL_ADDR_WRITE_ACCESS 0
#define ELB_WA_CSR_STA_ECC_ARM4K_REMAP_TBL_ADDR_FIELD_MASK 0x001ffc00
#define ELB_WA_CSR_STA_ECC_ARM4K_REMAP_TBL_ADDR_GET(x) \
   (((x) & 0x001ffc00) >> 10)
#define ELB_WA_CSR_STA_ECC_ARM4K_REMAP_TBL_ADDR_SET(x) \
   (((x) << 10) & 0x001ffc00)
#define ELB_WA_CSR_STA_ECC_ARM4K_REMAP_TBL_ADDR_MODIFY(r, x) \
   ((((x) << 10) & 0x001ffc00) | ((r) & 0xffe003ff))
/* Field member: elb_wa_csr::sta_ecc_arm4k_remap_tbl.syndrome              */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_WA_CSR_STA_ECC_ARM4K_REMAP_TBL_SYNDROME_MSB 9
#define ELB_WA_CSR_STA_ECC_ARM4K_REMAP_TBL_SYNDROME_LSB 2
#define ELB_WA_CSR_STA_ECC_ARM4K_REMAP_TBL_SYNDROME_WIDTH 8
#define ELB_WA_CSR_STA_ECC_ARM4K_REMAP_TBL_SYNDROME_READ_ACCESS 1
#define ELB_WA_CSR_STA_ECC_ARM4K_REMAP_TBL_SYNDROME_WRITE_ACCESS 0
#define ELB_WA_CSR_STA_ECC_ARM4K_REMAP_TBL_SYNDROME_FIELD_MASK 0x000003fc
#define ELB_WA_CSR_STA_ECC_ARM4K_REMAP_TBL_SYNDROME_GET(x) \
   (((x) & 0x000003fc) >> 2)
#define ELB_WA_CSR_STA_ECC_ARM4K_REMAP_TBL_SYNDROME_SET(x) \
   (((x) << 2) & 0x000003fc)
#define ELB_WA_CSR_STA_ECC_ARM4K_REMAP_TBL_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x000003fc) | ((r) & 0xfffffc03))
/* Field member: elb_wa_csr::sta_ecc_arm4k_remap_tbl.correctable           */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_WA_CSR_STA_ECC_ARM4K_REMAP_TBL_CORRECTABLE_MSB 1
#define ELB_WA_CSR_STA_ECC_ARM4K_REMAP_TBL_CORRECTABLE_LSB 1
#define ELB_WA_CSR_STA_ECC_ARM4K_REMAP_TBL_CORRECTABLE_WIDTH 1
#define ELB_WA_CSR_STA_ECC_ARM4K_REMAP_TBL_CORRECTABLE_READ_ACCESS 1
#define ELB_WA_CSR_STA_ECC_ARM4K_REMAP_TBL_CORRECTABLE_WRITE_ACCESS 0
#define ELB_WA_CSR_STA_ECC_ARM4K_REMAP_TBL_CORRECTABLE_FIELD_MASK 0x00000002
#define ELB_WA_CSR_STA_ECC_ARM4K_REMAP_TBL_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_WA_CSR_STA_ECC_ARM4K_REMAP_TBL_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_WA_CSR_STA_ECC_ARM4K_REMAP_TBL_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_wa_csr::sta_ecc_arm4k_remap_tbl.uncorrectable         */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_WA_CSR_STA_ECC_ARM4K_REMAP_TBL_UNCORRECTABLE_MSB 0
#define ELB_WA_CSR_STA_ECC_ARM4K_REMAP_TBL_UNCORRECTABLE_LSB 0
#define ELB_WA_CSR_STA_ECC_ARM4K_REMAP_TBL_UNCORRECTABLE_WIDTH 1
#define ELB_WA_CSR_STA_ECC_ARM4K_REMAP_TBL_UNCORRECTABLE_READ_ACCESS 1
#define ELB_WA_CSR_STA_ECC_ARM4K_REMAP_TBL_UNCORRECTABLE_WRITE_ACCESS 0
#define ELB_WA_CSR_STA_ECC_ARM4K_REMAP_TBL_UNCORRECTABLE_FIELD_MASK 0x00000001
#define ELB_WA_CSR_STA_ECC_ARM4K_REMAP_TBL_UNCORRECTABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_WA_CSR_STA_ECC_ARM4K_REMAP_TBL_UNCORRECTABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_WA_CSR_STA_ECC_ARM4K_REMAP_TBL_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_wa_csr::cfg_arm4k_remap_tbl_sram_bist                */
/* Register template: elb_wa_csr::cfg_arm4k_remap_tbl_sram_bist            */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 462 */
/* Field member: elb_wa_csr::cfg_arm4k_remap_tbl_sram_bist.run             */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_WA_CSR_CFG_ARM4K_REMAP_TBL_SRAM_BIST_RUN_MSB 0
#define ELB_WA_CSR_CFG_ARM4K_REMAP_TBL_SRAM_BIST_RUN_LSB 0
#define ELB_WA_CSR_CFG_ARM4K_REMAP_TBL_SRAM_BIST_RUN_WIDTH 1
#define ELB_WA_CSR_CFG_ARM4K_REMAP_TBL_SRAM_BIST_RUN_READ_ACCESS 1
#define ELB_WA_CSR_CFG_ARM4K_REMAP_TBL_SRAM_BIST_RUN_WRITE_ACCESS 1
#define ELB_WA_CSR_CFG_ARM4K_REMAP_TBL_SRAM_BIST_RUN_RESET 0x0
#define ELB_WA_CSR_CFG_ARM4K_REMAP_TBL_SRAM_BIST_RUN_FIELD_MASK 0x00000001
#define ELB_WA_CSR_CFG_ARM4K_REMAP_TBL_SRAM_BIST_RUN_GET(x) \
   ((x) & 0x00000001)
#define ELB_WA_CSR_CFG_ARM4K_REMAP_TBL_SRAM_BIST_RUN_SET(x) \
   ((x) & 0x00000001)
#define ELB_WA_CSR_CFG_ARM4K_REMAP_TBL_SRAM_BIST_RUN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_wa_csr::sta_doorbell_debug                           */
/* Register template: elb_wa_csr::sta_doorbell_debug                       */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 468 */
/* Field member: elb_wa_csr::sta_doorbell_debug.wa_txs_dbell_drdy          */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WA_TXS_DBELL_DRDY_MSB 25
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WA_TXS_DBELL_DRDY_LSB 25
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WA_TXS_DBELL_DRDY_WIDTH 1
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WA_TXS_DBELL_DRDY_READ_ACCESS 1
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WA_TXS_DBELL_DRDY_WRITE_ACCESS 0
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WA_TXS_DBELL_DRDY_FIELD_MASK 0x02000000
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WA_TXS_DBELL_DRDY_GET(x) \
   (((x) & 0x02000000) >> 25)
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WA_TXS_DBELL_DRDY_SET(x) \
   (((x) << 25) & 0x02000000)
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WA_TXS_DBELL_DRDY_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: elb_wa_csr::sta_doorbell_debug.wa_txs_dbell_srdy          */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WA_TXS_DBELL_SRDY_MSB 24
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WA_TXS_DBELL_SRDY_LSB 24
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WA_TXS_DBELL_SRDY_WIDTH 1
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WA_TXS_DBELL_SRDY_READ_ACCESS 1
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WA_TXS_DBELL_SRDY_WRITE_ACCESS 0
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WA_TXS_DBELL_SRDY_FIELD_MASK 0x01000000
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WA_TXS_DBELL_SRDY_GET(x) \
   (((x) & 0x01000000) >> 24)
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WA_TXS_DBELL_SRDY_SET(x) \
   (((x) << 24) & 0x01000000)
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WA_TXS_DBELL_SRDY_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: elb_wa_csr::sta_doorbell_debug.byp_awvalid                */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_BYP_AWVALID_MSB 23
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_BYP_AWVALID_LSB 23
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_BYP_AWVALID_WIDTH 1
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_BYP_AWVALID_READ_ACCESS 1
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_BYP_AWVALID_WRITE_ACCESS 0
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_BYP_AWVALID_FIELD_MASK 0x00800000
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_BYP_AWVALID_GET(x) \
   (((x) & 0x00800000) >> 23)
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_BYP_AWVALID_SET(x) \
   (((x) << 23) & 0x00800000)
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_BYP_AWVALID_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: elb_wa_csr::sta_doorbell_debug.byp_awready                */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_BYP_AWREADY_MSB 22
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_BYP_AWREADY_LSB 22
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_BYP_AWREADY_WIDTH 1
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_BYP_AWREADY_READ_ACCESS 1
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_BYP_AWREADY_WRITE_ACCESS 0
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_BYP_AWREADY_FIELD_MASK 0x00400000
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_BYP_AWREADY_GET(x) \
   (((x) & 0x00400000) >> 22)
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_BYP_AWREADY_SET(x) \
   (((x) << 22) & 0x00400000)
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_BYP_AWREADY_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: elb_wa_csr::sta_doorbell_debug.byp_wvalid                 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_BYP_WVALID_MSB 21
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_BYP_WVALID_LSB 21
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_BYP_WVALID_WIDTH 1
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_BYP_WVALID_READ_ACCESS 1
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_BYP_WVALID_WRITE_ACCESS 0
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_BYP_WVALID_FIELD_MASK 0x00200000
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_BYP_WVALID_GET(x) \
   (((x) & 0x00200000) >> 21)
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_BYP_WVALID_SET(x) \
   (((x) << 21) & 0x00200000)
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_BYP_WVALID_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: elb_wa_csr::sta_doorbell_debug.byp_wready                 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_BYP_WREADY_MSB 20
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_BYP_WREADY_LSB 20
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_BYP_WREADY_WIDTH 1
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_BYP_WREADY_READ_ACCESS 1
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_BYP_WREADY_WRITE_ACCESS 0
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_BYP_WREADY_FIELD_MASK 0x00100000
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_BYP_WREADY_GET(x) \
   (((x) & 0x00100000) >> 20)
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_BYP_WREADY_SET(x) \
   (((x) << 20) & 0x00100000)
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_BYP_WREADY_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: elb_wa_csr::sta_doorbell_debug.wa_awvalid                 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WA_AWVALID_MSB 19
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WA_AWVALID_LSB 19
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WA_AWVALID_WIDTH 1
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WA_AWVALID_READ_ACCESS 1
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WA_AWVALID_WRITE_ACCESS 0
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WA_AWVALID_FIELD_MASK 0x00080000
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WA_AWVALID_GET(x) \
   (((x) & 0x00080000) >> 19)
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WA_AWVALID_SET(x) \
   (((x) << 19) & 0x00080000)
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WA_AWVALID_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: elb_wa_csr::sta_doorbell_debug.wa_awready                 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WA_AWREADY_MSB 18
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WA_AWREADY_LSB 18
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WA_AWREADY_WIDTH 1
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WA_AWREADY_READ_ACCESS 1
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WA_AWREADY_WRITE_ACCESS 0
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WA_AWREADY_FIELD_MASK 0x00040000
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WA_AWREADY_GET(x) \
   (((x) & 0x00040000) >> 18)
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WA_AWREADY_SET(x) \
   (((x) << 18) & 0x00040000)
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WA_AWREADY_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: elb_wa_csr::sta_doorbell_debug.wa_wvalid                  */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WA_WVALID_MSB 17
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WA_WVALID_LSB 17
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WA_WVALID_WIDTH 1
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WA_WVALID_READ_ACCESS 1
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WA_WVALID_WRITE_ACCESS 0
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WA_WVALID_FIELD_MASK 0x00020000
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WA_WVALID_GET(x) \
   (((x) & 0x00020000) >> 17)
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WA_WVALID_SET(x) \
   (((x) << 17) & 0x00020000)
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WA_WVALID_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: elb_wa_csr::sta_doorbell_debug.wa_wready                  */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WA_WREADY_MSB 16
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WA_WREADY_LSB 16
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WA_WREADY_WIDTH 1
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WA_WREADY_READ_ACCESS 1
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WA_WREADY_WRITE_ACCESS 0
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WA_WREADY_FIELD_MASK 0x00010000
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WA_WREADY_GET(x) \
   (((x) & 0x00010000) >> 16)
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WA_WREADY_SET(x) \
   (((x) << 16) & 0x00010000)
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WA_WREADY_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: elb_wa_csr::sta_doorbell_debug.wa_arvalid                 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WA_ARVALID_MSB 15
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WA_ARVALID_LSB 15
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WA_ARVALID_WIDTH 1
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WA_ARVALID_READ_ACCESS 1
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WA_ARVALID_WRITE_ACCESS 0
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WA_ARVALID_FIELD_MASK 0x00008000
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WA_ARVALID_GET(x) \
   (((x) & 0x00008000) >> 15)
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WA_ARVALID_SET(x) \
   (((x) << 15) & 0x00008000)
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WA_ARVALID_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: elb_wa_csr::sta_doorbell_debug.wa_arready                 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WA_ARREADY_MSB 14
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WA_ARREADY_LSB 14
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WA_ARREADY_WIDTH 1
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WA_ARREADY_READ_ACCESS 1
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WA_ARREADY_WRITE_ACCESS 0
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WA_ARREADY_FIELD_MASK 0x00004000
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WA_ARREADY_GET(x) \
   (((x) & 0x00004000) >> 14)
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WA_ARREADY_SET(x) \
   (((x) << 14) & 0x00004000)
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WA_ARREADY_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: elb_wa_csr::sta_doorbell_debug.wqe_fence_pnd              */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WQE_FENCE_PND_MSB 13
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WQE_FENCE_PND_LSB 13
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WQE_FENCE_PND_WIDTH 1
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WQE_FENCE_PND_READ_ACCESS 1
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WQE_FENCE_PND_WRITE_ACCESS 0
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WQE_FENCE_PND_FIELD_MASK 0x00002000
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WQE_FENCE_PND_GET(x) \
   (((x) & 0x00002000) >> 13)
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WQE_FENCE_PND_SET(x) \
   (((x) << 13) & 0x00002000)
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_WQE_FENCE_PND_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: elb_wa_csr::sta_doorbell_debug.expr_srdy                  */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_EXPR_SRDY_MSB 12
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_EXPR_SRDY_LSB 12
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_EXPR_SRDY_WIDTH 1
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_EXPR_SRDY_READ_ACCESS 1
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_EXPR_SRDY_WRITE_ACCESS 0
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_EXPR_SRDY_FIELD_MASK 0x00001000
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_EXPR_SRDY_GET(x) \
   (((x) & 0x00001000) >> 12)
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_EXPR_SRDY_SET(x) \
   (((x) << 12) & 0x00001000)
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_EXPR_SRDY_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: elb_wa_csr::sta_doorbell_debug.expr_drdy                  */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_EXPR_DRDY_MSB 11
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_EXPR_DRDY_LSB 11
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_EXPR_DRDY_WIDTH 1
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_EXPR_DRDY_READ_ACCESS 1
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_EXPR_DRDY_WRITE_ACCESS 0
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_EXPR_DRDY_FIELD_MASK 0x00000800
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_EXPR_DRDY_GET(x) \
   (((x) & 0x00000800) >> 11)
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_EXPR_DRDY_SET(x) \
   (((x) << 11) & 0x00000800)
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_EXPR_DRDY_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: elb_wa_csr::sta_doorbell_debug.db_req_vec                 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_DB_REQ_VEC_MSB 10
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_DB_REQ_VEC_LSB 7
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_DB_REQ_VEC_WIDTH 4
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_DB_REQ_VEC_READ_ACCESS 1
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_DB_REQ_VEC_WRITE_ACCESS 0
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_DB_REQ_VEC_FIELD_MASK 0x00000780
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_DB_REQ_VEC_GET(x) \
   (((x) & 0x00000780) >> 7)
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_DB_REQ_VEC_SET(x) \
   (((x) << 7) & 0x00000780)
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_DB_REQ_VEC_MODIFY(r, x) \
   ((((x) << 7) & 0x00000780) | ((r) & 0xfffff87f))
/* Field member: elb_wa_csr::sta_doorbell_debug.dhs_host                   */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_DHS_HOST_MSB 6
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_DHS_HOST_LSB 6
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_DHS_HOST_WIDTH 1
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_DHS_HOST_READ_ACCESS 1
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_DHS_HOST_WRITE_ACCESS 0
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_DHS_HOST_FIELD_MASK 0x00000040
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_DHS_HOST_GET(x) \
   (((x) & 0x00000040) >> 6)
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_DHS_HOST_SET(x) \
   (((x) << 6) & 0x00000040)
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_DHS_HOST_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: elb_wa_csr::sta_doorbell_debug.dhs_local                  */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_DHS_LOCAL_MSB 5
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_DHS_LOCAL_LSB 5
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_DHS_LOCAL_WIDTH 1
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_DHS_LOCAL_READ_ACCESS 1
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_DHS_LOCAL_WRITE_ACCESS 0
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_DHS_LOCAL_FIELD_MASK 0x00000020
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_DHS_LOCAL_GET(x) \
   (((x) & 0x00000020) >> 5)
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_DHS_LOCAL_SET(x) \
   (((x) << 5) & 0x00000020)
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_DHS_LOCAL_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: elb_wa_csr::sta_doorbell_debug.dhs_32b                    */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_DHS_32B_MSB 4
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_DHS_32B_LSB 4
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_DHS_32B_WIDTH 1
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_DHS_32B_READ_ACCESS 1
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_DHS_32B_WRITE_ACCESS 0
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_DHS_32B_FIELD_MASK 0x00000010
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_DHS_32B_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_DHS_32B_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_DHS_32B_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_wa_csr::sta_doorbell_debug.dhs_timer                  */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_DHS_TIMER_MSB 3
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_DHS_TIMER_LSB 3
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_DHS_TIMER_WIDTH 1
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_DHS_TIMER_READ_ACCESS 1
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_DHS_TIMER_WRITE_ACCESS 0
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_DHS_TIMER_FIELD_MASK 0x00000008
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_DHS_TIMER_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_DHS_TIMER_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_DHS_TIMER_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_wa_csr::sta_doorbell_debug.req_expr                   */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_REQ_EXPR_MSB 2
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_REQ_EXPR_LSB 2
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_REQ_EXPR_WIDTH 1
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_REQ_EXPR_READ_ACCESS 1
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_REQ_EXPR_WRITE_ACCESS 0
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_REQ_EXPR_FIELD_MASK 0x00000004
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_REQ_EXPR_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_REQ_EXPR_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_REQ_EXPR_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_wa_csr::sta_doorbell_debug.req_wqe                    */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_REQ_WQE_MSB 1
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_REQ_WQE_LSB 1
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_REQ_WQE_WIDTH 1
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_REQ_WQE_READ_ACCESS 1
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_REQ_WQE_WRITE_ACCESS 0
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_REQ_WQE_FIELD_MASK 0x00000002
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_REQ_WQE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_REQ_WQE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_REQ_WQE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_wa_csr::sta_doorbell_debug.dhs_arm4k                  */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_DHS_ARM4K_MSB 0
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_DHS_ARM4K_LSB 0
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_DHS_ARM4K_WIDTH 1
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_DHS_ARM4K_READ_ACCESS 1
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_DHS_ARM4K_WRITE_ACCESS 0
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_DHS_ARM4K_FIELD_MASK 0x00000001
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_DHS_ARM4K_GET(x) ((x) & 0x00000001)
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_DHS_ARM4K_SET(x) ((x) & 0x00000001)
#define ELB_WA_CSR_STA_DOORBELL_DEBUG_DHS_ARM4K_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_wa_csr::sta_arm4k_remap_tbl_sram_bist                */
/* Register template: elb_wa_csr::sta_arm4k_remap_tbl_sram_bist            */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 495 */
/* Field member: elb_wa_csr::sta_arm4k_remap_tbl_sram_bist.done_fail       */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_WA_CSR_STA_ARM4K_REMAP_TBL_SRAM_BIST_DONE_FAIL_MSB 1
#define ELB_WA_CSR_STA_ARM4K_REMAP_TBL_SRAM_BIST_DONE_FAIL_LSB 1
#define ELB_WA_CSR_STA_ARM4K_REMAP_TBL_SRAM_BIST_DONE_FAIL_WIDTH 1
#define ELB_WA_CSR_STA_ARM4K_REMAP_TBL_SRAM_BIST_DONE_FAIL_READ_ACCESS 1
#define ELB_WA_CSR_STA_ARM4K_REMAP_TBL_SRAM_BIST_DONE_FAIL_WRITE_ACCESS 0
#define ELB_WA_CSR_STA_ARM4K_REMAP_TBL_SRAM_BIST_DONE_FAIL_FIELD_MASK 0x00000002
#define ELB_WA_CSR_STA_ARM4K_REMAP_TBL_SRAM_BIST_DONE_FAIL_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_WA_CSR_STA_ARM4K_REMAP_TBL_SRAM_BIST_DONE_FAIL_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_WA_CSR_STA_ARM4K_REMAP_TBL_SRAM_BIST_DONE_FAIL_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_wa_csr::sta_arm4k_remap_tbl_sram_bist.done_pass       */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_WA_CSR_STA_ARM4K_REMAP_TBL_SRAM_BIST_DONE_PASS_MSB 0
#define ELB_WA_CSR_STA_ARM4K_REMAP_TBL_SRAM_BIST_DONE_PASS_LSB 0
#define ELB_WA_CSR_STA_ARM4K_REMAP_TBL_SRAM_BIST_DONE_PASS_WIDTH 1
#define ELB_WA_CSR_STA_ARM4K_REMAP_TBL_SRAM_BIST_DONE_PASS_READ_ACCESS 1
#define ELB_WA_CSR_STA_ARM4K_REMAP_TBL_SRAM_BIST_DONE_PASS_WRITE_ACCESS 0
#define ELB_WA_CSR_STA_ARM4K_REMAP_TBL_SRAM_BIST_DONE_PASS_FIELD_MASK 0x00000001
#define ELB_WA_CSR_STA_ARM4K_REMAP_TBL_SRAM_BIST_DONE_PASS_GET(x) \
   ((x) & 0x00000001)
#define ELB_WA_CSR_STA_ARM4K_REMAP_TBL_SRAM_BIST_DONE_PASS_SET(x) \
   ((x) & 0x00000001)
#define ELB_WA_CSR_STA_ARM4K_REMAP_TBL_SRAM_BIST_DONE_PASS_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_wa_csr::sta_doorbell_log6                            */
/* Register template: elb_wa_csr::sta_doorbell_log6                        */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 502 */
/* Field member: elb_wa_csr::sta_doorbell_log6.addr_36_6                   */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_WA_CSR_STA_DOORBELL_LOG6_ADDR_36_6_MSB 30
#define ELB_WA_CSR_STA_DOORBELL_LOG6_ADDR_36_6_LSB 0
#define ELB_WA_CSR_STA_DOORBELL_LOG6_ADDR_36_6_WIDTH 31
#define ELB_WA_CSR_STA_DOORBELL_LOG6_ADDR_36_6_READ_ACCESS 1
#define ELB_WA_CSR_STA_DOORBELL_LOG6_ADDR_36_6_WRITE_ACCESS 0
#define ELB_WA_CSR_STA_DOORBELL_LOG6_ADDR_36_6_FIELD_MASK 0x7fffffff
#define ELB_WA_CSR_STA_DOORBELL_LOG6_ADDR_36_6_GET(x) ((x) & 0x7fffffff)
#define ELB_WA_CSR_STA_DOORBELL_LOG6_ADDR_36_6_SET(x) ((x) & 0x7fffffff)
#define ELB_WA_CSR_STA_DOORBELL_LOG6_ADDR_36_6_MODIFY(r, x) \
   (((x) & 0x7fffffff) | ((r) & 0x80000000))

/* Register type: elb_wa_csr::sta_doorbell_log7                            */
/* Register template: elb_wa_csr::sta_doorbell_log7                        */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 508 */
/* Field member: elb_wa_csr::sta_doorbell_log7.addr_36_6                   */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_WA_CSR_STA_DOORBELL_LOG7_ADDR_36_6_MSB 30
#define ELB_WA_CSR_STA_DOORBELL_LOG7_ADDR_36_6_LSB 0
#define ELB_WA_CSR_STA_DOORBELL_LOG7_ADDR_36_6_WIDTH 31
#define ELB_WA_CSR_STA_DOORBELL_LOG7_ADDR_36_6_READ_ACCESS 1
#define ELB_WA_CSR_STA_DOORBELL_LOG7_ADDR_36_6_WRITE_ACCESS 0
#define ELB_WA_CSR_STA_DOORBELL_LOG7_ADDR_36_6_FIELD_MASK 0x7fffffff
#define ELB_WA_CSR_STA_DOORBELL_LOG7_ADDR_36_6_GET(x) ((x) & 0x7fffffff)
#define ELB_WA_CSR_STA_DOORBELL_LOG7_ADDR_36_6_SET(x) ((x) & 0x7fffffff)
#define ELB_WA_CSR_STA_DOORBELL_LOG7_ADDR_36_6_MODIFY(r, x) \
   (((x) & 0x7fffffff) | ((r) & 0x80000000))

/* Wide Register type: elb_wa_csr::cnt_doorbell_axi_wqe_payload_wr         */
/* Wide Register template: elb_wa_csr::cnt_doorbell_axi_wqe_payload_wr     */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 514 */
#define ELB_WA_CSR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_SIZE 0x2
#define ELB_WA_CSR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_BYTE_SIZE 0x8

/* Register type: elb_wa_csr::cnt_doorbell_axi_wqe_payload_wr::cnt_doorbell_axi_wqe_payload_wr_0_2 */
/* Register template: elb_wa_csr::cnt_doorbell_axi_wqe_payload_wr::cnt_doorbell_axi_wqe_payload_wr_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 514 */
/* Field member: elb_wa_csr::cnt_doorbell_axi_wqe_payload_wr::cnt_doorbell_axi_wqe_payload_wr_0_2.num_bytes_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 168 */
#define ELB_WA_CSR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_0_2_NUM_BYTES_31_0_MSB 31
#define ELB_WA_CSR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_0_2_NUM_BYTES_31_0_LSB 0
#define ELB_WA_CSR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_0_2_NUM_BYTES_31_0_WIDTH 32
#define ELB_WA_CSR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_0_2_NUM_BYTES_31_0_READ_ACCESS 1
#define ELB_WA_CSR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_0_2_NUM_BYTES_31_0_WRITE_ACCESS 1
#define ELB_WA_CSR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_0_2_NUM_BYTES_31_0_FIELD_MASK 0xffffffff
#define ELB_WA_CSR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_0_2_NUM_BYTES_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_WA_CSR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_0_2_NUM_BYTES_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_WA_CSR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_0_2_NUM_BYTES_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_wa_csr::cnt_doorbell_axi_wqe_payload_wr::cnt_doorbell_axi_wqe_payload_wr_1_2 */
/* Register template: elb_wa_csr::cnt_doorbell_axi_wqe_payload_wr::cnt_doorbell_axi_wqe_payload_wr_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 514 */
/* Field member: elb_wa_csr::cnt_doorbell_axi_wqe_payload_wr::cnt_doorbell_axi_wqe_payload_wr_1_2.num_bytes_49_32 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 168 */
#define ELB_WA_CSR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_1_2_NUM_BYTES_49_32_MSB 17
#define ELB_WA_CSR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_1_2_NUM_BYTES_49_32_LSB 0
#define ELB_WA_CSR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_1_2_NUM_BYTES_49_32_WIDTH 18
#define ELB_WA_CSR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_1_2_NUM_BYTES_49_32_READ_ACCESS 1
#define ELB_WA_CSR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_1_2_NUM_BYTES_49_32_WRITE_ACCESS 1
#define ELB_WA_CSR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_1_2_NUM_BYTES_49_32_FIELD_MASK 0x0003ffff
#define ELB_WA_CSR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_1_2_NUM_BYTES_49_32_GET(x) \
   ((x) & 0x0003ffff)
#define ELB_WA_CSR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_1_2_NUM_BYTES_49_32_SET(x) \
   ((x) & 0x0003ffff)
#define ELB_WA_CSR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_CNT_DOORBELL_AXI_WQE_PAYLOAD_WR_1_2_NUM_BYTES_49_32_MODIFY(r, x) \
   (((x) & 0x0003ffff) | ((r) & 0xfffc0000))

/* Register type: elb_wa_csr::sat_doorbell_rdlat                           */
/* Register template: elb_wa_csr::sat_doorbell_rdlat                       */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 521 */
/* Field member: elb_wa_csr::sat_doorbell_rdlat.num_samples                */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 182 */
#define ELB_WA_CSR_SAT_DOORBELL_RDLAT_NUM_SAMPLES_MSB 31
#define ELB_WA_CSR_SAT_DOORBELL_RDLAT_NUM_SAMPLES_LSB 0
#define ELB_WA_CSR_SAT_DOORBELL_RDLAT_NUM_SAMPLES_WIDTH 32
#define ELB_WA_CSR_SAT_DOORBELL_RDLAT_NUM_SAMPLES_READ_ACCESS 1
#define ELB_WA_CSR_SAT_DOORBELL_RDLAT_NUM_SAMPLES_WRITE_ACCESS 1
#define ELB_WA_CSR_SAT_DOORBELL_RDLAT_NUM_SAMPLES_RESET 0x00000000
#define ELB_WA_CSR_SAT_DOORBELL_RDLAT_NUM_SAMPLES_FIELD_MASK 0xffffffff
#define ELB_WA_CSR_SAT_DOORBELL_RDLAT_NUM_SAMPLES_GET(x) ((x) & 0xffffffff)
#define ELB_WA_CSR_SAT_DOORBELL_RDLAT_NUM_SAMPLES_SET(x) ((x) & 0xffffffff)
#define ELB_WA_CSR_SAT_DOORBELL_RDLAT_NUM_SAMPLES_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_wa_csr::sta_doorbell_rdlat_range                     */
/* Register template: elb_wa_csr::sta_doorbell_rdlat_range                 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 526 */
/* Field member: elb_wa_csr::sta_doorbell_rdlat_range.max_value            */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_WA_CSR_STA_DOORBELL_RDLAT_RANGE_MAX_VALUE_MSB 31
#define ELB_WA_CSR_STA_DOORBELL_RDLAT_RANGE_MAX_VALUE_LSB 16
#define ELB_WA_CSR_STA_DOORBELL_RDLAT_RANGE_MAX_VALUE_WIDTH 16
#define ELB_WA_CSR_STA_DOORBELL_RDLAT_RANGE_MAX_VALUE_READ_ACCESS 1
#define ELB_WA_CSR_STA_DOORBELL_RDLAT_RANGE_MAX_VALUE_WRITE_ACCESS 0
#define ELB_WA_CSR_STA_DOORBELL_RDLAT_RANGE_MAX_VALUE_FIELD_MASK 0xffff0000
#define ELB_WA_CSR_STA_DOORBELL_RDLAT_RANGE_MAX_VALUE_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define ELB_WA_CSR_STA_DOORBELL_RDLAT_RANGE_MAX_VALUE_SET(x) \
   (((x) << 16) & 0xffff0000)
#define ELB_WA_CSR_STA_DOORBELL_RDLAT_RANGE_MAX_VALUE_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: elb_wa_csr::sta_doorbell_rdlat_range.min_value            */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_WA_CSR_STA_DOORBELL_RDLAT_RANGE_MIN_VALUE_MSB 15
#define ELB_WA_CSR_STA_DOORBELL_RDLAT_RANGE_MIN_VALUE_LSB 0
#define ELB_WA_CSR_STA_DOORBELL_RDLAT_RANGE_MIN_VALUE_WIDTH 16
#define ELB_WA_CSR_STA_DOORBELL_RDLAT_RANGE_MIN_VALUE_READ_ACCESS 1
#define ELB_WA_CSR_STA_DOORBELL_RDLAT_RANGE_MIN_VALUE_WRITE_ACCESS 0
#define ELB_WA_CSR_STA_DOORBELL_RDLAT_RANGE_MIN_VALUE_FIELD_MASK 0x0000ffff
#define ELB_WA_CSR_STA_DOORBELL_RDLAT_RANGE_MIN_VALUE_GET(x) \
   ((x) & 0x0000ffff)
#define ELB_WA_CSR_STA_DOORBELL_RDLAT_RANGE_MIN_VALUE_SET(x) \
   ((x) & 0x0000ffff)
#define ELB_WA_CSR_STA_DOORBELL_RDLAT_RANGE_MIN_VALUE_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Wide Register type: elb_wa_csr::cnt_doorbell_rdlat_accum                */
/* Wide Register template: elb_wa_csr::cnt_doorbell_rdlat_accum            */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 533 */
#define ELB_WA_CSR_CNT_DOORBELL_RDLAT_ACCUM_SIZE 0x2
#define ELB_WA_CSR_CNT_DOORBELL_RDLAT_ACCUM_BYTE_SIZE 0x8

/* Register type: elb_wa_csr::cnt_doorbell_rdlat_accum::cnt_doorbell_rdlat_accum_0_2 */
/* Register template: elb_wa_csr::cnt_doorbell_rdlat_accum::cnt_doorbell_rdlat_accum_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 533 */
/* Field member: elb_wa_csr::cnt_doorbell_rdlat_accum::cnt_doorbell_rdlat_accum_0_2.total_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 168 */
#define ELB_WA_CSR_CNT_DOORBELL_RDLAT_ACCUM_CNT_DOORBELL_RDLAT_ACCUM_0_2_TOTAL_31_0_MSB 31
#define ELB_WA_CSR_CNT_DOORBELL_RDLAT_ACCUM_CNT_DOORBELL_RDLAT_ACCUM_0_2_TOTAL_31_0_LSB 0
#define ELB_WA_CSR_CNT_DOORBELL_RDLAT_ACCUM_CNT_DOORBELL_RDLAT_ACCUM_0_2_TOTAL_31_0_WIDTH 32
#define ELB_WA_CSR_CNT_DOORBELL_RDLAT_ACCUM_CNT_DOORBELL_RDLAT_ACCUM_0_2_TOTAL_31_0_READ_ACCESS 1
#define ELB_WA_CSR_CNT_DOORBELL_RDLAT_ACCUM_CNT_DOORBELL_RDLAT_ACCUM_0_2_TOTAL_31_0_WRITE_ACCESS 1
#define ELB_WA_CSR_CNT_DOORBELL_RDLAT_ACCUM_CNT_DOORBELL_RDLAT_ACCUM_0_2_TOTAL_31_0_FIELD_MASK 0xffffffff
#define ELB_WA_CSR_CNT_DOORBELL_RDLAT_ACCUM_CNT_DOORBELL_RDLAT_ACCUM_0_2_TOTAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_WA_CSR_CNT_DOORBELL_RDLAT_ACCUM_CNT_DOORBELL_RDLAT_ACCUM_0_2_TOTAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_WA_CSR_CNT_DOORBELL_RDLAT_ACCUM_CNT_DOORBELL_RDLAT_ACCUM_0_2_TOTAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_wa_csr::cnt_doorbell_rdlat_accum::cnt_doorbell_rdlat_accum_1_2 */
/* Register template: elb_wa_csr::cnt_doorbell_rdlat_accum::cnt_doorbell_rdlat_accum_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 533 */
/* Field member: elb_wa_csr::cnt_doorbell_rdlat_accum::cnt_doorbell_rdlat_accum_1_2.total_49_32 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 168 */
#define ELB_WA_CSR_CNT_DOORBELL_RDLAT_ACCUM_CNT_DOORBELL_RDLAT_ACCUM_1_2_TOTAL_49_32_MSB 17
#define ELB_WA_CSR_CNT_DOORBELL_RDLAT_ACCUM_CNT_DOORBELL_RDLAT_ACCUM_1_2_TOTAL_49_32_LSB 0
#define ELB_WA_CSR_CNT_DOORBELL_RDLAT_ACCUM_CNT_DOORBELL_RDLAT_ACCUM_1_2_TOTAL_49_32_WIDTH 18
#define ELB_WA_CSR_CNT_DOORBELL_RDLAT_ACCUM_CNT_DOORBELL_RDLAT_ACCUM_1_2_TOTAL_49_32_READ_ACCESS 1
#define ELB_WA_CSR_CNT_DOORBELL_RDLAT_ACCUM_CNT_DOORBELL_RDLAT_ACCUM_1_2_TOTAL_49_32_WRITE_ACCESS 1
#define ELB_WA_CSR_CNT_DOORBELL_RDLAT_ACCUM_CNT_DOORBELL_RDLAT_ACCUM_1_2_TOTAL_49_32_FIELD_MASK 0x0003ffff
#define ELB_WA_CSR_CNT_DOORBELL_RDLAT_ACCUM_CNT_DOORBELL_RDLAT_ACCUM_1_2_TOTAL_49_32_GET(x) \
   ((x) & 0x0003ffff)
#define ELB_WA_CSR_CNT_DOORBELL_RDLAT_ACCUM_CNT_DOORBELL_RDLAT_ACCUM_1_2_TOTAL_49_32_SET(x) \
   ((x) & 0x0003ffff)
#define ELB_WA_CSR_CNT_DOORBELL_RDLAT_ACCUM_CNT_DOORBELL_RDLAT_ACCUM_1_2_TOTAL_49_32_MODIFY(r, x) \
   (((x) & 0x0003ffff) | ((r) & 0xfffc0000))

/* Register type: elb_wa_csr::sat_doorbell_wrlat                           */
/* Register template: elb_wa_csr::sat_doorbell_wrlat                       */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 539 */
/* Field member: elb_wa_csr::sat_doorbell_wrlat.num_samples                */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 182 */
#define ELB_WA_CSR_SAT_DOORBELL_WRLAT_NUM_SAMPLES_MSB 31
#define ELB_WA_CSR_SAT_DOORBELL_WRLAT_NUM_SAMPLES_LSB 0
#define ELB_WA_CSR_SAT_DOORBELL_WRLAT_NUM_SAMPLES_WIDTH 32
#define ELB_WA_CSR_SAT_DOORBELL_WRLAT_NUM_SAMPLES_READ_ACCESS 1
#define ELB_WA_CSR_SAT_DOORBELL_WRLAT_NUM_SAMPLES_WRITE_ACCESS 1
#define ELB_WA_CSR_SAT_DOORBELL_WRLAT_NUM_SAMPLES_RESET 0x00000000
#define ELB_WA_CSR_SAT_DOORBELL_WRLAT_NUM_SAMPLES_FIELD_MASK 0xffffffff
#define ELB_WA_CSR_SAT_DOORBELL_WRLAT_NUM_SAMPLES_GET(x) ((x) & 0xffffffff)
#define ELB_WA_CSR_SAT_DOORBELL_WRLAT_NUM_SAMPLES_SET(x) ((x) & 0xffffffff)
#define ELB_WA_CSR_SAT_DOORBELL_WRLAT_NUM_SAMPLES_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_wa_csr::sta_doorbell_wrlat_range                     */
/* Register template: elb_wa_csr::sta_doorbell_wrlat_range                 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 544 */
/* Field member: elb_wa_csr::sta_doorbell_wrlat_range.max_value            */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_WA_CSR_STA_DOORBELL_WRLAT_RANGE_MAX_VALUE_MSB 31
#define ELB_WA_CSR_STA_DOORBELL_WRLAT_RANGE_MAX_VALUE_LSB 16
#define ELB_WA_CSR_STA_DOORBELL_WRLAT_RANGE_MAX_VALUE_WIDTH 16
#define ELB_WA_CSR_STA_DOORBELL_WRLAT_RANGE_MAX_VALUE_READ_ACCESS 1
#define ELB_WA_CSR_STA_DOORBELL_WRLAT_RANGE_MAX_VALUE_WRITE_ACCESS 0
#define ELB_WA_CSR_STA_DOORBELL_WRLAT_RANGE_MAX_VALUE_FIELD_MASK 0xffff0000
#define ELB_WA_CSR_STA_DOORBELL_WRLAT_RANGE_MAX_VALUE_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define ELB_WA_CSR_STA_DOORBELL_WRLAT_RANGE_MAX_VALUE_SET(x) \
   (((x) << 16) & 0xffff0000)
#define ELB_WA_CSR_STA_DOORBELL_WRLAT_RANGE_MAX_VALUE_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: elb_wa_csr::sta_doorbell_wrlat_range.min_value            */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_WA_CSR_STA_DOORBELL_WRLAT_RANGE_MIN_VALUE_MSB 15
#define ELB_WA_CSR_STA_DOORBELL_WRLAT_RANGE_MIN_VALUE_LSB 0
#define ELB_WA_CSR_STA_DOORBELL_WRLAT_RANGE_MIN_VALUE_WIDTH 16
#define ELB_WA_CSR_STA_DOORBELL_WRLAT_RANGE_MIN_VALUE_READ_ACCESS 1
#define ELB_WA_CSR_STA_DOORBELL_WRLAT_RANGE_MIN_VALUE_WRITE_ACCESS 0
#define ELB_WA_CSR_STA_DOORBELL_WRLAT_RANGE_MIN_VALUE_FIELD_MASK 0x0000ffff
#define ELB_WA_CSR_STA_DOORBELL_WRLAT_RANGE_MIN_VALUE_GET(x) \
   ((x) & 0x0000ffff)
#define ELB_WA_CSR_STA_DOORBELL_WRLAT_RANGE_MIN_VALUE_SET(x) \
   ((x) & 0x0000ffff)
#define ELB_WA_CSR_STA_DOORBELL_WRLAT_RANGE_MIN_VALUE_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Wide Register type: elb_wa_csr::cnt_doorbell_wrlat_accum                */
/* Wide Register template: elb_wa_csr::cnt_doorbell_wrlat_accum            */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 551 */
#define ELB_WA_CSR_CNT_DOORBELL_WRLAT_ACCUM_SIZE 0x2
#define ELB_WA_CSR_CNT_DOORBELL_WRLAT_ACCUM_BYTE_SIZE 0x8

/* Register type: elb_wa_csr::cnt_doorbell_wrlat_accum::cnt_doorbell_wrlat_accum_0_2 */
/* Register template: elb_wa_csr::cnt_doorbell_wrlat_accum::cnt_doorbell_wrlat_accum_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 551 */
/* Field member: elb_wa_csr::cnt_doorbell_wrlat_accum::cnt_doorbell_wrlat_accum_0_2.total_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 168 */
#define ELB_WA_CSR_CNT_DOORBELL_WRLAT_ACCUM_CNT_DOORBELL_WRLAT_ACCUM_0_2_TOTAL_31_0_MSB 31
#define ELB_WA_CSR_CNT_DOORBELL_WRLAT_ACCUM_CNT_DOORBELL_WRLAT_ACCUM_0_2_TOTAL_31_0_LSB 0
#define ELB_WA_CSR_CNT_DOORBELL_WRLAT_ACCUM_CNT_DOORBELL_WRLAT_ACCUM_0_2_TOTAL_31_0_WIDTH 32
#define ELB_WA_CSR_CNT_DOORBELL_WRLAT_ACCUM_CNT_DOORBELL_WRLAT_ACCUM_0_2_TOTAL_31_0_READ_ACCESS 1
#define ELB_WA_CSR_CNT_DOORBELL_WRLAT_ACCUM_CNT_DOORBELL_WRLAT_ACCUM_0_2_TOTAL_31_0_WRITE_ACCESS 1
#define ELB_WA_CSR_CNT_DOORBELL_WRLAT_ACCUM_CNT_DOORBELL_WRLAT_ACCUM_0_2_TOTAL_31_0_FIELD_MASK 0xffffffff
#define ELB_WA_CSR_CNT_DOORBELL_WRLAT_ACCUM_CNT_DOORBELL_WRLAT_ACCUM_0_2_TOTAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_WA_CSR_CNT_DOORBELL_WRLAT_ACCUM_CNT_DOORBELL_WRLAT_ACCUM_0_2_TOTAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_WA_CSR_CNT_DOORBELL_WRLAT_ACCUM_CNT_DOORBELL_WRLAT_ACCUM_0_2_TOTAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_wa_csr::cnt_doorbell_wrlat_accum::cnt_doorbell_wrlat_accum_1_2 */
/* Register template: elb_wa_csr::cnt_doorbell_wrlat_accum::cnt_doorbell_wrlat_accum_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 551 */
/* Field member: elb_wa_csr::cnt_doorbell_wrlat_accum::cnt_doorbell_wrlat_accum_1_2.total_49_32 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 168 */
#define ELB_WA_CSR_CNT_DOORBELL_WRLAT_ACCUM_CNT_DOORBELL_WRLAT_ACCUM_1_2_TOTAL_49_32_MSB 17
#define ELB_WA_CSR_CNT_DOORBELL_WRLAT_ACCUM_CNT_DOORBELL_WRLAT_ACCUM_1_2_TOTAL_49_32_LSB 0
#define ELB_WA_CSR_CNT_DOORBELL_WRLAT_ACCUM_CNT_DOORBELL_WRLAT_ACCUM_1_2_TOTAL_49_32_WIDTH 18
#define ELB_WA_CSR_CNT_DOORBELL_WRLAT_ACCUM_CNT_DOORBELL_WRLAT_ACCUM_1_2_TOTAL_49_32_READ_ACCESS 1
#define ELB_WA_CSR_CNT_DOORBELL_WRLAT_ACCUM_CNT_DOORBELL_WRLAT_ACCUM_1_2_TOTAL_49_32_WRITE_ACCESS 1
#define ELB_WA_CSR_CNT_DOORBELL_WRLAT_ACCUM_CNT_DOORBELL_WRLAT_ACCUM_1_2_TOTAL_49_32_FIELD_MASK 0x0003ffff
#define ELB_WA_CSR_CNT_DOORBELL_WRLAT_ACCUM_CNT_DOORBELL_WRLAT_ACCUM_1_2_TOTAL_49_32_GET(x) \
   ((x) & 0x0003ffff)
#define ELB_WA_CSR_CNT_DOORBELL_WRLAT_ACCUM_CNT_DOORBELL_WRLAT_ACCUM_1_2_TOTAL_49_32_SET(x) \
   ((x) & 0x0003ffff)
#define ELB_WA_CSR_CNT_DOORBELL_WRLAT_ACCUM_CNT_DOORBELL_WRLAT_ACCUM_1_2_TOTAL_49_32_MODIFY(r, x) \
   (((x) & 0x0003ffff) | ((r) & 0xfffc0000))

/* Register type: elb_wa_csr::sat_doorbell_wqelat                          */
/* Register template: elb_wa_csr::sat_doorbell_wqelat                      */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 557 */
/* Field member: elb_wa_csr::sat_doorbell_wqelat.num_samples               */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 182 */
#define ELB_WA_CSR_SAT_DOORBELL_WQELAT_NUM_SAMPLES_MSB 31
#define ELB_WA_CSR_SAT_DOORBELL_WQELAT_NUM_SAMPLES_LSB 0
#define ELB_WA_CSR_SAT_DOORBELL_WQELAT_NUM_SAMPLES_WIDTH 32
#define ELB_WA_CSR_SAT_DOORBELL_WQELAT_NUM_SAMPLES_READ_ACCESS 1
#define ELB_WA_CSR_SAT_DOORBELL_WQELAT_NUM_SAMPLES_WRITE_ACCESS 1
#define ELB_WA_CSR_SAT_DOORBELL_WQELAT_NUM_SAMPLES_RESET 0x00000000
#define ELB_WA_CSR_SAT_DOORBELL_WQELAT_NUM_SAMPLES_FIELD_MASK 0xffffffff
#define ELB_WA_CSR_SAT_DOORBELL_WQELAT_NUM_SAMPLES_GET(x) ((x) & 0xffffffff)
#define ELB_WA_CSR_SAT_DOORBELL_WQELAT_NUM_SAMPLES_SET(x) ((x) & 0xffffffff)
#define ELB_WA_CSR_SAT_DOORBELL_WQELAT_NUM_SAMPLES_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_wa_csr::sta_doorbell_wqelat_range                    */
/* Register template: elb_wa_csr::sta_doorbell_wqelat_range                */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 562 */
/* Field member: elb_wa_csr::sta_doorbell_wqelat_range.max_value           */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_WA_CSR_STA_DOORBELL_WQELAT_RANGE_MAX_VALUE_MSB 31
#define ELB_WA_CSR_STA_DOORBELL_WQELAT_RANGE_MAX_VALUE_LSB 16
#define ELB_WA_CSR_STA_DOORBELL_WQELAT_RANGE_MAX_VALUE_WIDTH 16
#define ELB_WA_CSR_STA_DOORBELL_WQELAT_RANGE_MAX_VALUE_READ_ACCESS 1
#define ELB_WA_CSR_STA_DOORBELL_WQELAT_RANGE_MAX_VALUE_WRITE_ACCESS 0
#define ELB_WA_CSR_STA_DOORBELL_WQELAT_RANGE_MAX_VALUE_FIELD_MASK 0xffff0000
#define ELB_WA_CSR_STA_DOORBELL_WQELAT_RANGE_MAX_VALUE_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define ELB_WA_CSR_STA_DOORBELL_WQELAT_RANGE_MAX_VALUE_SET(x) \
   (((x) << 16) & 0xffff0000)
#define ELB_WA_CSR_STA_DOORBELL_WQELAT_RANGE_MAX_VALUE_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: elb_wa_csr::sta_doorbell_wqelat_range.min_value           */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_WA_CSR_STA_DOORBELL_WQELAT_RANGE_MIN_VALUE_MSB 15
#define ELB_WA_CSR_STA_DOORBELL_WQELAT_RANGE_MIN_VALUE_LSB 0
#define ELB_WA_CSR_STA_DOORBELL_WQELAT_RANGE_MIN_VALUE_WIDTH 16
#define ELB_WA_CSR_STA_DOORBELL_WQELAT_RANGE_MIN_VALUE_READ_ACCESS 1
#define ELB_WA_CSR_STA_DOORBELL_WQELAT_RANGE_MIN_VALUE_WRITE_ACCESS 0
#define ELB_WA_CSR_STA_DOORBELL_WQELAT_RANGE_MIN_VALUE_FIELD_MASK 0x0000ffff
#define ELB_WA_CSR_STA_DOORBELL_WQELAT_RANGE_MIN_VALUE_GET(x) \
   ((x) & 0x0000ffff)
#define ELB_WA_CSR_STA_DOORBELL_WQELAT_RANGE_MIN_VALUE_SET(x) \
   ((x) & 0x0000ffff)
#define ELB_WA_CSR_STA_DOORBELL_WQELAT_RANGE_MIN_VALUE_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Wide Register type: elb_wa_csr::cnt_doorbell_wqelat_accum               */
/* Wide Register template: elb_wa_csr::cnt_doorbell_wqelat_accum           */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 569 */
#define ELB_WA_CSR_CNT_DOORBELL_WQELAT_ACCUM_SIZE 0x2
#define ELB_WA_CSR_CNT_DOORBELL_WQELAT_ACCUM_BYTE_SIZE 0x8

/* Register type: elb_wa_csr::cnt_doorbell_wqelat_accum::cnt_doorbell_wqelat_accum_0_2 */
/* Register template: elb_wa_csr::cnt_doorbell_wqelat_accum::cnt_doorbell_wqelat_accum_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 569 */
/* Field member: elb_wa_csr::cnt_doorbell_wqelat_accum::cnt_doorbell_wqelat_accum_0_2.total_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 168 */
#define ELB_WA_CSR_CNT_DOORBELL_WQELAT_ACCUM_CNT_DOORBELL_WQELAT_ACCUM_0_2_TOTAL_31_0_MSB 31
#define ELB_WA_CSR_CNT_DOORBELL_WQELAT_ACCUM_CNT_DOORBELL_WQELAT_ACCUM_0_2_TOTAL_31_0_LSB 0
#define ELB_WA_CSR_CNT_DOORBELL_WQELAT_ACCUM_CNT_DOORBELL_WQELAT_ACCUM_0_2_TOTAL_31_0_WIDTH 32
#define ELB_WA_CSR_CNT_DOORBELL_WQELAT_ACCUM_CNT_DOORBELL_WQELAT_ACCUM_0_2_TOTAL_31_0_READ_ACCESS 1
#define ELB_WA_CSR_CNT_DOORBELL_WQELAT_ACCUM_CNT_DOORBELL_WQELAT_ACCUM_0_2_TOTAL_31_0_WRITE_ACCESS 1
#define ELB_WA_CSR_CNT_DOORBELL_WQELAT_ACCUM_CNT_DOORBELL_WQELAT_ACCUM_0_2_TOTAL_31_0_FIELD_MASK 0xffffffff
#define ELB_WA_CSR_CNT_DOORBELL_WQELAT_ACCUM_CNT_DOORBELL_WQELAT_ACCUM_0_2_TOTAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_WA_CSR_CNT_DOORBELL_WQELAT_ACCUM_CNT_DOORBELL_WQELAT_ACCUM_0_2_TOTAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_WA_CSR_CNT_DOORBELL_WQELAT_ACCUM_CNT_DOORBELL_WQELAT_ACCUM_0_2_TOTAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_wa_csr::cnt_doorbell_wqelat_accum::cnt_doorbell_wqelat_accum_1_2 */
/* Register template: elb_wa_csr::cnt_doorbell_wqelat_accum::cnt_doorbell_wqelat_accum_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 569 */
/* Field member: elb_wa_csr::cnt_doorbell_wqelat_accum::cnt_doorbell_wqelat_accum_1_2.total_49_32 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 168 */
#define ELB_WA_CSR_CNT_DOORBELL_WQELAT_ACCUM_CNT_DOORBELL_WQELAT_ACCUM_1_2_TOTAL_49_32_MSB 17
#define ELB_WA_CSR_CNT_DOORBELL_WQELAT_ACCUM_CNT_DOORBELL_WQELAT_ACCUM_1_2_TOTAL_49_32_LSB 0
#define ELB_WA_CSR_CNT_DOORBELL_WQELAT_ACCUM_CNT_DOORBELL_WQELAT_ACCUM_1_2_TOTAL_49_32_WIDTH 18
#define ELB_WA_CSR_CNT_DOORBELL_WQELAT_ACCUM_CNT_DOORBELL_WQELAT_ACCUM_1_2_TOTAL_49_32_READ_ACCESS 1
#define ELB_WA_CSR_CNT_DOORBELL_WQELAT_ACCUM_CNT_DOORBELL_WQELAT_ACCUM_1_2_TOTAL_49_32_WRITE_ACCESS 1
#define ELB_WA_CSR_CNT_DOORBELL_WQELAT_ACCUM_CNT_DOORBELL_WQELAT_ACCUM_1_2_TOTAL_49_32_FIELD_MASK 0x0003ffff
#define ELB_WA_CSR_CNT_DOORBELL_WQELAT_ACCUM_CNT_DOORBELL_WQELAT_ACCUM_1_2_TOTAL_49_32_GET(x) \
   ((x) & 0x0003ffff)
#define ELB_WA_CSR_CNT_DOORBELL_WQELAT_ACCUM_CNT_DOORBELL_WQELAT_ACCUM_1_2_TOTAL_49_32_SET(x) \
   ((x) & 0x0003ffff)
#define ELB_WA_CSR_CNT_DOORBELL_WQELAT_ACCUM_CNT_DOORBELL_WQELAT_ACCUM_1_2_TOTAL_49_32_MODIFY(r, x) \
   (((x) & 0x0003ffff) | ((r) & 0xfffc0000))

/* Register type: elb_wa_csr::sat_doorbell_indexplus_use                   */
/* Register template: elb_wa_csr::sat_doorbell_indexplus_use               */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 575 */
/* Field member: elb_wa_csr::sat_doorbell_indexplus_use.cnt                */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 182 */
#define ELB_WA_CSR_SAT_DOORBELL_INDEXPLUS_USE_CNT_MSB 15
#define ELB_WA_CSR_SAT_DOORBELL_INDEXPLUS_USE_CNT_LSB 0
#define ELB_WA_CSR_SAT_DOORBELL_INDEXPLUS_USE_CNT_WIDTH 16
#define ELB_WA_CSR_SAT_DOORBELL_INDEXPLUS_USE_CNT_READ_ACCESS 1
#define ELB_WA_CSR_SAT_DOORBELL_INDEXPLUS_USE_CNT_WRITE_ACCESS 1
#define ELB_WA_CSR_SAT_DOORBELL_INDEXPLUS_USE_CNT_RESET 0x0000
#define ELB_WA_CSR_SAT_DOORBELL_INDEXPLUS_USE_CNT_FIELD_MASK 0x0000ffff
#define ELB_WA_CSR_SAT_DOORBELL_INDEXPLUS_USE_CNT_GET(x) ((x) & 0x0000ffff)
#define ELB_WA_CSR_SAT_DOORBELL_INDEXPLUS_USE_CNT_SET(x) ((x) & 0x0000ffff)
#define ELB_WA_CSR_SAT_DOORBELL_INDEXPLUS_USE_CNT_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_wa_csr::csr_intr                                     */
/* Register template: elb_wa_csr::csr_intr                                 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 113 */
/* Field member: elb_wa_csr::csr_intr.dowstream_enable                     */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_WA_CSR_CSR_INTR_DOWSTREAM_ENABLE_MSB 1
#define ELB_WA_CSR_CSR_INTR_DOWSTREAM_ENABLE_LSB 1
#define ELB_WA_CSR_CSR_INTR_DOWSTREAM_ENABLE_WIDTH 1
#define ELB_WA_CSR_CSR_INTR_DOWSTREAM_ENABLE_READ_ACCESS 1
#define ELB_WA_CSR_CSR_INTR_DOWSTREAM_ENABLE_WRITE_ACCESS 1
#define ELB_WA_CSR_CSR_INTR_DOWSTREAM_ENABLE_RESET 0x0
#define ELB_WA_CSR_CSR_INTR_DOWSTREAM_ENABLE_FIELD_MASK 0x00000002
#define ELB_WA_CSR_CSR_INTR_DOWSTREAM_ENABLE_GET(x) (((x) & 0x00000002) >> 1)
#define ELB_WA_CSR_CSR_INTR_DOWSTREAM_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_WA_CSR_CSR_INTR_DOWSTREAM_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_wa_csr::csr_intr.dowstream                            */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 242 */
#define ELB_WA_CSR_CSR_INTR_DOWSTREAM_MSB 0
#define ELB_WA_CSR_CSR_INTR_DOWSTREAM_LSB 0
#define ELB_WA_CSR_CSR_INTR_DOWSTREAM_WIDTH 1
#define ELB_WA_CSR_CSR_INTR_DOWSTREAM_READ_ACCESS 1
#define ELB_WA_CSR_CSR_INTR_DOWSTREAM_WRITE_ACCESS 0
#define ELB_WA_CSR_CSR_INTR_DOWSTREAM_FIELD_MASK 0x00000001
#define ELB_WA_CSR_CSR_INTR_DOWSTREAM_GET(x) ((x) & 0x00000001)
#define ELB_WA_CSR_CSR_INTR_DOWSTREAM_SET(x) ((x) & 0x00000001)
#define ELB_WA_CSR_CSR_INTR_DOWSTREAM_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: elb_wa_csr::int_groups                                      */
/* Group template: elb_wa_csr::intgrp_status                               */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 97 */
#define ELB_WA_CSR_INT_GROUPS_SIZE 0x4
#define ELB_WA_CSR_INT_GROUPS_BYTE_SIZE 0x10
/* Register member: elb_wa_csr::intgrp_status.intreg                       */
/* Register type referenced: elb_wa_csr::int_groups::intreg                */
/* Register template referenced: elb_wa_csr::intreg_status                 */
#define ELB_WA_CSR_INT_GROUPS_INTREG_OFFSET 0x0
#define ELB_WA_CSR_INT_GROUPS_INTREG_BYTE_OFFSET 0x0
#define ELB_WA_CSR_INT_GROUPS_INTREG_READ_ACCESS 1
#define ELB_WA_CSR_INT_GROUPS_INTREG_WRITE_ACCESS 0
#define ELB_WA_CSR_INT_GROUPS_INTREG_RESET_VALUE 0x00000000
#define ELB_WA_CSR_INT_GROUPS_INTREG_RESET_MASK 0xfffffff8
#define ELB_WA_CSR_INT_GROUPS_INTREG_READ_MASK 0xffffffff
#define ELB_WA_CSR_INT_GROUPS_INTREG_WRITE_MASK 0x00000000
/* Register member: elb_wa_csr::intgrp_status.int_enable_rw_reg            */
/* Register type referenced: elb_wa_csr::int_groups::int_enable_rw_reg     */
/* Register template referenced: elb_wa_csr::intreg_enable                 */
#define ELB_WA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_OFFSET 0x1
#define ELB_WA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_BYTE_OFFSET 0x4
#define ELB_WA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_READ_ACCESS 1
#define ELB_WA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_RESET_VALUE 0x00000007
#define ELB_WA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_RESET_MASK 0xffffffff
#define ELB_WA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_READ_MASK 0xffffffff
#define ELB_WA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_WRITE_MASK 0x00000007
/* Register member: elb_wa_csr::intgrp_status.int_rw_reg                   */
/* Register type referenced: elb_wa_csr::int_groups::int_rw_reg            */
/* Register template referenced: elb_wa_csr::intreg_status                 */
#define ELB_WA_CSR_INT_GROUPS_INT_RW_REG_OFFSET 0x2
#define ELB_WA_CSR_INT_GROUPS_INT_RW_REG_BYTE_OFFSET 0x8
#define ELB_WA_CSR_INT_GROUPS_INT_RW_REG_READ_ACCESS 1
#define ELB_WA_CSR_INT_GROUPS_INT_RW_REG_WRITE_ACCESS 0
#define ELB_WA_CSR_INT_GROUPS_INT_RW_REG_RESET_VALUE 0x00000000
#define ELB_WA_CSR_INT_GROUPS_INT_RW_REG_RESET_MASK 0xfffffff8
#define ELB_WA_CSR_INT_GROUPS_INT_RW_REG_READ_MASK 0xffffffff
#define ELB_WA_CSR_INT_GROUPS_INT_RW_REG_WRITE_MASK 0x00000000

/* Register type: elb_wa_csr::int_groups::intreg                           */
/* Register template: elb_wa_csr::intreg_status                            */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 47 */
/* Field member: elb_wa_csr::intreg_status.int_invf_interrupt              */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 242 */
#define ELB_WA_CSR_INT_GROUPS_INTREG_INT_INVF_INTERRUPT_MSB 2
#define ELB_WA_CSR_INT_GROUPS_INTREG_INT_INVF_INTERRUPT_LSB 2
#define ELB_WA_CSR_INT_GROUPS_INTREG_INT_INVF_INTERRUPT_WIDTH 1
#define ELB_WA_CSR_INT_GROUPS_INTREG_INT_INVF_INTERRUPT_READ_ACCESS 1
#define ELB_WA_CSR_INT_GROUPS_INTREG_INT_INVF_INTERRUPT_WRITE_ACCESS 0
#define ELB_WA_CSR_INT_GROUPS_INTREG_INT_INVF_INTERRUPT_FIELD_MASK 0x00000004
#define ELB_WA_CSR_INT_GROUPS_INTREG_INT_INVF_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_WA_CSR_INT_GROUPS_INTREG_INT_INVF_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_WA_CSR_INT_GROUPS_INTREG_INT_INVF_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_wa_csr::intreg_status.int_db_interrupt                */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 242 */
#define ELB_WA_CSR_INT_GROUPS_INTREG_INT_DB_INTERRUPT_MSB 1
#define ELB_WA_CSR_INT_GROUPS_INTREG_INT_DB_INTERRUPT_LSB 1
#define ELB_WA_CSR_INT_GROUPS_INTREG_INT_DB_INTERRUPT_WIDTH 1
#define ELB_WA_CSR_INT_GROUPS_INTREG_INT_DB_INTERRUPT_READ_ACCESS 1
#define ELB_WA_CSR_INT_GROUPS_INTREG_INT_DB_INTERRUPT_WRITE_ACCESS 0
#define ELB_WA_CSR_INT_GROUPS_INTREG_INT_DB_INTERRUPT_FIELD_MASK 0x00000002
#define ELB_WA_CSR_INT_GROUPS_INTREG_INT_DB_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_WA_CSR_INT_GROUPS_INTREG_INT_DB_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_WA_CSR_INT_GROUPS_INTREG_INT_DB_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_wa_csr::intreg_status.int_lif_qstate_map_interrupt    */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 242 */
#define ELB_WA_CSR_INT_GROUPS_INTREG_INT_LIF_QSTATE_MAP_INTERRUPT_MSB 0
#define ELB_WA_CSR_INT_GROUPS_INTREG_INT_LIF_QSTATE_MAP_INTERRUPT_LSB 0
#define ELB_WA_CSR_INT_GROUPS_INTREG_INT_LIF_QSTATE_MAP_INTERRUPT_WIDTH 1
#define ELB_WA_CSR_INT_GROUPS_INTREG_INT_LIF_QSTATE_MAP_INTERRUPT_READ_ACCESS 1
#define ELB_WA_CSR_INT_GROUPS_INTREG_INT_LIF_QSTATE_MAP_INTERRUPT_WRITE_ACCESS 0
#define ELB_WA_CSR_INT_GROUPS_INTREG_INT_LIF_QSTATE_MAP_INTERRUPT_FIELD_MASK 0x00000001
#define ELB_WA_CSR_INT_GROUPS_INTREG_INT_LIF_QSTATE_MAP_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define ELB_WA_CSR_INT_GROUPS_INTREG_INT_LIF_QSTATE_MAP_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define ELB_WA_CSR_INT_GROUPS_INTREG_INT_LIF_QSTATE_MAP_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_wa_csr::int_groups::int_enable_rw_reg                */
/* Register template: elb_wa_csr::intreg_enable                            */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 35 */
/* Field member: elb_wa_csr::intreg_enable.int_invf_enable                 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_WA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INVF_ENABLE_MSB 2
#define ELB_WA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INVF_ENABLE_LSB 2
#define ELB_WA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INVF_ENABLE_WIDTH 1
#define ELB_WA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INVF_ENABLE_READ_ACCESS 1
#define ELB_WA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INVF_ENABLE_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INVF_ENABLE_RESET 0x1
#define ELB_WA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INVF_ENABLE_FIELD_MASK 0x00000004
#define ELB_WA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INVF_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_WA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INVF_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_WA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INVF_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_wa_csr::intreg_enable.int_db_enable                   */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_WA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_DB_ENABLE_MSB 1
#define ELB_WA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_DB_ENABLE_LSB 1
#define ELB_WA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_DB_ENABLE_WIDTH 1
#define ELB_WA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_DB_ENABLE_READ_ACCESS 1
#define ELB_WA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_DB_ENABLE_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_DB_ENABLE_RESET 0x1
#define ELB_WA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_DB_ENABLE_FIELD_MASK 0x00000002
#define ELB_WA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_DB_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_WA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_DB_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_WA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_DB_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_wa_csr::intreg_enable.int_lif_qstate_map_enable       */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_WA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_LIF_QSTATE_MAP_ENABLE_MSB 0
#define ELB_WA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_LIF_QSTATE_MAP_ENABLE_LSB 0
#define ELB_WA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_LIF_QSTATE_MAP_ENABLE_WIDTH 1
#define ELB_WA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_LIF_QSTATE_MAP_ENABLE_READ_ACCESS 1
#define ELB_WA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_LIF_QSTATE_MAP_ENABLE_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_LIF_QSTATE_MAP_ENABLE_RESET 0x1
#define ELB_WA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_LIF_QSTATE_MAP_ENABLE_FIELD_MASK 0x00000001
#define ELB_WA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_LIF_QSTATE_MAP_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_WA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_LIF_QSTATE_MAP_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_WA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_LIF_QSTATE_MAP_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_wa_csr::int_groups::int_rw_reg                       */
/* Register template: elb_wa_csr::intreg_status                            */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 47 */
/* Field member: elb_wa_csr::intreg_status.int_invf_interrupt              */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 242 */
#define ELB_WA_CSR_INT_GROUPS_INT_RW_REG_INT_INVF_INTERRUPT_MSB 2
#define ELB_WA_CSR_INT_GROUPS_INT_RW_REG_INT_INVF_INTERRUPT_LSB 2
#define ELB_WA_CSR_INT_GROUPS_INT_RW_REG_INT_INVF_INTERRUPT_WIDTH 1
#define ELB_WA_CSR_INT_GROUPS_INT_RW_REG_INT_INVF_INTERRUPT_READ_ACCESS 1
#define ELB_WA_CSR_INT_GROUPS_INT_RW_REG_INT_INVF_INTERRUPT_WRITE_ACCESS 0
#define ELB_WA_CSR_INT_GROUPS_INT_RW_REG_INT_INVF_INTERRUPT_FIELD_MASK 0x00000004
#define ELB_WA_CSR_INT_GROUPS_INT_RW_REG_INT_INVF_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_WA_CSR_INT_GROUPS_INT_RW_REG_INT_INVF_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_WA_CSR_INT_GROUPS_INT_RW_REG_INT_INVF_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_wa_csr::intreg_status.int_db_interrupt                */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 242 */
#define ELB_WA_CSR_INT_GROUPS_INT_RW_REG_INT_DB_INTERRUPT_MSB 1
#define ELB_WA_CSR_INT_GROUPS_INT_RW_REG_INT_DB_INTERRUPT_LSB 1
#define ELB_WA_CSR_INT_GROUPS_INT_RW_REG_INT_DB_INTERRUPT_WIDTH 1
#define ELB_WA_CSR_INT_GROUPS_INT_RW_REG_INT_DB_INTERRUPT_READ_ACCESS 1
#define ELB_WA_CSR_INT_GROUPS_INT_RW_REG_INT_DB_INTERRUPT_WRITE_ACCESS 0
#define ELB_WA_CSR_INT_GROUPS_INT_RW_REG_INT_DB_INTERRUPT_FIELD_MASK 0x00000002
#define ELB_WA_CSR_INT_GROUPS_INT_RW_REG_INT_DB_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_WA_CSR_INT_GROUPS_INT_RW_REG_INT_DB_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_WA_CSR_INT_GROUPS_INT_RW_REG_INT_DB_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_wa_csr::intreg_status.int_lif_qstate_map_interrupt    */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 242 */
#define ELB_WA_CSR_INT_GROUPS_INT_RW_REG_INT_LIF_QSTATE_MAP_INTERRUPT_MSB 0
#define ELB_WA_CSR_INT_GROUPS_INT_RW_REG_INT_LIF_QSTATE_MAP_INTERRUPT_LSB 0
#define ELB_WA_CSR_INT_GROUPS_INT_RW_REG_INT_LIF_QSTATE_MAP_INTERRUPT_WIDTH 1
#define ELB_WA_CSR_INT_GROUPS_INT_RW_REG_INT_LIF_QSTATE_MAP_INTERRUPT_READ_ACCESS 1
#define ELB_WA_CSR_INT_GROUPS_INT_RW_REG_INT_LIF_QSTATE_MAP_INTERRUPT_WRITE_ACCESS 0
#define ELB_WA_CSR_INT_GROUPS_INT_RW_REG_INT_LIF_QSTATE_MAP_INTERRUPT_FIELD_MASK 0x00000001
#define ELB_WA_CSR_INT_GROUPS_INT_RW_REG_INT_LIF_QSTATE_MAP_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define ELB_WA_CSR_INT_GROUPS_INT_RW_REG_INT_LIF_QSTATE_MAP_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define ELB_WA_CSR_INT_GROUPS_INT_RW_REG_INT_LIF_QSTATE_MAP_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: elb_wa_csr::int_db                                          */
/* Group template: elb_wa_csr::intgrp                                      */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 76 */
#define ELB_WA_CSR_INT_DB_SIZE 0x4
#define ELB_WA_CSR_INT_DB_BYTE_SIZE 0x10
/* Register member: elb_wa_csr::intgrp.intreg                              */
/* Register type referenced: elb_wa_csr::int_db::intreg                    */
/* Register template referenced: elb_wa_csr::intreg                        */
#define ELB_WA_CSR_INT_DB_INTREG_OFFSET 0x0
#define ELB_WA_CSR_INT_DB_INTREG_BYTE_OFFSET 0x0
#define ELB_WA_CSR_INT_DB_INTREG_READ_ACCESS 1
#define ELB_WA_CSR_INT_DB_INTREG_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_DB_INTREG_RESET_VALUE 0x00000000
#define ELB_WA_CSR_INT_DB_INTREG_RESET_MASK 0xffffffff
#define ELB_WA_CSR_INT_DB_INTREG_READ_MASK 0xffffffff
#define ELB_WA_CSR_INT_DB_INTREG_WRITE_MASK 0x00000fff
/* Register member: elb_wa_csr::intgrp.int_test_set                        */
/* Register type referenced: elb_wa_csr::int_db::int_test_set              */
/* Register template referenced: elb_wa_csr::intreg                        */
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_OFFSET 0x1
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_BYTE_OFFSET 0x4
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_READ_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_RESET_VALUE 0x00000000
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_RESET_MASK 0xffffffff
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_READ_MASK 0xffffffff
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_WRITE_MASK 0x00000fff
/* Register member: elb_wa_csr::intgrp.int_enable_set                      */
/* Register type referenced: elb_wa_csr::int_db::int_enable_set            */
/* Register template referenced: elb_wa_csr::intreg_enable                 */
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_OFFSET 0x2
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_READ_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_RESET_VALUE 0x00000fff
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_READ_MASK 0xffffffff
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_WRITE_MASK 0x00000fff
/* Register member: elb_wa_csr::intgrp.int_enable_clear                    */
/* Register type referenced: elb_wa_csr::int_db::int_enable_clear          */
/* Register template referenced: elb_wa_csr::intreg_enable                 */
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_OFFSET 0x3
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_READ_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_RESET_VALUE 0x00000fff
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_WRITE_MASK 0x00000fff

/* Register type: elb_wa_csr::int_db::intreg                               */
/* Register template: elb_wa_csr::intreg                                   */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 12 */
/* Field member: elb_wa_csr::intreg.db_wqe_upd_not_allowed_interrupt       */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 220 */
#define ELB_WA_CSR_INT_DB_INTREG_DB_WQE_UPD_NOT_ALLOWED_INTERRUPT_MSB 11
#define ELB_WA_CSR_INT_DB_INTREG_DB_WQE_UPD_NOT_ALLOWED_INTERRUPT_LSB 11
#define ELB_WA_CSR_INT_DB_INTREG_DB_WQE_UPD_NOT_ALLOWED_INTERRUPT_WIDTH 1
#define ELB_WA_CSR_INT_DB_INTREG_DB_WQE_UPD_NOT_ALLOWED_INTERRUPT_READ_ACCESS 1
#define ELB_WA_CSR_INT_DB_INTREG_DB_WQE_UPD_NOT_ALLOWED_INTERRUPT_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_DB_INTREG_DB_WQE_UPD_NOT_ALLOWED_INTERRUPT_RESET 0x0
#define ELB_WA_CSR_INT_DB_INTREG_DB_WQE_UPD_NOT_ALLOWED_INTERRUPT_FIELD_MASK 0x00000800
#define ELB_WA_CSR_INT_DB_INTREG_DB_WQE_UPD_NOT_ALLOWED_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define ELB_WA_CSR_INT_DB_INTREG_DB_WQE_UPD_NOT_ALLOWED_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define ELB_WA_CSR_INT_DB_INTREG_DB_WQE_UPD_NOT_ALLOWED_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: elb_wa_csr::intreg.db_wqe_size_align_chk_fail_interrupt   */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 220 */
#define ELB_WA_CSR_INT_DB_INTREG_DB_WQE_SIZE_ALIGN_CHK_FAIL_INTERRUPT_MSB 10
#define ELB_WA_CSR_INT_DB_INTREG_DB_WQE_SIZE_ALIGN_CHK_FAIL_INTERRUPT_LSB 10
#define ELB_WA_CSR_INT_DB_INTREG_DB_WQE_SIZE_ALIGN_CHK_FAIL_INTERRUPT_WIDTH 1
#define ELB_WA_CSR_INT_DB_INTREG_DB_WQE_SIZE_ALIGN_CHK_FAIL_INTERRUPT_READ_ACCESS 1
#define ELB_WA_CSR_INT_DB_INTREG_DB_WQE_SIZE_ALIGN_CHK_FAIL_INTERRUPT_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_DB_INTREG_DB_WQE_SIZE_ALIGN_CHK_FAIL_INTERRUPT_RESET 0x0
#define ELB_WA_CSR_INT_DB_INTREG_DB_WQE_SIZE_ALIGN_CHK_FAIL_INTERRUPT_FIELD_MASK 0x00000400
#define ELB_WA_CSR_INT_DB_INTREG_DB_WQE_SIZE_ALIGN_CHK_FAIL_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define ELB_WA_CSR_INT_DB_INTREG_DB_WQE_SIZE_ALIGN_CHK_FAIL_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define ELB_WA_CSR_INT_DB_INTREG_DB_WQE_SIZE_ALIGN_CHK_FAIL_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: elb_wa_csr::intreg.db_wqe_ringaddr_chk_fail_interrupt     */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 220 */
#define ELB_WA_CSR_INT_DB_INTREG_DB_WQE_RINGADDR_CHK_FAIL_INTERRUPT_MSB 9
#define ELB_WA_CSR_INT_DB_INTREG_DB_WQE_RINGADDR_CHK_FAIL_INTERRUPT_LSB 9
#define ELB_WA_CSR_INT_DB_INTREG_DB_WQE_RINGADDR_CHK_FAIL_INTERRUPT_WIDTH 1
#define ELB_WA_CSR_INT_DB_INTREG_DB_WQE_RINGADDR_CHK_FAIL_INTERRUPT_READ_ACCESS 1
#define ELB_WA_CSR_INT_DB_INTREG_DB_WQE_RINGADDR_CHK_FAIL_INTERRUPT_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_DB_INTREG_DB_WQE_RINGADDR_CHK_FAIL_INTERRUPT_RESET 0x0
#define ELB_WA_CSR_INT_DB_INTREG_DB_WQE_RINGADDR_CHK_FAIL_INTERRUPT_FIELD_MASK 0x00000200
#define ELB_WA_CSR_INT_DB_INTREG_DB_WQE_RINGADDR_CHK_FAIL_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define ELB_WA_CSR_INT_DB_INTREG_DB_WQE_RINGADDR_CHK_FAIL_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define ELB_WA_CSR_INT_DB_INTREG_DB_WQE_RINGADDR_CHK_FAIL_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: elb_wa_csr::intreg.arm_remap_tbl_ecc_uncorrectable_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 220 */
#define ELB_WA_CSR_INT_DB_INTREG_ARM_REMAP_TBL_ECC_UNCORRECTABLE_INTERRUPT_MSB 8
#define ELB_WA_CSR_INT_DB_INTREG_ARM_REMAP_TBL_ECC_UNCORRECTABLE_INTERRUPT_LSB 8
#define ELB_WA_CSR_INT_DB_INTREG_ARM_REMAP_TBL_ECC_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_WA_CSR_INT_DB_INTREG_ARM_REMAP_TBL_ECC_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_WA_CSR_INT_DB_INTREG_ARM_REMAP_TBL_ECC_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_DB_INTREG_ARM_REMAP_TBL_ECC_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_WA_CSR_INT_DB_INTREG_ARM_REMAP_TBL_ECC_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000100
#define ELB_WA_CSR_INT_DB_INTREG_ARM_REMAP_TBL_ECC_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define ELB_WA_CSR_INT_DB_INTREG_ARM_REMAP_TBL_ECC_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define ELB_WA_CSR_INT_DB_INTREG_ARM_REMAP_TBL_ECC_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: elb_wa_csr::intreg.arm_remap_tbl_ecc_correctable_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 220 */
#define ELB_WA_CSR_INT_DB_INTREG_ARM_REMAP_TBL_ECC_CORRECTABLE_INTERRUPT_MSB 7
#define ELB_WA_CSR_INT_DB_INTREG_ARM_REMAP_TBL_ECC_CORRECTABLE_INTERRUPT_LSB 7
#define ELB_WA_CSR_INT_DB_INTREG_ARM_REMAP_TBL_ECC_CORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_WA_CSR_INT_DB_INTREG_ARM_REMAP_TBL_ECC_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_WA_CSR_INT_DB_INTREG_ARM_REMAP_TBL_ECC_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_DB_INTREG_ARM_REMAP_TBL_ECC_CORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_WA_CSR_INT_DB_INTREG_ARM_REMAP_TBL_ECC_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000080
#define ELB_WA_CSR_INT_DB_INTREG_ARM_REMAP_TBL_ECC_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define ELB_WA_CSR_INT_DB_INTREG_ARM_REMAP_TBL_ECC_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define ELB_WA_CSR_INT_DB_INTREG_ARM_REMAP_TBL_ECC_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: elb_wa_csr::intreg.wqe_bresp_err_interrupt                */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 220 */
#define ELB_WA_CSR_INT_DB_INTREG_WQE_BRESP_ERR_INTERRUPT_MSB 6
#define ELB_WA_CSR_INT_DB_INTREG_WQE_BRESP_ERR_INTERRUPT_LSB 6
#define ELB_WA_CSR_INT_DB_INTREG_WQE_BRESP_ERR_INTERRUPT_WIDTH 1
#define ELB_WA_CSR_INT_DB_INTREG_WQE_BRESP_ERR_INTERRUPT_READ_ACCESS 1
#define ELB_WA_CSR_INT_DB_INTREG_WQE_BRESP_ERR_INTERRUPT_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_DB_INTREG_WQE_BRESP_ERR_INTERRUPT_RESET 0x0
#define ELB_WA_CSR_INT_DB_INTREG_WQE_BRESP_ERR_INTERRUPT_FIELD_MASK 0x00000040
#define ELB_WA_CSR_INT_DB_INTREG_WQE_BRESP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define ELB_WA_CSR_INT_DB_INTREG_WQE_BRESP_ERR_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define ELB_WA_CSR_INT_DB_INTREG_WQE_BRESP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: elb_wa_csr::intreg.bresp_err_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 220 */
#define ELB_WA_CSR_INT_DB_INTREG_BRESP_ERR_INTERRUPT_MSB 5
#define ELB_WA_CSR_INT_DB_INTREG_BRESP_ERR_INTERRUPT_LSB 5
#define ELB_WA_CSR_INT_DB_INTREG_BRESP_ERR_INTERRUPT_WIDTH 1
#define ELB_WA_CSR_INT_DB_INTREG_BRESP_ERR_INTERRUPT_READ_ACCESS 1
#define ELB_WA_CSR_INT_DB_INTREG_BRESP_ERR_INTERRUPT_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_DB_INTREG_BRESP_ERR_INTERRUPT_RESET 0x0
#define ELB_WA_CSR_INT_DB_INTREG_BRESP_ERR_INTERRUPT_FIELD_MASK 0x00000020
#define ELB_WA_CSR_INT_DB_INTREG_BRESP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define ELB_WA_CSR_INT_DB_INTREG_BRESP_ERR_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define ELB_WA_CSR_INT_DB_INTREG_BRESP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: elb_wa_csr::intreg.rresp_err_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 220 */
#define ELB_WA_CSR_INT_DB_INTREG_RRESP_ERR_INTERRUPT_MSB 4
#define ELB_WA_CSR_INT_DB_INTREG_RRESP_ERR_INTERRUPT_LSB 4
#define ELB_WA_CSR_INT_DB_INTREG_RRESP_ERR_INTERRUPT_WIDTH 1
#define ELB_WA_CSR_INT_DB_INTREG_RRESP_ERR_INTERRUPT_READ_ACCESS 1
#define ELB_WA_CSR_INT_DB_INTREG_RRESP_ERR_INTERRUPT_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_DB_INTREG_RRESP_ERR_INTERRUPT_RESET 0x0
#define ELB_WA_CSR_INT_DB_INTREG_RRESP_ERR_INTERRUPT_FIELD_MASK 0x00000010
#define ELB_WA_CSR_INT_DB_INTREG_RRESP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_WA_CSR_INT_DB_INTREG_RRESP_ERR_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_WA_CSR_INT_DB_INTREG_RRESP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_wa_csr::intreg.total_ring_access_err_interrupt        */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 220 */
#define ELB_WA_CSR_INT_DB_INTREG_TOTAL_RING_ACCESS_ERR_INTERRUPT_MSB 3
#define ELB_WA_CSR_INT_DB_INTREG_TOTAL_RING_ACCESS_ERR_INTERRUPT_LSB 3
#define ELB_WA_CSR_INT_DB_INTREG_TOTAL_RING_ACCESS_ERR_INTERRUPT_WIDTH 1
#define ELB_WA_CSR_INT_DB_INTREG_TOTAL_RING_ACCESS_ERR_INTERRUPT_READ_ACCESS 1
#define ELB_WA_CSR_INT_DB_INTREG_TOTAL_RING_ACCESS_ERR_INTERRUPT_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_DB_INTREG_TOTAL_RING_ACCESS_ERR_INTERRUPT_RESET 0x0
#define ELB_WA_CSR_INT_DB_INTREG_TOTAL_RING_ACCESS_ERR_INTERRUPT_FIELD_MASK 0x00000008
#define ELB_WA_CSR_INT_DB_INTREG_TOTAL_RING_ACCESS_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_WA_CSR_INT_DB_INTREG_TOTAL_RING_ACCESS_ERR_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_WA_CSR_INT_DB_INTREG_TOTAL_RING_ACCESS_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_wa_csr::intreg.host_ring_access_err_interrupt         */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 220 */
#define ELB_WA_CSR_INT_DB_INTREG_HOST_RING_ACCESS_ERR_INTERRUPT_MSB 2
#define ELB_WA_CSR_INT_DB_INTREG_HOST_RING_ACCESS_ERR_INTERRUPT_LSB 2
#define ELB_WA_CSR_INT_DB_INTREG_HOST_RING_ACCESS_ERR_INTERRUPT_WIDTH 1
#define ELB_WA_CSR_INT_DB_INTREG_HOST_RING_ACCESS_ERR_INTERRUPT_READ_ACCESS 1
#define ELB_WA_CSR_INT_DB_INTREG_HOST_RING_ACCESS_ERR_INTERRUPT_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_DB_INTREG_HOST_RING_ACCESS_ERR_INTERRUPT_RESET 0x0
#define ELB_WA_CSR_INT_DB_INTREG_HOST_RING_ACCESS_ERR_INTERRUPT_FIELD_MASK 0x00000004
#define ELB_WA_CSR_INT_DB_INTREG_HOST_RING_ACCESS_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_WA_CSR_INT_DB_INTREG_HOST_RING_ACCESS_ERR_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_WA_CSR_INT_DB_INTREG_HOST_RING_ACCESS_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_wa_csr::intreg.db_qid_overflow_interrupt              */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 220 */
#define ELB_WA_CSR_INT_DB_INTREG_DB_QID_OVERFLOW_INTERRUPT_MSB 1
#define ELB_WA_CSR_INT_DB_INTREG_DB_QID_OVERFLOW_INTERRUPT_LSB 1
#define ELB_WA_CSR_INT_DB_INTREG_DB_QID_OVERFLOW_INTERRUPT_WIDTH 1
#define ELB_WA_CSR_INT_DB_INTREG_DB_QID_OVERFLOW_INTERRUPT_READ_ACCESS 1
#define ELB_WA_CSR_INT_DB_INTREG_DB_QID_OVERFLOW_INTERRUPT_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_DB_INTREG_DB_QID_OVERFLOW_INTERRUPT_RESET 0x0
#define ELB_WA_CSR_INT_DB_INTREG_DB_QID_OVERFLOW_INTERRUPT_FIELD_MASK 0x00000002
#define ELB_WA_CSR_INT_DB_INTREG_DB_QID_OVERFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_WA_CSR_INT_DB_INTREG_DB_QID_OVERFLOW_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_WA_CSR_INT_DB_INTREG_DB_QID_OVERFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_wa_csr::intreg.db_pid_chk_fail_interrupt              */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 220 */
#define ELB_WA_CSR_INT_DB_INTREG_DB_PID_CHK_FAIL_INTERRUPT_MSB 0
#define ELB_WA_CSR_INT_DB_INTREG_DB_PID_CHK_FAIL_INTERRUPT_LSB 0
#define ELB_WA_CSR_INT_DB_INTREG_DB_PID_CHK_FAIL_INTERRUPT_WIDTH 1
#define ELB_WA_CSR_INT_DB_INTREG_DB_PID_CHK_FAIL_INTERRUPT_READ_ACCESS 1
#define ELB_WA_CSR_INT_DB_INTREG_DB_PID_CHK_FAIL_INTERRUPT_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_DB_INTREG_DB_PID_CHK_FAIL_INTERRUPT_RESET 0x0
#define ELB_WA_CSR_INT_DB_INTREG_DB_PID_CHK_FAIL_INTERRUPT_FIELD_MASK 0x00000001
#define ELB_WA_CSR_INT_DB_INTREG_DB_PID_CHK_FAIL_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define ELB_WA_CSR_INT_DB_INTREG_DB_PID_CHK_FAIL_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define ELB_WA_CSR_INT_DB_INTREG_DB_PID_CHK_FAIL_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_wa_csr::int_db::int_test_set                         */
/* Register template: elb_wa_csr::intreg                                   */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 12 */
/* Field member: elb_wa_csr::intreg.db_wqe_upd_not_allowed_interrupt       */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 220 */
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_DB_WQE_UPD_NOT_ALLOWED_INTERRUPT_MSB 11
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_DB_WQE_UPD_NOT_ALLOWED_INTERRUPT_LSB 11
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_DB_WQE_UPD_NOT_ALLOWED_INTERRUPT_WIDTH 1
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_DB_WQE_UPD_NOT_ALLOWED_INTERRUPT_READ_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_DB_WQE_UPD_NOT_ALLOWED_INTERRUPT_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_DB_WQE_UPD_NOT_ALLOWED_INTERRUPT_RESET 0x0
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_DB_WQE_UPD_NOT_ALLOWED_INTERRUPT_FIELD_MASK 0x00000800
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_DB_WQE_UPD_NOT_ALLOWED_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_DB_WQE_UPD_NOT_ALLOWED_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_DB_WQE_UPD_NOT_ALLOWED_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: elb_wa_csr::intreg.db_wqe_size_align_chk_fail_interrupt   */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 220 */
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_DB_WQE_SIZE_ALIGN_CHK_FAIL_INTERRUPT_MSB 10
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_DB_WQE_SIZE_ALIGN_CHK_FAIL_INTERRUPT_LSB 10
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_DB_WQE_SIZE_ALIGN_CHK_FAIL_INTERRUPT_WIDTH 1
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_DB_WQE_SIZE_ALIGN_CHK_FAIL_INTERRUPT_READ_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_DB_WQE_SIZE_ALIGN_CHK_FAIL_INTERRUPT_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_DB_WQE_SIZE_ALIGN_CHK_FAIL_INTERRUPT_RESET 0x0
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_DB_WQE_SIZE_ALIGN_CHK_FAIL_INTERRUPT_FIELD_MASK 0x00000400
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_DB_WQE_SIZE_ALIGN_CHK_FAIL_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_DB_WQE_SIZE_ALIGN_CHK_FAIL_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_DB_WQE_SIZE_ALIGN_CHK_FAIL_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: elb_wa_csr::intreg.db_wqe_ringaddr_chk_fail_interrupt     */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 220 */
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_DB_WQE_RINGADDR_CHK_FAIL_INTERRUPT_MSB 9
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_DB_WQE_RINGADDR_CHK_FAIL_INTERRUPT_LSB 9
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_DB_WQE_RINGADDR_CHK_FAIL_INTERRUPT_WIDTH 1
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_DB_WQE_RINGADDR_CHK_FAIL_INTERRUPT_READ_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_DB_WQE_RINGADDR_CHK_FAIL_INTERRUPT_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_DB_WQE_RINGADDR_CHK_FAIL_INTERRUPT_RESET 0x0
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_DB_WQE_RINGADDR_CHK_FAIL_INTERRUPT_FIELD_MASK 0x00000200
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_DB_WQE_RINGADDR_CHK_FAIL_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_DB_WQE_RINGADDR_CHK_FAIL_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_DB_WQE_RINGADDR_CHK_FAIL_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: elb_wa_csr::intreg.arm_remap_tbl_ecc_uncorrectable_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 220 */
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_ARM_REMAP_TBL_ECC_UNCORRECTABLE_INTERRUPT_MSB 8
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_ARM_REMAP_TBL_ECC_UNCORRECTABLE_INTERRUPT_LSB 8
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_ARM_REMAP_TBL_ECC_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_ARM_REMAP_TBL_ECC_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_ARM_REMAP_TBL_ECC_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_ARM_REMAP_TBL_ECC_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_ARM_REMAP_TBL_ECC_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000100
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_ARM_REMAP_TBL_ECC_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_ARM_REMAP_TBL_ECC_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_ARM_REMAP_TBL_ECC_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: elb_wa_csr::intreg.arm_remap_tbl_ecc_correctable_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 220 */
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_ARM_REMAP_TBL_ECC_CORRECTABLE_INTERRUPT_MSB 7
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_ARM_REMAP_TBL_ECC_CORRECTABLE_INTERRUPT_LSB 7
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_ARM_REMAP_TBL_ECC_CORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_ARM_REMAP_TBL_ECC_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_ARM_REMAP_TBL_ECC_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_ARM_REMAP_TBL_ECC_CORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_ARM_REMAP_TBL_ECC_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000080
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_ARM_REMAP_TBL_ECC_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_ARM_REMAP_TBL_ECC_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_ARM_REMAP_TBL_ECC_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: elb_wa_csr::intreg.wqe_bresp_err_interrupt                */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 220 */
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_WQE_BRESP_ERR_INTERRUPT_MSB 6
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_WQE_BRESP_ERR_INTERRUPT_LSB 6
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_WQE_BRESP_ERR_INTERRUPT_WIDTH 1
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_WQE_BRESP_ERR_INTERRUPT_READ_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_WQE_BRESP_ERR_INTERRUPT_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_WQE_BRESP_ERR_INTERRUPT_RESET 0x0
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_WQE_BRESP_ERR_INTERRUPT_FIELD_MASK 0x00000040
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_WQE_BRESP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_WQE_BRESP_ERR_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_WQE_BRESP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: elb_wa_csr::intreg.bresp_err_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 220 */
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_BRESP_ERR_INTERRUPT_MSB 5
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_BRESP_ERR_INTERRUPT_LSB 5
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_BRESP_ERR_INTERRUPT_WIDTH 1
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_BRESP_ERR_INTERRUPT_READ_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_BRESP_ERR_INTERRUPT_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_BRESP_ERR_INTERRUPT_RESET 0x0
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_BRESP_ERR_INTERRUPT_FIELD_MASK 0x00000020
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_BRESP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_BRESP_ERR_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_BRESP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: elb_wa_csr::intreg.rresp_err_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 220 */
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_RRESP_ERR_INTERRUPT_MSB 4
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_RRESP_ERR_INTERRUPT_LSB 4
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_RRESP_ERR_INTERRUPT_WIDTH 1
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_RRESP_ERR_INTERRUPT_READ_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_RRESP_ERR_INTERRUPT_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_RRESP_ERR_INTERRUPT_RESET 0x0
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_RRESP_ERR_INTERRUPT_FIELD_MASK 0x00000010
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_RRESP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_RRESP_ERR_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_RRESP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_wa_csr::intreg.total_ring_access_err_interrupt        */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 220 */
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_TOTAL_RING_ACCESS_ERR_INTERRUPT_MSB 3
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_TOTAL_RING_ACCESS_ERR_INTERRUPT_LSB 3
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_TOTAL_RING_ACCESS_ERR_INTERRUPT_WIDTH 1
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_TOTAL_RING_ACCESS_ERR_INTERRUPT_READ_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_TOTAL_RING_ACCESS_ERR_INTERRUPT_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_TOTAL_RING_ACCESS_ERR_INTERRUPT_RESET 0x0
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_TOTAL_RING_ACCESS_ERR_INTERRUPT_FIELD_MASK 0x00000008
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_TOTAL_RING_ACCESS_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_TOTAL_RING_ACCESS_ERR_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_TOTAL_RING_ACCESS_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_wa_csr::intreg.host_ring_access_err_interrupt         */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 220 */
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_HOST_RING_ACCESS_ERR_INTERRUPT_MSB 2
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_HOST_RING_ACCESS_ERR_INTERRUPT_LSB 2
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_HOST_RING_ACCESS_ERR_INTERRUPT_WIDTH 1
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_HOST_RING_ACCESS_ERR_INTERRUPT_READ_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_HOST_RING_ACCESS_ERR_INTERRUPT_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_HOST_RING_ACCESS_ERR_INTERRUPT_RESET 0x0
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_HOST_RING_ACCESS_ERR_INTERRUPT_FIELD_MASK 0x00000004
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_HOST_RING_ACCESS_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_HOST_RING_ACCESS_ERR_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_HOST_RING_ACCESS_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_wa_csr::intreg.db_qid_overflow_interrupt              */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 220 */
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_DB_QID_OVERFLOW_INTERRUPT_MSB 1
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_DB_QID_OVERFLOW_INTERRUPT_LSB 1
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_DB_QID_OVERFLOW_INTERRUPT_WIDTH 1
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_DB_QID_OVERFLOW_INTERRUPT_READ_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_DB_QID_OVERFLOW_INTERRUPT_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_DB_QID_OVERFLOW_INTERRUPT_RESET 0x0
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_DB_QID_OVERFLOW_INTERRUPT_FIELD_MASK 0x00000002
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_DB_QID_OVERFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_DB_QID_OVERFLOW_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_DB_QID_OVERFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_wa_csr::intreg.db_pid_chk_fail_interrupt              */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 220 */
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_DB_PID_CHK_FAIL_INTERRUPT_MSB 0
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_DB_PID_CHK_FAIL_INTERRUPT_LSB 0
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_DB_PID_CHK_FAIL_INTERRUPT_WIDTH 1
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_DB_PID_CHK_FAIL_INTERRUPT_READ_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_DB_PID_CHK_FAIL_INTERRUPT_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_DB_PID_CHK_FAIL_INTERRUPT_RESET 0x0
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_DB_PID_CHK_FAIL_INTERRUPT_FIELD_MASK 0x00000001
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_DB_PID_CHK_FAIL_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_DB_PID_CHK_FAIL_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define ELB_WA_CSR_INT_DB_INT_TEST_SET_DB_PID_CHK_FAIL_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_wa_csr::int_db::int_enable_set                       */
/* Register template: elb_wa_csr::intreg_enable                            */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 35 */
/* Field member: elb_wa_csr::intreg_enable.db_wqe_upd_not_allowed_enable   */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_DB_WQE_UPD_NOT_ALLOWED_ENABLE_MSB 11
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_DB_WQE_UPD_NOT_ALLOWED_ENABLE_LSB 11
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_DB_WQE_UPD_NOT_ALLOWED_ENABLE_WIDTH 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_DB_WQE_UPD_NOT_ALLOWED_ENABLE_READ_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_DB_WQE_UPD_NOT_ALLOWED_ENABLE_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_DB_WQE_UPD_NOT_ALLOWED_ENABLE_RESET 0x1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_DB_WQE_UPD_NOT_ALLOWED_ENABLE_FIELD_MASK 0x00000800
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_DB_WQE_UPD_NOT_ALLOWED_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_DB_WQE_UPD_NOT_ALLOWED_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_DB_WQE_UPD_NOT_ALLOWED_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: elb_wa_csr::intreg_enable.db_wqe_size_align_chk_fail_enable */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_DB_WQE_SIZE_ALIGN_CHK_FAIL_ENABLE_MSB 10
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_DB_WQE_SIZE_ALIGN_CHK_FAIL_ENABLE_LSB 10
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_DB_WQE_SIZE_ALIGN_CHK_FAIL_ENABLE_WIDTH 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_DB_WQE_SIZE_ALIGN_CHK_FAIL_ENABLE_READ_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_DB_WQE_SIZE_ALIGN_CHK_FAIL_ENABLE_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_DB_WQE_SIZE_ALIGN_CHK_FAIL_ENABLE_RESET 0x1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_DB_WQE_SIZE_ALIGN_CHK_FAIL_ENABLE_FIELD_MASK 0x00000400
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_DB_WQE_SIZE_ALIGN_CHK_FAIL_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_DB_WQE_SIZE_ALIGN_CHK_FAIL_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_DB_WQE_SIZE_ALIGN_CHK_FAIL_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: elb_wa_csr::intreg_enable.db_wqe_ringaddr_chk_fail_enable */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_DB_WQE_RINGADDR_CHK_FAIL_ENABLE_MSB 9
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_DB_WQE_RINGADDR_CHK_FAIL_ENABLE_LSB 9
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_DB_WQE_RINGADDR_CHK_FAIL_ENABLE_WIDTH 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_DB_WQE_RINGADDR_CHK_FAIL_ENABLE_READ_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_DB_WQE_RINGADDR_CHK_FAIL_ENABLE_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_DB_WQE_RINGADDR_CHK_FAIL_ENABLE_RESET 0x1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_DB_WQE_RINGADDR_CHK_FAIL_ENABLE_FIELD_MASK 0x00000200
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_DB_WQE_RINGADDR_CHK_FAIL_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_DB_WQE_RINGADDR_CHK_FAIL_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_DB_WQE_RINGADDR_CHK_FAIL_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: elb_wa_csr::intreg_enable.arm_remap_tbl_ecc_uncorrectable_enable */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_ARM_REMAP_TBL_ECC_UNCORRECTABLE_ENABLE_MSB 8
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_ARM_REMAP_TBL_ECC_UNCORRECTABLE_ENABLE_LSB 8
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_ARM_REMAP_TBL_ECC_UNCORRECTABLE_ENABLE_WIDTH 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_ARM_REMAP_TBL_ECC_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_ARM_REMAP_TBL_ECC_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_ARM_REMAP_TBL_ECC_UNCORRECTABLE_ENABLE_RESET 0x1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_ARM_REMAP_TBL_ECC_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000100
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_ARM_REMAP_TBL_ECC_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_ARM_REMAP_TBL_ECC_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_ARM_REMAP_TBL_ECC_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: elb_wa_csr::intreg_enable.arm_remap_tbl_ecc_correctable_enable */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_ARM_REMAP_TBL_ECC_CORRECTABLE_ENABLE_MSB 7
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_ARM_REMAP_TBL_ECC_CORRECTABLE_ENABLE_LSB 7
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_ARM_REMAP_TBL_ECC_CORRECTABLE_ENABLE_WIDTH 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_ARM_REMAP_TBL_ECC_CORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_ARM_REMAP_TBL_ECC_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_ARM_REMAP_TBL_ECC_CORRECTABLE_ENABLE_RESET 0x1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_ARM_REMAP_TBL_ECC_CORRECTABLE_ENABLE_FIELD_MASK 0x00000080
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_ARM_REMAP_TBL_ECC_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_ARM_REMAP_TBL_ECC_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_ARM_REMAP_TBL_ECC_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: elb_wa_csr::intreg_enable.wqe_bresp_err_enable            */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_WQE_BRESP_ERR_ENABLE_MSB 6
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_WQE_BRESP_ERR_ENABLE_LSB 6
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_WQE_BRESP_ERR_ENABLE_WIDTH 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_WQE_BRESP_ERR_ENABLE_READ_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_WQE_BRESP_ERR_ENABLE_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_WQE_BRESP_ERR_ENABLE_RESET 0x1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_WQE_BRESP_ERR_ENABLE_FIELD_MASK 0x00000040
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_WQE_BRESP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_WQE_BRESP_ERR_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_WQE_BRESP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: elb_wa_csr::intreg_enable.bresp_err_enable                */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_BRESP_ERR_ENABLE_MSB 5
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_BRESP_ERR_ENABLE_LSB 5
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_BRESP_ERR_ENABLE_WIDTH 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_BRESP_ERR_ENABLE_READ_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_BRESP_ERR_ENABLE_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_BRESP_ERR_ENABLE_RESET 0x1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_BRESP_ERR_ENABLE_FIELD_MASK 0x00000020
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_BRESP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_BRESP_ERR_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_BRESP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: elb_wa_csr::intreg_enable.rresp_err_enable                */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_RRESP_ERR_ENABLE_MSB 4
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_RRESP_ERR_ENABLE_LSB 4
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_RRESP_ERR_ENABLE_WIDTH 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_RRESP_ERR_ENABLE_READ_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_RRESP_ERR_ENABLE_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_RRESP_ERR_ENABLE_RESET 0x1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_RRESP_ERR_ENABLE_FIELD_MASK 0x00000010
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_RRESP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_RRESP_ERR_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_RRESP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_wa_csr::intreg_enable.total_ring_access_err_enable    */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_TOTAL_RING_ACCESS_ERR_ENABLE_MSB 3
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_TOTAL_RING_ACCESS_ERR_ENABLE_LSB 3
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_TOTAL_RING_ACCESS_ERR_ENABLE_WIDTH 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_TOTAL_RING_ACCESS_ERR_ENABLE_READ_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_TOTAL_RING_ACCESS_ERR_ENABLE_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_TOTAL_RING_ACCESS_ERR_ENABLE_RESET 0x1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_TOTAL_RING_ACCESS_ERR_ENABLE_FIELD_MASK 0x00000008
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_TOTAL_RING_ACCESS_ERR_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_TOTAL_RING_ACCESS_ERR_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_TOTAL_RING_ACCESS_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_wa_csr::intreg_enable.host_ring_access_err_enable     */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_HOST_RING_ACCESS_ERR_ENABLE_MSB 2
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_HOST_RING_ACCESS_ERR_ENABLE_LSB 2
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_HOST_RING_ACCESS_ERR_ENABLE_WIDTH 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_HOST_RING_ACCESS_ERR_ENABLE_READ_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_HOST_RING_ACCESS_ERR_ENABLE_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_HOST_RING_ACCESS_ERR_ENABLE_RESET 0x1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_HOST_RING_ACCESS_ERR_ENABLE_FIELD_MASK 0x00000004
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_HOST_RING_ACCESS_ERR_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_HOST_RING_ACCESS_ERR_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_HOST_RING_ACCESS_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_wa_csr::intreg_enable.db_qid_overflow_enable          */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_DB_QID_OVERFLOW_ENABLE_MSB 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_DB_QID_OVERFLOW_ENABLE_LSB 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_DB_QID_OVERFLOW_ENABLE_WIDTH 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_DB_QID_OVERFLOW_ENABLE_READ_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_DB_QID_OVERFLOW_ENABLE_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_DB_QID_OVERFLOW_ENABLE_RESET 0x1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_DB_QID_OVERFLOW_ENABLE_FIELD_MASK 0x00000002
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_DB_QID_OVERFLOW_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_DB_QID_OVERFLOW_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_DB_QID_OVERFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_wa_csr::intreg_enable.db_pid_chk_fail_enable          */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_DB_PID_CHK_FAIL_ENABLE_MSB 0
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_DB_PID_CHK_FAIL_ENABLE_LSB 0
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_DB_PID_CHK_FAIL_ENABLE_WIDTH 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_DB_PID_CHK_FAIL_ENABLE_READ_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_DB_PID_CHK_FAIL_ENABLE_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_DB_PID_CHK_FAIL_ENABLE_RESET 0x1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_DB_PID_CHK_FAIL_ENABLE_FIELD_MASK 0x00000001
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_DB_PID_CHK_FAIL_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_DB_PID_CHK_FAIL_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_WA_CSR_INT_DB_INT_ENABLE_SET_DB_PID_CHK_FAIL_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_wa_csr::int_db::int_enable_clear                     */
/* Register template: elb_wa_csr::intreg_enable                            */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 35 */
/* Field member: elb_wa_csr::intreg_enable.db_wqe_upd_not_allowed_enable   */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_WQE_UPD_NOT_ALLOWED_ENABLE_MSB 11
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_WQE_UPD_NOT_ALLOWED_ENABLE_LSB 11
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_WQE_UPD_NOT_ALLOWED_ENABLE_WIDTH 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_WQE_UPD_NOT_ALLOWED_ENABLE_READ_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_WQE_UPD_NOT_ALLOWED_ENABLE_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_WQE_UPD_NOT_ALLOWED_ENABLE_RESET 0x1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_WQE_UPD_NOT_ALLOWED_ENABLE_FIELD_MASK 0x00000800
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_WQE_UPD_NOT_ALLOWED_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_WQE_UPD_NOT_ALLOWED_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_WQE_UPD_NOT_ALLOWED_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: elb_wa_csr::intreg_enable.db_wqe_size_align_chk_fail_enable */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_WQE_SIZE_ALIGN_CHK_FAIL_ENABLE_MSB 10
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_WQE_SIZE_ALIGN_CHK_FAIL_ENABLE_LSB 10
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_WQE_SIZE_ALIGN_CHK_FAIL_ENABLE_WIDTH 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_WQE_SIZE_ALIGN_CHK_FAIL_ENABLE_READ_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_WQE_SIZE_ALIGN_CHK_FAIL_ENABLE_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_WQE_SIZE_ALIGN_CHK_FAIL_ENABLE_RESET 0x1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_WQE_SIZE_ALIGN_CHK_FAIL_ENABLE_FIELD_MASK 0x00000400
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_WQE_SIZE_ALIGN_CHK_FAIL_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_WQE_SIZE_ALIGN_CHK_FAIL_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_WQE_SIZE_ALIGN_CHK_FAIL_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: elb_wa_csr::intreg_enable.db_wqe_ringaddr_chk_fail_enable */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_WQE_RINGADDR_CHK_FAIL_ENABLE_MSB 9
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_WQE_RINGADDR_CHK_FAIL_ENABLE_LSB 9
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_WQE_RINGADDR_CHK_FAIL_ENABLE_WIDTH 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_WQE_RINGADDR_CHK_FAIL_ENABLE_READ_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_WQE_RINGADDR_CHK_FAIL_ENABLE_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_WQE_RINGADDR_CHK_FAIL_ENABLE_RESET 0x1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_WQE_RINGADDR_CHK_FAIL_ENABLE_FIELD_MASK 0x00000200
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_WQE_RINGADDR_CHK_FAIL_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_WQE_RINGADDR_CHK_FAIL_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_WQE_RINGADDR_CHK_FAIL_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: elb_wa_csr::intreg_enable.arm_remap_tbl_ecc_uncorrectable_enable */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_ARM_REMAP_TBL_ECC_UNCORRECTABLE_ENABLE_MSB 8
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_ARM_REMAP_TBL_ECC_UNCORRECTABLE_ENABLE_LSB 8
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_ARM_REMAP_TBL_ECC_UNCORRECTABLE_ENABLE_WIDTH 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_ARM_REMAP_TBL_ECC_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_ARM_REMAP_TBL_ECC_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_ARM_REMAP_TBL_ECC_UNCORRECTABLE_ENABLE_RESET 0x1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_ARM_REMAP_TBL_ECC_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000100
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_ARM_REMAP_TBL_ECC_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_ARM_REMAP_TBL_ECC_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_ARM_REMAP_TBL_ECC_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: elb_wa_csr::intreg_enable.arm_remap_tbl_ecc_correctable_enable */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_ARM_REMAP_TBL_ECC_CORRECTABLE_ENABLE_MSB 7
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_ARM_REMAP_TBL_ECC_CORRECTABLE_ENABLE_LSB 7
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_ARM_REMAP_TBL_ECC_CORRECTABLE_ENABLE_WIDTH 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_ARM_REMAP_TBL_ECC_CORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_ARM_REMAP_TBL_ECC_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_ARM_REMAP_TBL_ECC_CORRECTABLE_ENABLE_RESET 0x1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_ARM_REMAP_TBL_ECC_CORRECTABLE_ENABLE_FIELD_MASK 0x00000080
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_ARM_REMAP_TBL_ECC_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_ARM_REMAP_TBL_ECC_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_ARM_REMAP_TBL_ECC_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: elb_wa_csr::intreg_enable.wqe_bresp_err_enable            */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_WQE_BRESP_ERR_ENABLE_MSB 6
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_WQE_BRESP_ERR_ENABLE_LSB 6
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_WQE_BRESP_ERR_ENABLE_WIDTH 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_WQE_BRESP_ERR_ENABLE_READ_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_WQE_BRESP_ERR_ENABLE_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_WQE_BRESP_ERR_ENABLE_RESET 0x1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_WQE_BRESP_ERR_ENABLE_FIELD_MASK 0x00000040
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_WQE_BRESP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_WQE_BRESP_ERR_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_WQE_BRESP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: elb_wa_csr::intreg_enable.bresp_err_enable                */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_BRESP_ERR_ENABLE_MSB 5
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_BRESP_ERR_ENABLE_LSB 5
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_BRESP_ERR_ENABLE_WIDTH 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_BRESP_ERR_ENABLE_READ_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_BRESP_ERR_ENABLE_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_BRESP_ERR_ENABLE_RESET 0x1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_BRESP_ERR_ENABLE_FIELD_MASK 0x00000020
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_BRESP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_BRESP_ERR_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_BRESP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: elb_wa_csr::intreg_enable.rresp_err_enable                */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_RRESP_ERR_ENABLE_MSB 4
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_RRESP_ERR_ENABLE_LSB 4
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_RRESP_ERR_ENABLE_WIDTH 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_RRESP_ERR_ENABLE_READ_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_RRESP_ERR_ENABLE_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_RRESP_ERR_ENABLE_RESET 0x1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_RRESP_ERR_ENABLE_FIELD_MASK 0x00000010
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_RRESP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_RRESP_ERR_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_RRESP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_wa_csr::intreg_enable.total_ring_access_err_enable    */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_TOTAL_RING_ACCESS_ERR_ENABLE_MSB 3
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_TOTAL_RING_ACCESS_ERR_ENABLE_LSB 3
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_TOTAL_RING_ACCESS_ERR_ENABLE_WIDTH 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_TOTAL_RING_ACCESS_ERR_ENABLE_READ_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_TOTAL_RING_ACCESS_ERR_ENABLE_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_TOTAL_RING_ACCESS_ERR_ENABLE_RESET 0x1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_TOTAL_RING_ACCESS_ERR_ENABLE_FIELD_MASK 0x00000008
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_TOTAL_RING_ACCESS_ERR_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_TOTAL_RING_ACCESS_ERR_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_TOTAL_RING_ACCESS_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_wa_csr::intreg_enable.host_ring_access_err_enable     */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_HOST_RING_ACCESS_ERR_ENABLE_MSB 2
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_HOST_RING_ACCESS_ERR_ENABLE_LSB 2
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_HOST_RING_ACCESS_ERR_ENABLE_WIDTH 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_HOST_RING_ACCESS_ERR_ENABLE_READ_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_HOST_RING_ACCESS_ERR_ENABLE_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_HOST_RING_ACCESS_ERR_ENABLE_RESET 0x1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_HOST_RING_ACCESS_ERR_ENABLE_FIELD_MASK 0x00000004
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_HOST_RING_ACCESS_ERR_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_HOST_RING_ACCESS_ERR_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_HOST_RING_ACCESS_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_wa_csr::intreg_enable.db_qid_overflow_enable          */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_QID_OVERFLOW_ENABLE_MSB 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_QID_OVERFLOW_ENABLE_LSB 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_QID_OVERFLOW_ENABLE_WIDTH 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_QID_OVERFLOW_ENABLE_READ_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_QID_OVERFLOW_ENABLE_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_QID_OVERFLOW_ENABLE_RESET 0x1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_QID_OVERFLOW_ENABLE_FIELD_MASK 0x00000002
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_QID_OVERFLOW_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_QID_OVERFLOW_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_QID_OVERFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_wa_csr::intreg_enable.db_pid_chk_fail_enable          */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_PID_CHK_FAIL_ENABLE_MSB 0
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_PID_CHK_FAIL_ENABLE_LSB 0
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_PID_CHK_FAIL_ENABLE_WIDTH 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_PID_CHK_FAIL_ENABLE_READ_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_PID_CHK_FAIL_ENABLE_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_PID_CHK_FAIL_ENABLE_RESET 0x1
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_PID_CHK_FAIL_ENABLE_FIELD_MASK 0x00000001
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_PID_CHK_FAIL_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_PID_CHK_FAIL_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_WA_CSR_INT_DB_INT_ENABLE_CLEAR_DB_PID_CHK_FAIL_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: elb_wa_csr::int_invf                                        */
/* Group template: elb_wa_csr::intgrp                                      */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 76 */
#define ELB_WA_CSR_INT_INVF_SIZE 0x4
#define ELB_WA_CSR_INT_INVF_BYTE_SIZE 0x10
/* Register member: elb_wa_csr::intgrp.intreg                              */
/* Register type referenced: elb_wa_csr::int_invf::intreg                  */
/* Register template referenced: elb_wa_csr::intreg                        */
#define ELB_WA_CSR_INT_INVF_INTREG_OFFSET 0x0
#define ELB_WA_CSR_INT_INVF_INTREG_BYTE_OFFSET 0x0
#define ELB_WA_CSR_INT_INVF_INTREG_READ_ACCESS 1
#define ELB_WA_CSR_INT_INVF_INTREG_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_INVF_INTREG_RESET_VALUE 0x00000000
#define ELB_WA_CSR_INT_INVF_INTREG_RESET_MASK 0xffffffff
#define ELB_WA_CSR_INT_INVF_INTREG_READ_MASK 0xffffffff
#define ELB_WA_CSR_INT_INVF_INTREG_WRITE_MASK 0x00000001
/* Register member: elb_wa_csr::intgrp.int_test_set                        */
/* Register type referenced: elb_wa_csr::int_invf::int_test_set            */
/* Register template referenced: elb_wa_csr::intreg                        */
#define ELB_WA_CSR_INT_INVF_INT_TEST_SET_OFFSET 0x1
#define ELB_WA_CSR_INT_INVF_INT_TEST_SET_BYTE_OFFSET 0x4
#define ELB_WA_CSR_INT_INVF_INT_TEST_SET_READ_ACCESS 1
#define ELB_WA_CSR_INT_INVF_INT_TEST_SET_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_INVF_INT_TEST_SET_RESET_VALUE 0x00000000
#define ELB_WA_CSR_INT_INVF_INT_TEST_SET_RESET_MASK 0xffffffff
#define ELB_WA_CSR_INT_INVF_INT_TEST_SET_READ_MASK 0xffffffff
#define ELB_WA_CSR_INT_INVF_INT_TEST_SET_WRITE_MASK 0x00000001
/* Register member: elb_wa_csr::intgrp.int_enable_set                      */
/* Register type referenced: elb_wa_csr::int_invf::int_enable_set          */
/* Register template referenced: elb_wa_csr::intreg_enable                 */
#define ELB_WA_CSR_INT_INVF_INT_ENABLE_SET_OFFSET 0x2
#define ELB_WA_CSR_INT_INVF_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define ELB_WA_CSR_INT_INVF_INT_ENABLE_SET_READ_ACCESS 1
#define ELB_WA_CSR_INT_INVF_INT_ENABLE_SET_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_INVF_INT_ENABLE_SET_RESET_VALUE 0x00000001
#define ELB_WA_CSR_INT_INVF_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define ELB_WA_CSR_INT_INVF_INT_ENABLE_SET_READ_MASK 0xffffffff
#define ELB_WA_CSR_INT_INVF_INT_ENABLE_SET_WRITE_MASK 0x00000001
/* Register member: elb_wa_csr::intgrp.int_enable_clear                    */
/* Register type referenced: elb_wa_csr::int_invf::int_enable_clear        */
/* Register template referenced: elb_wa_csr::intreg_enable                 */
#define ELB_WA_CSR_INT_INVF_INT_ENABLE_CLEAR_OFFSET 0x3
#define ELB_WA_CSR_INT_INVF_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define ELB_WA_CSR_INT_INVF_INT_ENABLE_CLEAR_READ_ACCESS 1
#define ELB_WA_CSR_INT_INVF_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_INVF_INT_ENABLE_CLEAR_RESET_VALUE 0x00000001
#define ELB_WA_CSR_INT_INVF_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define ELB_WA_CSR_INT_INVF_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define ELB_WA_CSR_INT_INVF_INT_ENABLE_CLEAR_WRITE_MASK 0x00000001

/* Register type: elb_wa_csr::int_invf::intreg                             */
/* Register template: elb_wa_csr::intreg                                   */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 12 */
/* Field member: elb_wa_csr::intreg.invf_interrupt                         */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 220 */
#define ELB_WA_CSR_INT_INVF_INTREG_INVF_INTERRUPT_MSB 0
#define ELB_WA_CSR_INT_INVF_INTREG_INVF_INTERRUPT_LSB 0
#define ELB_WA_CSR_INT_INVF_INTREG_INVF_INTERRUPT_WIDTH 1
#define ELB_WA_CSR_INT_INVF_INTREG_INVF_INTERRUPT_READ_ACCESS 1
#define ELB_WA_CSR_INT_INVF_INTREG_INVF_INTERRUPT_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_INVF_INTREG_INVF_INTERRUPT_RESET 0x0
#define ELB_WA_CSR_INT_INVF_INTREG_INVF_INTERRUPT_FIELD_MASK 0x00000001
#define ELB_WA_CSR_INT_INVF_INTREG_INVF_INTERRUPT_GET(x) ((x) & 0x00000001)
#define ELB_WA_CSR_INT_INVF_INTREG_INVF_INTERRUPT_SET(x) ((x) & 0x00000001)
#define ELB_WA_CSR_INT_INVF_INTREG_INVF_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_wa_csr::int_invf::int_test_set                       */
/* Register template: elb_wa_csr::intreg                                   */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 12 */
/* Field member: elb_wa_csr::intreg.invf_interrupt                         */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 220 */
#define ELB_WA_CSR_INT_INVF_INT_TEST_SET_INVF_INTERRUPT_MSB 0
#define ELB_WA_CSR_INT_INVF_INT_TEST_SET_INVF_INTERRUPT_LSB 0
#define ELB_WA_CSR_INT_INVF_INT_TEST_SET_INVF_INTERRUPT_WIDTH 1
#define ELB_WA_CSR_INT_INVF_INT_TEST_SET_INVF_INTERRUPT_READ_ACCESS 1
#define ELB_WA_CSR_INT_INVF_INT_TEST_SET_INVF_INTERRUPT_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_INVF_INT_TEST_SET_INVF_INTERRUPT_RESET 0x0
#define ELB_WA_CSR_INT_INVF_INT_TEST_SET_INVF_INTERRUPT_FIELD_MASK 0x00000001
#define ELB_WA_CSR_INT_INVF_INT_TEST_SET_INVF_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define ELB_WA_CSR_INT_INVF_INT_TEST_SET_INVF_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define ELB_WA_CSR_INT_INVF_INT_TEST_SET_INVF_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_wa_csr::int_invf::int_enable_set                     */
/* Register template: elb_wa_csr::intreg_enable                            */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 35 */
/* Field member: elb_wa_csr::intreg_enable.invf_enable                     */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_WA_CSR_INT_INVF_INT_ENABLE_SET_INVF_ENABLE_MSB 0
#define ELB_WA_CSR_INT_INVF_INT_ENABLE_SET_INVF_ENABLE_LSB 0
#define ELB_WA_CSR_INT_INVF_INT_ENABLE_SET_INVF_ENABLE_WIDTH 1
#define ELB_WA_CSR_INT_INVF_INT_ENABLE_SET_INVF_ENABLE_READ_ACCESS 1
#define ELB_WA_CSR_INT_INVF_INT_ENABLE_SET_INVF_ENABLE_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_INVF_INT_ENABLE_SET_INVF_ENABLE_RESET 0x1
#define ELB_WA_CSR_INT_INVF_INT_ENABLE_SET_INVF_ENABLE_FIELD_MASK 0x00000001
#define ELB_WA_CSR_INT_INVF_INT_ENABLE_SET_INVF_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_WA_CSR_INT_INVF_INT_ENABLE_SET_INVF_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_WA_CSR_INT_INVF_INT_ENABLE_SET_INVF_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_wa_csr::int_invf::int_enable_clear                   */
/* Register template: elb_wa_csr::intreg_enable                            */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 35 */
/* Field member: elb_wa_csr::intreg_enable.invf_enable                     */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_WA_CSR_INT_INVF_INT_ENABLE_CLEAR_INVF_ENABLE_MSB 0
#define ELB_WA_CSR_INT_INVF_INT_ENABLE_CLEAR_INVF_ENABLE_LSB 0
#define ELB_WA_CSR_INT_INVF_INT_ENABLE_CLEAR_INVF_ENABLE_WIDTH 1
#define ELB_WA_CSR_INT_INVF_INT_ENABLE_CLEAR_INVF_ENABLE_READ_ACCESS 1
#define ELB_WA_CSR_INT_INVF_INT_ENABLE_CLEAR_INVF_ENABLE_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_INVF_INT_ENABLE_CLEAR_INVF_ENABLE_RESET 0x1
#define ELB_WA_CSR_INT_INVF_INT_ENABLE_CLEAR_INVF_ENABLE_FIELD_MASK 0x00000001
#define ELB_WA_CSR_INT_INVF_INT_ENABLE_CLEAR_INVF_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_WA_CSR_INT_INVF_INT_ENABLE_CLEAR_INVF_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_WA_CSR_INT_INVF_INT_ENABLE_CLEAR_INVF_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Memory type: elb_wa_csr::dhs_lif_qstate_map                        */
/* Wide Memory template: elb_wa_csr::dhs_lif_qstate_map                    */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 586 */
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_SIZE 0x4000
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_BYTE_SIZE 0x10000
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRIES 0x800
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_MSB 132
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_LSB 0
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_WIDTH 133
/* Wide Register member: elb_wa_csr::dhs_lif_qstate_map.entry              */
/* Wide Register type referenced: elb_wa_csr::dhs_lif_qstate_map::entry    */
/* Wide Register template referenced: elb_wa_csr::dhs_lif_qstate_map::entry */
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_OFFSET 0x0
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_BYTE_OFFSET 0x0
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_READ_ACCESS 1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_WRITE_ACCESS 1
/* Register member: elb_wa_csr::dhs_lif_qstate_map::entry.entry_0_8        */
/* Register type referenced: elb_wa_csr::dhs_lif_qstate_map::entry::entry_0_8 */
/* Register template referenced: elb_wa_csr::dhs_lif_qstate_map::entry::entry_0_8 */
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_8_OFFSET 0x0
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_8_BYTE_OFFSET 0x0
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_8_READ_ACCESS 1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_8_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_8_READ_MASK 0xffffffff
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_8_WRITE_MASK 0xffffffff
/* Register member: elb_wa_csr::dhs_lif_qstate_map::entry.entry_1_8        */
/* Register type referenced: elb_wa_csr::dhs_lif_qstate_map::entry::entry_1_8 */
/* Register template referenced: elb_wa_csr::dhs_lif_qstate_map::entry::entry_1_8 */
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_OFFSET 0x1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_BYTE_OFFSET 0x4
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_READ_ACCESS 1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_READ_MASK 0xffffffff
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_WRITE_MASK 0xffffffff
/* Register member: elb_wa_csr::dhs_lif_qstate_map::entry.entry_2_8        */
/* Register type referenced: elb_wa_csr::dhs_lif_qstate_map::entry::entry_2_8 */
/* Register template referenced: elb_wa_csr::dhs_lif_qstate_map::entry::entry_2_8 */
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_OFFSET 0x2
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_BYTE_OFFSET 0x8
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_READ_ACCESS 1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_READ_MASK 0xffffffff
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_WRITE_MASK 0xffffffff
/* Register member: elb_wa_csr::dhs_lif_qstate_map::entry.entry_3_8        */
/* Register type referenced: elb_wa_csr::dhs_lif_qstate_map::entry::entry_3_8 */
/* Register template referenced: elb_wa_csr::dhs_lif_qstate_map::entry::entry_3_8 */
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_3_8_OFFSET 0x3
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_3_8_BYTE_OFFSET 0xc
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_3_8_READ_ACCESS 1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_3_8_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_3_8_READ_MASK 0xffffffff
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_3_8_WRITE_MASK 0xffffffff
/* Register member: elb_wa_csr::dhs_lif_qstate_map::entry.entry_4_8        */
/* Register type referenced: elb_wa_csr::dhs_lif_qstate_map::entry::entry_4_8 */
/* Register template referenced: elb_wa_csr::dhs_lif_qstate_map::entry::entry_4_8 */
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_4_8_OFFSET 0x4
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_4_8_BYTE_OFFSET 0x10
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_4_8_READ_ACCESS 1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_4_8_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_4_8_RESET_VALUE 0x00000000
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_4_8_RESET_MASK 0xffffffe0
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_4_8_READ_MASK 0xffffffff
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_4_8_WRITE_MASK 0x0000001f
/* Register member: elb_wa_csr::dhs_lif_qstate_map::entry.entry_5_8        */
/* Register type referenced: elb_wa_csr::dhs_lif_qstate_map::entry::entry_5_8 */
/* Register template referenced: elb_wa_csr::dhs_lif_qstate_map::entry::entry_5_8 */
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_5_8_OFFSET 0x5
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_5_8_BYTE_OFFSET 0x14
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_5_8_READ_ACCESS 1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_5_8_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_5_8_RESET_VALUE 0x00000000
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_5_8_RESET_MASK 0xffffffff
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_5_8_READ_MASK 0xffffffff
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_5_8_WRITE_MASK 0x00000000
/* Register member: elb_wa_csr::dhs_lif_qstate_map::entry.entry_6_8        */
/* Register type referenced: elb_wa_csr::dhs_lif_qstate_map::entry::entry_6_8 */
/* Register template referenced: elb_wa_csr::dhs_lif_qstate_map::entry::entry_6_8 */
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_6_8_OFFSET 0x6
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_6_8_BYTE_OFFSET 0x18
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_6_8_READ_ACCESS 1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_6_8_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_6_8_RESET_VALUE 0x00000000
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_6_8_RESET_MASK 0xffffffff
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_6_8_READ_MASK 0xffffffff
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_6_8_WRITE_MASK 0x00000000
/* Register member: elb_wa_csr::dhs_lif_qstate_map::entry.entry_7_8        */
/* Register type referenced: elb_wa_csr::dhs_lif_qstate_map::entry::entry_7_8 */
/* Register template referenced: elb_wa_csr::dhs_lif_qstate_map::entry::entry_7_8 */
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_7_8_OFFSET 0x7
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_7_8_BYTE_OFFSET 0x1c
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_7_8_READ_ACCESS 1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_7_8_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_7_8_RESET_VALUE 0x00000000
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_7_8_RESET_MASK 0xffffffff
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_7_8_READ_MASK 0xffffffff
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_7_8_WRITE_MASK 0x00000000

/* Wide Register type: elb_wa_csr::dhs_lif_qstate_map::entry               */
/* Wide Register template: elb_wa_csr::dhs_lif_qstate_map::entry           */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 594 */
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_SIZE 0x1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_BYTE_SIZE 0x20

/* Register type: elb_wa_csr::dhs_lif_qstate_map::entry::entry_0_8         */
/* Register template: elb_wa_csr::dhs_lif_qstate_map::entry::entry_0_8     */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 594 */
/* Field member: elb_wa_csr::dhs_lif_qstate_map::entry::entry_0_8.size0_0_0 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_8_SIZE0_0_0_MSB 31
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_8_SIZE0_0_0_LSB 31
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_8_SIZE0_0_0_WIDTH 1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_8_SIZE0_0_0_READ_ACCESS 1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_8_SIZE0_0_0_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_8_SIZE0_0_0_FIELD_MASK 0x80000000
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_8_SIZE0_0_0_GET(x) \
   (((x) & 0x80000000) >> 31)
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_8_SIZE0_0_0_SET(x) \
   (((x) << 31) & 0x80000000)
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_8_SIZE0_0_0_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000) | ((r) & 0x7fffffff))
/* Field member: elb_wa_csr::dhs_lif_qstate_map::entry::entry_0_8.length0  */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_8_LENGTH0_MSB 30
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_8_LENGTH0_LSB 26
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_8_LENGTH0_WIDTH 5
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_8_LENGTH0_READ_ACCESS 1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_8_LENGTH0_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_8_LENGTH0_FIELD_MASK 0x7c000000
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_8_LENGTH0_GET(x) \
   (((x) & 0x7c000000) >> 26)
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_8_LENGTH0_SET(x) \
   (((x) << 26) & 0x7c000000)
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_8_LENGTH0_MODIFY(r, x) \
   ((((x) << 26) & 0x7c000000) | ((r) & 0x83ffffff))
/* Field member: elb_wa_csr::dhs_lif_qstate_map::entry::entry_0_8.qstate_base */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_8_QSTATE_BASE_MSB 25
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_8_QSTATE_BASE_LSB 1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_8_QSTATE_BASE_WIDTH 25
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_8_QSTATE_BASE_READ_ACCESS 1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_8_QSTATE_BASE_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_8_QSTATE_BASE_FIELD_MASK 0x03fffffe
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_8_QSTATE_BASE_GET(x) \
   (((x) & 0x03fffffe) >> 1)
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_8_QSTATE_BASE_SET(x) \
   (((x) << 1) & 0x03fffffe)
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_8_QSTATE_BASE_MODIFY(r, x) \
   ((((x) << 1) & 0x03fffffe) | ((r) & 0xfc000001))
/* Field member: elb_wa_csr::dhs_lif_qstate_map::entry::entry_0_8.vld      */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_8_VLD_MSB 0
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_8_VLD_LSB 0
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_8_VLD_WIDTH 1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_8_VLD_READ_ACCESS 1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_8_VLD_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_8_VLD_FIELD_MASK 0x00000001
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_8_VLD_GET(x) \
   ((x) & 0x00000001)
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_8_VLD_SET(x) \
   ((x) & 0x00000001)
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_8_VLD_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_wa_csr::dhs_lif_qstate_map::entry::entry_1_8         */
/* Register template: elb_wa_csr::dhs_lif_qstate_map::entry::entry_1_8     */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 594 */
/* Field member: elb_wa_csr::dhs_lif_qstate_map::entry::entry_1_8.size4_0_0 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_SIZE4_0_0_MSB 31
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_SIZE4_0_0_LSB 31
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_SIZE4_0_0_WIDTH 1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_SIZE4_0_0_READ_ACCESS 1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_SIZE4_0_0_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_SIZE4_0_0_FIELD_MASK 0x80000000
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_SIZE4_0_0_GET(x) \
   (((x) & 0x80000000) >> 31)
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_SIZE4_0_0_SET(x) \
   (((x) << 31) & 0x80000000)
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_SIZE4_0_0_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000) | ((r) & 0x7fffffff))
/* Field member: elb_wa_csr::dhs_lif_qstate_map::entry::entry_1_8.length4  */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_LENGTH4_MSB 30
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_LENGTH4_LSB 26
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_LENGTH4_WIDTH 5
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_LENGTH4_READ_ACCESS 1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_LENGTH4_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_LENGTH4_FIELD_MASK 0x7c000000
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_LENGTH4_GET(x) \
   (((x) & 0x7c000000) >> 26)
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_LENGTH4_SET(x) \
   (((x) << 26) & 0x7c000000)
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_LENGTH4_MODIFY(r, x) \
   ((((x) << 26) & 0x7c000000) | ((r) & 0x83ffffff))
/* Field member: elb_wa_csr::dhs_lif_qstate_map::entry::entry_1_8.size3    */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_SIZE3_MSB 25
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_SIZE3_LSB 23
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_SIZE3_WIDTH 3
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_SIZE3_READ_ACCESS 1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_SIZE3_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_SIZE3_FIELD_MASK 0x03800000
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_SIZE3_GET(x) \
   (((x) & 0x03800000) >> 23)
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_SIZE3_SET(x) \
   (((x) << 23) & 0x03800000)
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_SIZE3_MODIFY(r, x) \
   ((((x) << 23) & 0x03800000) | ((r) & 0xfc7fffff))
/* Field member: elb_wa_csr::dhs_lif_qstate_map::entry::entry_1_8.length3  */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_LENGTH3_MSB 22
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_LENGTH3_LSB 18
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_LENGTH3_WIDTH 5
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_LENGTH3_READ_ACCESS 1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_LENGTH3_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_LENGTH3_FIELD_MASK 0x007c0000
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_LENGTH3_GET(x) \
   (((x) & 0x007c0000) >> 18)
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_LENGTH3_SET(x) \
   (((x) << 18) & 0x007c0000)
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_LENGTH3_MODIFY(r, x) \
   ((((x) << 18) & 0x007c0000) | ((r) & 0xff83ffff))
/* Field member: elb_wa_csr::dhs_lif_qstate_map::entry::entry_1_8.size2    */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_SIZE2_MSB 17
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_SIZE2_LSB 15
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_SIZE2_WIDTH 3
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_SIZE2_READ_ACCESS 1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_SIZE2_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_SIZE2_FIELD_MASK 0x00038000
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_SIZE2_GET(x) \
   (((x) & 0x00038000) >> 15)
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_SIZE2_SET(x) \
   (((x) << 15) & 0x00038000)
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_SIZE2_MODIFY(r, x) \
   ((((x) << 15) & 0x00038000) | ((r) & 0xfffc7fff))
/* Field member: elb_wa_csr::dhs_lif_qstate_map::entry::entry_1_8.length2  */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_LENGTH2_MSB 14
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_LENGTH2_LSB 10
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_LENGTH2_WIDTH 5
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_LENGTH2_READ_ACCESS 1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_LENGTH2_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_LENGTH2_FIELD_MASK 0x00007c00
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_LENGTH2_GET(x) \
   (((x) & 0x00007c00) >> 10)
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_LENGTH2_SET(x) \
   (((x) << 10) & 0x00007c00)
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_LENGTH2_MODIFY(r, x) \
   ((((x) << 10) & 0x00007c00) | ((r) & 0xffff83ff))
/* Field member: elb_wa_csr::dhs_lif_qstate_map::entry::entry_1_8.size1    */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_SIZE1_MSB 9
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_SIZE1_LSB 7
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_SIZE1_WIDTH 3
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_SIZE1_READ_ACCESS 1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_SIZE1_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_SIZE1_FIELD_MASK 0x00000380
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_SIZE1_GET(x) \
   (((x) & 0x00000380) >> 7)
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_SIZE1_SET(x) \
   (((x) << 7) & 0x00000380)
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_SIZE1_MODIFY(r, x) \
   ((((x) << 7) & 0x00000380) | ((r) & 0xfffffc7f))
/* Field member: elb_wa_csr::dhs_lif_qstate_map::entry::entry_1_8.length1  */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_LENGTH1_MSB 6
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_LENGTH1_LSB 2
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_LENGTH1_WIDTH 5
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_LENGTH1_READ_ACCESS 1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_LENGTH1_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_LENGTH1_FIELD_MASK 0x0000007c
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_LENGTH1_GET(x) \
   (((x) & 0x0000007c) >> 2)
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_LENGTH1_SET(x) \
   (((x) << 2) & 0x0000007c)
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_LENGTH1_MODIFY(r, x) \
   ((((x) << 2) & 0x0000007c) | ((r) & 0xffffff83))
/* Field member: elb_wa_csr::dhs_lif_qstate_map::entry::entry_1_8.size0_2_1 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_SIZE0_2_1_MSB 1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_SIZE0_2_1_LSB 0
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_SIZE0_2_1_WIDTH 2
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_SIZE0_2_1_READ_ACCESS 1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_SIZE0_2_1_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_SIZE0_2_1_FIELD_MASK 0x00000003
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_SIZE0_2_1_GET(x) \
   ((x) & 0x00000003)
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_SIZE0_2_1_SET(x) \
   ((x) & 0x00000003)
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_8_SIZE0_2_1_MODIFY(r, x) \
   (((x) & 0x00000003) | ((r) & 0xfffffffc))

/* Register type: elb_wa_csr::dhs_lif_qstate_map::entry::entry_2_8         */
/* Register template: elb_wa_csr::dhs_lif_qstate_map::entry::entry_2_8     */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 594 */
/* Field member: elb_wa_csr::dhs_lif_qstate_map::entry::entry_2_8.hint_or_spare_5_0 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_HINT_OR_SPARE_5_0_MSB 31
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_HINT_OR_SPARE_5_0_LSB 26
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_HINT_OR_SPARE_5_0_WIDTH 6
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_HINT_OR_SPARE_5_0_READ_ACCESS 1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_HINT_OR_SPARE_5_0_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_HINT_OR_SPARE_5_0_FIELD_MASK 0xfc000000
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_HINT_OR_SPARE_5_0_GET(x) \
   (((x) & 0xfc000000) >> 26)
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_HINT_OR_SPARE_5_0_SET(x) \
   (((x) << 26) & 0xfc000000)
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_HINT_OR_SPARE_5_0_MODIFY(r, x) \
   ((((x) << 26) & 0xfc000000) | ((r) & 0x03ffffff))
/* Field member: elb_wa_csr::dhs_lif_qstate_map::entry::entry_2_8.size7    */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_SIZE7_MSB 25
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_SIZE7_LSB 23
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_SIZE7_WIDTH 3
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_SIZE7_READ_ACCESS 1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_SIZE7_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_SIZE7_FIELD_MASK 0x03800000
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_SIZE7_GET(x) \
   (((x) & 0x03800000) >> 23)
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_SIZE7_SET(x) \
   (((x) << 23) & 0x03800000)
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_SIZE7_MODIFY(r, x) \
   ((((x) << 23) & 0x03800000) | ((r) & 0xfc7fffff))
/* Field member: elb_wa_csr::dhs_lif_qstate_map::entry::entry_2_8.length7  */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_LENGTH7_MSB 22
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_LENGTH7_LSB 18
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_LENGTH7_WIDTH 5
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_LENGTH7_READ_ACCESS 1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_LENGTH7_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_LENGTH7_FIELD_MASK 0x007c0000
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_LENGTH7_GET(x) \
   (((x) & 0x007c0000) >> 18)
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_LENGTH7_SET(x) \
   (((x) << 18) & 0x007c0000)
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_LENGTH7_MODIFY(r, x) \
   ((((x) << 18) & 0x007c0000) | ((r) & 0xff83ffff))
/* Field member: elb_wa_csr::dhs_lif_qstate_map::entry::entry_2_8.size6    */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_SIZE6_MSB 17
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_SIZE6_LSB 15
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_SIZE6_WIDTH 3
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_SIZE6_READ_ACCESS 1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_SIZE6_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_SIZE6_FIELD_MASK 0x00038000
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_SIZE6_GET(x) \
   (((x) & 0x00038000) >> 15)
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_SIZE6_SET(x) \
   (((x) << 15) & 0x00038000)
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_SIZE6_MODIFY(r, x) \
   ((((x) << 15) & 0x00038000) | ((r) & 0xfffc7fff))
/* Field member: elb_wa_csr::dhs_lif_qstate_map::entry::entry_2_8.length6  */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_LENGTH6_MSB 14
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_LENGTH6_LSB 10
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_LENGTH6_WIDTH 5
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_LENGTH6_READ_ACCESS 1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_LENGTH6_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_LENGTH6_FIELD_MASK 0x00007c00
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_LENGTH6_GET(x) \
   (((x) & 0x00007c00) >> 10)
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_LENGTH6_SET(x) \
   (((x) << 10) & 0x00007c00)
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_LENGTH6_MODIFY(r, x) \
   ((((x) << 10) & 0x00007c00) | ((r) & 0xffff83ff))
/* Field member: elb_wa_csr::dhs_lif_qstate_map::entry::entry_2_8.size5    */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_SIZE5_MSB 9
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_SIZE5_LSB 7
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_SIZE5_WIDTH 3
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_SIZE5_READ_ACCESS 1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_SIZE5_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_SIZE5_FIELD_MASK 0x00000380
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_SIZE5_GET(x) \
   (((x) & 0x00000380) >> 7)
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_SIZE5_SET(x) \
   (((x) << 7) & 0x00000380)
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_SIZE5_MODIFY(r, x) \
   ((((x) << 7) & 0x00000380) | ((r) & 0xfffffc7f))
/* Field member: elb_wa_csr::dhs_lif_qstate_map::entry::entry_2_8.length5  */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_LENGTH5_MSB 6
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_LENGTH5_LSB 2
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_LENGTH5_WIDTH 5
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_LENGTH5_READ_ACCESS 1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_LENGTH5_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_LENGTH5_FIELD_MASK 0x0000007c
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_LENGTH5_GET(x) \
   (((x) & 0x0000007c) >> 2)
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_LENGTH5_SET(x) \
   (((x) << 2) & 0x0000007c)
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_LENGTH5_MODIFY(r, x) \
   ((((x) << 2) & 0x0000007c) | ((r) & 0xffffff83))
/* Field member: elb_wa_csr::dhs_lif_qstate_map::entry::entry_2_8.size4_2_1 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_SIZE4_2_1_MSB 1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_SIZE4_2_1_LSB 0
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_SIZE4_2_1_WIDTH 2
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_SIZE4_2_1_READ_ACCESS 1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_SIZE4_2_1_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_SIZE4_2_1_FIELD_MASK 0x00000003
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_SIZE4_2_1_GET(x) \
   ((x) & 0x00000003)
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_SIZE4_2_1_SET(x) \
   ((x) & 0x00000003)
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_8_SIZE4_2_1_MODIFY(r, x) \
   (((x) & 0x00000003) | ((r) & 0xfffffffc))

/* Register type: elb_wa_csr::dhs_lif_qstate_map::entry::entry_3_8         */
/* Register template: elb_wa_csr::dhs_lif_qstate_map::entry::entry_3_8     */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 594 */
/* Field member: elb_wa_csr::dhs_lif_qstate_map::entry::entry_3_8.ecc_3_0  */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_3_8_ECC_3_0_MSB 31
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_3_8_ECC_3_0_LSB 28
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_3_8_ECC_3_0_WIDTH 4
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_3_8_ECC_3_0_READ_ACCESS 1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_3_8_ECC_3_0_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_3_8_ECC_3_0_FIELD_MASK 0xf0000000
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_3_8_ECC_3_0_GET(x) \
   (((x) & 0xf0000000) >> 28)
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_3_8_ECC_3_0_SET(x) \
   (((x) << 28) & 0xf0000000)
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_3_8_ECC_3_0_MODIFY(r, x) \
   ((((x) << 28) & 0xf0000000) | ((r) & 0x0fffffff))
/* Field member: elb_wa_csr::dhs_lif_qstate_map::entry::entry_3_8.hint_or_spare_33_6 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_3_8_HINT_OR_SPARE_33_6_MSB 27
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_3_8_HINT_OR_SPARE_33_6_LSB 0
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_3_8_HINT_OR_SPARE_33_6_WIDTH 28
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_3_8_HINT_OR_SPARE_33_6_READ_ACCESS 1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_3_8_HINT_OR_SPARE_33_6_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_3_8_HINT_OR_SPARE_33_6_FIELD_MASK 0x0fffffff
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_3_8_HINT_OR_SPARE_33_6_GET(x) \
   ((x) & 0x0fffffff)
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_3_8_HINT_OR_SPARE_33_6_SET(x) \
   ((x) & 0x0fffffff)
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_3_8_HINT_OR_SPARE_33_6_MODIFY(r, x) \
   (((x) & 0x0fffffff) | ((r) & 0xf0000000))

/* Register type: elb_wa_csr::dhs_lif_qstate_map::entry::entry_4_8         */
/* Register template: elb_wa_csr::dhs_lif_qstate_map::entry::entry_4_8     */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 594 */
/* Field member: elb_wa_csr::dhs_lif_qstate_map::entry::entry_4_8.ecc_8_4  */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_4_8_ECC_8_4_MSB 4
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_4_8_ECC_8_4_LSB 0
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_4_8_ECC_8_4_WIDTH 5
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_4_8_ECC_8_4_READ_ACCESS 1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_4_8_ECC_8_4_WRITE_ACCESS 1
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_4_8_ECC_8_4_FIELD_MASK 0x0000001f
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_4_8_ECC_8_4_GET(x) \
   ((x) & 0x0000001f)
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_4_8_ECC_8_4_SET(x) \
   ((x) & 0x0000001f)
#define ELB_WA_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_4_8_ECC_8_4_MODIFY(r, x) \
   (((x) & 0x0000001f) | ((r) & 0xffffffe0))

/* Register type: elb_wa_csr::dhs_lif_qstate_map::entry::entry_5_8         */
/* Register template: elb_wa_csr::dhs_lif_qstate_map::entry::entry_5_8     */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 594 */

/* Register type: elb_wa_csr::dhs_lif_qstate_map::entry::entry_6_8         */
/* Register template: elb_wa_csr::dhs_lif_qstate_map::entry::entry_6_8     */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 594 */

/* Register type: elb_wa_csr::dhs_lif_qstate_map::entry::entry_7_8         */
/* Register template: elb_wa_csr::dhs_lif_qstate_map::entry::entry_7_8     */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 594 */

/* Register type: elb_wa_csr::cfg_ecc_disable_lif_qstate_map               */
/* Register template: elb_wa_csr::cfg_ecc_disable_lif_qstate_map           */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 618 */
/* Field member: elb_wa_csr::cfg_ecc_disable_lif_qstate_map.dhs            */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_DHS_MSB 2
#define ELB_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_DHS_LSB 2
#define ELB_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_DHS_WIDTH 1
#define ELB_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_DHS_READ_ACCESS 1
#define ELB_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_DHS_WRITE_ACCESS 1
#define ELB_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_DHS_RESET 0x0
#define ELB_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_DHS_FIELD_MASK 0x00000004
#define ELB_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_DHS_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_DHS_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_DHS_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_wa_csr::cfg_ecc_disable_lif_qstate_map.det            */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_DET_MSB 1
#define ELB_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_DET_LSB 1
#define ELB_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_DET_WIDTH 1
#define ELB_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_DET_READ_ACCESS 1
#define ELB_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_DET_WRITE_ACCESS 1
#define ELB_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_DET_RESET 0x0
#define ELB_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_DET_FIELD_MASK 0x00000002
#define ELB_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_DET_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_DET_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_DET_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_wa_csr::cfg_ecc_disable_lif_qstate_map.cor            */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_COR_MSB 0
#define ELB_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_COR_LSB 0
#define ELB_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_COR_WIDTH 1
#define ELB_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_COR_READ_ACCESS 1
#define ELB_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_COR_WRITE_ACCESS 1
#define ELB_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_COR_RESET 0x0
#define ELB_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_COR_FIELD_MASK 0x00000001
#define ELB_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_COR_GET(x) \
   ((x) & 0x00000001)
#define ELB_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_COR_SET(x) \
   ((x) & 0x00000001)
#define ELB_WA_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_COR_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_wa_csr::sta_ecc_lif_qstate_map                       */
/* Register template: elb_wa_csr::sta_ecc_lif_qstate_map                   */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 626 */
/* Field member: elb_wa_csr::sta_ecc_lif_qstate_map.addr                   */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_WA_CSR_STA_ECC_LIF_QSTATE_MAP_ADDR_MSB 21
#define ELB_WA_CSR_STA_ECC_LIF_QSTATE_MAP_ADDR_LSB 11
#define ELB_WA_CSR_STA_ECC_LIF_QSTATE_MAP_ADDR_WIDTH 11
#define ELB_WA_CSR_STA_ECC_LIF_QSTATE_MAP_ADDR_READ_ACCESS 1
#define ELB_WA_CSR_STA_ECC_LIF_QSTATE_MAP_ADDR_WRITE_ACCESS 0
#define ELB_WA_CSR_STA_ECC_LIF_QSTATE_MAP_ADDR_FIELD_MASK 0x003ff800
#define ELB_WA_CSR_STA_ECC_LIF_QSTATE_MAP_ADDR_GET(x) \
   (((x) & 0x003ff800) >> 11)
#define ELB_WA_CSR_STA_ECC_LIF_QSTATE_MAP_ADDR_SET(x) \
   (((x) << 11) & 0x003ff800)
#define ELB_WA_CSR_STA_ECC_LIF_QSTATE_MAP_ADDR_MODIFY(r, x) \
   ((((x) << 11) & 0x003ff800) | ((r) & 0xffc007ff))
/* Field member: elb_wa_csr::sta_ecc_lif_qstate_map.syndrome               */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_WA_CSR_STA_ECC_LIF_QSTATE_MAP_SYNDROME_MSB 10
#define ELB_WA_CSR_STA_ECC_LIF_QSTATE_MAP_SYNDROME_LSB 2
#define ELB_WA_CSR_STA_ECC_LIF_QSTATE_MAP_SYNDROME_WIDTH 9
#define ELB_WA_CSR_STA_ECC_LIF_QSTATE_MAP_SYNDROME_READ_ACCESS 1
#define ELB_WA_CSR_STA_ECC_LIF_QSTATE_MAP_SYNDROME_WRITE_ACCESS 0
#define ELB_WA_CSR_STA_ECC_LIF_QSTATE_MAP_SYNDROME_FIELD_MASK 0x000007fc
#define ELB_WA_CSR_STA_ECC_LIF_QSTATE_MAP_SYNDROME_GET(x) \
   (((x) & 0x000007fc) >> 2)
#define ELB_WA_CSR_STA_ECC_LIF_QSTATE_MAP_SYNDROME_SET(x) \
   (((x) << 2) & 0x000007fc)
#define ELB_WA_CSR_STA_ECC_LIF_QSTATE_MAP_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x000007fc) | ((r) & 0xfffff803))
/* Field member: elb_wa_csr::sta_ecc_lif_qstate_map.correctable            */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_WA_CSR_STA_ECC_LIF_QSTATE_MAP_CORRECTABLE_MSB 1
#define ELB_WA_CSR_STA_ECC_LIF_QSTATE_MAP_CORRECTABLE_LSB 1
#define ELB_WA_CSR_STA_ECC_LIF_QSTATE_MAP_CORRECTABLE_WIDTH 1
#define ELB_WA_CSR_STA_ECC_LIF_QSTATE_MAP_CORRECTABLE_READ_ACCESS 1
#define ELB_WA_CSR_STA_ECC_LIF_QSTATE_MAP_CORRECTABLE_WRITE_ACCESS 0
#define ELB_WA_CSR_STA_ECC_LIF_QSTATE_MAP_CORRECTABLE_FIELD_MASK 0x00000002
#define ELB_WA_CSR_STA_ECC_LIF_QSTATE_MAP_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_WA_CSR_STA_ECC_LIF_QSTATE_MAP_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_WA_CSR_STA_ECC_LIF_QSTATE_MAP_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_wa_csr::sta_ecc_lif_qstate_map.uncorrectable          */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_WA_CSR_STA_ECC_LIF_QSTATE_MAP_UNCORRECTABLE_MSB 0
#define ELB_WA_CSR_STA_ECC_LIF_QSTATE_MAP_UNCORRECTABLE_LSB 0
#define ELB_WA_CSR_STA_ECC_LIF_QSTATE_MAP_UNCORRECTABLE_WIDTH 1
#define ELB_WA_CSR_STA_ECC_LIF_QSTATE_MAP_UNCORRECTABLE_READ_ACCESS 1
#define ELB_WA_CSR_STA_ECC_LIF_QSTATE_MAP_UNCORRECTABLE_WRITE_ACCESS 0
#define ELB_WA_CSR_STA_ECC_LIF_QSTATE_MAP_UNCORRECTABLE_FIELD_MASK 0x00000001
#define ELB_WA_CSR_STA_ECC_LIF_QSTATE_MAP_UNCORRECTABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_WA_CSR_STA_ECC_LIF_QSTATE_MAP_UNCORRECTABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_WA_CSR_STA_ECC_LIF_QSTATE_MAP_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_wa_csr::cfg_lif_table_sram_bist                      */
/* Register template: elb_wa_csr::cfg_lif_table_sram_bist                  */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 634 */
/* Field member: elb_wa_csr::cfg_lif_table_sram_bist.run                   */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_WA_CSR_CFG_LIF_TABLE_SRAM_BIST_RUN_MSB 0
#define ELB_WA_CSR_CFG_LIF_TABLE_SRAM_BIST_RUN_LSB 0
#define ELB_WA_CSR_CFG_LIF_TABLE_SRAM_BIST_RUN_WIDTH 1
#define ELB_WA_CSR_CFG_LIF_TABLE_SRAM_BIST_RUN_READ_ACCESS 1
#define ELB_WA_CSR_CFG_LIF_TABLE_SRAM_BIST_RUN_WRITE_ACCESS 1
#define ELB_WA_CSR_CFG_LIF_TABLE_SRAM_BIST_RUN_RESET 0x0
#define ELB_WA_CSR_CFG_LIF_TABLE_SRAM_BIST_RUN_FIELD_MASK 0x00000001
#define ELB_WA_CSR_CFG_LIF_TABLE_SRAM_BIST_RUN_GET(x) ((x) & 0x00000001)
#define ELB_WA_CSR_CFG_LIF_TABLE_SRAM_BIST_RUN_SET(x) ((x) & 0x00000001)
#define ELB_WA_CSR_CFG_LIF_TABLE_SRAM_BIST_RUN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_wa_csr::sta_lif_table_sram_bist                      */
/* Register template: elb_wa_csr::sta_lif_table_sram_bist                  */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 640 */
/* Field member: elb_wa_csr::sta_lif_table_sram_bist.done_fail             */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_WA_CSR_STA_LIF_TABLE_SRAM_BIST_DONE_FAIL_MSB 1
#define ELB_WA_CSR_STA_LIF_TABLE_SRAM_BIST_DONE_FAIL_LSB 1
#define ELB_WA_CSR_STA_LIF_TABLE_SRAM_BIST_DONE_FAIL_WIDTH 1
#define ELB_WA_CSR_STA_LIF_TABLE_SRAM_BIST_DONE_FAIL_READ_ACCESS 1
#define ELB_WA_CSR_STA_LIF_TABLE_SRAM_BIST_DONE_FAIL_WRITE_ACCESS 0
#define ELB_WA_CSR_STA_LIF_TABLE_SRAM_BIST_DONE_FAIL_FIELD_MASK 0x00000002
#define ELB_WA_CSR_STA_LIF_TABLE_SRAM_BIST_DONE_FAIL_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_WA_CSR_STA_LIF_TABLE_SRAM_BIST_DONE_FAIL_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_WA_CSR_STA_LIF_TABLE_SRAM_BIST_DONE_FAIL_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_wa_csr::sta_lif_table_sram_bist.done_pass             */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_WA_CSR_STA_LIF_TABLE_SRAM_BIST_DONE_PASS_MSB 0
#define ELB_WA_CSR_STA_LIF_TABLE_SRAM_BIST_DONE_PASS_LSB 0
#define ELB_WA_CSR_STA_LIF_TABLE_SRAM_BIST_DONE_PASS_WIDTH 1
#define ELB_WA_CSR_STA_LIF_TABLE_SRAM_BIST_DONE_PASS_READ_ACCESS 1
#define ELB_WA_CSR_STA_LIF_TABLE_SRAM_BIST_DONE_PASS_WRITE_ACCESS 0
#define ELB_WA_CSR_STA_LIF_TABLE_SRAM_BIST_DONE_PASS_FIELD_MASK 0x00000001
#define ELB_WA_CSR_STA_LIF_TABLE_SRAM_BIST_DONE_PASS_GET(x) \
   ((x) & 0x00000001)
#define ELB_WA_CSR_STA_LIF_TABLE_SRAM_BIST_DONE_PASS_SET(x) \
   ((x) & 0x00000001)
#define ELB_WA_CSR_STA_LIF_TABLE_SRAM_BIST_DONE_PASS_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: elb_wa_csr::int_lif_qstate_map                              */
/* Group template: elb_wa_csr::intgrp                                      */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 76 */
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_SIZE 0x4
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_BYTE_SIZE 0x10
/* Register member: elb_wa_csr::intgrp.intreg                              */
/* Register type referenced: elb_wa_csr::int_lif_qstate_map::intreg        */
/* Register template referenced: elb_wa_csr::intreg                        */
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_OFFSET 0x0
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_BYTE_OFFSET 0x0
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_READ_ACCESS 1
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_RESET_VALUE 0x00000000
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_RESET_MASK 0xffffffff
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_READ_MASK 0xffffffff
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_WRITE_MASK 0x00000007
/* Register member: elb_wa_csr::intgrp.int_test_set                        */
/* Register type referenced: elb_wa_csr::int_lif_qstate_map::int_test_set  */
/* Register template referenced: elb_wa_csr::intreg                        */
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_OFFSET 0x1
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_BYTE_OFFSET 0x4
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_READ_ACCESS 1
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_RESET_VALUE 0x00000000
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_RESET_MASK 0xffffffff
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_READ_MASK 0xffffffff
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_WRITE_MASK 0x00000007
/* Register member: elb_wa_csr::intgrp.int_enable_set                      */
/* Register type referenced: elb_wa_csr::int_lif_qstate_map::int_enable_set */
/* Register template referenced: elb_wa_csr::intreg_enable                 */
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_OFFSET 0x2
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_READ_ACCESS 1
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_RESET_VALUE 0x00000007
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_READ_MASK 0xffffffff
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_WRITE_MASK 0x00000007
/* Register member: elb_wa_csr::intgrp.int_enable_clear                    */
/* Register type referenced: elb_wa_csr::int_lif_qstate_map::int_enable_clear */
/* Register template referenced: elb_wa_csr::intreg_enable                 */
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_OFFSET 0x3
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_READ_ACCESS 1
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_RESET_VALUE 0x00000007
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_WRITE_MASK 0x00000007

/* Register type: elb_wa_csr::int_lif_qstate_map::intreg                   */
/* Register template: elb_wa_csr::intreg                                   */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 12 */
/* Field member: elb_wa_csr::intreg.qid_invalid_interrupt                  */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 220 */
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_QID_INVALID_INTERRUPT_MSB 2
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_QID_INVALID_INTERRUPT_LSB 2
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_QID_INVALID_INTERRUPT_WIDTH 1
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_QID_INVALID_INTERRUPT_READ_ACCESS 1
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_QID_INVALID_INTERRUPT_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_QID_INVALID_INTERRUPT_RESET 0x0
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_QID_INVALID_INTERRUPT_FIELD_MASK 0x00000004
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_QID_INVALID_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_QID_INVALID_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_QID_INVALID_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_wa_csr::intreg.ecc_correctable_interrupt              */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 220 */
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_ECC_CORRECTABLE_INTERRUPT_MSB 1
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_ECC_CORRECTABLE_INTERRUPT_LSB 1
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_ECC_CORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_ECC_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_ECC_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_ECC_CORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_ECC_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000002
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_ECC_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_ECC_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_ECC_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_wa_csr::intreg.ecc_uncorrectable_interrupt            */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 220 */
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_ECC_UNCORRECTABLE_INTERRUPT_MSB 0
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_ECC_UNCORRECTABLE_INTERRUPT_LSB 0
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_ECC_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_ECC_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_ECC_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_ECC_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_ECC_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000001
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_ECC_UNCORRECTABLE_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_ECC_UNCORRECTABLE_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INTREG_ECC_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_wa_csr::int_lif_qstate_map::int_test_set             */
/* Register template: elb_wa_csr::intreg                                   */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 12 */
/* Field member: elb_wa_csr::intreg.qid_invalid_interrupt                  */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 220 */
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_QID_INVALID_INTERRUPT_MSB 2
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_QID_INVALID_INTERRUPT_LSB 2
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_QID_INVALID_INTERRUPT_WIDTH 1
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_QID_INVALID_INTERRUPT_READ_ACCESS 1
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_QID_INVALID_INTERRUPT_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_QID_INVALID_INTERRUPT_RESET 0x0
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_QID_INVALID_INTERRUPT_FIELD_MASK 0x00000004
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_QID_INVALID_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_QID_INVALID_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_QID_INVALID_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_wa_csr::intreg.ecc_correctable_interrupt              */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 220 */
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_ECC_CORRECTABLE_INTERRUPT_MSB 1
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_ECC_CORRECTABLE_INTERRUPT_LSB 1
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_ECC_CORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_ECC_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_ECC_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_ECC_CORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_ECC_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000002
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_ECC_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_ECC_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_ECC_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_wa_csr::intreg.ecc_uncorrectable_interrupt            */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 220 */
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_ECC_UNCORRECTABLE_INTERRUPT_MSB 0
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_ECC_UNCORRECTABLE_INTERRUPT_LSB 0
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_ECC_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_ECC_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_ECC_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_ECC_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_ECC_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000001
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_ECC_UNCORRECTABLE_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_ECC_UNCORRECTABLE_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_ECC_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_wa_csr::int_lif_qstate_map::int_enable_set           */
/* Register template: elb_wa_csr::intreg_enable                            */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 35 */
/* Field member: elb_wa_csr::intreg_enable.qid_invalid_enable              */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_QID_INVALID_ENABLE_MSB 2
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_QID_INVALID_ENABLE_LSB 2
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_QID_INVALID_ENABLE_WIDTH 1
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_QID_INVALID_ENABLE_READ_ACCESS 1
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_QID_INVALID_ENABLE_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_QID_INVALID_ENABLE_RESET 0x1
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_QID_INVALID_ENABLE_FIELD_MASK 0x00000004
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_QID_INVALID_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_QID_INVALID_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_QID_INVALID_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_wa_csr::intreg_enable.ecc_correctable_enable          */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_ECC_CORRECTABLE_ENABLE_MSB 1
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_ECC_CORRECTABLE_ENABLE_LSB 1
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_ECC_CORRECTABLE_ENABLE_WIDTH 1
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_ECC_CORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_ECC_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_ECC_CORRECTABLE_ENABLE_RESET 0x1
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_ECC_CORRECTABLE_ENABLE_FIELD_MASK 0x00000002
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_ECC_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_ECC_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_ECC_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_wa_csr::intreg_enable.ecc_uncorrectable_enable        */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_ECC_UNCORRECTABLE_ENABLE_MSB 0
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_ECC_UNCORRECTABLE_ENABLE_LSB 0
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_ECC_UNCORRECTABLE_ENABLE_WIDTH 1
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_ECC_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_ECC_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_ECC_UNCORRECTABLE_ENABLE_RESET 0x1
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_ECC_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000001
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_ECC_UNCORRECTABLE_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_ECC_UNCORRECTABLE_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_ECC_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_wa_csr::int_lif_qstate_map::int_enable_clear         */
/* Register template: elb_wa_csr::intreg_enable                            */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 35 */
/* Field member: elb_wa_csr::intreg_enable.qid_invalid_enable              */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_QID_INVALID_ENABLE_MSB 2
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_QID_INVALID_ENABLE_LSB 2
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_QID_INVALID_ENABLE_WIDTH 1
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_QID_INVALID_ENABLE_READ_ACCESS 1
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_QID_INVALID_ENABLE_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_QID_INVALID_ENABLE_RESET 0x1
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_QID_INVALID_ENABLE_FIELD_MASK 0x00000004
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_QID_INVALID_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_QID_INVALID_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_QID_INVALID_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_wa_csr::intreg_enable.ecc_correctable_enable          */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_ECC_CORRECTABLE_ENABLE_MSB 1
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_ECC_CORRECTABLE_ENABLE_LSB 1
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_ECC_CORRECTABLE_ENABLE_WIDTH 1
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_ECC_CORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_ECC_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_ECC_CORRECTABLE_ENABLE_RESET 0x1
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_ECC_CORRECTABLE_ENABLE_FIELD_MASK 0x00000002
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_ECC_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_ECC_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_ECC_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_wa_csr::intreg_enable.ecc_uncorrectable_enable        */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_ECC_UNCORRECTABLE_ENABLE_MSB 0
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_ECC_UNCORRECTABLE_ENABLE_LSB 0
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_ECC_UNCORRECTABLE_ENABLE_WIDTH 1
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_ECC_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_ECC_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_ECC_UNCORRECTABLE_ENABLE_RESET 0x1
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_ECC_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000001
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_ECC_UNCORRECTABLE_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_ECC_UNCORRECTABLE_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_WA_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_ECC_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Addressmap type: elb_wainvf_csr                                         */
/* Addressmap template: elb_wainvf_csr                                     */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wainvf.gcsr, line: 2 */
#define ELB_WAINVF_CSR_SIZE 0x400
#define ELB_WAINVF_CSR_BYTE_SIZE 0x1000
/* Memory member: elb_wainvf_csr.filter_addr_lo                            */
/* Memory type referenced: elb_wainvf_csr::filter_addr_lo                  */
/* Memory template referenced: elb_wainvf_csr::filter_addr_lo              */
#define ELB_WAINVF_CSR_FILTER_ADDR_LO_OFFSET 0x0
#define ELB_WAINVF_CSR_FILTER_ADDR_LO_BYTE_OFFSET 0x0
#define ELB_WAINVF_CSR_FILTER_ADDR_LO_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ADDR_LO_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ADDR_LO_READ_MASK 0x7fffffff
#define ELB_WAINVF_CSR_FILTER_ADDR_LO_WRITE_MASK 0x7fffffff
/* Memory member: elb_wainvf_csr.filter_addr_hi                            */
/* Memory type referenced: elb_wainvf_csr::filter_addr_hi                  */
/* Memory template referenced: elb_wainvf_csr::filter_addr_hi              */
#define ELB_WAINVF_CSR_FILTER_ADDR_HI_OFFSET 0x40
#define ELB_WAINVF_CSR_FILTER_ADDR_HI_BYTE_OFFSET 0x100
#define ELB_WAINVF_CSR_FILTER_ADDR_HI_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ADDR_HI_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ADDR_HI_READ_MASK 0x7fffffff
#define ELB_WAINVF_CSR_FILTER_ADDR_HI_WRITE_MASK 0x7fffffff
/* Memory member: elb_wainvf_csr.filter_addr_host                          */
/* Memory type referenced: elb_wainvf_csr::filter_addr_host                */
/* Memory template referenced: elb_wainvf_csr::filter_addr_host            */
#define ELB_WAINVF_CSR_FILTER_ADDR_HOST_OFFSET 0x80
#define ELB_WAINVF_CSR_FILTER_ADDR_HOST_BYTE_OFFSET 0x200
#define ELB_WAINVF_CSR_FILTER_ADDR_HOST_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ADDR_HOST_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ADDR_HOST_READ_MASK 0x3
#define ELB_WAINVF_CSR_FILTER_ADDR_HOST_WRITE_MASK 0x3
/* Memory member: elb_wainvf_csr.filter_addr_pic                           */
/* Memory type referenced: elb_wainvf_csr::filter_addr_pic                 */
/* Memory template referenced: elb_wainvf_csr::filter_addr_pic             */
#define ELB_WAINVF_CSR_FILTER_ADDR_PIC_OFFSET 0xc0
#define ELB_WAINVF_CSR_FILTER_ADDR_PIC_BYTE_OFFSET 0x300
#define ELB_WAINVF_CSR_FILTER_ADDR_PIC_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ADDR_PIC_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ADDR_PIC_READ_MASK 0x3
#define ELB_WAINVF_CSR_FILTER_ADDR_PIC_WRITE_MASK 0x3
/* Memory member: elb_wainvf_csr.filter_addr_lif                           */
/* Memory type referenced: elb_wainvf_csr::filter_addr_lif                 */
/* Memory template referenced: elb_wainvf_csr::filter_addr_lif             */
#define ELB_WAINVF_CSR_FILTER_ADDR_LIF_OFFSET 0x100
#define ELB_WAINVF_CSR_FILTER_ADDR_LIF_BYTE_OFFSET 0x400
#define ELB_WAINVF_CSR_FILTER_ADDR_LIF_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ADDR_LIF_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ADDR_LIF_READ_MASK 0x3fffff
#define ELB_WAINVF_CSR_FILTER_ADDR_LIF_WRITE_MASK 0x3fffff
/* Memory member: elb_wainvf_csr.filter_src                                */
/* Memory type referenced: elb_wainvf_csr::filter_src                      */
/* Memory template referenced: elb_wainvf_csr::filter_src                  */
#define ELB_WAINVF_CSR_FILTER_SRC_OFFSET 0x140
#define ELB_WAINVF_CSR_FILTER_SRC_BYTE_OFFSET 0x500
#define ELB_WAINVF_CSR_FILTER_SRC_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_SRC_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_SRC_READ_MASK 0x3ffffff
#define ELB_WAINVF_CSR_FILTER_SRC_WRITE_MASK 0x3ffffff
/* Memory member: elb_wainvf_csr.filter_axi_prot                           */
/* Memory type referenced: elb_wainvf_csr::filter_axi_prot                 */
/* Memory template referenced: elb_wainvf_csr::filter_axi_prot             */
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_OFFSET 0x180
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_BYTE_OFFSET 0x600
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_READ_MASK 0xfffff
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_WRITE_MASK 0xfffff
/* Memory member: elb_wainvf_csr.filter_axi_cache                          */
/* Memory type referenced: elb_wainvf_csr::filter_axi_cache                */
/* Memory template referenced: elb_wainvf_csr::filter_axi_cache            */
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_OFFSET 0x1c0
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_BYTE_OFFSET 0x700
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_READ_MASK 0x3ffffff
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_WRITE_MASK 0x3ffffff
/* Memory member: elb_wainvf_csr.filter_acp                                */
/* Memory type referenced: elb_wainvf_csr::filter_acp                      */
/* Memory template referenced: elb_wainvf_csr::filter_acp                  */
#define ELB_WAINVF_CSR_FILTER_ACP_OFFSET 0x200
#define ELB_WAINVF_CSR_FILTER_ACP_BYTE_OFFSET 0x800
#define ELB_WAINVF_CSR_FILTER_ACP_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ACP_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ACP_READ_MASK 0x3ff
#define ELB_WAINVF_CSR_FILTER_ACP_WRITE_MASK 0x3ff
/* Memory member: elb_wainvf_csr.filter_addr_ctl                           */
/* Memory type referenced: elb_wainvf_csr::filter_addr_ctl                 */
/* Memory template referenced: elb_wainvf_csr::filter_addr_ctl             */
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_OFFSET 0x240
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_BYTE_OFFSET 0x900
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_READ_MASK 0x3fff
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_WRITE_MASK 0x3fff
/* Register member: elb_wainvf_csr.filter_freeze_ctl                       */
/* Register type referenced: elb_wainvf_csr::filter_freeze_ctl             */
/* Register template referenced: elb_wainvf_csr::filter_freeze_ctl         */
#define ELB_WAINVF_CSR_FILTER_FREEZE_CTL_OFFSET 0x280
#define ELB_WAINVF_CSR_FILTER_FREEZE_CTL_BYTE_OFFSET 0xa00
#define ELB_WAINVF_CSR_FILTER_FREEZE_CTL_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_FREEZE_CTL_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_FREEZE_CTL_RESET_VALUE 0x00000000
#define ELB_WAINVF_CSR_FILTER_FREEZE_CTL_RESET_MASK 0xffffffff
#define ELB_WAINVF_CSR_FILTER_FREEZE_CTL_READ_MASK 0xffffffff
#define ELB_WAINVF_CSR_FILTER_FREEZE_CTL_WRITE_MASK 0x00000001
/* Memory member: elb_wainvf_csr.filter_hit_count                          */
/* Memory type referenced: elb_wainvf_csr::filter_hit_count                */
/* Memory template referenced: elb_wainvf_csr::filter_hit_count            */
#define ELB_WAINVF_CSR_FILTER_HIT_COUNT_OFFSET 0x2c0
#define ELB_WAINVF_CSR_FILTER_HIT_COUNT_BYTE_OFFSET 0xb00
#define ELB_WAINVF_CSR_FILTER_HIT_COUNT_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_HIT_COUNT_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_HIT_COUNT_READ_MASK 0xffffffff
#define ELB_WAINVF_CSR_FILTER_HIT_COUNT_WRITE_MASK 0xffffffff
/* Register member: elb_wainvf_csr.CNT_read_deny                           */
/* Register type referenced: elb_wainvf_csr::CNT_read_deny                 */
/* Register template referenced: elb_wainvf_csr::CNT_read_deny             */
#define ELB_WAINVF_CSR_CNT_READ_DENY_OFFSET 0x300
#define ELB_WAINVF_CSR_CNT_READ_DENY_BYTE_OFFSET 0xc00
#define ELB_WAINVF_CSR_CNT_READ_DENY_READ_ACCESS 1
#define ELB_WAINVF_CSR_CNT_READ_DENY_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_CNT_READ_DENY_RESET_VALUE 0x00000000
#define ELB_WAINVF_CSR_CNT_READ_DENY_RESET_MASK 0xffffffff
#define ELB_WAINVF_CSR_CNT_READ_DENY_READ_MASK 0xffffffff
#define ELB_WAINVF_CSR_CNT_READ_DENY_WRITE_MASK 0x0000ffff
/* Register member: elb_wainvf_csr.CNT_write_deny                          */
/* Register type referenced: elb_wainvf_csr::CNT_write_deny                */
/* Register template referenced: elb_wainvf_csr::CNT_write_deny            */
#define ELB_WAINVF_CSR_CNT_WRITE_DENY_OFFSET 0x301
#define ELB_WAINVF_CSR_CNT_WRITE_DENY_BYTE_OFFSET 0xc04
#define ELB_WAINVF_CSR_CNT_WRITE_DENY_READ_ACCESS 1
#define ELB_WAINVF_CSR_CNT_WRITE_DENY_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_CNT_WRITE_DENY_RESET_VALUE 0x00000000
#define ELB_WAINVF_CSR_CNT_WRITE_DENY_RESET_MASK 0xffffffff
#define ELB_WAINVF_CSR_CNT_WRITE_DENY_READ_MASK 0xffffffff
#define ELB_WAINVF_CSR_CNT_WRITE_DENY_WRITE_MASK 0x0000ffff
/* Register member: elb_wainvf_csr.CFG_clear_filter                        */
/* Register type referenced: elb_wainvf_csr::CFG_clear_filter              */
/* Register template referenced: elb_wainvf_csr::CFG_clear_filter          */
#define ELB_WAINVF_CSR_CFG_CLEAR_FILTER_OFFSET 0x302
#define ELB_WAINVF_CSR_CFG_CLEAR_FILTER_BYTE_OFFSET 0xc08
#define ELB_WAINVF_CSR_CFG_CLEAR_FILTER_READ_ACCESS 1
#define ELB_WAINVF_CSR_CFG_CLEAR_FILTER_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_CFG_CLEAR_FILTER_RESET_VALUE 0x00000000
#define ELB_WAINVF_CSR_CFG_CLEAR_FILTER_RESET_MASK 0xffffffff
#define ELB_WAINVF_CSR_CFG_CLEAR_FILTER_READ_MASK 0xffffffff
#define ELB_WAINVF_CSR_CFG_CLEAR_FILTER_WRITE_MASK 0x00000001
/* Register member: elb_wainvf_csr.STA_write_deny                          */
/* Register type referenced: elb_wainvf_csr::STA_write_deny                */
/* Register template referenced: elb_wainvf_csr::STA_write_deny            */
#define ELB_WAINVF_CSR_STA_WRITE_DENY_OFFSET 0x303
#define ELB_WAINVF_CSR_STA_WRITE_DENY_BYTE_OFFSET 0xc0c
#define ELB_WAINVF_CSR_STA_WRITE_DENY_READ_ACCESS 1
#define ELB_WAINVF_CSR_STA_WRITE_DENY_WRITE_ACCESS 0
#define ELB_WAINVF_CSR_STA_WRITE_DENY_READ_MASK 0xffffffff
#define ELB_WAINVF_CSR_STA_WRITE_DENY_WRITE_MASK 0x00000000
/* Register member: elb_wainvf_csr.STA_read_deny                           */
/* Register type referenced: elb_wainvf_csr::STA_read_deny                 */
/* Register template referenced: elb_wainvf_csr::STA_read_deny             */
#define ELB_WAINVF_CSR_STA_READ_DENY_OFFSET 0x304
#define ELB_WAINVF_CSR_STA_READ_DENY_BYTE_OFFSET 0xc10
#define ELB_WAINVF_CSR_STA_READ_DENY_READ_ACCESS 1
#define ELB_WAINVF_CSR_STA_READ_DENY_WRITE_ACCESS 0
#define ELB_WAINVF_CSR_STA_READ_DENY_READ_MASK 0xffffffff
#define ELB_WAINVF_CSR_STA_READ_DENY_WRITE_MASK 0x00000000
/* Register member: elb_wainvf_csr.STA_reads                               */
/* Register type referenced: elb_wainvf_csr::STA_reads                     */
/* Register template referenced: elb_wainvf_csr::STA_reads                 */
#define ELB_WAINVF_CSR_STA_READS_OFFSET 0x305
#define ELB_WAINVF_CSR_STA_READS_BYTE_OFFSET 0xc14
#define ELB_WAINVF_CSR_STA_READS_READ_ACCESS 1
#define ELB_WAINVF_CSR_STA_READS_WRITE_ACCESS 0
#define ELB_WAINVF_CSR_STA_READS_RESET_VALUE 0x00000000
#define ELB_WAINVF_CSR_STA_READS_RESET_MASK 0xffffff00
#define ELB_WAINVF_CSR_STA_READS_READ_MASK 0xffffffff
#define ELB_WAINVF_CSR_STA_READS_WRITE_MASK 0x00000000
/* Register member: elb_wainvf_csr.STA_writes                              */
/* Register type referenced: elb_wainvf_csr::STA_writes                    */
/* Register template referenced: elb_wainvf_csr::STA_writes                */
#define ELB_WAINVF_CSR_STA_WRITES_OFFSET 0x306
#define ELB_WAINVF_CSR_STA_WRITES_BYTE_OFFSET 0xc18
#define ELB_WAINVF_CSR_STA_WRITES_READ_ACCESS 1
#define ELB_WAINVF_CSR_STA_WRITES_WRITE_ACCESS 0
#define ELB_WAINVF_CSR_STA_WRITES_RESET_VALUE 0x00000000
#define ELB_WAINVF_CSR_STA_WRITES_RESET_MASK 0xffffff00
#define ELB_WAINVF_CSR_STA_WRITES_READ_MASK 0xffffffff
#define ELB_WAINVF_CSR_STA_WRITES_WRITE_MASK 0x00000000
/* Wide Register member: elb_wainvf_csr.STA_freeze                         */
/* Wide Register type referenced: elb_wainvf_csr::STA_freeze               */
/* Wide Register template referenced: elb_wainvf_csr::STA_freeze           */
#define ELB_WAINVF_CSR_STA_FREEZE_OFFSET 0x308
#define ELB_WAINVF_CSR_STA_FREEZE_BYTE_OFFSET 0xc20
#define ELB_WAINVF_CSR_STA_FREEZE_READ_ACCESS 1
#define ELB_WAINVF_CSR_STA_FREEZE_WRITE_ACCESS 0
/* Register member: elb_wainvf_csr::STA_freeze.STA_freeze_0_3              */
/* Register type referenced: elb_wainvf_csr::STA_freeze::STA_freeze_0_3    */
/* Register template referenced: elb_wainvf_csr::STA_freeze::STA_freeze_0_3 */
#define ELB_WAINVF_CSR_STA_FREEZE_STA_FREEZE_0_3_OFFSET 0x308
#define ELB_WAINVF_CSR_STA_FREEZE_STA_FREEZE_0_3_BYTE_OFFSET 0xc20
#define ELB_WAINVF_CSR_STA_FREEZE_STA_FREEZE_0_3_READ_ACCESS 1
#define ELB_WAINVF_CSR_STA_FREEZE_STA_FREEZE_0_3_WRITE_ACCESS 0
#define ELB_WAINVF_CSR_STA_FREEZE_STA_FREEZE_0_3_READ_MASK 0xffffffff
#define ELB_WAINVF_CSR_STA_FREEZE_STA_FREEZE_0_3_WRITE_MASK 0x00000000
/* Register member: elb_wainvf_csr::STA_freeze.STA_freeze_1_3              */
/* Register type referenced: elb_wainvf_csr::STA_freeze::STA_freeze_1_3    */
/* Register template referenced: elb_wainvf_csr::STA_freeze::STA_freeze_1_3 */
#define ELB_WAINVF_CSR_STA_FREEZE_STA_FREEZE_1_3_OFFSET 0x309
#define ELB_WAINVF_CSR_STA_FREEZE_STA_FREEZE_1_3_BYTE_OFFSET 0xc24
#define ELB_WAINVF_CSR_STA_FREEZE_STA_FREEZE_1_3_READ_ACCESS 1
#define ELB_WAINVF_CSR_STA_FREEZE_STA_FREEZE_1_3_WRITE_ACCESS 0
#define ELB_WAINVF_CSR_STA_FREEZE_STA_FREEZE_1_3_READ_MASK 0xffffffff
#define ELB_WAINVF_CSR_STA_FREEZE_STA_FREEZE_1_3_WRITE_MASK 0x00000000
/* Register member: elb_wainvf_csr::STA_freeze.STA_freeze_2_3              */
/* Register type referenced: elb_wainvf_csr::STA_freeze::STA_freeze_2_3    */
/* Register template referenced: elb_wainvf_csr::STA_freeze::STA_freeze_2_3 */
#define ELB_WAINVF_CSR_STA_FREEZE_STA_FREEZE_2_3_OFFSET 0x30a
#define ELB_WAINVF_CSR_STA_FREEZE_STA_FREEZE_2_3_BYTE_OFFSET 0xc28
#define ELB_WAINVF_CSR_STA_FREEZE_STA_FREEZE_2_3_READ_ACCESS 1
#define ELB_WAINVF_CSR_STA_FREEZE_STA_FREEZE_2_3_WRITE_ACCESS 0
#define ELB_WAINVF_CSR_STA_FREEZE_STA_FREEZE_2_3_RESET_VALUE 0x00000000
#define ELB_WAINVF_CSR_STA_FREEZE_STA_FREEZE_2_3_RESET_MASK 0xfffffff8
#define ELB_WAINVF_CSR_STA_FREEZE_STA_FREEZE_2_3_READ_MASK 0xffffffff
#define ELB_WAINVF_CSR_STA_FREEZE_STA_FREEZE_2_3_WRITE_MASK 0x00000000
/* Wide Register member: elb_wainvf_csr.STA_interrupt                      */
/* Wide Register type referenced: elb_wainvf_csr::STA_interrupt            */
/* Wide Register template referenced: elb_wainvf_csr::STA_interrupt        */
#define ELB_WAINVF_CSR_STA_INTERRUPT_OFFSET 0x30c
#define ELB_WAINVF_CSR_STA_INTERRUPT_BYTE_OFFSET 0xc30
#define ELB_WAINVF_CSR_STA_INTERRUPT_READ_ACCESS 1
#define ELB_WAINVF_CSR_STA_INTERRUPT_WRITE_ACCESS 0
/* Register member: elb_wainvf_csr::STA_interrupt.STA_interrupt_0_3        */
/* Register type referenced: elb_wainvf_csr::STA_interrupt::STA_interrupt_0_3 */
/* Register template referenced: elb_wainvf_csr::STA_interrupt::STA_interrupt_0_3 */
#define ELB_WAINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_OFFSET 0x30c
#define ELB_WAINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_BYTE_OFFSET 0xc30
#define ELB_WAINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_READ_ACCESS 1
#define ELB_WAINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_WRITE_ACCESS 0
#define ELB_WAINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_READ_MASK 0xffffffff
#define ELB_WAINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_WRITE_MASK 0x00000000
/* Register member: elb_wainvf_csr::STA_interrupt.STA_interrupt_1_3        */
/* Register type referenced: elb_wainvf_csr::STA_interrupt::STA_interrupt_1_3 */
/* Register template referenced: elb_wainvf_csr::STA_interrupt::STA_interrupt_1_3 */
#define ELB_WAINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_OFFSET 0x30d
#define ELB_WAINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_BYTE_OFFSET 0xc34
#define ELB_WAINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_READ_ACCESS 1
#define ELB_WAINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_WRITE_ACCESS 0
#define ELB_WAINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_READ_MASK 0xffffffff
#define ELB_WAINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_WRITE_MASK 0x00000000
/* Register member: elb_wainvf_csr::STA_interrupt.STA_interrupt_2_3        */
/* Register type referenced: elb_wainvf_csr::STA_interrupt::STA_interrupt_2_3 */
/* Register template referenced: elb_wainvf_csr::STA_interrupt::STA_interrupt_2_3 */
#define ELB_WAINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_OFFSET 0x30e
#define ELB_WAINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_BYTE_OFFSET 0xc38
#define ELB_WAINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_READ_ACCESS 1
#define ELB_WAINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_WRITE_ACCESS 0
#define ELB_WAINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_RESET_VALUE 0x00000000
#define ELB_WAINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_RESET_MASK 0xfffffffc
#define ELB_WAINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_READ_MASK 0xffffffff
#define ELB_WAINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_WRITE_MASK 0x00000000
/* Wide Register member: elb_wainvf_csr.filter_trace                       */
/* Wide Register type referenced: elb_wainvf_csr::filter_trace             */
/* Wide Register template referenced: elb_wainvf_csr::filter_trace         */
#define ELB_WAINVF_CSR_FILTER_TRACE_OFFSET 0x310
#define ELB_WAINVF_CSR_FILTER_TRACE_BYTE_OFFSET 0xc40
#define ELB_WAINVF_CSR_FILTER_TRACE_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_TRACE_WRITE_ACCESS 1
/* Register member: elb_wainvf_csr::filter_trace.filter_trace_0_3          */
/* Register type referenced: elb_wainvf_csr::filter_trace::filter_trace_0_3 */
/* Register template referenced: elb_wainvf_csr::filter_trace::filter_trace_0_3 */
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_OFFSET 0x310
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_BYTE_OFFSET 0xc40
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RESET_VALUE 0x000001e0
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RESET_MASK 0xffffffff
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_READ_MASK 0xffffffff
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_WRITE_MASK 0xffffffff
/* Register member: elb_wainvf_csr::filter_trace.filter_trace_1_3          */
/* Register type referenced: elb_wainvf_csr::filter_trace::filter_trace_1_3 */
/* Register template referenced: elb_wainvf_csr::filter_trace::filter_trace_1_3 */
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_OFFSET 0x311
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BYTE_OFFSET 0xc44
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_RESET_VALUE 0x00000000
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_RESET_MASK 0x00001fff
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_READ_MASK 0xffffffff
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_WRITE_MASK 0x00001fff
/* Register member: elb_wainvf_csr::filter_trace.filter_trace_2_3          */
/* Register type referenced: elb_wainvf_csr::filter_trace::filter_trace_2_3 */
/* Register template referenced: elb_wainvf_csr::filter_trace::filter_trace_2_3 */
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_OFFSET 0x312
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_BYTE_OFFSET 0xc48
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_RESET_VALUE 0x00000000
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_RESET_MASK 0xfffff000
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_READ_MASK 0xffffffff
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_WRITE_MASK 0x00000000
/* Register member: elb_wainvf_csr.filter_timeout                          */
/* Register type referenced: elb_wainvf_csr::filter_timeout                */
/* Register template referenced: elb_wainvf_csr::filter_timeout            */
#define ELB_WAINVF_CSR_FILTER_TIMEOUT_OFFSET 0x314
#define ELB_WAINVF_CSR_FILTER_TIMEOUT_BYTE_OFFSET 0xc50
#define ELB_WAINVF_CSR_FILTER_TIMEOUT_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_TIMEOUT_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_TIMEOUT_RESET_VALUE 0x00000000
#define ELB_WAINVF_CSR_FILTER_TIMEOUT_RESET_MASK 0xffffffff
#define ELB_WAINVF_CSR_FILTER_TIMEOUT_READ_MASK 0xffffffff
#define ELB_WAINVF_CSR_FILTER_TIMEOUT_WRITE_MASK 0x0000ffff
/* Register member: elb_wainvf_csr.csr_intr                                */
/* Register type referenced: elb_wainvf_csr::csr_intr                      */
/* Register template referenced: elb_wainvf_csr::csr_intr                  */
#define ELB_WAINVF_CSR_CSR_INTR_OFFSET 0x315
#define ELB_WAINVF_CSR_CSR_INTR_BYTE_OFFSET 0xc54
#define ELB_WAINVF_CSR_CSR_INTR_READ_ACCESS 1
#define ELB_WAINVF_CSR_CSR_INTR_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_CSR_INTR_RESET_VALUE 0x00000000
#define ELB_WAINVF_CSR_CSR_INTR_RESET_MASK 0xfffffffe
#define ELB_WAINVF_CSR_CSR_INTR_READ_MASK 0xffffffff
#define ELB_WAINVF_CSR_CSR_INTR_WRITE_MASK 0x00000002
/* Group member: elb_wainvf_csr.int_groups                                 */
/* Group type referenced: elb_wainvf_csr::int_groups                       */
/* Group template referenced: elb_wainvf_csr::intgrp_status                */
#define ELB_WAINVF_CSR_INT_GROUPS_OFFSET 0x318
#define ELB_WAINVF_CSR_INT_GROUPS_BYTE_OFFSET 0xc60
#define ELB_WAINVF_CSR_INT_GROUPS_READ_ACCESS 1
#define ELB_WAINVF_CSR_INT_GROUPS_WRITE_ACCESS 1
/* Group member: elb_wainvf_csr.int_filter                                 */
/* Group type referenced: elb_wainvf_csr::int_filter                       */
/* Group template referenced: elb_wainvf_csr::intgrp                       */
#define ELB_WAINVF_CSR_INT_FILTER_OFFSET 0x31c
#define ELB_WAINVF_CSR_INT_FILTER_BYTE_OFFSET 0xc70
#define ELB_WAINVF_CSR_INT_FILTER_READ_ACCESS 1
#define ELB_WAINVF_CSR_INT_FILTER_WRITE_ACCESS 1

/* Memory type: elb_wainvf_csr::filter_addr_lo                             */
/* Memory template: elb_wainvf_csr::filter_addr_lo                         */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 1 */
#define ELB_WAINVF_CSR_FILTER_ADDR_LO_SIZE 0x40
#define ELB_WAINVF_CSR_FILTER_ADDR_LO_BYTE_SIZE 0x100
#define ELB_WAINVF_CSR_FILTER_ADDR_LO_ENTRIES 0x40
#define ELB_WAINVF_CSR_FILTER_ADDR_LO_MSB 30
#define ELB_WAINVF_CSR_FILTER_ADDR_LO_LSB 0
#define ELB_WAINVF_CSR_FILTER_ADDR_LO_WIDTH 31
#define ELB_WAINVF_CSR_FILTER_ADDR_LO_MASK 0x7fffffff
#define ELB_WAINVF_CSR_FILTER_ADDR_LO_GET(x) ((x) & 0x7fffffff)
#define ELB_WAINVF_CSR_FILTER_ADDR_LO_SET(x) ((x) & 0x7fffffff)
/* Register member: elb_wainvf_csr::filter_addr_lo.data                    */
/* Register type referenced: elb_wainvf_csr::filter_addr_lo::data          */
/* Register template referenced: elb_wainvf_csr::filter_addr_lo::data      */
#define ELB_WAINVF_CSR_FILTER_ADDR_LO_DATA_OFFSET 0x0
#define ELB_WAINVF_CSR_FILTER_ADDR_LO_DATA_BYTE_OFFSET 0x0
#define ELB_WAINVF_CSR_FILTER_ADDR_LO_DATA_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ADDR_LO_DATA_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ADDR_LO_DATA_RESET_VALUE 0x00000000
#define ELB_WAINVF_CSR_FILTER_ADDR_LO_DATA_RESET_MASK 0x80000000
#define ELB_WAINVF_CSR_FILTER_ADDR_LO_DATA_READ_MASK 0xffffffff
#define ELB_WAINVF_CSR_FILTER_ADDR_LO_DATA_WRITE_MASK 0x7fffffff

/* Register type: elb_wainvf_csr::filter_addr_lo::data                     */
/* Register template: elb_wainvf_csr::filter_addr_lo::data                 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 10 */
/* Field member: elb_wainvf_csr::filter_addr_lo::data.value                */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WAINVF_CSR_FILTER_ADDR_LO_DATA_VALUE_MSB 30
#define ELB_WAINVF_CSR_FILTER_ADDR_LO_DATA_VALUE_LSB 0
#define ELB_WAINVF_CSR_FILTER_ADDR_LO_DATA_VALUE_WIDTH 31
#define ELB_WAINVF_CSR_FILTER_ADDR_LO_DATA_VALUE_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ADDR_LO_DATA_VALUE_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ADDR_LO_DATA_VALUE_FIELD_MASK 0x7fffffff
#define ELB_WAINVF_CSR_FILTER_ADDR_LO_DATA_VALUE_GET(x) ((x) & 0x7fffffff)
#define ELB_WAINVF_CSR_FILTER_ADDR_LO_DATA_VALUE_SET(x) ((x) & 0x7fffffff)
#define ELB_WAINVF_CSR_FILTER_ADDR_LO_DATA_VALUE_MODIFY(r, x) \
   (((x) & 0x7fffffff) | ((r) & 0x80000000))

/* Memory type: elb_wainvf_csr::filter_addr_hi                             */
/* Memory template: elb_wainvf_csr::filter_addr_hi                         */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 16 */
#define ELB_WAINVF_CSR_FILTER_ADDR_HI_SIZE 0x40
#define ELB_WAINVF_CSR_FILTER_ADDR_HI_BYTE_SIZE 0x100
#define ELB_WAINVF_CSR_FILTER_ADDR_HI_ENTRIES 0x40
#define ELB_WAINVF_CSR_FILTER_ADDR_HI_MSB 30
#define ELB_WAINVF_CSR_FILTER_ADDR_HI_LSB 0
#define ELB_WAINVF_CSR_FILTER_ADDR_HI_WIDTH 31
#define ELB_WAINVF_CSR_FILTER_ADDR_HI_MASK 0x7fffffff
#define ELB_WAINVF_CSR_FILTER_ADDR_HI_GET(x) ((x) & 0x7fffffff)
#define ELB_WAINVF_CSR_FILTER_ADDR_HI_SET(x) ((x) & 0x7fffffff)
/* Register member: elb_wainvf_csr::filter_addr_hi.data                    */
/* Register type referenced: elb_wainvf_csr::filter_addr_hi::data          */
/* Register template referenced: elb_wainvf_csr::filter_addr_hi::data      */
#define ELB_WAINVF_CSR_FILTER_ADDR_HI_DATA_OFFSET 0x0
#define ELB_WAINVF_CSR_FILTER_ADDR_HI_DATA_BYTE_OFFSET 0x0
#define ELB_WAINVF_CSR_FILTER_ADDR_HI_DATA_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ADDR_HI_DATA_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ADDR_HI_DATA_RESET_VALUE 0x00000000
#define ELB_WAINVF_CSR_FILTER_ADDR_HI_DATA_RESET_MASK 0x80000000
#define ELB_WAINVF_CSR_FILTER_ADDR_HI_DATA_READ_MASK 0xffffffff
#define ELB_WAINVF_CSR_FILTER_ADDR_HI_DATA_WRITE_MASK 0x7fffffff

/* Register type: elb_wainvf_csr::filter_addr_hi::data                     */
/* Register template: elb_wainvf_csr::filter_addr_hi::data                 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 25 */
/* Field member: elb_wainvf_csr::filter_addr_hi::data.value                */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WAINVF_CSR_FILTER_ADDR_HI_DATA_VALUE_MSB 30
#define ELB_WAINVF_CSR_FILTER_ADDR_HI_DATA_VALUE_LSB 0
#define ELB_WAINVF_CSR_FILTER_ADDR_HI_DATA_VALUE_WIDTH 31
#define ELB_WAINVF_CSR_FILTER_ADDR_HI_DATA_VALUE_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ADDR_HI_DATA_VALUE_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ADDR_HI_DATA_VALUE_FIELD_MASK 0x7fffffff
#define ELB_WAINVF_CSR_FILTER_ADDR_HI_DATA_VALUE_GET(x) ((x) & 0x7fffffff)
#define ELB_WAINVF_CSR_FILTER_ADDR_HI_DATA_VALUE_SET(x) ((x) & 0x7fffffff)
#define ELB_WAINVF_CSR_FILTER_ADDR_HI_DATA_VALUE_MODIFY(r, x) \
   (((x) & 0x7fffffff) | ((r) & 0x80000000))

/* Memory type: elb_wainvf_csr::filter_addr_host                           */
/* Memory template: elb_wainvf_csr::filter_addr_host                       */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 31 */
#define ELB_WAINVF_CSR_FILTER_ADDR_HOST_SIZE 0x40
#define ELB_WAINVF_CSR_FILTER_ADDR_HOST_BYTE_SIZE 0x100
#define ELB_WAINVF_CSR_FILTER_ADDR_HOST_ENTRIES 0x40
#define ELB_WAINVF_CSR_FILTER_ADDR_HOST_MSB 1
#define ELB_WAINVF_CSR_FILTER_ADDR_HOST_LSB 0
#define ELB_WAINVF_CSR_FILTER_ADDR_HOST_WIDTH 2
#define ELB_WAINVF_CSR_FILTER_ADDR_HOST_MASK 0x03
#define ELB_WAINVF_CSR_FILTER_ADDR_HOST_GET(x) ((x) & 0x03)
#define ELB_WAINVF_CSR_FILTER_ADDR_HOST_SET(x) ((x) & 0x03)
/* Register member: elb_wainvf_csr::filter_addr_host.data                  */
/* Register type referenced: elb_wainvf_csr::filter_addr_host::data        */
/* Register template referenced: elb_wainvf_csr::filter_addr_host::data    */
#define ELB_WAINVF_CSR_FILTER_ADDR_HOST_DATA_OFFSET 0x0
#define ELB_WAINVF_CSR_FILTER_ADDR_HOST_DATA_BYTE_OFFSET 0x0
#define ELB_WAINVF_CSR_FILTER_ADDR_HOST_DATA_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ADDR_HOST_DATA_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ADDR_HOST_DATA_RESET_VALUE 0x00
#define ELB_WAINVF_CSR_FILTER_ADDR_HOST_DATA_RESET_MASK 0xfc
#define ELB_WAINVF_CSR_FILTER_ADDR_HOST_DATA_READ_MASK 0xff
#define ELB_WAINVF_CSR_FILTER_ADDR_HOST_DATA_WRITE_MASK 0x03

/* Register type: elb_wainvf_csr::filter_addr_host::data                   */
/* Register template: elb_wainvf_csr::filter_addr_host::data               */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 40 */
/* Field member: elb_wainvf_csr::filter_addr_host::data.match              */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WAINVF_CSR_FILTER_ADDR_HOST_DATA_MATCH_MSB 1
#define ELB_WAINVF_CSR_FILTER_ADDR_HOST_DATA_MATCH_LSB 1
#define ELB_WAINVF_CSR_FILTER_ADDR_HOST_DATA_MATCH_WIDTH 1
#define ELB_WAINVF_CSR_FILTER_ADDR_HOST_DATA_MATCH_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ADDR_HOST_DATA_MATCH_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ADDR_HOST_DATA_MATCH_FIELD_MASK 0x02
#define ELB_WAINVF_CSR_FILTER_ADDR_HOST_DATA_MATCH_GET(x) (((x) & 0x02) >> 1)
#define ELB_WAINVF_CSR_FILTER_ADDR_HOST_DATA_MATCH_SET(x) \
   (((x) << 1) & 0x02)
#define ELB_WAINVF_CSR_FILTER_ADDR_HOST_DATA_MATCH_MODIFY(r, x) \
   ((((x) << 1) & 0x02) | ((r) & 0xfd))
/* Field member: elb_wainvf_csr::filter_addr_host::data.mask               */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WAINVF_CSR_FILTER_ADDR_HOST_DATA_MASK_MSB 0
#define ELB_WAINVF_CSR_FILTER_ADDR_HOST_DATA_MASK_LSB 0
#define ELB_WAINVF_CSR_FILTER_ADDR_HOST_DATA_MASK_WIDTH 1
#define ELB_WAINVF_CSR_FILTER_ADDR_HOST_DATA_MASK_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ADDR_HOST_DATA_MASK_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ADDR_HOST_DATA_MASK_FIELD_MASK 0x01
#define ELB_WAINVF_CSR_FILTER_ADDR_HOST_DATA_MASK_GET(x) ((x) & 0x01)
#define ELB_WAINVF_CSR_FILTER_ADDR_HOST_DATA_MASK_SET(x) ((x) & 0x01)
#define ELB_WAINVF_CSR_FILTER_ADDR_HOST_DATA_MASK_MODIFY(r, x) \
   (((x) & 0x01) | ((r) & 0xfe))

/* Memory type: elb_wainvf_csr::filter_addr_pic                            */
/* Memory template: elb_wainvf_csr::filter_addr_pic                        */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 51 */
#define ELB_WAINVF_CSR_FILTER_ADDR_PIC_SIZE 0x40
#define ELB_WAINVF_CSR_FILTER_ADDR_PIC_BYTE_SIZE 0x100
#define ELB_WAINVF_CSR_FILTER_ADDR_PIC_ENTRIES 0x40
#define ELB_WAINVF_CSR_FILTER_ADDR_PIC_MSB 1
#define ELB_WAINVF_CSR_FILTER_ADDR_PIC_LSB 0
#define ELB_WAINVF_CSR_FILTER_ADDR_PIC_WIDTH 2
#define ELB_WAINVF_CSR_FILTER_ADDR_PIC_MASK 0x03
#define ELB_WAINVF_CSR_FILTER_ADDR_PIC_GET(x) ((x) & 0x03)
#define ELB_WAINVF_CSR_FILTER_ADDR_PIC_SET(x) ((x) & 0x03)
/* Register member: elb_wainvf_csr::filter_addr_pic.data                   */
/* Register type referenced: elb_wainvf_csr::filter_addr_pic::data         */
/* Register template referenced: elb_wainvf_csr::filter_addr_pic::data     */
#define ELB_WAINVF_CSR_FILTER_ADDR_PIC_DATA_OFFSET 0x0
#define ELB_WAINVF_CSR_FILTER_ADDR_PIC_DATA_BYTE_OFFSET 0x0
#define ELB_WAINVF_CSR_FILTER_ADDR_PIC_DATA_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ADDR_PIC_DATA_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ADDR_PIC_DATA_RESET_VALUE 0x00
#define ELB_WAINVF_CSR_FILTER_ADDR_PIC_DATA_RESET_MASK 0xfc
#define ELB_WAINVF_CSR_FILTER_ADDR_PIC_DATA_READ_MASK 0xff
#define ELB_WAINVF_CSR_FILTER_ADDR_PIC_DATA_WRITE_MASK 0x03

/* Register type: elb_wainvf_csr::filter_addr_pic::data                    */
/* Register template: elb_wainvf_csr::filter_addr_pic::data                */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 60 */
/* Field member: elb_wainvf_csr::filter_addr_pic::data.match               */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WAINVF_CSR_FILTER_ADDR_PIC_DATA_MATCH_MSB 1
#define ELB_WAINVF_CSR_FILTER_ADDR_PIC_DATA_MATCH_LSB 1
#define ELB_WAINVF_CSR_FILTER_ADDR_PIC_DATA_MATCH_WIDTH 1
#define ELB_WAINVF_CSR_FILTER_ADDR_PIC_DATA_MATCH_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ADDR_PIC_DATA_MATCH_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ADDR_PIC_DATA_MATCH_FIELD_MASK 0x02
#define ELB_WAINVF_CSR_FILTER_ADDR_PIC_DATA_MATCH_GET(x) (((x) & 0x02) >> 1)
#define ELB_WAINVF_CSR_FILTER_ADDR_PIC_DATA_MATCH_SET(x) (((x) << 1) & 0x02)
#define ELB_WAINVF_CSR_FILTER_ADDR_PIC_DATA_MATCH_MODIFY(r, x) \
   ((((x) << 1) & 0x02) | ((r) & 0xfd))
/* Field member: elb_wainvf_csr::filter_addr_pic::data.mask                */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WAINVF_CSR_FILTER_ADDR_PIC_DATA_MASK_MSB 0
#define ELB_WAINVF_CSR_FILTER_ADDR_PIC_DATA_MASK_LSB 0
#define ELB_WAINVF_CSR_FILTER_ADDR_PIC_DATA_MASK_WIDTH 1
#define ELB_WAINVF_CSR_FILTER_ADDR_PIC_DATA_MASK_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ADDR_PIC_DATA_MASK_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ADDR_PIC_DATA_MASK_FIELD_MASK 0x01
#define ELB_WAINVF_CSR_FILTER_ADDR_PIC_DATA_MASK_GET(x) ((x) & 0x01)
#define ELB_WAINVF_CSR_FILTER_ADDR_PIC_DATA_MASK_SET(x) ((x) & 0x01)
#define ELB_WAINVF_CSR_FILTER_ADDR_PIC_DATA_MASK_MODIFY(r, x) \
   (((x) & 0x01) | ((r) & 0xfe))

/* Memory type: elb_wainvf_csr::filter_addr_lif                            */
/* Memory template: elb_wainvf_csr::filter_addr_lif                        */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 71 */
#define ELB_WAINVF_CSR_FILTER_ADDR_LIF_SIZE 0x40
#define ELB_WAINVF_CSR_FILTER_ADDR_LIF_BYTE_SIZE 0x100
#define ELB_WAINVF_CSR_FILTER_ADDR_LIF_ENTRIES 0x40
#define ELB_WAINVF_CSR_FILTER_ADDR_LIF_MSB 21
#define ELB_WAINVF_CSR_FILTER_ADDR_LIF_LSB 0
#define ELB_WAINVF_CSR_FILTER_ADDR_LIF_WIDTH 22
#define ELB_WAINVF_CSR_FILTER_ADDR_LIF_MASK 0x003fffff
#define ELB_WAINVF_CSR_FILTER_ADDR_LIF_GET(x) ((x) & 0x003fffff)
#define ELB_WAINVF_CSR_FILTER_ADDR_LIF_SET(x) ((x) & 0x003fffff)
/* Register member: elb_wainvf_csr::filter_addr_lif.data                   */
/* Register type referenced: elb_wainvf_csr::filter_addr_lif::data         */
/* Register template referenced: elb_wainvf_csr::filter_addr_lif::data     */
#define ELB_WAINVF_CSR_FILTER_ADDR_LIF_DATA_OFFSET 0x0
#define ELB_WAINVF_CSR_FILTER_ADDR_LIF_DATA_BYTE_OFFSET 0x0
#define ELB_WAINVF_CSR_FILTER_ADDR_LIF_DATA_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ADDR_LIF_DATA_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ADDR_LIF_DATA_RESET_VALUE 0x00000000
#define ELB_WAINVF_CSR_FILTER_ADDR_LIF_DATA_RESET_MASK 0xffc00000
#define ELB_WAINVF_CSR_FILTER_ADDR_LIF_DATA_READ_MASK 0xffffffff
#define ELB_WAINVF_CSR_FILTER_ADDR_LIF_DATA_WRITE_MASK 0x003fffff

/* Register type: elb_wainvf_csr::filter_addr_lif::data                    */
/* Register template: elb_wainvf_csr::filter_addr_lif::data                */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 80 */
/* Field member: elb_wainvf_csr::filter_addr_lif::data.match               */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WAINVF_CSR_FILTER_ADDR_LIF_DATA_MATCH_MSB 21
#define ELB_WAINVF_CSR_FILTER_ADDR_LIF_DATA_MATCH_LSB 11
#define ELB_WAINVF_CSR_FILTER_ADDR_LIF_DATA_MATCH_WIDTH 11
#define ELB_WAINVF_CSR_FILTER_ADDR_LIF_DATA_MATCH_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ADDR_LIF_DATA_MATCH_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ADDR_LIF_DATA_MATCH_FIELD_MASK 0x003ff800
#define ELB_WAINVF_CSR_FILTER_ADDR_LIF_DATA_MATCH_GET(x) \
   (((x) & 0x003ff800) >> 11)
#define ELB_WAINVF_CSR_FILTER_ADDR_LIF_DATA_MATCH_SET(x) \
   (((x) << 11) & 0x003ff800)
#define ELB_WAINVF_CSR_FILTER_ADDR_LIF_DATA_MATCH_MODIFY(r, x) \
   ((((x) << 11) & 0x003ff800) | ((r) & 0xffc007ff))
/* Field member: elb_wainvf_csr::filter_addr_lif::data.mask                */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WAINVF_CSR_FILTER_ADDR_LIF_DATA_MASK_MSB 10
#define ELB_WAINVF_CSR_FILTER_ADDR_LIF_DATA_MASK_LSB 0
#define ELB_WAINVF_CSR_FILTER_ADDR_LIF_DATA_MASK_WIDTH 11
#define ELB_WAINVF_CSR_FILTER_ADDR_LIF_DATA_MASK_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ADDR_LIF_DATA_MASK_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ADDR_LIF_DATA_MASK_FIELD_MASK 0x000007ff
#define ELB_WAINVF_CSR_FILTER_ADDR_LIF_DATA_MASK_GET(x) ((x) & 0x000007ff)
#define ELB_WAINVF_CSR_FILTER_ADDR_LIF_DATA_MASK_SET(x) ((x) & 0x000007ff)
#define ELB_WAINVF_CSR_FILTER_ADDR_LIF_DATA_MASK_MODIFY(r, x) \
   (((x) & 0x000007ff) | ((r) & 0xfffff800))

/* Memory type: elb_wainvf_csr::filter_src                                 */
/* Memory template: elb_wainvf_csr::filter_src                             */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 91 */
#define ELB_WAINVF_CSR_FILTER_SRC_SIZE 0x40
#define ELB_WAINVF_CSR_FILTER_SRC_BYTE_SIZE 0x100
#define ELB_WAINVF_CSR_FILTER_SRC_ENTRIES 0x40
#define ELB_WAINVF_CSR_FILTER_SRC_MSB 25
#define ELB_WAINVF_CSR_FILTER_SRC_LSB 0
#define ELB_WAINVF_CSR_FILTER_SRC_WIDTH 26
#define ELB_WAINVF_CSR_FILTER_SRC_MASK 0x03ffffff
#define ELB_WAINVF_CSR_FILTER_SRC_GET(x) ((x) & 0x03ffffff)
#define ELB_WAINVF_CSR_FILTER_SRC_SET(x) ((x) & 0x03ffffff)
/* Register member: elb_wainvf_csr::filter_src.data                        */
/* Register type referenced: elb_wainvf_csr::filter_src::data              */
/* Register template referenced: elb_wainvf_csr::filter_src::data          */
#define ELB_WAINVF_CSR_FILTER_SRC_DATA_OFFSET 0x0
#define ELB_WAINVF_CSR_FILTER_SRC_DATA_BYTE_OFFSET 0x0
#define ELB_WAINVF_CSR_FILTER_SRC_DATA_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_SRC_DATA_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_SRC_DATA_RESET_VALUE 0x00000000
#define ELB_WAINVF_CSR_FILTER_SRC_DATA_RESET_MASK 0xfc000000
#define ELB_WAINVF_CSR_FILTER_SRC_DATA_READ_MASK 0xffffffff
#define ELB_WAINVF_CSR_FILTER_SRC_DATA_WRITE_MASK 0x03ffffff

/* Register type: elb_wainvf_csr::filter_src::data                         */
/* Register template: elb_wainvf_csr::filter_src::data                     */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 100 */
/* Field member: elb_wainvf_csr::filter_src::data.id_match                 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WAINVF_CSR_FILTER_SRC_DATA_ID_MATCH_MSB 25
#define ELB_WAINVF_CSR_FILTER_SRC_DATA_ID_MATCH_LSB 13
#define ELB_WAINVF_CSR_FILTER_SRC_DATA_ID_MATCH_WIDTH 13
#define ELB_WAINVF_CSR_FILTER_SRC_DATA_ID_MATCH_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_SRC_DATA_ID_MATCH_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_SRC_DATA_ID_MATCH_FIELD_MASK 0x03ffe000
#define ELB_WAINVF_CSR_FILTER_SRC_DATA_ID_MATCH_GET(x) \
   (((x) & 0x03ffe000) >> 13)
#define ELB_WAINVF_CSR_FILTER_SRC_DATA_ID_MATCH_SET(x) \
   (((x) << 13) & 0x03ffe000)
#define ELB_WAINVF_CSR_FILTER_SRC_DATA_ID_MATCH_MODIFY(r, x) \
   ((((x) << 13) & 0x03ffe000) | ((r) & 0xfc001fff))
/* Field member: elb_wainvf_csr::filter_src::data.id_mask                  */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WAINVF_CSR_FILTER_SRC_DATA_ID_MASK_MSB 12
#define ELB_WAINVF_CSR_FILTER_SRC_DATA_ID_MASK_LSB 0
#define ELB_WAINVF_CSR_FILTER_SRC_DATA_ID_MASK_WIDTH 13
#define ELB_WAINVF_CSR_FILTER_SRC_DATA_ID_MASK_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_SRC_DATA_ID_MASK_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_SRC_DATA_ID_MASK_FIELD_MASK 0x00001fff
#define ELB_WAINVF_CSR_FILTER_SRC_DATA_ID_MASK_GET(x) ((x) & 0x00001fff)
#define ELB_WAINVF_CSR_FILTER_SRC_DATA_ID_MASK_SET(x) ((x) & 0x00001fff)
#define ELB_WAINVF_CSR_FILTER_SRC_DATA_ID_MASK_MODIFY(r, x) \
   (((x) & 0x00001fff) | ((r) & 0xffffe000))

/* Memory type: elb_wainvf_csr::filter_axi_prot                            */
/* Memory template: elb_wainvf_csr::filter_axi_prot                        */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 111 */
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_SIZE 0x40
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_BYTE_SIZE 0x100
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_ENTRIES 0x40
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_MSB 19
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_LSB 0
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_WIDTH 20
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_MASK 0x000fffff
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_GET(x) ((x) & 0x000fffff)
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_SET(x) ((x) & 0x000fffff)
/* Register member: elb_wainvf_csr::filter_axi_prot.data                   */
/* Register type referenced: elb_wainvf_csr::filter_axi_prot::data         */
/* Register template referenced: elb_wainvf_csr::filter_axi_prot::data     */
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_DATA_OFFSET 0x0
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_DATA_BYTE_OFFSET 0x0
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_DATA_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_DATA_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_DATA_RESET_VALUE 0x00000000
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_DATA_RESET_MASK 0xfff00000
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_DATA_READ_MASK 0xffffffff
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_DATA_WRITE_MASK 0x000fffff

/* Register type: elb_wainvf_csr::filter_axi_prot::data                    */
/* Register template: elb_wainvf_csr::filter_axi_prot::data                */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 121 */
/* Field member: elb_wainvf_csr::filter_axi_prot::data.arprot_overwrite    */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_OVERWRITE_MSB 19
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_OVERWRITE_LSB 16
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_OVERWRITE_WIDTH 4
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_OVERWRITE_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_OVERWRITE_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_OVERWRITE_FIELD_MASK 0x000f0000
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_OVERWRITE_GET(x) \
   (((x) & 0x000f0000) >> 16)
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_OVERWRITE_SET(x) \
   (((x) << 16) & 0x000f0000)
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_OVERWRITE_MODIFY(r, x) \
   ((((x) << 16) & 0x000f0000) | ((r) & 0xfff0ffff))
/* Field member: elb_wainvf_csr::filter_axi_prot::data.awprot_overwrite    */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_OVERWRITE_MSB 15
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_OVERWRITE_LSB 12
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_OVERWRITE_WIDTH 4
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_OVERWRITE_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_OVERWRITE_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_OVERWRITE_FIELD_MASK 0x0000f000
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_OVERWRITE_GET(x) \
   (((x) & 0x0000f000) >> 12)
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_OVERWRITE_SET(x) \
   (((x) << 12) & 0x0000f000)
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_OVERWRITE_MODIFY(r, x) \
   ((((x) << 12) & 0x0000f000) | ((r) & 0xffff0fff))
/* Field member: elb_wainvf_csr::filter_axi_prot::data.arprot_match        */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_MATCH_MSB 11
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_MATCH_LSB 9
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_MATCH_WIDTH 3
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_MATCH_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_MATCH_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_MATCH_FIELD_MASK 0x00000e00
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_MATCH_GET(x) \
   (((x) & 0x00000e00) >> 9)
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_MATCH_SET(x) \
   (((x) << 9) & 0x00000e00)
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_MATCH_MODIFY(r, x) \
   ((((x) << 9) & 0x00000e00) | ((r) & 0xfffff1ff))
/* Field member: elb_wainvf_csr::filter_axi_prot::data.arprot_mask         */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_MASK_MSB 8
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_MASK_LSB 6
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_MASK_WIDTH 3
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_MASK_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_MASK_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_MASK_FIELD_MASK 0x000001c0
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_MASK_GET(x) \
   (((x) & 0x000001c0) >> 6)
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_MASK_SET(x) \
   (((x) << 6) & 0x000001c0)
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_MASK_MODIFY(r, x) \
   ((((x) << 6) & 0x000001c0) | ((r) & 0xfffffe3f))
/* Field member: elb_wainvf_csr::filter_axi_prot::data.awprot_match        */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_MATCH_MSB 5
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_MATCH_LSB 3
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_MATCH_WIDTH 3
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_MATCH_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_MATCH_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_MATCH_FIELD_MASK 0x00000038
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_MATCH_GET(x) \
   (((x) & 0x00000038) >> 3)
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_MATCH_SET(x) \
   (((x) << 3) & 0x00000038)
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_MATCH_MODIFY(r, x) \
   ((((x) << 3) & 0x00000038) | ((r) & 0xffffffc7))
/* Field member: elb_wainvf_csr::filter_axi_prot::data.awprot_mask         */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_MASK_MSB 2
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_MASK_LSB 0
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_MASK_WIDTH 3
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_MASK_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_MASK_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_MASK_FIELD_MASK 0x00000007
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_MASK_GET(x) \
   ((x) & 0x00000007)
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_MASK_SET(x) \
   ((x) & 0x00000007)
#define ELB_WAINVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_MASK_MODIFY(r, x) \
   (((x) & 0x00000007) | ((r) & 0xfffffff8))

/* Memory type: elb_wainvf_csr::filter_axi_cache                           */
/* Memory template: elb_wainvf_csr::filter_axi_cache                       */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 144 */
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_SIZE 0x40
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_BYTE_SIZE 0x100
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_ENTRIES 0x40
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_MSB 25
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_LSB 0
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_WIDTH 26
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_MASK 0x03ffffff
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_GET(x) ((x) & 0x03ffffff)
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_SET(x) ((x) & 0x03ffffff)
/* Register member: elb_wainvf_csr::filter_axi_cache.data                  */
/* Register type referenced: elb_wainvf_csr::filter_axi_cache::data        */
/* Register template referenced: elb_wainvf_csr::filter_axi_cache::data    */
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_DATA_OFFSET 0x0
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_DATA_BYTE_OFFSET 0x0
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_DATA_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_DATA_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_DATA_RESET_VALUE 0x00000000
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_DATA_RESET_MASK 0xfc000000
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_DATA_READ_MASK 0xffffffff
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_DATA_WRITE_MASK 0x03ffffff

/* Register type: elb_wainvf_csr::filter_axi_cache::data                   */
/* Register template: elb_wainvf_csr::filter_axi_cache::data               */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 154 */
/* Field member: elb_wainvf_csr::filter_axi_cache::data.arcache_overwrite  */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_OVERWRITE_MSB 25
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_OVERWRITE_LSB 21
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_OVERWRITE_WIDTH 5
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_OVERWRITE_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_OVERWRITE_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_OVERWRITE_FIELD_MASK 0x03e00000
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_OVERWRITE_GET(x) \
   (((x) & 0x03e00000) >> 21)
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_OVERWRITE_SET(x) \
   (((x) << 21) & 0x03e00000)
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_OVERWRITE_MODIFY(r, x) \
   ((((x) << 21) & 0x03e00000) | ((r) & 0xfc1fffff))
/* Field member: elb_wainvf_csr::filter_axi_cache::data.awcache_overwrite  */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_OVERWRITE_MSB 20
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_OVERWRITE_LSB 16
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_OVERWRITE_WIDTH 5
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_OVERWRITE_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_OVERWRITE_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_OVERWRITE_FIELD_MASK 0x001f0000
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_OVERWRITE_GET(x) \
   (((x) & 0x001f0000) >> 16)
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_OVERWRITE_SET(x) \
   (((x) << 16) & 0x001f0000)
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_OVERWRITE_MODIFY(r, x) \
   ((((x) << 16) & 0x001f0000) | ((r) & 0xffe0ffff))
/* Field member: elb_wainvf_csr::filter_axi_cache::data.arcache_match      */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MATCH_MSB 15
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MATCH_LSB 12
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MATCH_WIDTH 4
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MATCH_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MATCH_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MATCH_FIELD_MASK 0x0000f000
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MATCH_GET(x) \
   (((x) & 0x0000f000) >> 12)
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MATCH_SET(x) \
   (((x) << 12) & 0x0000f000)
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MATCH_MODIFY(r, x) \
   ((((x) << 12) & 0x0000f000) | ((r) & 0xffff0fff))
/* Field member: elb_wainvf_csr::filter_axi_cache::data.arcache_mask       */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MASK_MSB 11
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MASK_LSB 8
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MASK_WIDTH 4
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MASK_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MASK_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MASK_FIELD_MASK 0x00000f00
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MASK_GET(x) \
   (((x) & 0x00000f00) >> 8)
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MASK_SET(x) \
   (((x) << 8) & 0x00000f00)
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MASK_MODIFY(r, x) \
   ((((x) << 8) & 0x00000f00) | ((r) & 0xfffff0ff))
/* Field member: elb_wainvf_csr::filter_axi_cache::data.awcache_match      */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MATCH_MSB 7
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MATCH_LSB 4
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MATCH_WIDTH 4
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MATCH_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MATCH_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MATCH_FIELD_MASK 0x000000f0
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MATCH_GET(x) \
   (((x) & 0x000000f0) >> 4)
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MATCH_SET(x) \
   (((x) << 4) & 0x000000f0)
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MATCH_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0) | ((r) & 0xffffff0f))
/* Field member: elb_wainvf_csr::filter_axi_cache::data.awcache_mask       */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MASK_MSB 3
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MASK_LSB 0
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MASK_WIDTH 4
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MASK_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MASK_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MASK_FIELD_MASK 0x0000000f
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MASK_GET(x) \
   ((x) & 0x0000000f)
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MASK_SET(x) \
   ((x) & 0x0000000f)
#define ELB_WAINVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MASK_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Memory type: elb_wainvf_csr::filter_acp                                 */
/* Memory template: elb_wainvf_csr::filter_acp                             */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 177 */
#define ELB_WAINVF_CSR_FILTER_ACP_SIZE 0x40
#define ELB_WAINVF_CSR_FILTER_ACP_BYTE_SIZE 0x100
#define ELB_WAINVF_CSR_FILTER_ACP_ENTRIES 0x40
#define ELB_WAINVF_CSR_FILTER_ACP_MSB 9
#define ELB_WAINVF_CSR_FILTER_ACP_LSB 0
#define ELB_WAINVF_CSR_FILTER_ACP_WIDTH 10
#define ELB_WAINVF_CSR_FILTER_ACP_MASK 0x03ff
#define ELB_WAINVF_CSR_FILTER_ACP_GET(x) ((x) & 0x03ff)
#define ELB_WAINVF_CSR_FILTER_ACP_SET(x) ((x) & 0x03ff)
/* Register member: elb_wainvf_csr::filter_acp.data                        */
/* Register type referenced: elb_wainvf_csr::filter_acp::data              */
/* Register template referenced: elb_wainvf_csr::filter_acp::data          */
#define ELB_WAINVF_CSR_FILTER_ACP_DATA_OFFSET 0x0
#define ELB_WAINVF_CSR_FILTER_ACP_DATA_BYTE_OFFSET 0x0
#define ELB_WAINVF_CSR_FILTER_ACP_DATA_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ACP_DATA_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ACP_DATA_RESET_VALUE 0x0000
#define ELB_WAINVF_CSR_FILTER_ACP_DATA_RESET_MASK 0xfc00
#define ELB_WAINVF_CSR_FILTER_ACP_DATA_READ_MASK 0xffff
#define ELB_WAINVF_CSR_FILTER_ACP_DATA_WRITE_MASK 0x03ff

/* Register type: elb_wainvf_csr::filter_acp::data                         */
/* Register template: elb_wainvf_csr::filter_acp::data                     */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 186 */
/* Field member: elb_wainvf_csr::filter_acp::data.roverwrite               */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WAINVF_CSR_FILTER_ACP_DATA_ROVERWRITE_MSB 9
#define ELB_WAINVF_CSR_FILTER_ACP_DATA_ROVERWRITE_LSB 5
#define ELB_WAINVF_CSR_FILTER_ACP_DATA_ROVERWRITE_WIDTH 5
#define ELB_WAINVF_CSR_FILTER_ACP_DATA_ROVERWRITE_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ACP_DATA_ROVERWRITE_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ACP_DATA_ROVERWRITE_FIELD_MASK 0x03e0
#define ELB_WAINVF_CSR_FILTER_ACP_DATA_ROVERWRITE_GET(x) \
   (((x) & 0x03e0) >> 5)
#define ELB_WAINVF_CSR_FILTER_ACP_DATA_ROVERWRITE_SET(x) \
   (((x) << 5) & 0x03e0)
#define ELB_WAINVF_CSR_FILTER_ACP_DATA_ROVERWRITE_MODIFY(r, x) \
   ((((x) << 5) & 0x03e0) | ((r) & 0xfc1f))
/* Field member: elb_wainvf_csr::filter_acp::data.woverwrite               */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WAINVF_CSR_FILTER_ACP_DATA_WOVERWRITE_MSB 4
#define ELB_WAINVF_CSR_FILTER_ACP_DATA_WOVERWRITE_LSB 0
#define ELB_WAINVF_CSR_FILTER_ACP_DATA_WOVERWRITE_WIDTH 5
#define ELB_WAINVF_CSR_FILTER_ACP_DATA_WOVERWRITE_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ACP_DATA_WOVERWRITE_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ACP_DATA_WOVERWRITE_FIELD_MASK 0x001f
#define ELB_WAINVF_CSR_FILTER_ACP_DATA_WOVERWRITE_GET(x) ((x) & 0x001f)
#define ELB_WAINVF_CSR_FILTER_ACP_DATA_WOVERWRITE_SET(x) ((x) & 0x001f)
#define ELB_WAINVF_CSR_FILTER_ACP_DATA_WOVERWRITE_MODIFY(r, x) \
   (((x) & 0x001f) | ((r) & 0xffe0))

/* Memory type: elb_wainvf_csr::filter_addr_ctl                            */
/* Memory template: elb_wainvf_csr::filter_addr_ctl                        */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 197 */
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_SIZE 0x40
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_BYTE_SIZE 0x100
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_ENTRIES 0x40
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_MSB 13
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_LSB 0
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_WIDTH 14
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_MASK 0x3fff
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_GET(x) ((x) & 0x3fff)
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_SET(x) ((x) & 0x3fff)
/* Register member: elb_wainvf_csr::filter_addr_ctl.value                  */
/* Register type referenced: elb_wainvf_csr::filter_addr_ctl::value        */
/* Register template referenced: elb_wainvf_csr::filter_addr_ctl::value    */
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_OFFSET 0x0
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_BYTE_OFFSET 0x0
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_RESET_VALUE 0x0000
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_RESET_MASK 0xc000
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_READ_MASK 0xffff
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_MASK 0x3fff

/* Register type: elb_wainvf_csr::filter_addr_ctl::value                   */
/* Register template: elb_wainvf_csr::filter_addr_ctl::value               */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 206 */
/* Field member: elb_wainvf_csr::filter_addr_ctl::value.round64            */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_ROUND64_MSB 13
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_ROUND64_LSB 13
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_ROUND64_WIDTH 1
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_ROUND64_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_ROUND64_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_ROUND64_FIELD_MASK 0x2000
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_ROUND64_GET(x) \
   (((x) & 0x2000) >> 13)
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_ROUND64_SET(x) \
   (((x) << 13) & 0x2000)
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_ROUND64_MODIFY(r, x) \
   ((((x) << 13) & 0x2000) | ((r) & 0xdfff))
/* Field member: elb_wainvf_csr::filter_addr_ctl::value.local_ack          */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_LOCAL_ACK_MSB 12
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_LOCAL_ACK_LSB 12
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_LOCAL_ACK_WIDTH 1
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_LOCAL_ACK_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_LOCAL_ACK_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_LOCAL_ACK_FIELD_MASK 0x1000
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_LOCAL_ACK_GET(x) \
   (((x) & 0x1000) >> 12)
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_LOCAL_ACK_SET(x) \
   (((x) << 12) & 0x1000)
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_LOCAL_ACK_MODIFY(r, x) \
   ((((x) << 12) & 0x1000) | ((r) & 0xefff))
/* Field member: elb_wainvf_csr::filter_addr_ctl::value.inval_receive      */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_INVAL_RECEIVE_MSB 11
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_INVAL_RECEIVE_LSB 11
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_INVAL_RECEIVE_WIDTH 1
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_INVAL_RECEIVE_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_INVAL_RECEIVE_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_INVAL_RECEIVE_FIELD_MASK 0x0800
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_INVAL_RECEIVE_GET(x) \
   (((x) & 0x0800) >> 11)
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_INVAL_RECEIVE_SET(x) \
   (((x) << 11) & 0x0800)
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_INVAL_RECEIVE_MODIFY(r, x) \
   ((((x) << 11) & 0x0800) | ((r) & 0xf7ff))
/* Field member: elb_wainvf_csr::filter_addr_ctl::value.inval_send         */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_INVAL_SEND_MSB 10
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_INVAL_SEND_LSB 10
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_INVAL_SEND_WIDTH 1
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_INVAL_SEND_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_INVAL_SEND_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_INVAL_SEND_FIELD_MASK 0x0400
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_INVAL_SEND_GET(x) \
   (((x) & 0x0400) >> 10)
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_INVAL_SEND_SET(x) \
   (((x) << 10) & 0x0400)
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_INVAL_SEND_MODIFY(r, x) \
   ((((x) << 10) & 0x0400) | ((r) & 0xfbff))
/* Field member: elb_wainvf_csr::filter_addr_ctl::value.use_cache          */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_USE_CACHE_MSB 9
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_USE_CACHE_LSB 9
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_USE_CACHE_WIDTH 1
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_USE_CACHE_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_USE_CACHE_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_USE_CACHE_FIELD_MASK 0x0200
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_USE_CACHE_GET(x) \
   (((x) & 0x0200) >> 9)
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_USE_CACHE_SET(x) \
   (((x) << 9) & 0x0200)
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_USE_CACHE_MODIFY(r, x) \
   ((((x) << 9) & 0x0200) | ((r) & 0xfdff))
/* Field member: elb_wainvf_csr::filter_addr_ctl::value.log_resp           */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_LOG_RESP_MSB 8
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_LOG_RESP_LSB 8
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_LOG_RESP_WIDTH 1
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_LOG_RESP_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_LOG_RESP_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_LOG_RESP_FIELD_MASK 0x0100
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_LOG_RESP_GET(x) \
   (((x) & 0x0100) >> 8)
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_LOG_RESP_SET(x) \
   (((x) << 8) & 0x0100)
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_LOG_RESP_MODIFY(r, x) \
   ((((x) << 8) & 0x0100) | ((r) & 0xfeff))
/* Field member: elb_wainvf_csr::filter_addr_ctl::value.log_req            */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_LOG_REQ_MSB 7
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_LOG_REQ_LSB 7
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_LOG_REQ_WIDTH 1
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_LOG_REQ_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_LOG_REQ_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_LOG_REQ_FIELD_MASK 0x0080
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_LOG_REQ_GET(x) \
   (((x) & 0x0080) >> 7)
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_LOG_REQ_SET(x) \
   (((x) << 7) & 0x0080)
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_LOG_REQ_MODIFY(r, x) \
   ((((x) << 7) & 0x0080) | ((r) & 0xff7f))
/* Field member: elb_wainvf_csr::filter_addr_ctl::value.write_interrupt    */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_INTERRUPT_MSB 6
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_INTERRUPT_LSB 6
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_INTERRUPT_WIDTH 1
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_INTERRUPT_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_INTERRUPT_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_INTERRUPT_FIELD_MASK 0x0040
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_INTERRUPT_GET(x) \
   (((x) & 0x0040) >> 6)
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_INTERRUPT_SET(x) \
   (((x) << 6) & 0x0040)
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x0040) | ((r) & 0xffbf))
/* Field member: elb_wainvf_csr::filter_addr_ctl::value.read_interrupt     */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_READ_INTERRUPT_MSB 5
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_READ_INTERRUPT_LSB 5
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_READ_INTERRUPT_WIDTH 1
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_READ_INTERRUPT_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_READ_INTERRUPT_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_READ_INTERRUPT_FIELD_MASK 0x0020
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_READ_INTERRUPT_GET(x) \
   (((x) & 0x0020) >> 5)
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_READ_INTERRUPT_SET(x) \
   (((x) << 5) & 0x0020)
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_READ_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x0020) | ((r) & 0xffdf))
/* Field member: elb_wainvf_csr::filter_addr_ctl::value.write_freeze       */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_FREEZE_MSB 4
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_FREEZE_LSB 4
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_FREEZE_WIDTH 1
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_FREEZE_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_FREEZE_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_FREEZE_FIELD_MASK 0x0010
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_FREEZE_GET(x) \
   (((x) & 0x0010) >> 4)
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_FREEZE_SET(x) \
   (((x) << 4) & 0x0010)
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_FREEZE_MODIFY(r, x) \
   ((((x) << 4) & 0x0010) | ((r) & 0xffef))
/* Field member: elb_wainvf_csr::filter_addr_ctl::value.read_freeze        */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_READ_FREEZE_MSB 3
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_READ_FREEZE_LSB 3
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_READ_FREEZE_WIDTH 1
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_READ_FREEZE_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_READ_FREEZE_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_READ_FREEZE_FIELD_MASK 0x0008
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_READ_FREEZE_GET(x) \
   (((x) & 0x0008) >> 3)
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_READ_FREEZE_SET(x) \
   (((x) << 3) & 0x0008)
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_READ_FREEZE_MODIFY(r, x) \
   ((((x) << 3) & 0x0008) | ((r) & 0xfff7))
/* Field member: elb_wainvf_csr::filter_addr_ctl::value.write_access       */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_ACCESS_MSB 2
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_ACCESS_LSB 2
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_ACCESS_WIDTH 1
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_ACCESS_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_ACCESS_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_ACCESS_FIELD_MASK 0x0004
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_ACCESS_GET(x) \
   (((x) & 0x0004) >> 2)
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_ACCESS_SET(x) \
   (((x) << 2) & 0x0004)
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_ACCESS_MODIFY(r, x) \
   ((((x) << 2) & 0x0004) | ((r) & 0xfffb))
/* Field member: elb_wainvf_csr::filter_addr_ctl::value.read_access        */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_READ_ACCESS_MSB 1
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_READ_ACCESS_LSB 1
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_READ_ACCESS_WIDTH 1
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_READ_ACCESS_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_READ_ACCESS_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_READ_ACCESS_FIELD_MASK 0x0002
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_READ_ACCESS_GET(x) \
   (((x) & 0x0002) >> 1)
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_READ_ACCESS_SET(x) \
   (((x) << 1) & 0x0002)
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_READ_ACCESS_MODIFY(r, x) \
   ((((x) << 1) & 0x0002) | ((r) & 0xfffd))
/* Field member: elb_wainvf_csr::filter_addr_ctl::value.valid              */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_VALID_MSB 0
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_VALID_LSB 0
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_VALID_WIDTH 1
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_VALID_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_VALID_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_VALID_FIELD_MASK 0x0001
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_VALID_GET(x) ((x) & 0x0001)
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_VALID_SET(x) ((x) & 0x0001)
#define ELB_WAINVF_CSR_FILTER_ADDR_CTL_VALUE_VALID_MODIFY(r, x) \
   (((x) & 0x0001) | ((r) & 0xfffe))

/* Register type: elb_wainvf_csr::filter_freeze_ctl                        */
/* Register template: elb_wainvf_csr::filter_freeze_ctl                    */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 225 */
/* Field member: elb_wainvf_csr::filter_freeze_ctl.go                      */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 230 */
#define ELB_WAINVF_CSR_FILTER_FREEZE_CTL_GO_MSB 0
#define ELB_WAINVF_CSR_FILTER_FREEZE_CTL_GO_LSB 0
#define ELB_WAINVF_CSR_FILTER_FREEZE_CTL_GO_WIDTH 1
#define ELB_WAINVF_CSR_FILTER_FREEZE_CTL_GO_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_FREEZE_CTL_GO_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_FREEZE_CTL_GO_RESET 0x0
#define ELB_WAINVF_CSR_FILTER_FREEZE_CTL_GO_FIELD_MASK 0x00000001
#define ELB_WAINVF_CSR_FILTER_FREEZE_CTL_GO_GET(x) ((x) & 0x00000001)
#define ELB_WAINVF_CSR_FILTER_FREEZE_CTL_GO_SET(x) ((x) & 0x00000001)
#define ELB_WAINVF_CSR_FILTER_FREEZE_CTL_GO_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Memory type: elb_wainvf_csr::filter_hit_count                           */
/* Memory template: elb_wainvf_csr::filter_hit_count                       */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 240 */
#define ELB_WAINVF_CSR_FILTER_HIT_COUNT_SIZE 0x40
#define ELB_WAINVF_CSR_FILTER_HIT_COUNT_BYTE_SIZE 0x100
#define ELB_WAINVF_CSR_FILTER_HIT_COUNT_ENTRIES 0x40
#define ELB_WAINVF_CSR_FILTER_HIT_COUNT_MSB 31
#define ELB_WAINVF_CSR_FILTER_HIT_COUNT_LSB 0
#define ELB_WAINVF_CSR_FILTER_HIT_COUNT_WIDTH 32
#define ELB_WAINVF_CSR_FILTER_HIT_COUNT_MASK 0xffffffff
#define ELB_WAINVF_CSR_FILTER_HIT_COUNT_GET(x) ((x) & 0xffffffff)
#define ELB_WAINVF_CSR_FILTER_HIT_COUNT_SET(x) ((x) & 0xffffffff)
/* Register member: elb_wainvf_csr::filter_hit_count.value                 */
/* Register type referenced: elb_wainvf_csr::filter_hit_count::value       */
/* Register template referenced: elb_wainvf_csr::filter_hit_count::value   */
#define ELB_WAINVF_CSR_FILTER_HIT_COUNT_VALUE_OFFSET 0x0
#define ELB_WAINVF_CSR_FILTER_HIT_COUNT_VALUE_BYTE_OFFSET 0x0
#define ELB_WAINVF_CSR_FILTER_HIT_COUNT_VALUE_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_HIT_COUNT_VALUE_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_HIT_COUNT_VALUE_READ_MASK 0xffffffff
#define ELB_WAINVF_CSR_FILTER_HIT_COUNT_VALUE_WRITE_MASK 0xffffffff

/* Register type: elb_wainvf_csr::filter_hit_count::value                  */
/* Register template: elb_wainvf_csr::filter_hit_count::value              */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 249 */
/* Field member: elb_wainvf_csr::filter_hit_count::value.wr_value          */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WAINVF_CSR_FILTER_HIT_COUNT_VALUE_WR_VALUE_MSB 31
#define ELB_WAINVF_CSR_FILTER_HIT_COUNT_VALUE_WR_VALUE_LSB 16
#define ELB_WAINVF_CSR_FILTER_HIT_COUNT_VALUE_WR_VALUE_WIDTH 16
#define ELB_WAINVF_CSR_FILTER_HIT_COUNT_VALUE_WR_VALUE_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_HIT_COUNT_VALUE_WR_VALUE_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_HIT_COUNT_VALUE_WR_VALUE_FIELD_MASK 0xffff0000
#define ELB_WAINVF_CSR_FILTER_HIT_COUNT_VALUE_WR_VALUE_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define ELB_WAINVF_CSR_FILTER_HIT_COUNT_VALUE_WR_VALUE_SET(x) \
   (((x) << 16) & 0xffff0000)
#define ELB_WAINVF_CSR_FILTER_HIT_COUNT_VALUE_WR_VALUE_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: elb_wainvf_csr::filter_hit_count::value.rd_value          */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_WAINVF_CSR_FILTER_HIT_COUNT_VALUE_RD_VALUE_MSB 15
#define ELB_WAINVF_CSR_FILTER_HIT_COUNT_VALUE_RD_VALUE_LSB 0
#define ELB_WAINVF_CSR_FILTER_HIT_COUNT_VALUE_RD_VALUE_WIDTH 16
#define ELB_WAINVF_CSR_FILTER_HIT_COUNT_VALUE_RD_VALUE_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_HIT_COUNT_VALUE_RD_VALUE_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_HIT_COUNT_VALUE_RD_VALUE_FIELD_MASK 0x0000ffff
#define ELB_WAINVF_CSR_FILTER_HIT_COUNT_VALUE_RD_VALUE_GET(x) \
   ((x) & 0x0000ffff)
#define ELB_WAINVF_CSR_FILTER_HIT_COUNT_VALUE_RD_VALUE_SET(x) \
   ((x) & 0x0000ffff)
#define ELB_WAINVF_CSR_FILTER_HIT_COUNT_VALUE_RD_VALUE_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_wainvf_csr::CNT_read_deny                            */
/* Register template: elb_wainvf_csr::CNT_read_deny                        */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 256 */
/* Field member: elb_wainvf_csr::CNT_read_deny.counter                     */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 260 */
#define ELB_WAINVF_CSR_CNT_READ_DENY_COUNTER_MSB 15
#define ELB_WAINVF_CSR_CNT_READ_DENY_COUNTER_LSB 0
#define ELB_WAINVF_CSR_CNT_READ_DENY_COUNTER_WIDTH 16
#define ELB_WAINVF_CSR_CNT_READ_DENY_COUNTER_READ_ACCESS 1
#define ELB_WAINVF_CSR_CNT_READ_DENY_COUNTER_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_CNT_READ_DENY_COUNTER_RESET 0x0000
#define ELB_WAINVF_CSR_CNT_READ_DENY_COUNTER_FIELD_MASK 0x0000ffff
#define ELB_WAINVF_CSR_CNT_READ_DENY_COUNTER_GET(x) ((x) & 0x0000ffff)
#define ELB_WAINVF_CSR_CNT_READ_DENY_COUNTER_SET(x) ((x) & 0x0000ffff)
#define ELB_WAINVF_CSR_CNT_READ_DENY_COUNTER_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_wainvf_csr::CNT_write_deny                           */
/* Register template: elb_wainvf_csr::CNT_write_deny                       */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 267 */
/* Field member: elb_wainvf_csr::CNT_write_deny.counter                    */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 271 */
#define ELB_WAINVF_CSR_CNT_WRITE_DENY_COUNTER_MSB 15
#define ELB_WAINVF_CSR_CNT_WRITE_DENY_COUNTER_LSB 0
#define ELB_WAINVF_CSR_CNT_WRITE_DENY_COUNTER_WIDTH 16
#define ELB_WAINVF_CSR_CNT_WRITE_DENY_COUNTER_READ_ACCESS 1
#define ELB_WAINVF_CSR_CNT_WRITE_DENY_COUNTER_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_CNT_WRITE_DENY_COUNTER_RESET 0x0000
#define ELB_WAINVF_CSR_CNT_WRITE_DENY_COUNTER_FIELD_MASK 0x0000ffff
#define ELB_WAINVF_CSR_CNT_WRITE_DENY_COUNTER_GET(x) ((x) & 0x0000ffff)
#define ELB_WAINVF_CSR_CNT_WRITE_DENY_COUNTER_SET(x) ((x) & 0x0000ffff)
#define ELB_WAINVF_CSR_CNT_WRITE_DENY_COUNTER_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_wainvf_csr::CFG_clear_filter                         */
/* Register template: elb_wainvf_csr::CFG_clear_filter                     */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 278 */
/* Field member: elb_wainvf_csr::CFG_clear_filter.pulse                    */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 283 */
#define ELB_WAINVF_CSR_CFG_CLEAR_FILTER_PULSE_MSB 0
#define ELB_WAINVF_CSR_CFG_CLEAR_FILTER_PULSE_LSB 0
#define ELB_WAINVF_CSR_CFG_CLEAR_FILTER_PULSE_WIDTH 1
#define ELB_WAINVF_CSR_CFG_CLEAR_FILTER_PULSE_READ_ACCESS 1
#define ELB_WAINVF_CSR_CFG_CLEAR_FILTER_PULSE_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_CFG_CLEAR_FILTER_PULSE_RESET 0x0
#define ELB_WAINVF_CSR_CFG_CLEAR_FILTER_PULSE_FIELD_MASK 0x00000001
#define ELB_WAINVF_CSR_CFG_CLEAR_FILTER_PULSE_GET(x) ((x) & 0x00000001)
#define ELB_WAINVF_CSR_CFG_CLEAR_FILTER_PULSE_SET(x) ((x) & 0x00000001)
#define ELB_WAINVF_CSR_CFG_CLEAR_FILTER_PULSE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_wainvf_csr::STA_write_deny                           */
/* Register template: elb_wainvf_csr::STA_write_deny                       */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 293 */
/* Field member: elb_wainvf_csr::STA_write_deny.address                    */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_WAINVF_CSR_STA_WRITE_DENY_ADDRESS_MSB 31
#define ELB_WAINVF_CSR_STA_WRITE_DENY_ADDRESS_LSB 0
#define ELB_WAINVF_CSR_STA_WRITE_DENY_ADDRESS_WIDTH 32
#define ELB_WAINVF_CSR_STA_WRITE_DENY_ADDRESS_READ_ACCESS 1
#define ELB_WAINVF_CSR_STA_WRITE_DENY_ADDRESS_WRITE_ACCESS 0
#define ELB_WAINVF_CSR_STA_WRITE_DENY_ADDRESS_FIELD_MASK 0xffffffff
#define ELB_WAINVF_CSR_STA_WRITE_DENY_ADDRESS_GET(x) ((x) & 0xffffffff)
#define ELB_WAINVF_CSR_STA_WRITE_DENY_ADDRESS_SET(x) ((x) & 0xffffffff)
#define ELB_WAINVF_CSR_STA_WRITE_DENY_ADDRESS_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: elb_wainvf_csr::STA_read_deny                            */
/* Register template: elb_wainvf_csr::STA_read_deny                        */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 301 */
/* Field member: elb_wainvf_csr::STA_read_deny.address                     */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_WAINVF_CSR_STA_READ_DENY_ADDRESS_MSB 31
#define ELB_WAINVF_CSR_STA_READ_DENY_ADDRESS_LSB 0
#define ELB_WAINVF_CSR_STA_READ_DENY_ADDRESS_WIDTH 32
#define ELB_WAINVF_CSR_STA_READ_DENY_ADDRESS_READ_ACCESS 1
#define ELB_WAINVF_CSR_STA_READ_DENY_ADDRESS_WRITE_ACCESS 0
#define ELB_WAINVF_CSR_STA_READ_DENY_ADDRESS_FIELD_MASK 0xffffffff
#define ELB_WAINVF_CSR_STA_READ_DENY_ADDRESS_GET(x) ((x) & 0xffffffff)
#define ELB_WAINVF_CSR_STA_READ_DENY_ADDRESS_SET(x) ((x) & 0xffffffff)
#define ELB_WAINVF_CSR_STA_READ_DENY_ADDRESS_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: elb_wainvf_csr::STA_reads                                */
/* Register template: elb_wainvf_csr::STA_reads                            */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 309 */
/* Field member: elb_wainvf_csr::STA_reads.pending                         */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_WAINVF_CSR_STA_READS_PENDING_MSB 7
#define ELB_WAINVF_CSR_STA_READS_PENDING_LSB 0
#define ELB_WAINVF_CSR_STA_READS_PENDING_WIDTH 8
#define ELB_WAINVF_CSR_STA_READS_PENDING_READ_ACCESS 1
#define ELB_WAINVF_CSR_STA_READS_PENDING_WRITE_ACCESS 0
#define ELB_WAINVF_CSR_STA_READS_PENDING_FIELD_MASK 0x000000ff
#define ELB_WAINVF_CSR_STA_READS_PENDING_GET(x) ((x) & 0x000000ff)
#define ELB_WAINVF_CSR_STA_READS_PENDING_SET(x) ((x) & 0x000000ff)
#define ELB_WAINVF_CSR_STA_READS_PENDING_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: elb_wainvf_csr::STA_writes                               */
/* Register template: elb_wainvf_csr::STA_writes                           */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 317 */
/* Field member: elb_wainvf_csr::STA_writes.pending                        */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_WAINVF_CSR_STA_WRITES_PENDING_MSB 7
#define ELB_WAINVF_CSR_STA_WRITES_PENDING_LSB 0
#define ELB_WAINVF_CSR_STA_WRITES_PENDING_WIDTH 8
#define ELB_WAINVF_CSR_STA_WRITES_PENDING_READ_ACCESS 1
#define ELB_WAINVF_CSR_STA_WRITES_PENDING_WRITE_ACCESS 0
#define ELB_WAINVF_CSR_STA_WRITES_PENDING_FIELD_MASK 0x000000ff
#define ELB_WAINVF_CSR_STA_WRITES_PENDING_GET(x) ((x) & 0x000000ff)
#define ELB_WAINVF_CSR_STA_WRITES_PENDING_SET(x) ((x) & 0x000000ff)
#define ELB_WAINVF_CSR_STA_WRITES_PENDING_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: elb_wainvf_csr::STA_freeze                          */
/* Wide Register template: elb_wainvf_csr::STA_freeze                      */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 325 */
#define ELB_WAINVF_CSR_STA_FREEZE_SIZE 0x4
#define ELB_WAINVF_CSR_STA_FREEZE_BYTE_SIZE 0x10

/* Register type: elb_wainvf_csr::STA_freeze::STA_freeze_0_3               */
/* Register template: elb_wainvf_csr::STA_freeze::STA_freeze_0_3           */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 325 */
/* Field member: elb_wainvf_csr::STA_freeze::STA_freeze_0_3.addr_29_0      */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_WAINVF_CSR_STA_FREEZE_STA_FREEZE_0_3_ADDR_29_0_MSB 31
#define ELB_WAINVF_CSR_STA_FREEZE_STA_FREEZE_0_3_ADDR_29_0_LSB 2
#define ELB_WAINVF_CSR_STA_FREEZE_STA_FREEZE_0_3_ADDR_29_0_WIDTH 30
#define ELB_WAINVF_CSR_STA_FREEZE_STA_FREEZE_0_3_ADDR_29_0_READ_ACCESS 1
#define ELB_WAINVF_CSR_STA_FREEZE_STA_FREEZE_0_3_ADDR_29_0_WRITE_ACCESS 0
#define ELB_WAINVF_CSR_STA_FREEZE_STA_FREEZE_0_3_ADDR_29_0_FIELD_MASK 0xfffffffc
#define ELB_WAINVF_CSR_STA_FREEZE_STA_FREEZE_0_3_ADDR_29_0_GET(x) \
   (((x) & 0xfffffffc) >> 2)
#define ELB_WAINVF_CSR_STA_FREEZE_STA_FREEZE_0_3_ADDR_29_0_SET(x) \
   (((x) << 2) & 0xfffffffc)
#define ELB_WAINVF_CSR_STA_FREEZE_STA_FREEZE_0_3_ADDR_29_0_MODIFY(r, x) \
   ((((x) << 2) & 0xfffffffc) | ((r) & 0x00000003))
/* Field member: elb_wainvf_csr::STA_freeze::STA_freeze_0_3.wfreeze        */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_WAINVF_CSR_STA_FREEZE_STA_FREEZE_0_3_WFREEZE_MSB 1
#define ELB_WAINVF_CSR_STA_FREEZE_STA_FREEZE_0_3_WFREEZE_LSB 1
#define ELB_WAINVF_CSR_STA_FREEZE_STA_FREEZE_0_3_WFREEZE_WIDTH 1
#define ELB_WAINVF_CSR_STA_FREEZE_STA_FREEZE_0_3_WFREEZE_READ_ACCESS 1
#define ELB_WAINVF_CSR_STA_FREEZE_STA_FREEZE_0_3_WFREEZE_WRITE_ACCESS 0
#define ELB_WAINVF_CSR_STA_FREEZE_STA_FREEZE_0_3_WFREEZE_FIELD_MASK 0x00000002
#define ELB_WAINVF_CSR_STA_FREEZE_STA_FREEZE_0_3_WFREEZE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_WAINVF_CSR_STA_FREEZE_STA_FREEZE_0_3_WFREEZE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_WAINVF_CSR_STA_FREEZE_STA_FREEZE_0_3_WFREEZE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_wainvf_csr::STA_freeze::STA_freeze_0_3.rfreeze        */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_WAINVF_CSR_STA_FREEZE_STA_FREEZE_0_3_RFREEZE_MSB 0
#define ELB_WAINVF_CSR_STA_FREEZE_STA_FREEZE_0_3_RFREEZE_LSB 0
#define ELB_WAINVF_CSR_STA_FREEZE_STA_FREEZE_0_3_RFREEZE_WIDTH 1
#define ELB_WAINVF_CSR_STA_FREEZE_STA_FREEZE_0_3_RFREEZE_READ_ACCESS 1
#define ELB_WAINVF_CSR_STA_FREEZE_STA_FREEZE_0_3_RFREEZE_WRITE_ACCESS 0
#define ELB_WAINVF_CSR_STA_FREEZE_STA_FREEZE_0_3_RFREEZE_FIELD_MASK 0x00000001
#define ELB_WAINVF_CSR_STA_FREEZE_STA_FREEZE_0_3_RFREEZE_GET(x) \
   ((x) & 0x00000001)
#define ELB_WAINVF_CSR_STA_FREEZE_STA_FREEZE_0_3_RFREEZE_SET(x) \
   ((x) & 0x00000001)
#define ELB_WAINVF_CSR_STA_FREEZE_STA_FREEZE_0_3_RFREEZE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_wainvf_csr::STA_freeze::STA_freeze_1_3               */
/* Register template: elb_wainvf_csr::STA_freeze::STA_freeze_1_3           */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 325 */
/* Field member: elb_wainvf_csr::STA_freeze::STA_freeze_1_3.addr_61_30     */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_WAINVF_CSR_STA_FREEZE_STA_FREEZE_1_3_ADDR_61_30_MSB 31
#define ELB_WAINVF_CSR_STA_FREEZE_STA_FREEZE_1_3_ADDR_61_30_LSB 0
#define ELB_WAINVF_CSR_STA_FREEZE_STA_FREEZE_1_3_ADDR_61_30_WIDTH 32
#define ELB_WAINVF_CSR_STA_FREEZE_STA_FREEZE_1_3_ADDR_61_30_READ_ACCESS 1
#define ELB_WAINVF_CSR_STA_FREEZE_STA_FREEZE_1_3_ADDR_61_30_WRITE_ACCESS 0
#define ELB_WAINVF_CSR_STA_FREEZE_STA_FREEZE_1_3_ADDR_61_30_FIELD_MASK 0xffffffff
#define ELB_WAINVF_CSR_STA_FREEZE_STA_FREEZE_1_3_ADDR_61_30_GET(x) \
   ((x) & 0xffffffff)
#define ELB_WAINVF_CSR_STA_FREEZE_STA_FREEZE_1_3_ADDR_61_30_SET(x) \
   ((x) & 0xffffffff)
#define ELB_WAINVF_CSR_STA_FREEZE_STA_FREEZE_1_3_ADDR_61_30_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_wainvf_csr::STA_freeze::STA_freeze_2_3               */
/* Register template: elb_wainvf_csr::STA_freeze::STA_freeze_2_3           */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 325 */
/* Field member: elb_wainvf_csr::STA_freeze::STA_freeze_2_3.addr_64_62     */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_WAINVF_CSR_STA_FREEZE_STA_FREEZE_2_3_ADDR_64_62_MSB 2
#define ELB_WAINVF_CSR_STA_FREEZE_STA_FREEZE_2_3_ADDR_64_62_LSB 0
#define ELB_WAINVF_CSR_STA_FREEZE_STA_FREEZE_2_3_ADDR_64_62_WIDTH 3
#define ELB_WAINVF_CSR_STA_FREEZE_STA_FREEZE_2_3_ADDR_64_62_READ_ACCESS 1
#define ELB_WAINVF_CSR_STA_FREEZE_STA_FREEZE_2_3_ADDR_64_62_WRITE_ACCESS 0
#define ELB_WAINVF_CSR_STA_FREEZE_STA_FREEZE_2_3_ADDR_64_62_FIELD_MASK 0x00000007
#define ELB_WAINVF_CSR_STA_FREEZE_STA_FREEZE_2_3_ADDR_64_62_GET(x) \
   ((x) & 0x00000007)
#define ELB_WAINVF_CSR_STA_FREEZE_STA_FREEZE_2_3_ADDR_64_62_SET(x) \
   ((x) & 0x00000007)
#define ELB_WAINVF_CSR_STA_FREEZE_STA_FREEZE_2_3_ADDR_64_62_MODIFY(r, x) \
   (((x) & 0x00000007) | ((r) & 0xfffffff8))

/* Wide Register type: elb_wainvf_csr::STA_interrupt                       */
/* Wide Register template: elb_wainvf_csr::STA_interrupt                   */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 335 */
#define ELB_WAINVF_CSR_STA_INTERRUPT_SIZE 0x4
#define ELB_WAINVF_CSR_STA_INTERRUPT_BYTE_SIZE 0x10

/* Register type: elb_wainvf_csr::STA_interrupt::STA_interrupt_0_3         */
/* Register template: elb_wainvf_csr::STA_interrupt::STA_interrupt_0_3     */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 335 */
/* Field member: elb_wainvf_csr::STA_interrupt::STA_interrupt_0_3.addr_30_0 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_WAINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_ADDR_30_0_MSB 31
#define ELB_WAINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_ADDR_30_0_LSB 1
#define ELB_WAINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_ADDR_30_0_WIDTH 31
#define ELB_WAINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_ADDR_30_0_READ_ACCESS 1
#define ELB_WAINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_ADDR_30_0_WRITE_ACCESS 0
#define ELB_WAINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_ADDR_30_0_FIELD_MASK 0xfffffffe
#define ELB_WAINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_ADDR_30_0_GET(x) \
   (((x) & 0xfffffffe) >> 1)
#define ELB_WAINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_ADDR_30_0_SET(x) \
   (((x) << 1) & 0xfffffffe)
#define ELB_WAINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_ADDR_30_0_MODIFY(r, x) \
   ((((x) << 1) & 0xfffffffe) | ((r) & 0x00000001))
/* Field member: elb_wainvf_csr::STA_interrupt::STA_interrupt_0_3.rwinterrupt */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_WAINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_RWINTERRUPT_MSB 0
#define ELB_WAINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_RWINTERRUPT_LSB 0
#define ELB_WAINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_RWINTERRUPT_WIDTH 1
#define ELB_WAINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_RWINTERRUPT_READ_ACCESS 1
#define ELB_WAINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_RWINTERRUPT_WRITE_ACCESS 0
#define ELB_WAINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_RWINTERRUPT_FIELD_MASK 0x00000001
#define ELB_WAINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_RWINTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define ELB_WAINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_RWINTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define ELB_WAINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_RWINTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_wainvf_csr::STA_interrupt::STA_interrupt_1_3         */
/* Register template: elb_wainvf_csr::STA_interrupt::STA_interrupt_1_3     */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 335 */
/* Field member: elb_wainvf_csr::STA_interrupt::STA_interrupt_1_3.addr_62_31 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_WAINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_ADDR_62_31_MSB 31
#define ELB_WAINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_ADDR_62_31_LSB 0
#define ELB_WAINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_ADDR_62_31_WIDTH 32
#define ELB_WAINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_ADDR_62_31_READ_ACCESS 1
#define ELB_WAINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_ADDR_62_31_WRITE_ACCESS 0
#define ELB_WAINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_ADDR_62_31_FIELD_MASK 0xffffffff
#define ELB_WAINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_ADDR_62_31_GET(x) \
   ((x) & 0xffffffff)
#define ELB_WAINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_ADDR_62_31_SET(x) \
   ((x) & 0xffffffff)
#define ELB_WAINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_ADDR_62_31_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_wainvf_csr::STA_interrupt::STA_interrupt_2_3         */
/* Register template: elb_wainvf_csr::STA_interrupt::STA_interrupt_2_3     */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 335 */
/* Field member: elb_wainvf_csr::STA_interrupt::STA_interrupt_2_3.addr_64_63 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_WAINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_ADDR_64_63_MSB 1
#define ELB_WAINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_ADDR_64_63_LSB 0
#define ELB_WAINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_ADDR_64_63_WIDTH 2
#define ELB_WAINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_ADDR_64_63_READ_ACCESS 1
#define ELB_WAINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_ADDR_64_63_WRITE_ACCESS 0
#define ELB_WAINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_ADDR_64_63_FIELD_MASK 0x00000003
#define ELB_WAINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_ADDR_64_63_GET(x) \
   ((x) & 0x00000003)
#define ELB_WAINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_ADDR_64_63_SET(x) \
   ((x) & 0x00000003)
#define ELB_WAINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_ADDR_64_63_MODIFY(r, x) \
   (((x) & 0x00000003) | ((r) & 0xfffffffc))

/* Wide Register type: elb_wainvf_csr::filter_trace                        */
/* Wide Register template: elb_wainvf_csr::filter_trace                    */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 344 */
#define ELB_WAINVF_CSR_FILTER_TRACE_SIZE 0x4
#define ELB_WAINVF_CSR_FILTER_TRACE_BYTE_SIZE 0x10

/* Register type: elb_wainvf_csr::filter_trace::filter_trace_0_3           */
/* Register template: elb_wainvf_csr::filter_trace::filter_trace_0_3       */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 344 */
/* Field member: elb_wainvf_csr::filter_trace::filter_trace_0_3.base_addr_22_0 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_BASE_ADDR_22_0_MSB 31
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_BASE_ADDR_22_0_LSB 9
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_BASE_ADDR_22_0_WIDTH 23
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_BASE_ADDR_22_0_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_BASE_ADDR_22_0_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_BASE_ADDR_22_0_RESET 0x000000
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_BASE_ADDR_22_0_FIELD_MASK 0xfffffe00
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_BASE_ADDR_22_0_GET(x) \
   (((x) & 0xfffffe00) >> 9)
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_BASE_ADDR_22_0_SET(x) \
   (((x) << 9) & 0xfffffe00)
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_BASE_ADDR_22_0_MODIFY(r, x) \
   ((((x) << 9) & 0xfffffe00) | ((r) & 0x000001ff))
/* Field member: elb_wainvf_csr::filter_trace::filter_trace_0_3.awcache    */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_AWCACHE_MSB 8
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_AWCACHE_LSB 5
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_AWCACHE_WIDTH 4
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_AWCACHE_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_AWCACHE_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_AWCACHE_RESET 0xf
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_AWCACHE_FIELD_MASK 0x000001e0
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_AWCACHE_GET(x) \
   (((x) & 0x000001e0) >> 5)
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_AWCACHE_SET(x) \
   (((x) << 5) & 0x000001e0)
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_AWCACHE_MODIFY(r, x) \
   ((((x) << 5) & 0x000001e0) | ((r) & 0xfffffe1f))
/* Field member: elb_wainvf_csr::filter_trace::filter_trace_0_3.rst        */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RST_MSB 4
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RST_LSB 4
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RST_WIDTH 1
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RST_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RST_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RST_RESET 0x0
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RST_FIELD_MASK 0x00000010
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RST_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RST_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RST_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_wainvf_csr::filter_trace::filter_trace_0_3.wrap       */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_WRAP_MSB 3
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_WRAP_LSB 3
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_WRAP_WIDTH 1
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_WRAP_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_WRAP_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_WRAP_RESET 0x0
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_WRAP_FIELD_MASK 0x00000008
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_WRAP_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_WRAP_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_WRAP_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_wainvf_csr::filter_trace::filter_trace_0_3.resp_err   */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RESP_ERR_MSB 2
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RESP_ERR_LSB 2
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RESP_ERR_WIDTH 1
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RESP_ERR_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RESP_ERR_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RESP_ERR_RESET 0x0
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RESP_ERR_FIELD_MASK 0x00000004
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RESP_ERR_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RESP_ERR_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RESP_ERR_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_wainvf_csr::filter_trace::filter_trace_0_3.always_on  */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ALWAYS_ON_MSB 1
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ALWAYS_ON_LSB 1
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ALWAYS_ON_WIDTH 1
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ALWAYS_ON_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ALWAYS_ON_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ALWAYS_ON_RESET 0x0
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ALWAYS_ON_FIELD_MASK 0x00000002
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ALWAYS_ON_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ALWAYS_ON_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ALWAYS_ON_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_wainvf_csr::filter_trace::filter_trace_0_3.enable     */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ENABLE_MSB 0
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ENABLE_LSB 0
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ENABLE_WIDTH 1
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ENABLE_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ENABLE_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ENABLE_RESET 0x0
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ENABLE_FIELD_MASK 0x00000001
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_wainvf_csr::filter_trace::filter_trace_1_3           */
/* Register template: elb_wainvf_csr::filter_trace::filter_trace_1_3       */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 344 */
/* Field member: elb_wainvf_csr::filter_trace::filter_trace_1_3.index_18_0 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_INDEX_18_0_MSB 31
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_INDEX_18_0_LSB 13
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_INDEX_18_0_WIDTH 19
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_INDEX_18_0_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_INDEX_18_0_WRITE_ACCESS 0
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_INDEX_18_0_FIELD_MASK 0xffffe000
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_INDEX_18_0_GET(x) \
   (((x) & 0xffffe000) >> 13)
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_INDEX_18_0_SET(x) \
   (((x) << 13) & 0xffffe000)
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_INDEX_18_0_MODIFY(r, x) \
   ((((x) << 13) & 0xffffe000) | ((r) & 0x00001fff))
/* Field member: elb_wainvf_csr::filter_trace::filter_trace_1_3.buf_size   */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BUF_SIZE_MSB 12
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BUF_SIZE_LSB 8
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BUF_SIZE_WIDTH 5
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BUF_SIZE_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BUF_SIZE_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BUF_SIZE_RESET 0x00
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BUF_SIZE_FIELD_MASK 0x00001f00
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BUF_SIZE_GET(x) \
   (((x) & 0x00001f00) >> 8)
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BUF_SIZE_SET(x) \
   (((x) << 8) & 0x00001f00)
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BUF_SIZE_MODIFY(r, x) \
   ((((x) << 8) & 0x00001f00) | ((r) & 0xffffe0ff))
/* Field member: elb_wainvf_csr::filter_trace::filter_trace_1_3.base_addr_30_23 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BASE_ADDR_30_23_MSB 7
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BASE_ADDR_30_23_LSB 0
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BASE_ADDR_30_23_WIDTH 8
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BASE_ADDR_30_23_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BASE_ADDR_30_23_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BASE_ADDR_30_23_RESET 0x00
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BASE_ADDR_30_23_FIELD_MASK 0x000000ff
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BASE_ADDR_30_23_GET(x) \
   ((x) & 0x000000ff)
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BASE_ADDR_30_23_SET(x) \
   ((x) & 0x000000ff)
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BASE_ADDR_30_23_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: elb_wainvf_csr::filter_trace::filter_trace_2_3           */
/* Register template: elb_wainvf_csr::filter_trace::filter_trace_2_3       */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 344 */
/* Field member: elb_wainvf_csr::filter_trace::filter_trace_2_3.generation */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_GENERATION_MSB 11
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_GENERATION_LSB 11
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_GENERATION_WIDTH 1
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_GENERATION_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_GENERATION_WRITE_ACCESS 0
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_GENERATION_FIELD_MASK 0x00000800
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_GENERATION_GET(x) \
   (((x) & 0x00000800) >> 11)
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_GENERATION_SET(x) \
   (((x) << 11) & 0x00000800)
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_GENERATION_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: elb_wainvf_csr::filter_trace::filter_trace_2_3.index_29_19 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_INDEX_29_19_MSB 10
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_INDEX_29_19_LSB 0
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_INDEX_29_19_WIDTH 11
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_INDEX_29_19_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_INDEX_29_19_WRITE_ACCESS 0
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_INDEX_29_19_FIELD_MASK 0x000007ff
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_INDEX_29_19_GET(x) \
   ((x) & 0x000007ff)
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_INDEX_29_19_SET(x) \
   ((x) & 0x000007ff)
#define ELB_WAINVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_INDEX_29_19_MODIFY(r, x) \
   (((x) & 0x000007ff) | ((r) & 0xfffff800))

/* Register type: elb_wainvf_csr::filter_timeout                           */
/* Register template: elb_wainvf_csr::filter_timeout                       */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 379 */
/* Field member: elb_wainvf_csr::filter_timeout.cycles                     */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_WAINVF_CSR_FILTER_TIMEOUT_CYCLES_MSB 15
#define ELB_WAINVF_CSR_FILTER_TIMEOUT_CYCLES_LSB 0
#define ELB_WAINVF_CSR_FILTER_TIMEOUT_CYCLES_WIDTH 16
#define ELB_WAINVF_CSR_FILTER_TIMEOUT_CYCLES_READ_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_TIMEOUT_CYCLES_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_FILTER_TIMEOUT_CYCLES_RESET 0x0000
#define ELB_WAINVF_CSR_FILTER_TIMEOUT_CYCLES_FIELD_MASK 0x0000ffff
#define ELB_WAINVF_CSR_FILTER_TIMEOUT_CYCLES_GET(x) ((x) & 0x0000ffff)
#define ELB_WAINVF_CSR_FILTER_TIMEOUT_CYCLES_SET(x) ((x) & 0x0000ffff)
#define ELB_WAINVF_CSR_FILTER_TIMEOUT_CYCLES_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_wainvf_csr::csr_intr                                 */
/* Register template: elb_wainvf_csr::csr_intr                             */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wainvf.gcsr, line: 111 */
/* Field member: elb_wainvf_csr::csr_intr.dowstream_enable                 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_WAINVF_CSR_CSR_INTR_DOWSTREAM_ENABLE_MSB 1
#define ELB_WAINVF_CSR_CSR_INTR_DOWSTREAM_ENABLE_LSB 1
#define ELB_WAINVF_CSR_CSR_INTR_DOWSTREAM_ENABLE_WIDTH 1
#define ELB_WAINVF_CSR_CSR_INTR_DOWSTREAM_ENABLE_READ_ACCESS 1
#define ELB_WAINVF_CSR_CSR_INTR_DOWSTREAM_ENABLE_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_CSR_INTR_DOWSTREAM_ENABLE_RESET 0x0
#define ELB_WAINVF_CSR_CSR_INTR_DOWSTREAM_ENABLE_FIELD_MASK 0x00000002
#define ELB_WAINVF_CSR_CSR_INTR_DOWSTREAM_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_WAINVF_CSR_CSR_INTR_DOWSTREAM_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_WAINVF_CSR_CSR_INTR_DOWSTREAM_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_wainvf_csr::csr_intr.dowstream                        */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 242 */
#define ELB_WAINVF_CSR_CSR_INTR_DOWSTREAM_MSB 0
#define ELB_WAINVF_CSR_CSR_INTR_DOWSTREAM_LSB 0
#define ELB_WAINVF_CSR_CSR_INTR_DOWSTREAM_WIDTH 1
#define ELB_WAINVF_CSR_CSR_INTR_DOWSTREAM_READ_ACCESS 1
#define ELB_WAINVF_CSR_CSR_INTR_DOWSTREAM_WRITE_ACCESS 0
#define ELB_WAINVF_CSR_CSR_INTR_DOWSTREAM_FIELD_MASK 0x00000001
#define ELB_WAINVF_CSR_CSR_INTR_DOWSTREAM_GET(x) ((x) & 0x00000001)
#define ELB_WAINVF_CSR_CSR_INTR_DOWSTREAM_SET(x) ((x) & 0x00000001)
#define ELB_WAINVF_CSR_CSR_INTR_DOWSTREAM_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: elb_wainvf_csr::int_groups                                  */
/* Group template: elb_wainvf_csr::intgrp_status                           */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wainvf.gcsr, line: 95 */
#define ELB_WAINVF_CSR_INT_GROUPS_SIZE 0x4
#define ELB_WAINVF_CSR_INT_GROUPS_BYTE_SIZE 0x10
/* Register member: elb_wainvf_csr::intgrp_status.intreg                   */
/* Register type referenced: elb_wainvf_csr::int_groups::intreg            */
/* Register template referenced: elb_wainvf_csr::intreg_status             */
#define ELB_WAINVF_CSR_INT_GROUPS_INTREG_OFFSET 0x0
#define ELB_WAINVF_CSR_INT_GROUPS_INTREG_BYTE_OFFSET 0x0
#define ELB_WAINVF_CSR_INT_GROUPS_INTREG_READ_ACCESS 1
#define ELB_WAINVF_CSR_INT_GROUPS_INTREG_WRITE_ACCESS 0
#define ELB_WAINVF_CSR_INT_GROUPS_INTREG_RESET_VALUE 0x00000000
#define ELB_WAINVF_CSR_INT_GROUPS_INTREG_RESET_MASK 0xfffffffe
#define ELB_WAINVF_CSR_INT_GROUPS_INTREG_READ_MASK 0xffffffff
#define ELB_WAINVF_CSR_INT_GROUPS_INTREG_WRITE_MASK 0x00000000
/* Register member: elb_wainvf_csr::intgrp_status.int_enable_rw_reg        */
/* Register type referenced: elb_wainvf_csr::int_groups::int_enable_rw_reg */
/* Register template referenced: elb_wainvf_csr::intreg_enable             */
#define ELB_WAINVF_CSR_INT_GROUPS_INT_ENABLE_RW_REG_OFFSET 0x1
#define ELB_WAINVF_CSR_INT_GROUPS_INT_ENABLE_RW_REG_BYTE_OFFSET 0x4
#define ELB_WAINVF_CSR_INT_GROUPS_INT_ENABLE_RW_REG_READ_ACCESS 1
#define ELB_WAINVF_CSR_INT_GROUPS_INT_ENABLE_RW_REG_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_INT_GROUPS_INT_ENABLE_RW_REG_RESET_VALUE 0x00000001
#define ELB_WAINVF_CSR_INT_GROUPS_INT_ENABLE_RW_REG_RESET_MASK 0xffffffff
#define ELB_WAINVF_CSR_INT_GROUPS_INT_ENABLE_RW_REG_READ_MASK 0xffffffff
#define ELB_WAINVF_CSR_INT_GROUPS_INT_ENABLE_RW_REG_WRITE_MASK 0x00000001
/* Register member: elb_wainvf_csr::intgrp_status.int_rw_reg               */
/* Register type referenced: elb_wainvf_csr::int_groups::int_rw_reg        */
/* Register template referenced: elb_wainvf_csr::intreg_status             */
#define ELB_WAINVF_CSR_INT_GROUPS_INT_RW_REG_OFFSET 0x2
#define ELB_WAINVF_CSR_INT_GROUPS_INT_RW_REG_BYTE_OFFSET 0x8
#define ELB_WAINVF_CSR_INT_GROUPS_INT_RW_REG_READ_ACCESS 1
#define ELB_WAINVF_CSR_INT_GROUPS_INT_RW_REG_WRITE_ACCESS 0
#define ELB_WAINVF_CSR_INT_GROUPS_INT_RW_REG_RESET_VALUE 0x00000000
#define ELB_WAINVF_CSR_INT_GROUPS_INT_RW_REG_RESET_MASK 0xfffffffe
#define ELB_WAINVF_CSR_INT_GROUPS_INT_RW_REG_READ_MASK 0xffffffff
#define ELB_WAINVF_CSR_INT_GROUPS_INT_RW_REG_WRITE_MASK 0x00000000

/* Register type: elb_wainvf_csr::int_groups::intreg                       */
/* Register template: elb_wainvf_csr::intreg_status                        */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wainvf.gcsr, line: 45 */
/* Field member: elb_wainvf_csr::intreg_status.int_filter_interrupt        */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 242 */
#define ELB_WAINVF_CSR_INT_GROUPS_INTREG_INT_FILTER_INTERRUPT_MSB 0
#define ELB_WAINVF_CSR_INT_GROUPS_INTREG_INT_FILTER_INTERRUPT_LSB 0
#define ELB_WAINVF_CSR_INT_GROUPS_INTREG_INT_FILTER_INTERRUPT_WIDTH 1
#define ELB_WAINVF_CSR_INT_GROUPS_INTREG_INT_FILTER_INTERRUPT_READ_ACCESS 1
#define ELB_WAINVF_CSR_INT_GROUPS_INTREG_INT_FILTER_INTERRUPT_WRITE_ACCESS 0
#define ELB_WAINVF_CSR_INT_GROUPS_INTREG_INT_FILTER_INTERRUPT_FIELD_MASK 0x00000001
#define ELB_WAINVF_CSR_INT_GROUPS_INTREG_INT_FILTER_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define ELB_WAINVF_CSR_INT_GROUPS_INTREG_INT_FILTER_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define ELB_WAINVF_CSR_INT_GROUPS_INTREG_INT_FILTER_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_wainvf_csr::int_groups::int_enable_rw_reg            */
/* Register template: elb_wainvf_csr::intreg_enable                        */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wainvf.gcsr, line: 33 */
/* Field member: elb_wainvf_csr::intreg_enable.int_filter_enable           */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_WAINVF_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FILTER_ENABLE_MSB 0
#define ELB_WAINVF_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FILTER_ENABLE_LSB 0
#define ELB_WAINVF_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FILTER_ENABLE_WIDTH 1
#define ELB_WAINVF_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FILTER_ENABLE_READ_ACCESS 1
#define ELB_WAINVF_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FILTER_ENABLE_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FILTER_ENABLE_RESET 0x1
#define ELB_WAINVF_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FILTER_ENABLE_FIELD_MASK 0x00000001
#define ELB_WAINVF_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FILTER_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_WAINVF_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FILTER_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_WAINVF_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FILTER_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_wainvf_csr::int_groups::int_rw_reg                   */
/* Register template: elb_wainvf_csr::intreg_status                        */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wainvf.gcsr, line: 45 */
/* Field member: elb_wainvf_csr::intreg_status.int_filter_interrupt        */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 242 */
#define ELB_WAINVF_CSR_INT_GROUPS_INT_RW_REG_INT_FILTER_INTERRUPT_MSB 0
#define ELB_WAINVF_CSR_INT_GROUPS_INT_RW_REG_INT_FILTER_INTERRUPT_LSB 0
#define ELB_WAINVF_CSR_INT_GROUPS_INT_RW_REG_INT_FILTER_INTERRUPT_WIDTH 1
#define ELB_WAINVF_CSR_INT_GROUPS_INT_RW_REG_INT_FILTER_INTERRUPT_READ_ACCESS 1
#define ELB_WAINVF_CSR_INT_GROUPS_INT_RW_REG_INT_FILTER_INTERRUPT_WRITE_ACCESS 0
#define ELB_WAINVF_CSR_INT_GROUPS_INT_RW_REG_INT_FILTER_INTERRUPT_FIELD_MASK 0x00000001
#define ELB_WAINVF_CSR_INT_GROUPS_INT_RW_REG_INT_FILTER_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define ELB_WAINVF_CSR_INT_GROUPS_INT_RW_REG_INT_FILTER_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define ELB_WAINVF_CSR_INT_GROUPS_INT_RW_REG_INT_FILTER_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: elb_wainvf_csr::int_filter                                  */
/* Group template: elb_wainvf_csr::intgrp                                  */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wainvf.gcsr, line: 74 */
#define ELB_WAINVF_CSR_INT_FILTER_SIZE 0x4
#define ELB_WAINVF_CSR_INT_FILTER_BYTE_SIZE 0x10
/* Register member: elb_wainvf_csr::intgrp.intreg                          */
/* Register type referenced: elb_wainvf_csr::int_filter::intreg            */
/* Register template referenced: elb_wainvf_csr::intreg                    */
#define ELB_WAINVF_CSR_INT_FILTER_INTREG_OFFSET 0x0
#define ELB_WAINVF_CSR_INT_FILTER_INTREG_BYTE_OFFSET 0x0
#define ELB_WAINVF_CSR_INT_FILTER_INTREG_READ_ACCESS 1
#define ELB_WAINVF_CSR_INT_FILTER_INTREG_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_INT_FILTER_INTREG_RESET_VALUE 0x00000000
#define ELB_WAINVF_CSR_INT_FILTER_INTREG_RESET_MASK 0xffffffff
#define ELB_WAINVF_CSR_INT_FILTER_INTREG_READ_MASK 0xffffffff
#define ELB_WAINVF_CSR_INT_FILTER_INTREG_WRITE_MASK 0x0000001f
/* Register member: elb_wainvf_csr::intgrp.int_test_set                    */
/* Register type referenced: elb_wainvf_csr::int_filter::int_test_set      */
/* Register template referenced: elb_wainvf_csr::intreg                    */
#define ELB_WAINVF_CSR_INT_FILTER_INT_TEST_SET_OFFSET 0x1
#define ELB_WAINVF_CSR_INT_FILTER_INT_TEST_SET_BYTE_OFFSET 0x4
#define ELB_WAINVF_CSR_INT_FILTER_INT_TEST_SET_READ_ACCESS 1
#define ELB_WAINVF_CSR_INT_FILTER_INT_TEST_SET_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_INT_FILTER_INT_TEST_SET_RESET_VALUE 0x00000000
#define ELB_WAINVF_CSR_INT_FILTER_INT_TEST_SET_RESET_MASK 0xffffffff
#define ELB_WAINVF_CSR_INT_FILTER_INT_TEST_SET_READ_MASK 0xffffffff
#define ELB_WAINVF_CSR_INT_FILTER_INT_TEST_SET_WRITE_MASK 0x0000001f
/* Register member: elb_wainvf_csr::intgrp.int_enable_set                  */
/* Register type referenced: elb_wainvf_csr::int_filter::int_enable_set    */
/* Register template referenced: elb_wainvf_csr::intreg_enable             */
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_SET_OFFSET 0x2
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_SET_READ_ACCESS 1
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_SET_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_SET_RESET_VALUE 0x0000001f
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_SET_READ_MASK 0xffffffff
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_SET_WRITE_MASK 0x0000001f
/* Register member: elb_wainvf_csr::intgrp.int_enable_clear                */
/* Register type referenced: elb_wainvf_csr::int_filter::int_enable_clear  */
/* Register template referenced: elb_wainvf_csr::intreg_enable             */
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_OFFSET 0x3
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_READ_ACCESS 1
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_RESET_VALUE 0x0000001f
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_WRITE_MASK 0x0000001f

/* Register type: elb_wainvf_csr::int_filter::intreg                       */
/* Register template: elb_wainvf_csr::intreg                               */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wainvf.gcsr, line: 10 */
/* Field member: elb_wainvf_csr::intreg.response_log_timeout_err_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 220 */
#define ELB_WAINVF_CSR_INT_FILTER_INTREG_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_MSB 4
#define ELB_WAINVF_CSR_INT_FILTER_INTREG_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_LSB 4
#define ELB_WAINVF_CSR_INT_FILTER_INTREG_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_WIDTH 1
#define ELB_WAINVF_CSR_INT_FILTER_INTREG_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_READ_ACCESS 1
#define ELB_WAINVF_CSR_INT_FILTER_INTREG_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_INT_FILTER_INTREG_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_RESET 0x0
#define ELB_WAINVF_CSR_INT_FILTER_INTREG_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_FIELD_MASK 0x00000010
#define ELB_WAINVF_CSR_INT_FILTER_INTREG_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_WAINVF_CSR_INT_FILTER_INTREG_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_WAINVF_CSR_INT_FILTER_INTREG_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_wainvf_csr::intreg.write_response_err_interrupt       */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 220 */
#define ELB_WAINVF_CSR_INT_FILTER_INTREG_WRITE_RESPONSE_ERR_INTERRUPT_MSB 3
#define ELB_WAINVF_CSR_INT_FILTER_INTREG_WRITE_RESPONSE_ERR_INTERRUPT_LSB 3
#define ELB_WAINVF_CSR_INT_FILTER_INTREG_WRITE_RESPONSE_ERR_INTERRUPT_WIDTH 1
#define ELB_WAINVF_CSR_INT_FILTER_INTREG_WRITE_RESPONSE_ERR_INTERRUPT_READ_ACCESS 1
#define ELB_WAINVF_CSR_INT_FILTER_INTREG_WRITE_RESPONSE_ERR_INTERRUPT_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_INT_FILTER_INTREG_WRITE_RESPONSE_ERR_INTERRUPT_RESET 0x0
#define ELB_WAINVF_CSR_INT_FILTER_INTREG_WRITE_RESPONSE_ERR_INTERRUPT_FIELD_MASK 0x00000008
#define ELB_WAINVF_CSR_INT_FILTER_INTREG_WRITE_RESPONSE_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_WAINVF_CSR_INT_FILTER_INTREG_WRITE_RESPONSE_ERR_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_WAINVF_CSR_INT_FILTER_INTREG_WRITE_RESPONSE_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_wainvf_csr::intreg.read_response_err_interrupt        */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 220 */
#define ELB_WAINVF_CSR_INT_FILTER_INTREG_READ_RESPONSE_ERR_INTERRUPT_MSB 2
#define ELB_WAINVF_CSR_INT_FILTER_INTREG_READ_RESPONSE_ERR_INTERRUPT_LSB 2
#define ELB_WAINVF_CSR_INT_FILTER_INTREG_READ_RESPONSE_ERR_INTERRUPT_WIDTH 1
#define ELB_WAINVF_CSR_INT_FILTER_INTREG_READ_RESPONSE_ERR_INTERRUPT_READ_ACCESS 1
#define ELB_WAINVF_CSR_INT_FILTER_INTREG_READ_RESPONSE_ERR_INTERRUPT_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_INT_FILTER_INTREG_READ_RESPONSE_ERR_INTERRUPT_RESET 0x0
#define ELB_WAINVF_CSR_INT_FILTER_INTREG_READ_RESPONSE_ERR_INTERRUPT_FIELD_MASK 0x00000004
#define ELB_WAINVF_CSR_INT_FILTER_INTREG_READ_RESPONSE_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_WAINVF_CSR_INT_FILTER_INTREG_READ_RESPONSE_ERR_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_WAINVF_CSR_INT_FILTER_INTREG_READ_RESPONSE_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_wainvf_csr::intreg.axi_freeze_interrupt               */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 220 */
#define ELB_WAINVF_CSR_INT_FILTER_INTREG_AXI_FREEZE_INTERRUPT_MSB 1
#define ELB_WAINVF_CSR_INT_FILTER_INTREG_AXI_FREEZE_INTERRUPT_LSB 1
#define ELB_WAINVF_CSR_INT_FILTER_INTREG_AXI_FREEZE_INTERRUPT_WIDTH 1
#define ELB_WAINVF_CSR_INT_FILTER_INTREG_AXI_FREEZE_INTERRUPT_READ_ACCESS 1
#define ELB_WAINVF_CSR_INT_FILTER_INTREG_AXI_FREEZE_INTERRUPT_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_INT_FILTER_INTREG_AXI_FREEZE_INTERRUPT_RESET 0x0
#define ELB_WAINVF_CSR_INT_FILTER_INTREG_AXI_FREEZE_INTERRUPT_FIELD_MASK 0x00000002
#define ELB_WAINVF_CSR_INT_FILTER_INTREG_AXI_FREEZE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_WAINVF_CSR_INT_FILTER_INTREG_AXI_FREEZE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_WAINVF_CSR_INT_FILTER_INTREG_AXI_FREEZE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_wainvf_csr::intreg.axi_int_filter_interrupt           */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 220 */
#define ELB_WAINVF_CSR_INT_FILTER_INTREG_AXI_INT_FILTER_INTERRUPT_MSB 0
#define ELB_WAINVF_CSR_INT_FILTER_INTREG_AXI_INT_FILTER_INTERRUPT_LSB 0
#define ELB_WAINVF_CSR_INT_FILTER_INTREG_AXI_INT_FILTER_INTERRUPT_WIDTH 1
#define ELB_WAINVF_CSR_INT_FILTER_INTREG_AXI_INT_FILTER_INTERRUPT_READ_ACCESS 1
#define ELB_WAINVF_CSR_INT_FILTER_INTREG_AXI_INT_FILTER_INTERRUPT_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_INT_FILTER_INTREG_AXI_INT_FILTER_INTERRUPT_RESET 0x0
#define ELB_WAINVF_CSR_INT_FILTER_INTREG_AXI_INT_FILTER_INTERRUPT_FIELD_MASK 0x00000001
#define ELB_WAINVF_CSR_INT_FILTER_INTREG_AXI_INT_FILTER_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define ELB_WAINVF_CSR_INT_FILTER_INTREG_AXI_INT_FILTER_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define ELB_WAINVF_CSR_INT_FILTER_INTREG_AXI_INT_FILTER_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_wainvf_csr::int_filter::int_test_set                 */
/* Register template: elb_wainvf_csr::intreg                               */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wainvf.gcsr, line: 10 */
/* Field member: elb_wainvf_csr::intreg.response_log_timeout_err_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 220 */
#define ELB_WAINVF_CSR_INT_FILTER_INT_TEST_SET_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_MSB 4
#define ELB_WAINVF_CSR_INT_FILTER_INT_TEST_SET_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_LSB 4
#define ELB_WAINVF_CSR_INT_FILTER_INT_TEST_SET_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_WIDTH 1
#define ELB_WAINVF_CSR_INT_FILTER_INT_TEST_SET_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_READ_ACCESS 1
#define ELB_WAINVF_CSR_INT_FILTER_INT_TEST_SET_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_INT_FILTER_INT_TEST_SET_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_RESET 0x0
#define ELB_WAINVF_CSR_INT_FILTER_INT_TEST_SET_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_FIELD_MASK 0x00000010
#define ELB_WAINVF_CSR_INT_FILTER_INT_TEST_SET_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_WAINVF_CSR_INT_FILTER_INT_TEST_SET_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_WAINVF_CSR_INT_FILTER_INT_TEST_SET_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_wainvf_csr::intreg.write_response_err_interrupt       */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 220 */
#define ELB_WAINVF_CSR_INT_FILTER_INT_TEST_SET_WRITE_RESPONSE_ERR_INTERRUPT_MSB 3
#define ELB_WAINVF_CSR_INT_FILTER_INT_TEST_SET_WRITE_RESPONSE_ERR_INTERRUPT_LSB 3
#define ELB_WAINVF_CSR_INT_FILTER_INT_TEST_SET_WRITE_RESPONSE_ERR_INTERRUPT_WIDTH 1
#define ELB_WAINVF_CSR_INT_FILTER_INT_TEST_SET_WRITE_RESPONSE_ERR_INTERRUPT_READ_ACCESS 1
#define ELB_WAINVF_CSR_INT_FILTER_INT_TEST_SET_WRITE_RESPONSE_ERR_INTERRUPT_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_INT_FILTER_INT_TEST_SET_WRITE_RESPONSE_ERR_INTERRUPT_RESET 0x0
#define ELB_WAINVF_CSR_INT_FILTER_INT_TEST_SET_WRITE_RESPONSE_ERR_INTERRUPT_FIELD_MASK 0x00000008
#define ELB_WAINVF_CSR_INT_FILTER_INT_TEST_SET_WRITE_RESPONSE_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_WAINVF_CSR_INT_FILTER_INT_TEST_SET_WRITE_RESPONSE_ERR_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_WAINVF_CSR_INT_FILTER_INT_TEST_SET_WRITE_RESPONSE_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_wainvf_csr::intreg.read_response_err_interrupt        */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 220 */
#define ELB_WAINVF_CSR_INT_FILTER_INT_TEST_SET_READ_RESPONSE_ERR_INTERRUPT_MSB 2
#define ELB_WAINVF_CSR_INT_FILTER_INT_TEST_SET_READ_RESPONSE_ERR_INTERRUPT_LSB 2
#define ELB_WAINVF_CSR_INT_FILTER_INT_TEST_SET_READ_RESPONSE_ERR_INTERRUPT_WIDTH 1
#define ELB_WAINVF_CSR_INT_FILTER_INT_TEST_SET_READ_RESPONSE_ERR_INTERRUPT_READ_ACCESS 1
#define ELB_WAINVF_CSR_INT_FILTER_INT_TEST_SET_READ_RESPONSE_ERR_INTERRUPT_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_INT_FILTER_INT_TEST_SET_READ_RESPONSE_ERR_INTERRUPT_RESET 0x0
#define ELB_WAINVF_CSR_INT_FILTER_INT_TEST_SET_READ_RESPONSE_ERR_INTERRUPT_FIELD_MASK 0x00000004
#define ELB_WAINVF_CSR_INT_FILTER_INT_TEST_SET_READ_RESPONSE_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_WAINVF_CSR_INT_FILTER_INT_TEST_SET_READ_RESPONSE_ERR_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_WAINVF_CSR_INT_FILTER_INT_TEST_SET_READ_RESPONSE_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_wainvf_csr::intreg.axi_freeze_interrupt               */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 220 */
#define ELB_WAINVF_CSR_INT_FILTER_INT_TEST_SET_AXI_FREEZE_INTERRUPT_MSB 1
#define ELB_WAINVF_CSR_INT_FILTER_INT_TEST_SET_AXI_FREEZE_INTERRUPT_LSB 1
#define ELB_WAINVF_CSR_INT_FILTER_INT_TEST_SET_AXI_FREEZE_INTERRUPT_WIDTH 1
#define ELB_WAINVF_CSR_INT_FILTER_INT_TEST_SET_AXI_FREEZE_INTERRUPT_READ_ACCESS 1
#define ELB_WAINVF_CSR_INT_FILTER_INT_TEST_SET_AXI_FREEZE_INTERRUPT_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_INT_FILTER_INT_TEST_SET_AXI_FREEZE_INTERRUPT_RESET 0x0
#define ELB_WAINVF_CSR_INT_FILTER_INT_TEST_SET_AXI_FREEZE_INTERRUPT_FIELD_MASK 0x00000002
#define ELB_WAINVF_CSR_INT_FILTER_INT_TEST_SET_AXI_FREEZE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_WAINVF_CSR_INT_FILTER_INT_TEST_SET_AXI_FREEZE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_WAINVF_CSR_INT_FILTER_INT_TEST_SET_AXI_FREEZE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_wainvf_csr::intreg.axi_int_filter_interrupt           */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 220 */
#define ELB_WAINVF_CSR_INT_FILTER_INT_TEST_SET_AXI_INT_FILTER_INTERRUPT_MSB 0
#define ELB_WAINVF_CSR_INT_FILTER_INT_TEST_SET_AXI_INT_FILTER_INTERRUPT_LSB 0
#define ELB_WAINVF_CSR_INT_FILTER_INT_TEST_SET_AXI_INT_FILTER_INTERRUPT_WIDTH 1
#define ELB_WAINVF_CSR_INT_FILTER_INT_TEST_SET_AXI_INT_FILTER_INTERRUPT_READ_ACCESS 1
#define ELB_WAINVF_CSR_INT_FILTER_INT_TEST_SET_AXI_INT_FILTER_INTERRUPT_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_INT_FILTER_INT_TEST_SET_AXI_INT_FILTER_INTERRUPT_RESET 0x0
#define ELB_WAINVF_CSR_INT_FILTER_INT_TEST_SET_AXI_INT_FILTER_INTERRUPT_FIELD_MASK 0x00000001
#define ELB_WAINVF_CSR_INT_FILTER_INT_TEST_SET_AXI_INT_FILTER_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define ELB_WAINVF_CSR_INT_FILTER_INT_TEST_SET_AXI_INT_FILTER_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define ELB_WAINVF_CSR_INT_FILTER_INT_TEST_SET_AXI_INT_FILTER_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_wainvf_csr::int_filter::int_enable_set               */
/* Register template: elb_wainvf_csr::intreg_enable                        */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wainvf.gcsr, line: 33 */
/* Field member: elb_wainvf_csr::intreg_enable.response_log_timeout_err_enable */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_SET_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_MSB 4
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_SET_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_LSB 4
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_SET_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_WIDTH 1
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_SET_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_READ_ACCESS 1
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_SET_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_SET_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_RESET 0x1
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_SET_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_FIELD_MASK 0x00000010
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_SET_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_SET_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_SET_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_wainvf_csr::intreg_enable.write_response_err_enable   */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_SET_WRITE_RESPONSE_ERR_ENABLE_MSB 3
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_SET_WRITE_RESPONSE_ERR_ENABLE_LSB 3
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_SET_WRITE_RESPONSE_ERR_ENABLE_WIDTH 1
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_SET_WRITE_RESPONSE_ERR_ENABLE_READ_ACCESS 1
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_SET_WRITE_RESPONSE_ERR_ENABLE_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_SET_WRITE_RESPONSE_ERR_ENABLE_RESET 0x1
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_SET_WRITE_RESPONSE_ERR_ENABLE_FIELD_MASK 0x00000008
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_SET_WRITE_RESPONSE_ERR_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_SET_WRITE_RESPONSE_ERR_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_SET_WRITE_RESPONSE_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_wainvf_csr::intreg_enable.read_response_err_enable    */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_SET_READ_RESPONSE_ERR_ENABLE_MSB 2
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_SET_READ_RESPONSE_ERR_ENABLE_LSB 2
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_SET_READ_RESPONSE_ERR_ENABLE_WIDTH 1
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_SET_READ_RESPONSE_ERR_ENABLE_READ_ACCESS 1
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_SET_READ_RESPONSE_ERR_ENABLE_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_SET_READ_RESPONSE_ERR_ENABLE_RESET 0x1
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_SET_READ_RESPONSE_ERR_ENABLE_FIELD_MASK 0x00000004
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_SET_READ_RESPONSE_ERR_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_SET_READ_RESPONSE_ERR_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_SET_READ_RESPONSE_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_wainvf_csr::intreg_enable.axi_freeze_enable           */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_SET_AXI_FREEZE_ENABLE_MSB 1
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_SET_AXI_FREEZE_ENABLE_LSB 1
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_SET_AXI_FREEZE_ENABLE_WIDTH 1
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_SET_AXI_FREEZE_ENABLE_READ_ACCESS 1
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_SET_AXI_FREEZE_ENABLE_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_SET_AXI_FREEZE_ENABLE_RESET 0x1
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_SET_AXI_FREEZE_ENABLE_FIELD_MASK 0x00000002
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_SET_AXI_FREEZE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_SET_AXI_FREEZE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_SET_AXI_FREEZE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_wainvf_csr::intreg_enable.axi_int_filter_enable       */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_SET_AXI_INT_FILTER_ENABLE_MSB 0
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_SET_AXI_INT_FILTER_ENABLE_LSB 0
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_SET_AXI_INT_FILTER_ENABLE_WIDTH 1
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_SET_AXI_INT_FILTER_ENABLE_READ_ACCESS 1
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_SET_AXI_INT_FILTER_ENABLE_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_SET_AXI_INT_FILTER_ENABLE_RESET 0x1
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_SET_AXI_INT_FILTER_ENABLE_FIELD_MASK 0x00000001
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_SET_AXI_INT_FILTER_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_SET_AXI_INT_FILTER_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_SET_AXI_INT_FILTER_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_wainvf_csr::int_filter::int_enable_clear             */
/* Register template: elb_wainvf_csr::intreg_enable                        */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wainvf.gcsr, line: 33 */
/* Field member: elb_wainvf_csr::intreg_enable.response_log_timeout_err_enable */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_MSB 4
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_LSB 4
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_WIDTH 1
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_READ_ACCESS 1
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_RESET 0x1
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_FIELD_MASK 0x00000010
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_wainvf_csr::intreg_enable.write_response_err_enable   */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_WRITE_RESPONSE_ERR_ENABLE_MSB 3
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_WRITE_RESPONSE_ERR_ENABLE_LSB 3
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_WRITE_RESPONSE_ERR_ENABLE_WIDTH 1
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_WRITE_RESPONSE_ERR_ENABLE_READ_ACCESS 1
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_WRITE_RESPONSE_ERR_ENABLE_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_WRITE_RESPONSE_ERR_ENABLE_RESET 0x1
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_WRITE_RESPONSE_ERR_ENABLE_FIELD_MASK 0x00000008
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_WRITE_RESPONSE_ERR_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_WRITE_RESPONSE_ERR_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_WRITE_RESPONSE_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_wainvf_csr::intreg_enable.read_response_err_enable    */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_READ_RESPONSE_ERR_ENABLE_MSB 2
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_READ_RESPONSE_ERR_ENABLE_LSB 2
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_READ_RESPONSE_ERR_ENABLE_WIDTH 1
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_READ_RESPONSE_ERR_ENABLE_READ_ACCESS 1
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_READ_RESPONSE_ERR_ENABLE_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_READ_RESPONSE_ERR_ENABLE_RESET 0x1
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_READ_RESPONSE_ERR_ENABLE_FIELD_MASK 0x00000004
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_READ_RESPONSE_ERR_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_READ_RESPONSE_ERR_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_READ_RESPONSE_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_wainvf_csr::intreg_enable.axi_freeze_enable           */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_FREEZE_ENABLE_MSB 1
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_FREEZE_ENABLE_LSB 1
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_FREEZE_ENABLE_WIDTH 1
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_FREEZE_ENABLE_READ_ACCESS 1
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_FREEZE_ENABLE_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_FREEZE_ENABLE_RESET 0x1
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_FREEZE_ENABLE_FIELD_MASK 0x00000002
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_FREEZE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_FREEZE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_FREEZE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_wainvf_csr::intreg_enable.axi_int_filter_enable       */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_INT_FILTER_ENABLE_MSB 0
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_INT_FILTER_ENABLE_LSB 0
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_INT_FILTER_ENABLE_WIDTH 1
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_INT_FILTER_ENABLE_READ_ACCESS 1
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_INT_FILTER_ENABLE_WRITE_ACCESS 1
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_INT_FILTER_ENABLE_RESET 0x1
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_INT_FILTER_ENABLE_FIELD_MASK 0x00000001
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_INT_FILTER_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_INT_FILTER_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_WAINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_INT_FILTER_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* ####################################################################### */
/*        TYPE DEFINITIONS                                                 */
/* ####################################################################### */
#ifndef __ASSEMBLY__

/* Typedef for Wide Register: elb_wa_csr::dhs_host_doorbell::entry         */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 141 */
typedef struct {
   volatile uint32_t entry_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_2; /**< Offset 0x4 (R/W) */
} Elb_wa_csr_dhs_host_doorbell_entry, *PTR_Elb_wa_csr_dhs_host_doorbell_entry;

/* Typedef for Wide Memory: elb_wa_csr::dhs_host_doorbell                  */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 132 */
typedef struct {
   volatile Elb_wa_csr_dhs_host_doorbell_entry entry[0x80000]; /**< Offset 0x0 (R/W) */
} Elb_wa_csr_dhs_host_doorbell, *PTR_Elb_wa_csr_dhs_host_doorbell;

/* Typedef for Wide Register: elb_wa_csr::dhs_local_doorbell::entry        */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 158 */
typedef struct {
   volatile uint32_t entry_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_2; /**< Offset 0x4 (R/W) */
} Elb_wa_csr_dhs_local_doorbell_entry, *PTR_Elb_wa_csr_dhs_local_doorbell_entry;

/* Typedef for Wide Memory: elb_wa_csr::dhs_local_doorbell                 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 150 */
typedef struct {
   volatile Elb_wa_csr_dhs_local_doorbell_entry entry[0x80000]; /**< Offset 0x0 (R/W) */
} Elb_wa_csr_dhs_local_doorbell, *PTR_Elb_wa_csr_dhs_local_doorbell;

/* Typedef for Memory: elb_wa_csr::dhs_32b_doorbell                        */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 167 */
typedef struct {
   volatile uint32_t entry[0x80000]; /**< Offset 0x0 (R/W) */
} Elb_wa_csr_dhs_32b_doorbell, *PTR_Elb_wa_csr_dhs_32b_doorbell;

/* Typedef for Wide Register: elb_wa_csr::dhs_page4k_remap_db::entry       */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 189 */
typedef struct {
   volatile uint32_t entry_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_2; /**< Offset 0x4 (R/W) */
} Elb_wa_csr_dhs_page4k_remap_db_entry,
  *PTR_Elb_wa_csr_dhs_page4k_remap_db_entry;

/* Typedef for Wide Memory: elb_wa_csr::dhs_page4k_remap_db                */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 181 */
typedef struct {
   volatile Elb_wa_csr_dhs_page4k_remap_db_entry entry[0x100000]; /**< Offset 0x0 (R/W) */
} Elb_wa_csr_dhs_page4k_remap_db, *PTR_Elb_wa_csr_dhs_page4k_remap_db;

/* Typedef for Wide Register: elb_wa_csr::dhs_page4k_remap_tbl::entry      */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 206 */
typedef struct {
   volatile uint32_t entry_0_4; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_4; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_4; /**< Offset 0x8 (R/W) */
   uint32_t entry_3_4; /**< Offset 0xc (R/W) */
} Elb_wa_csr_dhs_page4k_remap_tbl_entry,
  *PTR_Elb_wa_csr_dhs_page4k_remap_tbl_entry;

/* Typedef for Wide Memory: elb_wa_csr::dhs_page4k_remap_tbl               */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 198 */
typedef struct {
   volatile Elb_wa_csr_dhs_page4k_remap_tbl_entry entry[0x800]; /**< Offset 0x0 (R/W) */
} Elb_wa_csr_dhs_page4k_remap_tbl, *PTR_Elb_wa_csr_dhs_page4k_remap_tbl;

/* Typedef for Wide Register: elb_wa_csr::cnt_wa_host_doorbells            */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 302 */
typedef struct {
   volatile uint32_t cnt_wa_host_doorbells_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_wa_host_doorbells_1_2; /**< Offset 0x4 (R/W) */
} Elb_wa_csr_cnt_wa_host_doorbells, *PTR_Elb_wa_csr_cnt_wa_host_doorbells;

/* Typedef for Wide Register: elb_wa_csr::cnt_wa_local_doorbells           */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 308 */
typedef struct {
   volatile uint32_t cnt_wa_local_doorbells_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_wa_local_doorbells_1_2; /**< Offset 0x4 (R/W) */
} Elb_wa_csr_cnt_wa_local_doorbells, *PTR_Elb_wa_csr_cnt_wa_local_doorbells;

/* Typedef for Wide Register: elb_wa_csr::cnt_wa_32b_doorbells             */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 314 */
typedef struct {
   volatile uint32_t cnt_wa_32b_doorbells_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_wa_32b_doorbells_1_2; /**< Offset 0x4 (R/W) */
} Elb_wa_csr_cnt_wa_32b_doorbells, *PTR_Elb_wa_csr_cnt_wa_32b_doorbells;

/* Typedef for Wide Register: elb_wa_csr::cnt_wa_timer_doorbells           */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 320 */
typedef struct {
   volatile uint32_t cnt_wa_timer_doorbells_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_wa_timer_doorbells_1_2; /**< Offset 0x4 (R/W) */
} Elb_wa_csr_cnt_wa_timer_doorbells, *PTR_Elb_wa_csr_cnt_wa_timer_doorbells;

/* Typedef for Wide Register: elb_wa_csr::cnt_wa_arm4k_doorbells           */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 326 */
typedef struct {
   volatile uint32_t cnt_wa_arm4k_doorbells_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_wa_arm4k_doorbells_1_2; /**< Offset 0x4 (R/W) */
} Elb_wa_csr_cnt_wa_arm4k_doorbells, *PTR_Elb_wa_csr_cnt_wa_arm4k_doorbells;

/* Typedef for Wide Register: elb_wa_csr::cnt_wa_expr_doorbells            */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 332 */
typedef struct {
   volatile uint32_t cnt_wa_expr_doorbells_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_wa_expr_doorbells_1_2; /**< Offset 0x4 (R/W) */
} Elb_wa_csr_cnt_wa_expr_doorbells, *PTR_Elb_wa_csr_cnt_wa_expr_doorbells;

/* Typedef for Wide Register: elb_wa_csr::cnt_wa_wqe_db_doorbells          */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 338 */
typedef struct {
   volatile uint32_t cnt_wa_wqe_db_doorbells_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_wa_wqe_db_doorbells_1_2; /**< Offset 0x4 (R/W) */
} Elb_wa_csr_cnt_wa_wqe_db_doorbells, *PTR_Elb_wa_csr_cnt_wa_wqe_db_doorbells;

/* Typedef for Wide Register: elb_wa_csr::cnt_wa_wqe_data_wr               */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 344 */
typedef struct {
   volatile uint32_t cnt_wa_wqe_data_wr_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_wa_wqe_data_wr_1_2; /**< Offset 0x4 (R/W) */
} Elb_wa_csr_cnt_wa_wqe_data_wr, *PTR_Elb_wa_csr_cnt_wa_wqe_data_wr;

/* Typedef for Wide Register: elb_wa_csr::cnt_wa_sched_out                 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 351 */
typedef struct {
   volatile uint32_t cnt_wa_sched_out_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_wa_sched_out_1_2; /**< Offset 0x4 (R/W) */
} Elb_wa_csr_cnt_wa_sched_out, *PTR_Elb_wa_csr_cnt_wa_sched_out;

/* Typedef for Wide Register: elb_wa_csr::dhs_doorbell_err_activity_log::entry */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 366 */
typedef struct {
   volatile uint32_t entry_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_2; /**< Offset 0x4 (R/W) */
} Elb_wa_csr_dhs_doorbell_err_activity_log_entry,
  *PTR_Elb_wa_csr_dhs_doorbell_err_activity_log_entry;

/* Typedef for Wide Memory: elb_wa_csr::dhs_doorbell_err_activity_log      */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 358 */
typedef struct {
   volatile Elb_wa_csr_dhs_doorbell_err_activity_log_entry entry[0x10]; /**< Offset 0x0 (R/W) */
} Elb_wa_csr_dhs_doorbell_err_activity_log,
  *PTR_Elb_wa_csr_dhs_doorbell_err_activity_log;

/* Typedef for Wide Register: elb_wa_csr::cfg_wqe_bypass_embed_doorbell    */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 430 */
typedef struct {
   volatile uint32_t cfg_wqe_bypass_embed_doorbell_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_wqe_bypass_embed_doorbell_1_2; /**< Offset 0x4 (R/W) */
} Elb_wa_csr_cfg_wqe_bypass_embed_doorbell,
  *PTR_Elb_wa_csr_cfg_wqe_bypass_embed_doorbell;

/* Typedef for Wide Register: elb_wa_csr::cnt_doorbell_axi_wqe_payload_wr  */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 514 */
typedef struct {
   volatile uint32_t cnt_doorbell_axi_wqe_payload_wr_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_doorbell_axi_wqe_payload_wr_1_2; /**< Offset 0x4 (R/W) */
} Elb_wa_csr_cnt_doorbell_axi_wqe_payload_wr,
  *PTR_Elb_wa_csr_cnt_doorbell_axi_wqe_payload_wr;

/* Typedef for Wide Register: elb_wa_csr::cnt_doorbell_rdlat_accum         */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 533 */
typedef struct {
   volatile uint32_t cnt_doorbell_rdlat_accum_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_doorbell_rdlat_accum_1_2; /**< Offset 0x4 (R/W) */
} Elb_wa_csr_cnt_doorbell_rdlat_accum, *PTR_Elb_wa_csr_cnt_doorbell_rdlat_accum;

/* Typedef for Wide Register: elb_wa_csr::cnt_doorbell_wrlat_accum         */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 551 */
typedef struct {
   volatile uint32_t cnt_doorbell_wrlat_accum_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_doorbell_wrlat_accum_1_2; /**< Offset 0x4 (R/W) */
} Elb_wa_csr_cnt_doorbell_wrlat_accum, *PTR_Elb_wa_csr_cnt_doorbell_wrlat_accum;

/* Typedef for Wide Register: elb_wa_csr::cnt_doorbell_wqelat_accum        */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 569 */
typedef struct {
   volatile uint32_t cnt_doorbell_wqelat_accum_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_doorbell_wqelat_accum_1_2; /**< Offset 0x4 (R/W) */
} Elb_wa_csr_cnt_doorbell_wqelat_accum,
  *PTR_Elb_wa_csr_cnt_doorbell_wqelat_accum;

/* Typedef for Group: elb_wa_csr::int_groups                               */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 582 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R) */
   volatile uint32_t int_enable_rw_reg; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_rw_reg; /**< Offset 0x8 (R) */
   uint8_t _pad0[0x4];
} Elb_wa_csr_int_groups, *PTR_Elb_wa_csr_int_groups;

/* Typedef for Group: elb_wa_csr::int_db                                   */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 583 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Elb_wa_csr_int_db, *PTR_Elb_wa_csr_int_db;

/* Typedef for Group: elb_wa_csr::int_invf                                 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 584 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Elb_wa_csr_int_invf, *PTR_Elb_wa_csr_int_invf;

/* Typedef for Wide Register: elb_wa_csr::dhs_lif_qstate_map::entry        */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 594 */
typedef struct {
   volatile uint32_t entry_0_8; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_8; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_8; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_8; /**< Offset 0xc (R/W) */
   volatile uint32_t entry_4_8; /**< Offset 0x10 (R/W) */
   uint32_t entry_5_8; /**< Offset 0x14 (R/W) */
   uint32_t entry_6_8; /**< Offset 0x18 (R/W) */
   uint32_t entry_7_8; /**< Offset 0x1c (R/W) */
} Elb_wa_csr_dhs_lif_qstate_map_entry, *PTR_Elb_wa_csr_dhs_lif_qstate_map_entry;

/* Typedef for Wide Memory: elb_wa_csr::dhs_lif_qstate_map                 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 586 */
typedef struct {
   volatile Elb_wa_csr_dhs_lif_qstate_map_entry entry[0x800]; /**< Offset 0x0 (R/W) */
} Elb_wa_csr_dhs_lif_qstate_map, *PTR_Elb_wa_csr_dhs_lif_qstate_map;

/* Typedef for Group: elb_wa_csr::int_lif_qstate_map                       */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 647 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Elb_wa_csr_int_lif_qstate_map, *PTR_Elb_wa_csr_int_lif_qstate_map;

/* Typedef for Memory: elb_wainvf_csr::filter_addr_lo                      */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 1 */
typedef struct {
   volatile uint32_t data[0x40]; /**< Offset 0x0 (R/W) */
} Elb_wainvf_csr_filter_addr_lo, *PTR_Elb_wainvf_csr_filter_addr_lo;

/* Typedef for Memory: elb_wainvf_csr::filter_addr_hi                      */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 16 */
typedef struct {
   volatile uint32_t data[0x40]; /**< Offset 0x0 (R/W) */
} Elb_wainvf_csr_filter_addr_hi, *PTR_Elb_wainvf_csr_filter_addr_hi;

/* Typedef for Memory: elb_wainvf_csr::filter_addr_host                    */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 31 */
typedef struct {
   struct {
      volatile uint8_t data;
      uint8_t _pad[0x3];
   } data_t[0x40]; /**< Offset 0x0 (R/W) */
} Elb_wainvf_csr_filter_addr_host, *PTR_Elb_wainvf_csr_filter_addr_host;

/* Typedef for Memory: elb_wainvf_csr::filter_addr_pic                     */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 51 */
typedef struct {
   struct {
      volatile uint8_t data;
      uint8_t _pad[0x3];
   } data_t[0x40]; /**< Offset 0x0 (R/W) */
} Elb_wainvf_csr_filter_addr_pic, *PTR_Elb_wainvf_csr_filter_addr_pic;

/* Typedef for Memory: elb_wainvf_csr::filter_addr_lif                     */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 71 */
typedef struct {
   volatile uint32_t data[0x40]; /**< Offset 0x0 (R/W) */
} Elb_wainvf_csr_filter_addr_lif, *PTR_Elb_wainvf_csr_filter_addr_lif;

/* Typedef for Memory: elb_wainvf_csr::filter_src                          */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 91 */
typedef struct {
   volatile uint32_t data[0x40]; /**< Offset 0x0 (R/W) */
} Elb_wainvf_csr_filter_src, *PTR_Elb_wainvf_csr_filter_src;

/* Typedef for Memory: elb_wainvf_csr::filter_axi_prot                     */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 111 */
typedef struct {
   volatile uint32_t data[0x40]; /**< Offset 0x0 (R/W) */
} Elb_wainvf_csr_filter_axi_prot, *PTR_Elb_wainvf_csr_filter_axi_prot;

/* Typedef for Memory: elb_wainvf_csr::filter_axi_cache                    */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 144 */
typedef struct {
   volatile uint32_t data[0x40]; /**< Offset 0x0 (R/W) */
} Elb_wainvf_csr_filter_axi_cache, *PTR_Elb_wainvf_csr_filter_axi_cache;

/* Typedef for Memory: elb_wainvf_csr::filter_acp                          */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 177 */
typedef struct {
   struct {
      volatile uint16_t data;
      uint8_t _pad[0x2];
   } data_t[0x40]; /**< Offset 0x0 (R/W) */
} Elb_wainvf_csr_filter_acp, *PTR_Elb_wainvf_csr_filter_acp;

/* Typedef for Memory: elb_wainvf_csr::filter_addr_ctl                     */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 197 */
typedef struct {
   struct {
      volatile uint16_t value;
      uint8_t _pad[0x2];
   } value_t[0x40]; /**< Offset 0x0 (R/W) */
} Elb_wainvf_csr_filter_addr_ctl, *PTR_Elb_wainvf_csr_filter_addr_ctl;

/* Typedef for Memory: elb_wainvf_csr::filter_hit_count                    */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 240 */
typedef struct {
   volatile uint32_t value[0x40]; /**< Offset 0x0 (R/W) */
} Elb_wainvf_csr_filter_hit_count, *PTR_Elb_wainvf_csr_filter_hit_count;

/* Typedef for Wide Register: elb_wainvf_csr::STA_freeze                   */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 325 */
typedef struct {
   volatile uint32_t STA_freeze_0_3; /**< Offset 0x0 (R) */
   volatile uint32_t STA_freeze_1_3; /**< Offset 0x4 (R) */
   volatile uint32_t STA_freeze_2_3; /**< Offset 0x8 (R) */
   uint8_t _pad0[0x4];
} Elb_wainvf_csr_STA_freeze, *PTR_Elb_wainvf_csr_STA_freeze;

/* Typedef for Wide Register: elb_wainvf_csr::STA_interrupt                */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 335 */
typedef struct {
   volatile uint32_t STA_interrupt_0_3; /**< Offset 0x0 (R) */
   volatile uint32_t STA_interrupt_1_3; /**< Offset 0x4 (R) */
   volatile uint32_t STA_interrupt_2_3; /**< Offset 0x8 (R) */
   uint8_t _pad0[0x4];
} Elb_wainvf_csr_STA_interrupt, *PTR_Elb_wainvf_csr_STA_interrupt;

/* Typedef for Wide Register: elb_wainvf_csr::filter_trace                 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 344 */
typedef struct {
   volatile uint32_t filter_trace_0_3; /**< Offset 0x0 (R/W) */
   volatile uint32_t filter_trace_1_3; /**< Offset 0x4 (R/W) */
   volatile uint32_t filter_trace_2_3; /**< Offset 0x8 (R/W) */
   uint8_t _pad0[0x4];
} Elb_wainvf_csr_filter_trace, *PTR_Elb_wainvf_csr_filter_trace;

/* Typedef for Group: elb_wainvf_csr::int_groups                           */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 393 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R) */
   volatile uint32_t int_enable_rw_reg; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_rw_reg; /**< Offset 0x8 (R) */
   uint8_t _pad0[0x4];
} Elb_wainvf_csr_int_groups, *PTR_Elb_wainvf_csr_int_groups;

/* Typedef for Group: elb_wainvf_csr::int_filter                           */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 394 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Elb_wainvf_csr_int_filter, *PTR_Elb_wainvf_csr_int_filter;

/* Typedef for Addressmap: elb_wainvf_csr                                  */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wainvf.gcsr, line: 130 */
typedef struct {
   Elb_wainvf_csr_filter_addr_lo filter_addr_lo; /**< Offset 0x0 (R/W) */
   Elb_wainvf_csr_filter_addr_hi filter_addr_hi; /**< Offset 0x100 (R/W) */
   Elb_wainvf_csr_filter_addr_host filter_addr_host; /**< Offset 0x200 (R/W) */
   Elb_wainvf_csr_filter_addr_pic filter_addr_pic; /**< Offset 0x300 (R/W) */
   Elb_wainvf_csr_filter_addr_lif filter_addr_lif; /**< Offset 0x400 (R/W) */
   Elb_wainvf_csr_filter_src filter_src; /**< Offset 0x500 (R/W) */
   Elb_wainvf_csr_filter_axi_prot filter_axi_prot; /**< Offset 0x600 (R/W) */
   Elb_wainvf_csr_filter_axi_cache filter_axi_cache; /**< Offset 0x700 (R/W) */
   Elb_wainvf_csr_filter_acp filter_acp; /**< Offset 0x800 (R/W) */
   Elb_wainvf_csr_filter_addr_ctl filter_addr_ctl; /**< Offset 0x900 (R/W) */
   volatile uint32_t filter_freeze_ctl; /**< Offset 0xa00 (R/W) */
   uint8_t _pad0[0xfc];
   Elb_wainvf_csr_filter_hit_count filter_hit_count; /**< Offset 0xb00 (R/W) */
   volatile uint32_t CNT_read_deny; /**< Offset 0xc00 (R/W) */
   volatile uint32_t CNT_write_deny; /**< Offset 0xc04 (R/W) */
   volatile uint32_t CFG_clear_filter; /**< Offset 0xc08 (R/W) */
   volatile uint32_t STA_write_deny; /**< Offset 0xc0c (R) */
   volatile uint32_t STA_read_deny; /**< Offset 0xc10 (R) */
   volatile uint32_t STA_reads; /**< Offset 0xc14 (R) */
   volatile uint32_t STA_writes; /**< Offset 0xc18 (R) */
   uint8_t _pad1[0x4];
   volatile Elb_wainvf_csr_STA_freeze STA_freeze; /**< Offset 0xc20 (R) */
   volatile Elb_wainvf_csr_STA_interrupt STA_interrupt; /**< Offset 0xc30 (R) */
   volatile Elb_wainvf_csr_filter_trace filter_trace; /**< Offset 0xc40 (R/W) */
   volatile uint32_t filter_timeout; /**< Offset 0xc50 (R/W) */
   volatile uint32_t csr_intr; /**< Offset 0xc54 (R/W) */
   uint8_t _pad2[0x8];
   Elb_wainvf_csr_int_groups int_groups; /**< Offset 0xc60 (R/W) */
   Elb_wainvf_csr_int_filter int_filter; /**< Offset 0xc70 (R/W) */
   uint8_t _pad3[0x380];
} Elb_wainvf_csr, *PTR_Elb_wainvf_csr;

/* Typedef for Addressmap: elb_wa_csr                                      */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/wa.gcsr, line: 653 */
typedef struct {
   volatile uint32_t base; /**< Offset 0x0 (R/W) */
   volatile uint32_t rdintr; /**< Offset 0x4 (R/W) */
   uint8_t _pad0[0x3ffff8];
   Elb_wa_csr_dhs_host_doorbell dhs_host_doorbell; /**< Offset 0x400000 (R/W) */
   Elb_wa_csr_dhs_local_doorbell dhs_local_doorbell; /**< Offset 0x800000 (R/W) */
   Elb_wa_csr_dhs_32b_doorbell dhs_32b_doorbell; /**< Offset 0xc00000 (R/W) */
   uint8_t _pad1[0x200000];
   Elb_wa_csr_dhs_page4k_remap_db dhs_page4k_remap_db; /**< Offset 0x1000000 (R/W) */
   Elb_wa_csr_dhs_page4k_remap_tbl dhs_page4k_remap_tbl; /**< Offset 0x1800000 (R/W) */
   volatile uint32_t cfg_wa_axi; /**< Offset 0x1808000 (R/W) */
   volatile uint32_t cfg_wa_sched_hint; /**< Offset 0x1808004 (R/W) */
   volatile uint32_t cfg_wa_merge; /**< Offset 0x1808008 (R/W) */
   volatile uint32_t sta_wa_axi; /**< Offset 0x180800c (R) */
   volatile uint32_t sat_wa_host_access_err; /**< Offset 0x1808010 (R/W) */
   volatile uint32_t sat_wa_ring_access_err; /**< Offset 0x1808014 (R/W) */
   volatile uint32_t sat_wa_qaddr_cam_conflict; /**< Offset 0x1808018 (R/W) */
   volatile uint32_t sat_wa_merged_inflight; /**< Offset 0x180801c (R/W) */
   volatile uint32_t sat_wa_merged_pre_axi_read; /**< Offset 0x1808020 (R/W) */
   volatile uint32_t sat_wa_qid_overflow; /**< Offset 0x1808024 (R/W) */
   volatile uint32_t sat_wa_pid_chkfail; /**< Offset 0x1808028 (R/W) */
   volatile uint32_t sat_wa_wqe_db_ringaddr_chkfail; /**< Offset 0x180802c (R/W) */
   volatile uint32_t sat_wa_wqe_db_wqesize_chkfail; /**< Offset 0x1808030 (R/W) */
   volatile uint32_t sat_wa_wqe_db_upd_chkfail; /**< Offset 0x1808034 (R/W) */
   volatile uint32_t sat_wa_axi_err; /**< Offset 0x1808038 (R/W) */
   uint8_t _pad2[0x4];
   volatile Elb_wa_csr_cnt_wa_host_doorbells cnt_wa_host_doorbells; /**< Offset 0x1808040 (R/W) */
   volatile Elb_wa_csr_cnt_wa_local_doorbells cnt_wa_local_doorbells; /**< Offset 0x1808048 (R/W) */
   volatile Elb_wa_csr_cnt_wa_32b_doorbells cnt_wa_32b_doorbells; /**< Offset 0x1808050 (R/W) */
   volatile Elb_wa_csr_cnt_wa_timer_doorbells cnt_wa_timer_doorbells; /**< Offset 0x1808058 (R/W) */
   volatile Elb_wa_csr_cnt_wa_arm4k_doorbells cnt_wa_arm4k_doorbells; /**< Offset 0x1808060 (R/W) */
   volatile Elb_wa_csr_cnt_wa_expr_doorbells cnt_wa_expr_doorbells; /**< Offset 0x1808068 (R/W) */
   volatile Elb_wa_csr_cnt_wa_wqe_db_doorbells cnt_wa_wqe_db_doorbells; /**< Offset 0x1808070 (R/W) */
   volatile Elb_wa_csr_cnt_wa_wqe_data_wr cnt_wa_wqe_data_wr; /**< Offset 0x1808078 (R/W) */
   volatile Elb_wa_csr_cnt_wa_sched_out cnt_wa_sched_out; /**< Offset 0x1808080 (R/W) */
   uint8_t _pad3[0x78];
   Elb_wa_csr_dhs_doorbell_err_activity_log dhs_doorbell_err_activity_log; /**< Offset 0x1808100 (R/W) */
   volatile uint32_t cfg_doorbell_axi_attr; /**< Offset 0x1808180 (R/W) */
   volatile uint32_t cfg_wqe_bypass_axi_attr; /**< Offset 0x1808184 (R/W) */
   volatile Elb_wa_csr_cfg_wqe_bypass_embed_doorbell cfg_wqe_bypass_embed_doorbell; /**< Offset 0x1808188 (R/W) */
   volatile uint32_t cfg_debug_port; /**< Offset 0x1808190 (R/W) */
   volatile uint32_t cfg_ecc_disable_arm4k_remap_tbl; /**< Offset 0x1808194 (R/W) */
   volatile uint32_t sta_ecc_arm4k_remap_tbl; /**< Offset 0x1808198 (R) */
   volatile uint32_t cfg_arm4k_remap_tbl_sram_bist; /**< Offset 0x180819c (R/W) */
   volatile uint32_t sta_doorbell_debug; /**< Offset 0x18081a0 (R) */
   volatile uint32_t sta_arm4k_remap_tbl_sram_bist; /**< Offset 0x18081a4 (R) */
   volatile uint32_t sta_doorbell_log6; /**< Offset 0x18081a8 (R) */
   volatile uint32_t sta_doorbell_log7; /**< Offset 0x18081ac (R) */
   volatile Elb_wa_csr_cnt_doorbell_axi_wqe_payload_wr cnt_doorbell_axi_wqe_payload_wr; /**< Offset 0x18081b0 (R/W) */
   volatile uint32_t sat_doorbell_rdlat; /**< Offset 0x18081b8 (R/W) */
   volatile uint32_t sta_doorbell_rdlat_range; /**< Offset 0x18081bc (R) */
   volatile Elb_wa_csr_cnt_doorbell_rdlat_accum cnt_doorbell_rdlat_accum; /**< Offset 0x18081c0 (R/W) */
   volatile uint32_t sat_doorbell_wrlat; /**< Offset 0x18081c8 (R/W) */
   volatile uint32_t sta_doorbell_wrlat_range; /**< Offset 0x18081cc (R) */
   volatile Elb_wa_csr_cnt_doorbell_wrlat_accum cnt_doorbell_wrlat_accum; /**< Offset 0x18081d0 (R/W) */
   volatile uint32_t sat_doorbell_wqelat; /**< Offset 0x18081d8 (R/W) */
   volatile uint32_t sta_doorbell_wqelat_range; /**< Offset 0x18081dc (R) */
   volatile Elb_wa_csr_cnt_doorbell_wqelat_accum cnt_doorbell_wqelat_accum; /**< Offset 0x18081e0 (R/W) */
   volatile uint32_t sat_doorbell_indexplus_use; /**< Offset 0x18081e8 (R/W) */
   volatile uint32_t csr_intr; /**< Offset 0x18081ec (R/W) */
   Elb_wa_csr_int_groups int_groups; /**< Offset 0x18081f0 (R/W) */
   Elb_wa_csr_int_db int_db; /**< Offset 0x1808200 (R/W) */
   Elb_wa_csr_int_invf int_invf; /**< Offset 0x1808210 (R/W) */
   uint8_t _pad4[0x7de0];
   Elb_wa_csr_dhs_lif_qstate_map dhs_lif_qstate_map; /**< Offset 0x1810000 (R/W) */
   volatile uint32_t cfg_ecc_disable_lif_qstate_map; /**< Offset 0x1820000 (R/W) */
   volatile uint32_t sta_ecc_lif_qstate_map; /**< Offset 0x1820004 (R) */
   volatile uint32_t cfg_lif_table_sram_bist; /**< Offset 0x1820008 (R/W) */
   volatile uint32_t sta_lif_table_sram_bist; /**< Offset 0x182000c (R) */
   Elb_wa_csr_int_lif_qstate_map int_lif_qstate_map; /**< Offset 0x1820010 (R/W) */
   uint8_t _pad5[0xfe0];
   Elb_wainvf_csr wainvf; /**< Offset 0x1821000 (R/W) */
   uint8_t _pad6[0x7de000];
} Elb_wa_csr, *PTR_Elb_wa_csr;
#endif

#endif
