// Seed: 4002527227
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    input logic id_2,
    output id_3,
    input logic id_4,
    input logic id_5,
    output id_6,
    output logic id_7
);
  assign id_6 = (id_4);
endmodule
