INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/EarendelH/Desktop/project_3/project_3.srcs/sources_1/new/bt_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bt_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/EarendelH/Desktop/project_3/project_3.srcs/sim_1/new/bt_uart_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bt_uart_tb
