timescale 1ns / 1ps
module up_counter_arty_a7(clk,rest,count ); 
input clk,rest; 
output reg [2:0]count=0;
always @ (posedge clk) 
begin 
if(rest) 
count=0; 
else count=count+1;
end
endmodule
