Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Jul 23 09:57:33 2025
| Host         : iq9 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    18 |
|    Minimum number of control sets                        |    18 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    80 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    18 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             324 |          113 |
| No           | No                    | Yes                    |             404 |          120 |
| No           | Yes                   | No                     |              26 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             126 |           26 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+---------------------------------------------------+---------------------------------+------------------+----------------+--------------+
|      Clock Signal     |                   Enable Signal                   |         Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------+---------------------------------------------------+---------------------------------+------------------+----------------+--------------+
| ~sysclk_IBUF_BUFG     |                                                   |                                 |                1 |              1 |         1.00 |
|  jtag/fsm/clockDR     |                                                   |                                 |                1 |              1 |         1.00 |
|  jtag/fsm/updateIR    |                                                   |                                 |                1 |              1 |         1.00 |
|  sysclk_IBUF_BUFG     |                                                   | reset                           |                1 |              2 |         2.00 |
|  sysclk_IBUF_BUFG     |                                                   | jtag/dbgrst/b_reg_0             |                1 |              3 |         3.00 |
|  jtag/fsm/clockIR     |                                                   |                                 |                1 |              4 |         4.00 |
|  tck_IBUF_BUFG        |                                                   | jtag/fsm/reset_i_2_n_0          |                1 |              4 |         4.00 |
| ~tck_IBUF_BUFG        |                                                   | jtag/fsm/reset_i_2_n_0          |                3 |              5 |         1.67 |
|  jtag/clockDR0_BUFG   |                                                   |                                 |                1 |              6 |         6.00 |
|  jtag/fsm/updateIR    |                                                   | jtag/ir/instructions[9]_i_2_n_0 |                2 |             10 |         5.00 |
|  sysclk_IBUF_BUFG     |                                                   |                                 |                5 |             20 |         4.00 |
|  jtag/clockDR0_BUFG   |                                                   | jtag/fsm/captureDR              |                7 |             26 |         3.71 |
| ~jtag/dbg_clk_BUFG    | core/c/controlregW/q_reg[2]_0[2]                  |                                 |               11 |             88 |         8.00 |
|  jtag/dbg_clk_BUFG    | core/dp/regD/E[0]                                 | reset                           |               26 |            126 |         4.85 |
|  jtag/dbg_clk_BUFG    | MemWriteM_bsr/genblk1[0].bsr_cell/parallel_out[0] |                                 |               32 |            128 |         4.00 |
|  jtag/bsr_update_BUFG |                                                   |                                 |               42 |            133 |         3.17 |
|  jtag/ir/bsr_clk_BUFG |                                                   |                                 |               61 |            161 |         2.64 |
|  jtag/dbg_clk_BUFG    |                                                   | reset                           |              112 |            380 |         3.39 |
+-----------------------+---------------------------------------------------+---------------------------------+------------------+----------------+--------------+


