INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 04:54:37 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.846ns  (required time - arrival time)
  Source:                 buffer85/outs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            buffer142/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.700ns  (clk rise@4.700ns - clk rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 0.818ns (15.454%)  route 4.475ns (84.546%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.183 - 4.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2664, unset)         0.508     0.508    buffer85/clk
                         FDRE                                         r  buffer85/outs_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer85/outs_reg[4]/Q
                         net (fo=3, unplaced)         0.434     1.168    buffer85/control/Q[3]
                         LUT5 (Prop_lut5_I0_O)        0.119     1.287 f  buffer85/control/dataReg[0]_i_2__6/O
                         net (fo=25, unplaced)        0.309     1.596    buffer85/control/outs_reg[4]
                         LUT4 (Prop_lut4_I0_O)        0.043     1.639 f  buffer85/control/Empty_i_6__3/O
                         net (fo=1, unplaced)         0.705     2.344    buffer85/control/Empty_i_6__3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     2.387 f  buffer85/control/Empty_i_4__1/O
                         net (fo=3, unplaced)         0.262     2.649    control_merge5/tehb/control/index_tehb
                         LUT3 (Prop_lut3_I2_O)        0.043     2.692 f  control_merge5/tehb/control/transmitValue_i_5__9/O
                         net (fo=9, unplaced)         0.285     2.977    control_merge5/fork_valid/generateBlocks[1].regblock/transmitValue_reg_7
                         LUT6 (Prop_lut6_I5_O)        0.043     3.020 r  control_merge5/fork_valid/generateBlocks[1].regblock/transmitValue_i_2__69/O
                         net (fo=2, unplaced)         0.255     3.275    fork69/control/generateBlocks[1].regblock/Empty_i_6__2_0
                         LUT6 (Prop_lut6_I4_O)        0.043     3.318 r  fork69/control/generateBlocks[1].regblock/transmitValue_i_4__6/O
                         net (fo=3, unplaced)         0.395     3.713    fork69/control/generateBlocks[1].regblock/transmitValue_reg_0
                         LUT5 (Prop_lut5_I1_O)        0.043     3.756 r  fork69/control/generateBlocks[1].regblock/outputValid_i_4__7/O
                         net (fo=6, unplaced)         0.409     4.165    buffer179/control/outputValid_i_3__5
                         LUT6 (Prop_lut6_I1_O)        0.043     4.208 r  buffer179/control/outputValid_i_5__3/O
                         net (fo=1, unplaced)         0.222     4.430    fork66/control/generateBlocks[1].regblock/transmitValue_reg_8
                         LUT6 (Prop_lut6_I2_O)        0.043     4.473 r  fork66/control/generateBlocks[1].regblock/outputValid_i_3__5/O
                         net (fo=6, unplaced)         0.276     4.749    buffer179/control/outs_reg[5]
                         LUT6 (Prop_lut6_I1_O)        0.043     4.792 r  buffer179/control/fullReg_i_7__1/O
                         net (fo=1, unplaced)         0.377     5.169    buffer179/control/fullReg_i_7__1_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     5.212 r  buffer179/control/fullReg_i_4__10/O
                         net (fo=5, unplaced)         0.272     5.484    fork53/control/generateBlocks[0].regblock/dataReg_reg[4]_2
                         LUT6 (Prop_lut6_I4_O)        0.043     5.527 r  fork53/control/generateBlocks[0].regblock/dataReg[4]_i_1__8/O
                         net (fo=5, unplaced)         0.274     5.801    buffer142/E[0]
                         FDRE                                         r  buffer142/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.700     4.700 r  
                                                      0.000     4.700 r  clk (IN)
                         net (fo=2664, unset)         0.483     5.183    buffer142/clk
                         FDRE                                         r  buffer142/dataReg_reg[0]/C
                         clock pessimism              0.000     5.183    
                         clock uncertainty           -0.035     5.147    
                         FDRE (Setup_fdre_C_CE)      -0.192     4.955    buffer142/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.955    
                         arrival time                          -5.801    
  -------------------------------------------------------------------
                         slack                                 -0.846    




