<profile>

<section name = "Vivado HLS Report for 'AddWeighted'" level="0">
<item name = "Date">Thu Jun  3 20:16:58 2021
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">fishery-nets</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00, 3.676, 0.63</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1, 130681, 1, 130681, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop_height">0, 130680, 3 ~ 484, -, -, 0 ~ 270, no</column>
<column name=" + loop_width">0, 481, 3, 1, 1, 0 ~ 480, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 201, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 144, -</column>
<column name="Register">-, -, 187, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_V_fu_162_p2">+, 0, 0, 39, 32, 1</column>
<column name="j_V_fu_173_p2">+, 0, 0, 39, 32, 1</column>
<column name="p_Val2_82_fu_201_p2">-, 0, 0, 23, 16, 16</column>
<column name="sum_V_fu_187_p2">-, 0, 0, 24, 17, 17</column>
<column name="ap_block_state5_pp0_stage0_iter2">and, 0, 0, 2, 1, 1</column>
<column name="overflow_fu_221_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln354_fu_157_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln355_fu_168_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="or_ln340_fu_235_p2">or, 0, 0, 2, 1, 1</column>
<column name="p_Val2_s_fu_241_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln340_fu_227_p3">select, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="xor_ln785_fu_215_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="dst_cols_V_blk_n">9, 2, 1, 2</column>
<column name="dst_cols_V_out_blk_n">9, 2, 1, 2</column>
<column name="dst_data_stream_V_blk_n">9, 2, 1, 2</column>
<column name="dst_rows_V_blk_n">9, 2, 1, 2</column>
<column name="dst_rows_V_out_blk_n">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="src1_data_stream_V_blk_n">9, 2, 1, 2</column>
<column name="src2_data_stream_V_blk_n">9, 2, 1, 2</column>
<column name="t_V_12_reg_138">9, 2, 32, 64</column>
<column name="t_V_reg_127">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="cols_V_reg_254">32, 0, 32, 0</column>
<column name="i_V_reg_263">32, 0, 32, 0</column>
<column name="icmp_ln355_reg_268">1, 0, 1, 0</column>
<column name="icmp_ln355_reg_268_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="p_Val2_s_reg_277">16, 0, 16, 0</column>
<column name="rows_V_reg_249">32, 0, 32, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="t_V_12_reg_138">32, 0, 32, 0</column>
<column name="t_V_reg_127">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, AddWeighted, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, AddWeighted, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, AddWeighted, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, AddWeighted, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, AddWeighted, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, AddWeighted, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, AddWeighted, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, AddWeighted, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, AddWeighted, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, AddWeighted, return value</column>
<column name="src1_data_stream_V_dout">in, 16, ap_fifo, src1_data_stream_V, pointer</column>
<column name="src1_data_stream_V_empty_n">in, 1, ap_fifo, src1_data_stream_V, pointer</column>
<column name="src1_data_stream_V_read">out, 1, ap_fifo, src1_data_stream_V, pointer</column>
<column name="src2_data_stream_V_dout">in, 16, ap_fifo, src2_data_stream_V, pointer</column>
<column name="src2_data_stream_V_empty_n">in, 1, ap_fifo, src2_data_stream_V, pointer</column>
<column name="src2_data_stream_V_read">out, 1, ap_fifo, src2_data_stream_V, pointer</column>
<column name="dst_rows_V_dout">in, 10, ap_fifo, dst_rows_V, pointer</column>
<column name="dst_rows_V_empty_n">in, 1, ap_fifo, dst_rows_V, pointer</column>
<column name="dst_rows_V_read">out, 1, ap_fifo, dst_rows_V, pointer</column>
<column name="dst_cols_V_dout">in, 10, ap_fifo, dst_cols_V, pointer</column>
<column name="dst_cols_V_empty_n">in, 1, ap_fifo, dst_cols_V, pointer</column>
<column name="dst_cols_V_read">out, 1, ap_fifo, dst_cols_V, pointer</column>
<column name="dst_data_stream_V_din">out, 16, ap_fifo, dst_data_stream_V, pointer</column>
<column name="dst_data_stream_V_full_n">in, 1, ap_fifo, dst_data_stream_V, pointer</column>
<column name="dst_data_stream_V_write">out, 1, ap_fifo, dst_data_stream_V, pointer</column>
<column name="dst_rows_V_out_din">out, 10, ap_fifo, dst_rows_V_out, pointer</column>
<column name="dst_rows_V_out_full_n">in, 1, ap_fifo, dst_rows_V_out, pointer</column>
<column name="dst_rows_V_out_write">out, 1, ap_fifo, dst_rows_V_out, pointer</column>
<column name="dst_cols_V_out_din">out, 10, ap_fifo, dst_cols_V_out, pointer</column>
<column name="dst_cols_V_out_full_n">in, 1, ap_fifo, dst_cols_V_out, pointer</column>
<column name="dst_cols_V_out_write">out, 1, ap_fifo, dst_cols_V_out, pointer</column>
</table>
</item>
</section>
</profile>
