From 75f6aa4fce597ef35289a5d25610d1bb129700db Mon Sep 17 00:00:00 2001
From: Fancy Fang <chen.fang@freescale.com>
Date: Thu, 30 Apr 2015 16:02:05 +0800
Subject: [PATCH 1026/1594] MLK-10787-1 ARM: dts: imx6ul-ddr3-arm2: add pwm1
 and backlight dts support

commit 69b352ab44d1e30a977b6bc618bd5fb6f6576a6e from
git://git.freescale.com/imx/linux-2.6-imx.git

Since the pin 'ENET1_RX_DATA0' is shared by lcdif pwm1 and
enet1, the new dts file 'imx6ul-ddr3-arm2-lcdif.dts' should
be created to solve this conflict. And the pwm1 and backlight
dts support is added by this patch.

Signed-off-by: Fancy Fang <chen.fang@freescale.com>
---
 arch/arm/boot/dts/imx6ul-ddr3-arm2-lcdif.dts |   29 ++++++++++++++++++++++++++
 arch/arm/boot/dts/imx6ul-ddr3-arm2.dts       |    6 +++++
 2 files changed, 35 insertions(+), 0 deletions(-)
 create mode 100644 arch/arm/boot/dts/imx6ul-ddr3-arm2-lcdif.dts

diff --git a/arch/arm/boot/dts/imx6ul-ddr3-arm2-lcdif.dts b/arch/arm/boot/dts/imx6ul-ddr3-arm2-lcdif.dts
new file mode 100644
index 0000000..1019d98
--- /dev/null
+++ b/arch/arm/boot/dts/imx6ul-ddr3-arm2-lcdif.dts
@@ -0,0 +1,29 @@
+/*
+ * Copyright (C) 2015 Freescale Semiconductor, Inc.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+#include "imx6ul-ddr3-arm2.dts"
+
+/ {
+	backlight {
+		compatible = "pwm-backlight";
+		pwms = <&pwm1 0 5000000>;
+		brightness-levels = <0 4 8 16 32 64 128 255>;
+		default-brightness-level = <6>;
+		status = "okay";
+	};
+};
+
+&fec1{
+       status = "disabled";
+};
+
+&pwm1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_pwm1>;
+	status = "okay";
+};
diff --git a/arch/arm/boot/dts/imx6ul-ddr3-arm2.dts b/arch/arm/boot/dts/imx6ul-ddr3-arm2.dts
index f0b2bf3..53344ec 100644
--- a/arch/arm/boot/dts/imx6ul-ddr3-arm2.dts
+++ b/arch/arm/boot/dts/imx6ul-ddr3-arm2.dts
@@ -148,6 +148,12 @@
 			>;
 		};
 
+		pinctrl_pwm1: pmw1grp {
+			fsl,pins = <
+				MX6UL_PAD_ENET1_RX_DATA0__PWM1_OUT 0x110b0
+			>;
+		};
+
 		pinctrl_mqs: mqsgrp {
 			fsl,pins = <
 				MX6UL_PAD_JTAG_TDI__MQS_LEFT         0x4000007f
-- 
1.7.5.4

