{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 17 20:26:46 2019 " "Info: Processing started: Fri May 17 20:26:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Proj_Hardware -c Proj_Hardware --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Proj_Hardware -c Proj_Hardware --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[0\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[0\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[0\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[0\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[1\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[1\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[1\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[1\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[2\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[2\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[2\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[2\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[3\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[3\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[3\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[3\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[4\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[4\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[4\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[4\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[5\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[5\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[5\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[5\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[6\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[6\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[6\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[6\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[31\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[31\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[7\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[7\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[7\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[7\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[30\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[30\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[30\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[30\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[31\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[31\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[29\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[29\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[28\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[28\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[28\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[28\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[29\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[29\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[26\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[26\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[27\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[27\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[0\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[0\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[26\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[26\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[27\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[27\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[24\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[24\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[25\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[25\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[16\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[16\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[18\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[18\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[20\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[20\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[22\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[22\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[24\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[24\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[25\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[25\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[23\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[23\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[16\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[16\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[14\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[14\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[15\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[15\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[17\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[17\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[17\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[17\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[18\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[18\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[19\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[19\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[19\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[19\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[20\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[20\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[21\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[21\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[21\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[21\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[22\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[22\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[23\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[23\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[1\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[1\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[2\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[2\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[3\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[3\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[4\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[4\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[5\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[5\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[6\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[6\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[14\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[14\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[15\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[15\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[12\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[12\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[13\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[13\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[31\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[31\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[7\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[7\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[13\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[13\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[12\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[12\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[11\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[11\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[10\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[10\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[30\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[30\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[8\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[8\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[8\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[8\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[11\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[11\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[10\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[10\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[9\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[9\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[29\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[29\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[28\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[28\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[9\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[9\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[26\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[26\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[27\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[27\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[24\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[24\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[25\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[25\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[16\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[16\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[18\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[18\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[20\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[20\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[22\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[22\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[23\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[23\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[14\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[14\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[15\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[15\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[17\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[17\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[19\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[19\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[21\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[21\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[12\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[12\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[13\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[13\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[11\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[11\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[10\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[10\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[8\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[8\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[9\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[9\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "12 " "Warning: Found 12 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|MemToReg\[1\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|MemToReg\[1\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 191 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|MemToReg\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|MemToReg\[2\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|MemToReg\[2\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 191 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|MemToReg\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|MemToReg\[3\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|MemToReg\[3\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 191 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|MemToReg\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|MemToReg\[0\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|MemToReg\[0\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 191 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|MemToReg\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "mega_mux:MemToRegMux\|Mux32~0 " "Info: Detected gated clock \"mega_mux:MemToRegMux\|Mux32~0\" as buffer" {  } { { "mega_mux.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "mega_mux:MemToRegMux\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "mux_srcB:ALUSrcB\|Mux32~0 " "Info: Detected gated clock \"mux_srcB:ALUSrcB\|Mux32~0\" as buffer" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "mux_srcB:ALUSrcB\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|ALUSrcB\[2\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|ALUSrcB\[2\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 191 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|ALUSrcB\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|ALUSrcB\[0\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|ALUSrcB\[0\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 191 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|ALUSrcB\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|ALUSrcB\[1\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|ALUSrcB\[1\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 191 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|ALUSrcB\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "mux_srcA:ALUSrcA\|Mux32~0 " "Info: Detected gated clock \"mux_srcA:ALUSrcA\|Mux32~0\" as buffer" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "mux_srcA:ALUSrcA\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|ALUSrcA\[1\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|ALUSrcA\[1\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 191 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|ALUSrcA\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|ALUSrcA\[0\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|ALUSrcA\[0\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 191 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|ALUSrcA\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register mux_srcB:ALUSrcB\|out\[1\] register UnidadeControle:CtrlUnit\|state\[2\] 37.59 MHz 26.602 ns Internal " "Info: Clock \"clock\" has Internal fmax of 37.59 MHz between source register \"mux_srcB:ALUSrcB\|out\[1\]\" and destination register \"UnidadeControle:CtrlUnit\|state\[2\]\" (period= 26.602 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.579 ns + Longest register register " "Info: + Longest register to register delay is 9.579 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mux_srcB:ALUSrcB\|out\[1\] 1 REG LCCOMB_X9_Y15_N28 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X9_Y15_N28; Fanout = 5; REG Node = 'mux_srcB:ALUSrcB\|out\[1\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux_srcB:ALUSrcB|out[1] } "NODE_NAME" } } { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.228 ns) 0.506 ns Ula32:ALU\|Mux62~0 2 COMB LCCOMB_X9_Y15_N18 3 " "Info: 2: + IC(0.278 ns) + CELL(0.228 ns) = 0.506 ns; Loc. = LCCOMB_X9_Y15_N18; Fanout = 3; COMB Node = 'Ula32:ALU\|Mux62~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { mux_srcB:ALUSrcB|out[1] Ula32:ALU|Mux62~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.228 ns) 1.082 ns Ula32:ALU\|carry_temp\[2\]~3 3 COMB LCCOMB_X10_Y15_N16 2 " "Info: 3: + IC(0.348 ns) + CELL(0.228 ns) = 1.082 ns; Loc. = LCCOMB_X10_Y15_N16; Fanout = 2; COMB Node = 'Ula32:ALU\|carry_temp\[2\]~3'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.576 ns" { Ula32:ALU|Mux62~0 Ula32:ALU|carry_temp[2]~3 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.279 ns) + CELL(0.378 ns) 1.739 ns Ula32:ALU\|carry_temp\[7\]~7 4 COMB LCCOMB_X10_Y15_N14 4 " "Info: 4: + IC(0.279 ns) + CELL(0.378 ns) = 1.739 ns; Loc. = LCCOMB_X10_Y15_N14; Fanout = 4; COMB Node = 'Ula32:ALU\|carry_temp\[7\]~7'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.657 ns" { Ula32:ALU|carry_temp[2]~3 Ula32:ALU|carry_temp[7]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.053 ns) 2.027 ns Ula32:ALU\|carry_temp\[9\]~8 5 COMB LCCOMB_X10_Y15_N0 6 " "Info: 5: + IC(0.235 ns) + CELL(0.053 ns) = 2.027 ns; Loc. = LCCOMB_X10_Y15_N0; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[9\]~8'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.288 ns" { Ula32:ALU|carry_temp[7]~7 Ula32:ALU|carry_temp[9]~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.053 ns) 2.296 ns Ula32:ALU\|carry_temp\[11\]~9 6 COMB LCCOMB_X10_Y15_N20 6 " "Info: 6: + IC(0.216 ns) + CELL(0.053 ns) = 2.296 ns; Loc. = LCCOMB_X10_Y15_N20; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[11\]~9'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.269 ns" { Ula32:ALU|carry_temp[9]~8 Ula32:ALU|carry_temp[11]~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 2.563 ns Ula32:ALU\|carry_temp\[13\]~10 7 COMB LCCOMB_X10_Y15_N24 6 " "Info: 7: + IC(0.214 ns) + CELL(0.053 ns) = 2.563 ns; Loc. = LCCOMB_X10_Y15_N24; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[13\]~10'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.267 ns" { Ula32:ALU|carry_temp[11]~9 Ula32:ALU|carry_temp[13]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.053 ns) 3.188 ns Ula32:ALU\|carry_temp\[15\]~11 8 COMB LCCOMB_X10_Y14_N16 6 " "Info: 8: + IC(0.572 ns) + CELL(0.053 ns) = 3.188 ns; Loc. = LCCOMB_X10_Y14_N16; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[15\]~11'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.625 ns" { Ula32:ALU|carry_temp[13]~10 Ula32:ALU|carry_temp[15]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.053 ns) 3.461 ns Ula32:ALU\|carry_temp\[17\]~12 9 COMB LCCOMB_X10_Y14_N20 6 " "Info: 9: + IC(0.220 ns) + CELL(0.053 ns) = 3.461 ns; Loc. = LCCOMB_X10_Y14_N20; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[17\]~12'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.273 ns" { Ula32:ALU|carry_temp[15]~11 Ula32:ALU|carry_temp[17]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.229 ns) + CELL(0.053 ns) 3.743 ns Ula32:ALU\|carry_temp\[19\]~13 10 COMB LCCOMB_X10_Y14_N8 6 " "Info: 10: + IC(0.229 ns) + CELL(0.053 ns) = 3.743 ns; Loc. = LCCOMB_X10_Y14_N8; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[19\]~13'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.282 ns" { Ula32:ALU|carry_temp[17]~12 Ula32:ALU|carry_temp[19]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.807 ns) + CELL(0.053 ns) 4.603 ns Ula32:ALU\|carry_temp\[21\]~14 11 COMB LCCOMB_X14_Y16_N16 6 " "Info: 11: + IC(0.807 ns) + CELL(0.053 ns) = 4.603 ns; Loc. = LCCOMB_X14_Y16_N16; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[21\]~14'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.860 ns" { Ula32:ALU|carry_temp[19]~13 Ula32:ALU|carry_temp[21]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 4.871 ns Ula32:ALU\|carry_temp\[23\]~15 12 COMB LCCOMB_X14_Y16_N20 6 " "Info: 12: + IC(0.215 ns) + CELL(0.053 ns) = 4.871 ns; Loc. = LCCOMB_X14_Y16_N20; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[23\]~15'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:ALU|carry_temp[21]~14 Ula32:ALU|carry_temp[23]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.576 ns) + CELL(0.053 ns) 5.500 ns Ula32:ALU\|carry_temp\[25\]~16 13 COMB LCCOMB_X14_Y17_N10 7 " "Info: 13: + IC(0.576 ns) + CELL(0.053 ns) = 5.500 ns; Loc. = LCCOMB_X14_Y17_N10; Fanout = 7; COMB Node = 'Ula32:ALU\|carry_temp\[25\]~16'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { Ula32:ALU|carry_temp[23]~15 Ula32:ALU|carry_temp[25]~16 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.963 ns) + CELL(0.228 ns) 6.691 ns Ula32:ALU\|Igual~10 14 COMB LCCOMB_X14_Y17_N12 1 " "Info: 14: + IC(0.963 ns) + CELL(0.228 ns) = 6.691 ns; Loc. = LCCOMB_X14_Y17_N12; Fanout = 1; COMB Node = 'Ula32:ALU\|Igual~10'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.191 ns" { Ula32:ALU|carry_temp[25]~16 Ula32:ALU|Igual~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.053 ns) 7.105 ns Ula32:ALU\|Igual~11 15 COMB LCCOMB_X14_Y17_N2 1 " "Info: 15: + IC(0.361 ns) + CELL(0.053 ns) = 7.105 ns; Loc. = LCCOMB_X14_Y17_N2; Fanout = 1; COMB Node = 'Ula32:ALU\|Igual~11'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.414 ns" { Ula32:ALU|Igual~10 Ula32:ALU|Igual~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.053 ns) 7.520 ns Ula32:ALU\|Igual~12 16 COMB LCCOMB_X14_Y17_N6 3 " "Info: 16: + IC(0.362 ns) + CELL(0.053 ns) = 7.520 ns; Loc. = LCCOMB_X14_Y17_N6; Fanout = 3; COMB Node = 'Ula32:ALU\|Igual~12'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.415 ns" { Ula32:ALU|Igual~11 Ula32:ALU|Igual~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.154 ns) 7.891 ns Ula32:ALU\|Maior~0 17 COMB LCCOMB_X14_Y17_N26 6 " "Info: 17: + IC(0.217 ns) + CELL(0.154 ns) = 7.891 ns; Loc. = LCCOMB_X14_Y17_N26; Fanout = 6; COMB Node = 'Ula32:ALU\|Maior~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.371 ns" { Ula32:ALU|Igual~12 Ula32:ALU|Maior~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.509 ns) + CELL(0.154 ns) 8.554 ns UnidadeControle:CtrlUnit\|Mux18~29 18 COMB LCCOMB_X18_Y17_N4 1 " "Info: 18: + IC(0.509 ns) + CELL(0.154 ns) = 8.554 ns; Loc. = LCCOMB_X18_Y17_N4; Fanout = 1; COMB Node = 'UnidadeControle:CtrlUnit\|Mux18~29'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.663 ns" { Ula32:ALU|Maior~0 UnidadeControle:CtrlUnit|Mux18~29 } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 196 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.272 ns) 9.069 ns UnidadeControle:CtrlUnit\|Mux16~0 19 COMB LCCOMB_X18_Y17_N24 1 " "Info: 19: + IC(0.243 ns) + CELL(0.272 ns) = 9.069 ns; Loc. = LCCOMB_X18_Y17_N24; Fanout = 1; COMB Node = 'UnidadeControle:CtrlUnit\|Mux16~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.515 ns" { UnidadeControle:CtrlUnit|Mux18~29 UnidadeControle:CtrlUnit|Mux16~0 } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 196 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.053 ns) 9.424 ns UnidadeControle:CtrlUnit\|Mux16~4 20 COMB LCCOMB_X18_Y17_N0 1 " "Info: 20: + IC(0.302 ns) + CELL(0.053 ns) = 9.424 ns; Loc. = LCCOMB_X18_Y17_N0; Fanout = 1; COMB Node = 'UnidadeControle:CtrlUnit\|Mux16~4'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.355 ns" { UnidadeControle:CtrlUnit|Mux16~0 UnidadeControle:CtrlUnit|Mux16~4 } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 196 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 9.579 ns UnidadeControle:CtrlUnit\|state\[2\] 21 REG LCFF_X18_Y17_N1 61 " "Info: 21: + IC(0.000 ns) + CELL(0.155 ns) = 9.579 ns; Loc. = LCFF_X18_Y17_N1; Fanout = 61; REG Node = 'UnidadeControle:CtrlUnit\|state\[2\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { UnidadeControle:CtrlUnit|Mux16~4 UnidadeControle:CtrlUnit|state[2] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.433 ns ( 25.40 % ) " "Info: Total cell delay = 2.433 ns ( 25.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.146 ns ( 74.60 % ) " "Info: Total interconnect delay = 7.146 ns ( 74.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "9.579 ns" { mux_srcB:ALUSrcB|out[1] Ula32:ALU|Mux62~0 Ula32:ALU|carry_temp[2]~3 Ula32:ALU|carry_temp[7]~7 Ula32:ALU|carry_temp[9]~8 Ula32:ALU|carry_temp[11]~9 Ula32:ALU|carry_temp[13]~10 Ula32:ALU|carry_temp[15]~11 Ula32:ALU|carry_temp[17]~12 Ula32:ALU|carry_temp[19]~13 Ula32:ALU|carry_temp[21]~14 Ula32:ALU|carry_temp[23]~15 Ula32:ALU|carry_temp[25]~16 Ula32:ALU|Igual~10 Ula32:ALU|Igual~11 Ula32:ALU|Igual~12 Ula32:ALU|Maior~0 UnidadeControle:CtrlUnit|Mux18~29 UnidadeControle:CtrlUnit|Mux16~0 UnidadeControle:CtrlUnit|Mux16~4 UnidadeControle:CtrlUnit|state[2] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "9.579 ns" { mux_srcB:ALUSrcB|out[1] {} Ula32:ALU|Mux62~0 {} Ula32:ALU|carry_temp[2]~3 {} Ula32:ALU|carry_temp[7]~7 {} Ula32:ALU|carry_temp[9]~8 {} Ula32:ALU|carry_temp[11]~9 {} Ula32:ALU|carry_temp[13]~10 {} Ula32:ALU|carry_temp[15]~11 {} Ula32:ALU|carry_temp[17]~12 {} Ula32:ALU|carry_temp[19]~13 {} Ula32:ALU|carry_temp[21]~14 {} Ula32:ALU|carry_temp[23]~15 {} Ula32:ALU|carry_temp[25]~16 {} Ula32:ALU|Igual~10 {} Ula32:ALU|Igual~11 {} Ula32:ALU|Igual~12 {} Ula32:ALU|Maior~0 {} UnidadeControle:CtrlUnit|Mux18~29 {} UnidadeControle:CtrlUnit|Mux16~0 {} UnidadeControle:CtrlUnit|Mux16~4 {} UnidadeControle:CtrlUnit|state[2] {} } { 0.000ns 0.278ns 0.348ns 0.279ns 0.235ns 0.216ns 0.214ns 0.572ns 0.220ns 0.229ns 0.807ns 0.215ns 0.576ns 0.963ns 0.361ns 0.362ns 0.217ns 0.509ns 0.243ns 0.302ns 0.000ns } { 0.000ns 0.228ns 0.228ns 0.378ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.228ns 0.053ns 0.053ns 0.154ns 0.154ns 0.272ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.632 ns - Smallest " "Info: - Smallest clock skew is -3.632 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.456 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.456 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 10 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 10; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1378 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1378; COMB Node = 'clock~clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.641 ns) + CELL(0.618 ns) 2.456 ns UnidadeControle:CtrlUnit\|state\[2\] 3 REG LCFF_X18_Y17_N1 61 " "Info: 3: + IC(0.641 ns) + CELL(0.618 ns) = 2.456 ns; Loc. = LCFF_X18_Y17_N1; Fanout = 61; REG Node = 'UnidadeControle:CtrlUnit\|state\[2\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { clock~clkctrl UnidadeControle:CtrlUnit|state[2] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.93 % ) " "Info: Total cell delay = 1.472 ns ( 59.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.984 ns ( 40.07 % ) " "Info: Total interconnect delay = 0.984 ns ( 40.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.456 ns" { clock clock~clkctrl UnidadeControle:CtrlUnit|state[2] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.456 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:CtrlUnit|state[2] {} } { 0.000ns 0.000ns 0.343ns 0.641ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 6.088 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 6.088 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 10 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 10; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.712 ns) 2.565 ns UnidadeControle:CtrlUnit\|ALUSrcB\[1\] 2 REG LCFF_X3_Y12_N25 22 " "Info: 2: + IC(0.999 ns) + CELL(0.712 ns) = 2.565 ns; Loc. = LCFF_X3_Y12_N25; Fanout = 22; REG Node = 'UnidadeControle:CtrlUnit\|ALUSrcB\[1\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.711 ns" { clock UnidadeControle:CtrlUnit|ALUSrcB[1] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.225 ns) 3.758 ns mux_srcB:ALUSrcB\|Mux32~0 3 COMB LCCOMB_X9_Y13_N20 1 " "Info: 3: + IC(0.968 ns) + CELL(0.225 ns) = 3.758 ns; Loc. = LCCOMB_X9_Y13_N20; Fanout = 1; COMB Node = 'mux_srcB:ALUSrcB\|Mux32~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.193 ns" { UnidadeControle:CtrlUnit|ALUSrcB[1] mux_srcB:ALUSrcB|Mux32~0 } "NODE_NAME" } } { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.350 ns) + CELL(0.000 ns) 5.108 ns mux_srcB:ALUSrcB\|Mux32~0clkctrl 4 COMB CLKCTRL_G2 32 " "Info: 4: + IC(1.350 ns) + CELL(0.000 ns) = 5.108 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'mux_srcB:ALUSrcB\|Mux32~0clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { mux_srcB:ALUSrcB|Mux32~0 mux_srcB:ALUSrcB|Mux32~0clkctrl } "NODE_NAME" } } { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.053 ns) 6.088 ns mux_srcB:ALUSrcB\|out\[1\] 5 REG LCCOMB_X9_Y15_N28 5 " "Info: 5: + IC(0.927 ns) + CELL(0.053 ns) = 6.088 ns; Loc. = LCCOMB_X9_Y15_N28; Fanout = 5; REG Node = 'mux_srcB:ALUSrcB\|out\[1\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.980 ns" { mux_srcB:ALUSrcB|Mux32~0clkctrl mux_srcB:ALUSrcB|out[1] } "NODE_NAME" } } { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.844 ns ( 30.29 % ) " "Info: Total cell delay = 1.844 ns ( 30.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.244 ns ( 69.71 % ) " "Info: Total interconnect delay = 4.244 ns ( 69.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.088 ns" { clock UnidadeControle:CtrlUnit|ALUSrcB[1] mux_srcB:ALUSrcB|Mux32~0 mux_srcB:ALUSrcB|Mux32~0clkctrl mux_srcB:ALUSrcB|out[1] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "6.088 ns" { clock {} clock~combout {} UnidadeControle:CtrlUnit|ALUSrcB[1] {} mux_srcB:ALUSrcB|Mux32~0 {} mux_srcB:ALUSrcB|Mux32~0clkctrl {} mux_srcB:ALUSrcB|out[1] {} } { 0.000ns 0.000ns 0.999ns 0.968ns 1.350ns 0.927ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.456 ns" { clock clock~clkctrl UnidadeControle:CtrlUnit|state[2] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.456 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:CtrlUnit|state[2] {} } { 0.000ns 0.000ns 0.343ns 0.641ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.088 ns" { clock UnidadeControle:CtrlUnit|ALUSrcB[1] mux_srcB:ALUSrcB|Mux32~0 mux_srcB:ALUSrcB|Mux32~0clkctrl mux_srcB:ALUSrcB|out[1] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "6.088 ns" { clock {} clock~combout {} UnidadeControle:CtrlUnit|ALUSrcB[1] {} mux_srcB:ALUSrcB|Mux32~0 {} mux_srcB:ALUSrcB|Mux32~0clkctrl {} mux_srcB:ALUSrcB|out[1] {} } { 0.000ns 0.000ns 0.999ns 0.968ns 1.350ns 0.927ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 191 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } } { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 191 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "9.579 ns" { mux_srcB:ALUSrcB|out[1] Ula32:ALU|Mux62~0 Ula32:ALU|carry_temp[2]~3 Ula32:ALU|carry_temp[7]~7 Ula32:ALU|carry_temp[9]~8 Ula32:ALU|carry_temp[11]~9 Ula32:ALU|carry_temp[13]~10 Ula32:ALU|carry_temp[15]~11 Ula32:ALU|carry_temp[17]~12 Ula32:ALU|carry_temp[19]~13 Ula32:ALU|carry_temp[21]~14 Ula32:ALU|carry_temp[23]~15 Ula32:ALU|carry_temp[25]~16 Ula32:ALU|Igual~10 Ula32:ALU|Igual~11 Ula32:ALU|Igual~12 Ula32:ALU|Maior~0 UnidadeControle:CtrlUnit|Mux18~29 UnidadeControle:CtrlUnit|Mux16~0 UnidadeControle:CtrlUnit|Mux16~4 UnidadeControle:CtrlUnit|state[2] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "9.579 ns" { mux_srcB:ALUSrcB|out[1] {} Ula32:ALU|Mux62~0 {} Ula32:ALU|carry_temp[2]~3 {} Ula32:ALU|carry_temp[7]~7 {} Ula32:ALU|carry_temp[9]~8 {} Ula32:ALU|carry_temp[11]~9 {} Ula32:ALU|carry_temp[13]~10 {} Ula32:ALU|carry_temp[15]~11 {} Ula32:ALU|carry_temp[17]~12 {} Ula32:ALU|carry_temp[19]~13 {} Ula32:ALU|carry_temp[21]~14 {} Ula32:ALU|carry_temp[23]~15 {} Ula32:ALU|carry_temp[25]~16 {} Ula32:ALU|Igual~10 {} Ula32:ALU|Igual~11 {} Ula32:ALU|Igual~12 {} Ula32:ALU|Maior~0 {} UnidadeControle:CtrlUnit|Mux18~29 {} UnidadeControle:CtrlUnit|Mux16~0 {} UnidadeControle:CtrlUnit|Mux16~4 {} UnidadeControle:CtrlUnit|state[2] {} } { 0.000ns 0.278ns 0.348ns 0.279ns 0.235ns 0.216ns 0.214ns 0.572ns 0.220ns 0.229ns 0.807ns 0.215ns 0.576ns 0.963ns 0.361ns 0.362ns 0.217ns 0.509ns 0.243ns 0.302ns 0.000ns } { 0.000ns 0.228ns 0.228ns 0.378ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.228ns 0.053ns 0.053ns 0.154ns 0.154ns 0.272ns 0.053ns 0.155ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.456 ns" { clock clock~clkctrl UnidadeControle:CtrlUnit|state[2] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.456 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:CtrlUnit|state[2] {} } { 0.000ns 0.000ns 0.343ns 0.641ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.088 ns" { clock UnidadeControle:CtrlUnit|ALUSrcB[1] mux_srcB:ALUSrcB|Mux32~0 mux_srcB:ALUSrcB|Mux32~0clkctrl mux_srcB:ALUSrcB|out[1] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "6.088 ns" { clock {} clock~combout {} UnidadeControle:CtrlUnit|ALUSrcB[1] {} mux_srcB:ALUSrcB|Mux32~0 {} mux_srcB:ALUSrcB|Mux32~0clkctrl {} mux_srcB:ALUSrcB|out[1] {} } { 0.000ns 0.000ns 0.999ns 0.968ns 1.350ns 0.927ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Registrador:RegisterA\|Saida\[14\] mux_srcA:ALUSrcA\|out\[14\] clock 2.669 ns " "Info: Found hold time violation between source  pin or register \"Registrador:RegisterA\|Saida\[14\]\" and destination pin or register \"mux_srcA:ALUSrcA\|out\[14\]\" for clock \"clock\" (Hold time is 2.669 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.447 ns + Largest " "Info: + Largest clock skew is 3.447 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 5.930 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 5.930 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 10 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 10; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.094 ns) + CELL(0.712 ns) 2.660 ns UnidadeControle:CtrlUnit\|ALUSrcA\[1\] 2 REG LCFF_X5_Y13_N5 34 " "Info: 2: + IC(1.094 ns) + CELL(0.712 ns) = 2.660 ns; Loc. = LCFF_X5_Y13_N5; Fanout = 34; REG Node = 'UnidadeControle:CtrlUnit\|ALUSrcA\[1\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.806 ns" { clock UnidadeControle:CtrlUnit|ALUSrcA[1] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.860 ns) + CELL(0.053 ns) 3.573 ns mux_srcA:ALUSrcA\|Mux32~0 3 COMB LCCOMB_X9_Y17_N24 1 " "Info: 3: + IC(0.860 ns) + CELL(0.053 ns) = 3.573 ns; Loc. = LCCOMB_X9_Y17_N24; Fanout = 1; COMB Node = 'mux_srcA:ALUSrcA\|Mux32~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.913 ns" { UnidadeControle:CtrlUnit|ALUSrcA[1] mux_srcA:ALUSrcA|Mux32~0 } "NODE_NAME" } } { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.000 ns) 4.973 ns mux_srcA:ALUSrcA\|Mux32~0clkctrl 4 COMB CLKCTRL_G0 32 " "Info: 4: + IC(1.400 ns) + CELL(0.000 ns) = 4.973 ns; Loc. = CLKCTRL_G0; Fanout = 32; COMB Node = 'mux_srcA:ALUSrcA\|Mux32~0clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { mux_srcA:ALUSrcA|Mux32~0 mux_srcA:ALUSrcA|Mux32~0clkctrl } "NODE_NAME" } } { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.053 ns) 5.930 ns mux_srcA:ALUSrcA\|out\[14\] 5 REG LCCOMB_X10_Y16_N4 8 " "Info: 5: + IC(0.904 ns) + CELL(0.053 ns) = 5.930 ns; Loc. = LCCOMB_X10_Y16_N4; Fanout = 8; REG Node = 'mux_srcA:ALUSrcA\|out\[14\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.957 ns" { mux_srcA:ALUSrcA|Mux32~0clkctrl mux_srcA:ALUSrcA|out[14] } "NODE_NAME" } } { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.672 ns ( 28.20 % ) " "Info: Total cell delay = 1.672 ns ( 28.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.258 ns ( 71.80 % ) " "Info: Total interconnect delay = 4.258 ns ( 71.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.930 ns" { clock UnidadeControle:CtrlUnit|ALUSrcA[1] mux_srcA:ALUSrcA|Mux32~0 mux_srcA:ALUSrcA|Mux32~0clkctrl mux_srcA:ALUSrcA|out[14] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "5.930 ns" { clock {} clock~combout {} UnidadeControle:CtrlUnit|ALUSrcA[1] {} mux_srcA:ALUSrcA|Mux32~0 {} mux_srcA:ALUSrcA|Mux32~0clkctrl {} mux_srcA:ALUSrcA|out[14] {} } { 0.000ns 0.000ns 1.094ns 0.860ns 1.400ns 0.904ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.483 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 10 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 10; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1378 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1378; COMB Node = 'clock~clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.618 ns) 2.483 ns Registrador:RegisterA\|Saida\[14\] 3 REG LCFF_X10_Y16_N1 1 " "Info: 3: + IC(0.668 ns) + CELL(0.618 ns) = 2.483 ns; Loc. = LCFF_X10_Y16_N1; Fanout = 1; REG Node = 'Registrador:RegisterA\|Saida\[14\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { clock~clkctrl Registrador:RegisterA|Saida[14] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.28 % ) " "Info: Total cell delay = 1.472 ns ( 59.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.011 ns ( 40.72 % ) " "Info: Total interconnect delay = 1.011 ns ( 40.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { clock clock~clkctrl Registrador:RegisterA|Saida[14] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:RegisterA|Saida[14] {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.930 ns" { clock UnidadeControle:CtrlUnit|ALUSrcA[1] mux_srcA:ALUSrcA|Mux32~0 mux_srcA:ALUSrcA|Mux32~0clkctrl mux_srcA:ALUSrcA|out[14] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "5.930 ns" { clock {} clock~combout {} UnidadeControle:CtrlUnit|ALUSrcA[1] {} mux_srcA:ALUSrcA|Mux32~0 {} mux_srcA:ALUSrcA|Mux32~0clkctrl {} mux_srcA:ALUSrcA|out[14] {} } { 0.000ns 0.000ns 1.094ns 0.860ns 1.400ns 0.904ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.000ns 0.053ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { clock clock~clkctrl Registrador:RegisterA|Saida[14] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:RegisterA|Saida[14] {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "Registrador.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.684 ns - Shortest register register " "Info: - Shortest register to register delay is 0.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registrador:RegisterA\|Saida\[14\] 1 REG LCFF_X10_Y16_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y16_N1; Fanout = 1; REG Node = 'Registrador:RegisterA\|Saida\[14\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registrador:RegisterA|Saida[14] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.206 ns) + CELL(0.053 ns) 0.259 ns mux_srcA:ALUSrcA\|Mux14~0 2 COMB LCCOMB_X10_Y16_N6 1 " "Info: 2: + IC(0.206 ns) + CELL(0.053 ns) = 0.259 ns; Loc. = LCCOMB_X10_Y16_N6; Fanout = 1; COMB Node = 'mux_srcA:ALUSrcA\|Mux14~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.259 ns" { Registrador:RegisterA|Saida[14] mux_srcA:ALUSrcA|Mux14~0 } "NODE_NAME" } } { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.225 ns) 0.684 ns mux_srcA:ALUSrcA\|out\[14\] 3 REG LCCOMB_X10_Y16_N4 8 " "Info: 3: + IC(0.200 ns) + CELL(0.225 ns) = 0.684 ns; Loc. = LCCOMB_X10_Y16_N4; Fanout = 8; REG Node = 'mux_srcA:ALUSrcA\|out\[14\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.425 ns" { mux_srcA:ALUSrcA|Mux14~0 mux_srcA:ALUSrcA|out[14] } "NODE_NAME" } } { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.278 ns ( 40.64 % ) " "Info: Total cell delay = 0.278 ns ( 40.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.406 ns ( 59.36 % ) " "Info: Total interconnect delay = 0.406 ns ( 59.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.684 ns" { Registrador:RegisterA|Saida[14] mux_srcA:ALUSrcA|Mux14~0 mux_srcA:ALUSrcA|out[14] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "0.684 ns" { Registrador:RegisterA|Saida[14] {} mux_srcA:ALUSrcA|Mux14~0 {} mux_srcA:ALUSrcA|out[14] {} } { 0.000ns 0.206ns 0.200ns } { 0.000ns 0.053ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Registrador.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/Registrador.vhd" 71 -1 0 } } { "mux_srcA.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.930 ns" { clock UnidadeControle:CtrlUnit|ALUSrcA[1] mux_srcA:ALUSrcA|Mux32~0 mux_srcA:ALUSrcA|Mux32~0clkctrl mux_srcA:ALUSrcA|out[14] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "5.930 ns" { clock {} clock~combout {} UnidadeControle:CtrlUnit|ALUSrcA[1] {} mux_srcA:ALUSrcA|Mux32~0 {} mux_srcA:ALUSrcA|Mux32~0clkctrl {} mux_srcA:ALUSrcA|out[14] {} } { 0.000ns 0.000ns 1.094ns 0.860ns 1.400ns 0.904ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.000ns 0.053ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { clock clock~clkctrl Registrador:RegisterA|Saida[14] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:RegisterA|Saida[14] {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.684 ns" { Registrador:RegisterA|Saida[14] mux_srcA:ALUSrcA|Mux14~0 mux_srcA:ALUSrcA|out[14] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "0.684 ns" { Registrador:RegisterA|Saida[14] {} mux_srcA:ALUSrcA|Mux14~0 {} mux_srcA:ALUSrcA|out[14] {} } { 0.000ns 0.206ns 0.200ns } { 0.000ns 0.053ns 0.225ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "UnidadeControle:CtrlUnit\|ALUSrcB\[1\] reset clock 6.890 ns register " "Info: tsu for register \"UnidadeControle:CtrlUnit\|ALUSrcB\[1\]\" (data pin = \"reset\", clock pin = \"clock\") is 6.890 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.271 ns + Longest pin register " "Info: + Longest pin to register delay is 9.271 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_M21 21 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 21; PIN Node = 'reset'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.820 ns) + CELL(0.378 ns) 6.062 ns UnidadeControle:CtrlUnit\|ALUSrcB\[0\]~1 2 COMB LCCOMB_X17_Y17_N30 2 " "Info: 2: + IC(4.820 ns) + CELL(0.378 ns) = 6.062 ns; Loc. = LCCOMB_X17_Y17_N30; Fanout = 2; COMB Node = 'UnidadeControle:CtrlUnit\|ALUSrcB\[0\]~1'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.198 ns" { reset UnidadeControle:CtrlUnit|ALUSrcB[0]~1 } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.366 ns) 6.691 ns UnidadeControle:CtrlUnit\|ALUSrcB\[0\]~3 3 COMB LCCOMB_X17_Y17_N16 3 " "Info: 3: + IC(0.263 ns) + CELL(0.366 ns) = 6.691 ns; Loc. = LCCOMB_X17_Y17_N16; Fanout = 3; COMB Node = 'UnidadeControle:CtrlUnit\|ALUSrcB\[0\]~3'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { UnidadeControle:CtrlUnit|ALUSrcB[0]~1 UnidadeControle:CtrlUnit|ALUSrcB[0]~3 } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.834 ns) + CELL(0.746 ns) 9.271 ns UnidadeControle:CtrlUnit\|ALUSrcB\[1\] 4 REG LCFF_X3_Y12_N25 22 " "Info: 4: + IC(1.834 ns) + CELL(0.746 ns) = 9.271 ns; Loc. = LCFF_X3_Y12_N25; Fanout = 22; REG Node = 'UnidadeControle:CtrlUnit\|ALUSrcB\[1\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.580 ns" { UnidadeControle:CtrlUnit|ALUSrcB[0]~3 UnidadeControle:CtrlUnit|ALUSrcB[1] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.354 ns ( 25.39 % ) " "Info: Total cell delay = 2.354 ns ( 25.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.917 ns ( 74.61 % ) " "Info: Total interconnect delay = 6.917 ns ( 74.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "9.271 ns" { reset UnidadeControle:CtrlUnit|ALUSrcB[0]~1 UnidadeControle:CtrlUnit|ALUSrcB[0]~3 UnidadeControle:CtrlUnit|ALUSrcB[1] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "9.271 ns" { reset {} reset~combout {} UnidadeControle:CtrlUnit|ALUSrcB[0]~1 {} UnidadeControle:CtrlUnit|ALUSrcB[0]~3 {} UnidadeControle:CtrlUnit|ALUSrcB[1] {} } { 0.000ns 0.000ns 4.820ns 0.263ns 1.834ns } { 0.000ns 0.864ns 0.378ns 0.366ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 191 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.471 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.471 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 10 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 10; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.618 ns) 2.471 ns UnidadeControle:CtrlUnit\|ALUSrcB\[1\] 2 REG LCFF_X3_Y12_N25 22 " "Info: 2: + IC(0.999 ns) + CELL(0.618 ns) = 2.471 ns; Loc. = LCFF_X3_Y12_N25; Fanout = 22; REG Node = 'UnidadeControle:CtrlUnit\|ALUSrcB\[1\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.617 ns" { clock UnidadeControle:CtrlUnit|ALUSrcB[1] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.57 % ) " "Info: Total cell delay = 1.472 ns ( 59.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.999 ns ( 40.43 % ) " "Info: Total interconnect delay = 0.999 ns ( 40.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { clock UnidadeControle:CtrlUnit|ALUSrcB[1] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { clock {} clock~combout {} UnidadeControle:CtrlUnit|ALUSrcB[1] {} } { 0.000ns 0.000ns 0.999ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "9.271 ns" { reset UnidadeControle:CtrlUnit|ALUSrcB[0]~1 UnidadeControle:CtrlUnit|ALUSrcB[0]~3 UnidadeControle:CtrlUnit|ALUSrcB[1] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "9.271 ns" { reset {} reset~combout {} UnidadeControle:CtrlUnit|ALUSrcB[0]~1 {} UnidadeControle:CtrlUnit|ALUSrcB[0]~3 {} UnidadeControle:CtrlUnit|ALUSrcB[1] {} } { 0.000ns 0.000ns 4.820ns 0.263ns 1.834ns } { 0.000ns 0.864ns 0.378ns 0.366ns 0.746ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { clock UnidadeControle:CtrlUnit|ALUSrcB[1] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { clock {} clock~combout {} UnidadeControle:CtrlUnit|ALUSrcB[1] {} } { 0.000ns 0.000ns 0.999ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock LessThan mux_srcB:ALUSrcB\|out\[1\] 16.990 ns register " "Info: tco from clock \"clock\" to destination pin \"LessThan\" through register \"mux_srcB:ALUSrcB\|out\[1\]\" is 16.990 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 6.088 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 6.088 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 10 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 10; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.712 ns) 2.565 ns UnidadeControle:CtrlUnit\|ALUSrcB\[1\] 2 REG LCFF_X3_Y12_N25 22 " "Info: 2: + IC(0.999 ns) + CELL(0.712 ns) = 2.565 ns; Loc. = LCFF_X3_Y12_N25; Fanout = 22; REG Node = 'UnidadeControle:CtrlUnit\|ALUSrcB\[1\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.711 ns" { clock UnidadeControle:CtrlUnit|ALUSrcB[1] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.225 ns) 3.758 ns mux_srcB:ALUSrcB\|Mux32~0 3 COMB LCCOMB_X9_Y13_N20 1 " "Info: 3: + IC(0.968 ns) + CELL(0.225 ns) = 3.758 ns; Loc. = LCCOMB_X9_Y13_N20; Fanout = 1; COMB Node = 'mux_srcB:ALUSrcB\|Mux32~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.193 ns" { UnidadeControle:CtrlUnit|ALUSrcB[1] mux_srcB:ALUSrcB|Mux32~0 } "NODE_NAME" } } { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.350 ns) + CELL(0.000 ns) 5.108 ns mux_srcB:ALUSrcB\|Mux32~0clkctrl 4 COMB CLKCTRL_G2 32 " "Info: 4: + IC(1.350 ns) + CELL(0.000 ns) = 5.108 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'mux_srcB:ALUSrcB\|Mux32~0clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { mux_srcB:ALUSrcB|Mux32~0 mux_srcB:ALUSrcB|Mux32~0clkctrl } "NODE_NAME" } } { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.053 ns) 6.088 ns mux_srcB:ALUSrcB\|out\[1\] 5 REG LCCOMB_X9_Y15_N28 5 " "Info: 5: + IC(0.927 ns) + CELL(0.053 ns) = 6.088 ns; Loc. = LCCOMB_X9_Y15_N28; Fanout = 5; REG Node = 'mux_srcB:ALUSrcB\|out\[1\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.980 ns" { mux_srcB:ALUSrcB|Mux32~0clkctrl mux_srcB:ALUSrcB|out[1] } "NODE_NAME" } } { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.844 ns ( 30.29 % ) " "Info: Total cell delay = 1.844 ns ( 30.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.244 ns ( 69.71 % ) " "Info: Total interconnect delay = 4.244 ns ( 69.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.088 ns" { clock UnidadeControle:CtrlUnit|ALUSrcB[1] mux_srcB:ALUSrcB|Mux32~0 mux_srcB:ALUSrcB|Mux32~0clkctrl mux_srcB:ALUSrcB|out[1] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "6.088 ns" { clock {} clock~combout {} UnidadeControle:CtrlUnit|ALUSrcB[1] {} mux_srcB:ALUSrcB|Mux32~0 {} mux_srcB:ALUSrcB|Mux32~0clkctrl {} mux_srcB:ALUSrcB|out[1] {} } { 0.000ns 0.000ns 0.999ns 0.968ns 1.350ns 0.927ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.902 ns + Longest register pin " "Info: + Longest register to pin delay is 10.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mux_srcB:ALUSrcB\|out\[1\] 1 REG LCCOMB_X9_Y15_N28 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X9_Y15_N28; Fanout = 5; REG Node = 'mux_srcB:ALUSrcB\|out\[1\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux_srcB:ALUSrcB|out[1] } "NODE_NAME" } } { "mux_srcB.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.228 ns) 0.506 ns Ula32:ALU\|Mux62~0 2 COMB LCCOMB_X9_Y15_N18 3 " "Info: 2: + IC(0.278 ns) + CELL(0.228 ns) = 0.506 ns; Loc. = LCCOMB_X9_Y15_N18; Fanout = 3; COMB Node = 'Ula32:ALU\|Mux62~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { mux_srcB:ALUSrcB|out[1] Ula32:ALU|Mux62~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.228 ns) 1.082 ns Ula32:ALU\|carry_temp\[2\]~3 3 COMB LCCOMB_X10_Y15_N16 2 " "Info: 3: + IC(0.348 ns) + CELL(0.228 ns) = 1.082 ns; Loc. = LCCOMB_X10_Y15_N16; Fanout = 2; COMB Node = 'Ula32:ALU\|carry_temp\[2\]~3'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.576 ns" { Ula32:ALU|Mux62~0 Ula32:ALU|carry_temp[2]~3 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.279 ns) + CELL(0.378 ns) 1.739 ns Ula32:ALU\|carry_temp\[7\]~7 4 COMB LCCOMB_X10_Y15_N14 4 " "Info: 4: + IC(0.279 ns) + CELL(0.378 ns) = 1.739 ns; Loc. = LCCOMB_X10_Y15_N14; Fanout = 4; COMB Node = 'Ula32:ALU\|carry_temp\[7\]~7'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.657 ns" { Ula32:ALU|carry_temp[2]~3 Ula32:ALU|carry_temp[7]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.053 ns) 2.027 ns Ula32:ALU\|carry_temp\[9\]~8 5 COMB LCCOMB_X10_Y15_N0 6 " "Info: 5: + IC(0.235 ns) + CELL(0.053 ns) = 2.027 ns; Loc. = LCCOMB_X10_Y15_N0; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[9\]~8'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.288 ns" { Ula32:ALU|carry_temp[7]~7 Ula32:ALU|carry_temp[9]~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.053 ns) 2.296 ns Ula32:ALU\|carry_temp\[11\]~9 6 COMB LCCOMB_X10_Y15_N20 6 " "Info: 6: + IC(0.216 ns) + CELL(0.053 ns) = 2.296 ns; Loc. = LCCOMB_X10_Y15_N20; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[11\]~9'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.269 ns" { Ula32:ALU|carry_temp[9]~8 Ula32:ALU|carry_temp[11]~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 2.563 ns Ula32:ALU\|carry_temp\[13\]~10 7 COMB LCCOMB_X10_Y15_N24 6 " "Info: 7: + IC(0.214 ns) + CELL(0.053 ns) = 2.563 ns; Loc. = LCCOMB_X10_Y15_N24; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[13\]~10'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.267 ns" { Ula32:ALU|carry_temp[11]~9 Ula32:ALU|carry_temp[13]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.053 ns) 3.188 ns Ula32:ALU\|carry_temp\[15\]~11 8 COMB LCCOMB_X10_Y14_N16 6 " "Info: 8: + IC(0.572 ns) + CELL(0.053 ns) = 3.188 ns; Loc. = LCCOMB_X10_Y14_N16; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[15\]~11'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.625 ns" { Ula32:ALU|carry_temp[13]~10 Ula32:ALU|carry_temp[15]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.053 ns) 3.461 ns Ula32:ALU\|carry_temp\[17\]~12 9 COMB LCCOMB_X10_Y14_N20 6 " "Info: 9: + IC(0.220 ns) + CELL(0.053 ns) = 3.461 ns; Loc. = LCCOMB_X10_Y14_N20; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[17\]~12'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.273 ns" { Ula32:ALU|carry_temp[15]~11 Ula32:ALU|carry_temp[17]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.229 ns) + CELL(0.053 ns) 3.743 ns Ula32:ALU\|carry_temp\[19\]~13 10 COMB LCCOMB_X10_Y14_N8 6 " "Info: 10: + IC(0.229 ns) + CELL(0.053 ns) = 3.743 ns; Loc. = LCCOMB_X10_Y14_N8; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[19\]~13'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.282 ns" { Ula32:ALU|carry_temp[17]~12 Ula32:ALU|carry_temp[19]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.807 ns) + CELL(0.053 ns) 4.603 ns Ula32:ALU\|carry_temp\[21\]~14 11 COMB LCCOMB_X14_Y16_N16 6 " "Info: 11: + IC(0.807 ns) + CELL(0.053 ns) = 4.603 ns; Loc. = LCCOMB_X14_Y16_N16; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[21\]~14'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.860 ns" { Ula32:ALU|carry_temp[19]~13 Ula32:ALU|carry_temp[21]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 4.871 ns Ula32:ALU\|carry_temp\[23\]~15 12 COMB LCCOMB_X14_Y16_N20 6 " "Info: 12: + IC(0.215 ns) + CELL(0.053 ns) = 4.871 ns; Loc. = LCCOMB_X14_Y16_N20; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[23\]~15'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:ALU|carry_temp[21]~14 Ula32:ALU|carry_temp[23]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.576 ns) + CELL(0.053 ns) 5.500 ns Ula32:ALU\|carry_temp\[25\]~16 13 COMB LCCOMB_X14_Y17_N10 7 " "Info: 13: + IC(0.576 ns) + CELL(0.053 ns) = 5.500 ns; Loc. = LCCOMB_X14_Y17_N10; Fanout = 7; COMB Node = 'Ula32:ALU\|carry_temp\[25\]~16'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { Ula32:ALU|carry_temp[23]~15 Ula32:ALU|carry_temp[25]~16 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.053 ns) 5.775 ns Ula32:ALU\|carry_temp\[27\]~17 14 COMB LCCOMB_X14_Y17_N14 8 " "Info: 14: + IC(0.222 ns) + CELL(0.053 ns) = 5.775 ns; Loc. = LCCOMB_X14_Y17_N14; Fanout = 8; COMB Node = 'Ula32:ALU\|carry_temp\[27\]~17'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.275 ns" { Ula32:ALU|carry_temp[25]~16 Ula32:ALU|carry_temp[27]~17 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.053 ns) 6.053 ns Ula32:ALU\|carry_temp\[29\]~18 15 COMB LCCOMB_X14_Y17_N0 11 " "Info: 15: + IC(0.225 ns) + CELL(0.053 ns) = 6.053 ns; Loc. = LCCOMB_X14_Y17_N0; Fanout = 11; COMB Node = 'Ula32:ALU\|carry_temp\[29\]~18'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.278 ns" { Ula32:ALU|carry_temp[27]~17 Ula32:ALU|carry_temp[29]~18 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.614 ns) + CELL(0.053 ns) 6.720 ns Ula32:ALU\|carry_temp\[30\]~22 16 COMB LCCOMB_X14_Y15_N14 21 " "Info: 16: + IC(0.614 ns) + CELL(0.053 ns) = 6.720 ns; Loc. = LCCOMB_X14_Y15_N14; Fanout = 21; COMB Node = 'Ula32:ALU\|carry_temp\[30\]~22'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.667 ns" { Ula32:ALU|carry_temp[29]~18 Ula32:ALU|carry_temp[30]~22 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.818 ns) + CELL(0.053 ns) 7.591 ns Ula32:ALU\|Menor 17 COMB LCCOMB_X15_Y17_N0 2 " "Info: 17: + IC(0.818 ns) + CELL(0.053 ns) = 7.591 ns; Loc. = LCCOMB_X15_Y17_N0; Fanout = 2; COMB Node = 'Ula32:ALU\|Menor'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.871 ns" { Ula32:ALU|carry_temp[30]~22 Ula32:ALU|Menor } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.339 ns) + CELL(1.972 ns) 10.902 ns LessThan 18 PIN PIN_B15 0 " "Info: 18: + IC(1.339 ns) + CELL(1.972 ns) = 10.902 ns; Loc. = PIN_B15; Fanout = 0; PIN Node = 'LessThan'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "3.311 ns" { Ula32:ALU|Menor LessThan } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.495 ns ( 32.06 % ) " "Info: Total cell delay = 3.495 ns ( 32.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.407 ns ( 67.94 % ) " "Info: Total interconnect delay = 7.407 ns ( 67.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "10.902 ns" { mux_srcB:ALUSrcB|out[1] Ula32:ALU|Mux62~0 Ula32:ALU|carry_temp[2]~3 Ula32:ALU|carry_temp[7]~7 Ula32:ALU|carry_temp[9]~8 Ula32:ALU|carry_temp[11]~9 Ula32:ALU|carry_temp[13]~10 Ula32:ALU|carry_temp[15]~11 Ula32:ALU|carry_temp[17]~12 Ula32:ALU|carry_temp[19]~13 Ula32:ALU|carry_temp[21]~14 Ula32:ALU|carry_temp[23]~15 Ula32:ALU|carry_temp[25]~16 Ula32:ALU|carry_temp[27]~17 Ula32:ALU|carry_temp[29]~18 Ula32:ALU|carry_temp[30]~22 Ula32:ALU|Menor LessThan } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "10.902 ns" { mux_srcB:ALUSrcB|out[1] {} Ula32:ALU|Mux62~0 {} Ula32:ALU|carry_temp[2]~3 {} Ula32:ALU|carry_temp[7]~7 {} Ula32:ALU|carry_temp[9]~8 {} Ula32:ALU|carry_temp[11]~9 {} Ula32:ALU|carry_temp[13]~10 {} Ula32:ALU|carry_temp[15]~11 {} Ula32:ALU|carry_temp[17]~12 {} Ula32:ALU|carry_temp[19]~13 {} Ula32:ALU|carry_temp[21]~14 {} Ula32:ALU|carry_temp[23]~15 {} Ula32:ALU|carry_temp[25]~16 {} Ula32:ALU|carry_temp[27]~17 {} Ula32:ALU|carry_temp[29]~18 {} Ula32:ALU|carry_temp[30]~22 {} Ula32:ALU|Menor {} LessThan {} } { 0.000ns 0.278ns 0.348ns 0.279ns 0.235ns 0.216ns 0.214ns 0.572ns 0.220ns 0.229ns 0.807ns 0.215ns 0.576ns 0.222ns 0.225ns 0.614ns 0.818ns 1.339ns } { 0.000ns 0.228ns 0.228ns 0.378ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 1.972ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.088 ns" { clock UnidadeControle:CtrlUnit|ALUSrcB[1] mux_srcB:ALUSrcB|Mux32~0 mux_srcB:ALUSrcB|Mux32~0clkctrl mux_srcB:ALUSrcB|out[1] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "6.088 ns" { clock {} clock~combout {} UnidadeControle:CtrlUnit|ALUSrcB[1] {} mux_srcB:ALUSrcB|Mux32~0 {} mux_srcB:ALUSrcB|Mux32~0clkctrl {} mux_srcB:ALUSrcB|out[1] {} } { 0.000ns 0.000ns 0.999ns 0.968ns 1.350ns 0.927ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "10.902 ns" { mux_srcB:ALUSrcB|out[1] Ula32:ALU|Mux62~0 Ula32:ALU|carry_temp[2]~3 Ula32:ALU|carry_temp[7]~7 Ula32:ALU|carry_temp[9]~8 Ula32:ALU|carry_temp[11]~9 Ula32:ALU|carry_temp[13]~10 Ula32:ALU|carry_temp[15]~11 Ula32:ALU|carry_temp[17]~12 Ula32:ALU|carry_temp[19]~13 Ula32:ALU|carry_temp[21]~14 Ula32:ALU|carry_temp[23]~15 Ula32:ALU|carry_temp[25]~16 Ula32:ALU|carry_temp[27]~17 Ula32:ALU|carry_temp[29]~18 Ula32:ALU|carry_temp[30]~22 Ula32:ALU|Menor LessThan } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "10.902 ns" { mux_srcB:ALUSrcB|out[1] {} Ula32:ALU|Mux62~0 {} Ula32:ALU|carry_temp[2]~3 {} Ula32:ALU|carry_temp[7]~7 {} Ula32:ALU|carry_temp[9]~8 {} Ula32:ALU|carry_temp[11]~9 {} Ula32:ALU|carry_temp[13]~10 {} Ula32:ALU|carry_temp[15]~11 {} Ula32:ALU|carry_temp[17]~12 {} Ula32:ALU|carry_temp[19]~13 {} Ula32:ALU|carry_temp[21]~14 {} Ula32:ALU|carry_temp[23]~15 {} Ula32:ALU|carry_temp[25]~16 {} Ula32:ALU|carry_temp[27]~17 {} Ula32:ALU|carry_temp[29]~18 {} Ula32:ALU|carry_temp[30]~22 {} Ula32:ALU|Menor {} LessThan {} } { 0.000ns 0.278ns 0.348ns 0.279ns 0.235ns 0.216ns 0.214ns 0.572ns 0.220ns 0.229ns 0.807ns 0.215ns 0.576ns 0.222ns 0.225ns 0.614ns 0.818ns 1.339ns } { 0.000ns 0.228ns 0.228ns 0.378ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 1.972ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "UnidadeControle:CtrlUnit\|state\[3\] reset clock -0.073 ns register " "Info: th for register \"UnidadeControle:CtrlUnit\|state\[3\]\" (data pin = \"reset\", clock pin = \"clock\") is -0.073 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.461 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.461 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 10 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 10; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1378 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1378; COMB Node = 'clock~clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.646 ns) + CELL(0.618 ns) 2.461 ns UnidadeControle:CtrlUnit\|state\[3\] 3 REG LCFF_X15_Y15_N1 84 " "Info: 3: + IC(0.646 ns) + CELL(0.618 ns) = 2.461 ns; Loc. = LCFF_X15_Y15_N1; Fanout = 84; REG Node = 'UnidadeControle:CtrlUnit\|state\[3\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { clock~clkctrl UnidadeControle:CtrlUnit|state[3] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.81 % ) " "Info: Total cell delay = 1.472 ns ( 59.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.989 ns ( 40.19 % ) " "Info: Total interconnect delay = 0.989 ns ( 40.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { clock clock~clkctrl UnidadeControle:CtrlUnit|state[3] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.461 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:CtrlUnit|state[3] {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 191 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.683 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_M21 21 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 21; PIN Node = 'reset'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.316 ns) + CELL(0.503 ns) 2.683 ns UnidadeControle:CtrlUnit\|state\[3\] 2 REG LCFF_X15_Y15_N1 84 " "Info: 2: + IC(1.316 ns) + CELL(0.503 ns) = 2.683 ns; Loc. = LCFF_X15_Y15_N1; Fanout = 84; REG Node = 'UnidadeControle:CtrlUnit\|state\[3\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.819 ns" { reset UnidadeControle:CtrlUnit|state[3] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.367 ns ( 50.95 % ) " "Info: Total cell delay = 1.367 ns ( 50.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.316 ns ( 49.05 % ) " "Info: Total interconnect delay = 1.316 ns ( 49.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { reset UnidadeControle:CtrlUnit|state[3] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { reset {} reset~combout {} UnidadeControle:CtrlUnit|state[3] {} } { 0.000ns 0.000ns 1.316ns } { 0.000ns 0.864ns 0.503ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { clock clock~clkctrl UnidadeControle:CtrlUnit|state[3] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.461 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:CtrlUnit|state[3] {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { reset UnidadeControle:CtrlUnit|state[3] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { reset {} reset~combout {} UnidadeControle:CtrlUnit|state[3] {} } { 0.000ns 0.000ns 1.316ns } { 0.000ns 0.864ns 0.503ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 100 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 100 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "251 " "Info: Peak virtual memory: 251 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 17 20:26:47 2019 " "Info: Processing ended: Fri May 17 20:26:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
