// Seed: 3886231087
module module_0 (
    output uwire id_0,
    input  wor   id_1,
    input  tri   id_2,
    output wor   id_3
);
endmodule
module module_1 (
    output uwire id_0,
    input tri1 id_1,
    input tri1 id_2,
    input tri0 id_3,
    input tri id_4,
    input tri id_5,
    output supply0 id_6,
    input wor id_7,
    output supply1 id_8,
    input wor id_9,
    output uwire id_10
    , id_12
);
  wire id_13;
  assign id_12 = id_2 == 1;
  module_0(
      id_0, id_5, id_1, id_6
  );
endmodule
