#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Aug  5 18:29:01 2025
# Process ID: 18740
# Current directory: C:/Project/STRAIT/BISR
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15148 C:\Project\STRAIT\BISR\BISR.xpr
# Log file: C:/Project/STRAIT/BISR/vivado.log
# Journal file: C:/Project/STRAIT/BISR\vivado.jou
# Running On: Innis, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 4, Host memory: 16873 MB
#-----------------------------------------------------------
start_gui
open_project C:/Project/STRAIT/BISR/BISR.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Project/STRAIT/BISR/BISR.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 1448.402 ; gain = 383.035
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_bisr_weight_allocation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Project/STRAIT/BISR/BISR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_bisr_weight_allocation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Project/STRAIT/BISR/BISR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_bisr_weight_allocation_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Project/STRAIT/bisr_weight_allocation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bisr_weight_allocation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Project/STRAIT/faulty_pe_storage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module faulty_pe_storage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Project/STRAIT/mapping_table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mapping_table
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Project/STRAIT/row_weight_storage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module row_weight_storage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Project/STRAIT/tb_bisr_weight_allocation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_bisr_weight_allocation
ERROR: [VRFC 10-8413] extra comma in parameter association list is not allowed [C:/Project/STRAIT/tb_bisr_weight_allocation.v:68]
ERROR: [VRFC 10-8530] module 'tb_bisr_weight_allocation' is ignored due to previous errors [C:/Project/STRAIT/tb_bisr_weight_allocation.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Project/STRAIT/BISR/BISR.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Project/STRAIT/BISR/BISR.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_bisr_weight_allocation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Project/STRAIT/BISR/BISR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_bisr_weight_allocation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Project/STRAIT/BISR/BISR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_bisr_weight_allocation_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Project/STRAIT/bisr_weight_allocation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bisr_weight_allocation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Project/STRAIT/faulty_pe_storage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module faulty_pe_storage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Project/STRAIT/mapping_table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mapping_table
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Project/STRAIT/row_weight_storage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module row_weight_storage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Project/STRAIT/tb_bisr_weight_allocation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_bisr_weight_allocation
ERROR: [VRFC 10-8413] extra comma in parameter association list is not allowed [C:/Project/STRAIT/tb_bisr_weight_allocation.v:68]
ERROR: [VRFC 10-8530] module 'tb_bisr_weight_allocation' is ignored due to previous errors [C:/Project/STRAIT/tb_bisr_weight_allocation.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Project/STRAIT/BISR/BISR.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Project/STRAIT/BISR/BISR.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_bisr_weight_allocation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Project/STRAIT/BISR/BISR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_bisr_weight_allocation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Project/STRAIT/BISR/BISR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_bisr_weight_allocation_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Project/STRAIT/bisr_weight_allocation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bisr_weight_allocation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Project/STRAIT/faulty_pe_storage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module faulty_pe_storage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Project/STRAIT/mapping_table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mapping_table
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Project/STRAIT/row_weight_storage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module row_weight_storage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Project/STRAIT/tb_bisr_weight_allocation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_bisr_weight_allocation
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Project/STRAIT/BISR/BISR.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_bisr_weight_allocation_behav xil_defaultlib.tb_bisr_weight_allocation xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_bisr_weight_allocation_behav xil_defaultlib.tb_bisr_weight_allocation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Project/STRAIT/BISR/BISR.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Project/STRAIT/BISR/BISR.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.faulty_pe_storage(SYSTOLIC_SIZE=...
Compiling module xil_defaultlib.mapping_table(SYSTOLIC_SIZE=4,AD...
Compiling module xil_defaultlib.row_weight_storage(SYSTOLIC_SIZE...
Compiling module xil_defaultlib.bisr_weight_allocation(SYSTOLIC_...
Compiling module xil_defaultlib.tb_bisr_weight_allocation
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_bisr_weight_allocation_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1451.414 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Project/STRAIT/BISR/BISR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_bisr_weight_allocation_behav -key {Behavioral:sim_1:Functional:tb_bisr_weight_allocation} -tclbatch {tb_bisr_weight_allocation.tcl} -view {C:/Project/STRAIT/BISR/tb_bisr_weight_allocation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Project/STRAIT/BISR/tb_bisr_weight_allocation_behav.wcfg
WARNING: Simulation object /tb_bisr_weight_allocation/envm_faulty_patterns was not found in the design.
WARNING: Simulation object /tb_bisr_weight_allocation/envm_faulty_row_addrs was not found in the design.
WARNING: Simulation object /tb_bisr_weight_allocation/envm_faulty_valid_mask was not found in the design.
WARNING: Simulation object /tb_bisr_weight_allocation/dut/envm_faulty_patterns was not found in the design.
WARNING: Simulation object /tb_bisr_weight_allocation/dut/envm_faulty_row_addrs was not found in the design.
WARNING: Simulation object /tb_bisr_weight_allocation/dut/envm_faulty_valid_mask was not found in the design.
WARNING: Simulation object /tb_bisr_weight_allocation/dut/faulty_pe_inst/faulty_row_addrs was not found in the design.
WARNING: Simulation object /tb_bisr_weight_allocation/dut/faulty_pe_inst/faulty_valid_mask was not found in the design.
WARNING: Simulation object /tb_bisr_weight_allocation/dut/faulty_pe_inst/row_addr_storage was not found in the design.
WARNING: Simulation object /tb_bisr_weight_allocation/dut/faulty_pe_inst/\precise_matching[0].match_result  was not found in the design.
WARNING: Simulation object /tb_bisr_weight_allocation/dut/faulty_pe_inst/\precise_matching[1].match_result  was not found in the design.
WARNING: Simulation object /tb_bisr_weight_allocation/dut/faulty_pe_inst/\precise_matching[2].match_result  was not found in the design.
WARNING: Simulation object /tb_bisr_weight_allocation/dut/faulty_pe_inst/\precise_matching[3].match_result  was not found in the design.
source tb_bisr_weight_allocation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=====================================
BISR Weight Allocation Testbench
SYSTOLIC_SIZE = 4
=====================================

=== Test Pattern Setup ===
Weight Matrix:
  Row 0: PE[3]=12, PE[2]=22, PE[1]=32, PE[0]=42
  Row 1: PE[3]=0, PE[2]=23, PE[1]=0, PE[0]=43
  Row 2: PE[3]=14, PE[2]=24, PE[1]=34, PE[0]=44
  Row 3: PE[3]=15, PE[2]=25, PE[1]=35, PE[0]=45

Faulty Information:
Faulty Patterns Flat: 0100101000001000
  Row 0 Pattern: 1000 (PE[3]=1, PE[2]=0, PE[1]=0, PE[0]=0)
  Row 1 Pattern: 0000 (PE[3]=0, PE[2]=0, PE[1]=0, PE[0]=0)
  Row 2 Pattern: 1010 (PE[3]=1, PE[2]=0, PE[1]=1, PE[0]=0)
  Row 3 Pattern: 0100 (PE[3]=0, PE[2]=1, PE[1]=0, PE[0]=0)

=== Phase 1: eNVM Initialization ===
eNVM initialization completed

=== Phase 2: Weight Allocation ===

Input Row 0 weights: PE[3]=12, PE[2]=22, PE[1]=32, PE[0]=42
  Zero weight positions: PE[3]=0, PE[2]=0, PE[1]=0, PE[0]=0
  -> Match Failed, execute step 4 allocation to healthy row

Input Row 1 weights: PE[3]=0, PE[2]=23, PE[1]=0, PE[0]=43
  Zero weight positions: PE[3]=1, PE[2]=0, PE[1]=1, PE[0]=0
  -> Match Success! Faulty Row 2 mapped to current Row 1

Input Row 2 weights: PE[3]=14, PE[2]=24, PE[1]=34, PE[0]=44
  Zero weight positions: PE[3]=0, PE[2]=0, PE[1]=0, PE[0]=0
  -> Match Failed, execute step 4 allocation to healthy row

Input Row 3 weights: PE[3]=15, PE[2]=25, PE[1]=35, PE[0]=45
  Zero weight positions: PE[3]=0, PE[2]=0, PE[1]=0, PE[0]=0
  -> Match Failed, execute step 4 allocation to healthy row

Weight allocation phase completed:
  recovery_done = 1
  recovery_success = 0

--- Internal Status ---
Faulty PE Storage valid bits: 1001
All faulty matched: 0
WARNING: Allocation Failed detected

=== Phase 3: Read Test ===
Address mapping results:
  Logic Addr 0 -> Physical Addr 0, Weights: PE[3]=12, PE[2]=22, PE[1]=32, PE[0]=42
  Logic Addr 1 -> Physical Addr 0, Weights: PE[3]=12, PE[2]=22, PE[1]=32, PE[0]=42
  Logic Addr 2 -> Physical Addr 1, Weights: PE[3]=0, PE[2]=23, PE[1]=0, PE[0]=43
  Logic Addr 3 -> Physical Addr 2, Weights: PE[3]=14, PE[2]=24, PE[1]=34, PE[0]=44

=== Final Results ===
PARTIAL: Allocation completed but some faulty PEs not fully recovered
Final Status: recovery_done=1, recovery_success=0

=====================================
Test Completed
=====================================
$finish called at time : 155 ns : File "C:/Project/STRAIT/tb_bisr_weight_allocation.v" Line 134
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_bisr_weight_allocation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1486.590 ; gain = 35.176
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_bisr_weight_allocation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Project/STRAIT/BISR/BISR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_bisr_weight_allocation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Project/STRAIT/BISR/BISR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_bisr_weight_allocation_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Project/STRAIT/bisr_weight_allocation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bisr_weight_allocation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Project/STRAIT/faulty_pe_storage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module faulty_pe_storage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Project/STRAIT/mapping_table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mapping_table
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Project/STRAIT/row_weight_storage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module row_weight_storage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Project/STRAIT/tb_bisr_weight_allocation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_bisr_weight_allocation
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_bisr_weight_allocation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Project/STRAIT/BISR/BISR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Project/STRAIT/BISR/BISR.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_bisr_weight_allocation_behav xil_defaultlib.tb_bisr_weight_allocation xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_bisr_weight_allocation_behav xil_defaultlib.tb_bisr_weight_allocation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Project/STRAIT/BISR/BISR.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Project/STRAIT/BISR/BISR.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.faulty_pe_storage(SYSTOLIC_SIZE=...
Compiling module xil_defaultlib.mapping_table(SYSTOLIC_SIZE=4,AD...
Compiling module xil_defaultlib.row_weight_storage(SYSTOLIC_SIZE...
Compiling module xil_defaultlib.bisr_weight_allocation(SYSTOLIC_...
Compiling module xil_defaultlib.tb_bisr_weight_allocation
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_bisr_weight_allocation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
=====================================
BISR Weight Allocation Testbench
SYSTOLIC_SIZE = 4
=====================================

=== Test Pattern Setup ===
Weight Matrix:
  Row 0: PE[3]=12, PE[2]=22, PE[1]=32, PE[0]=42
  Row 1: PE[3]=0, PE[2]=23, PE[1]=0, PE[0]=43
  Row 2: PE[3]=14, PE[2]=24, PE[1]=34, PE[0]=44
  Row 3: PE[3]=15, PE[2]=25, PE[1]=35, PE[0]=45

Faulty Information:
Faulty Patterns Flat: 0100101000001000
  Row 0 Pattern: 1000 (PE[3]=1, PE[2]=0, PE[1]=0, PE[0]=0)
  Row 1 Pattern: 0000 (PE[3]=0, PE[2]=0, PE[1]=0, PE[0]=0)
  Row 2 Pattern: 1010 (PE[3]=1, PE[2]=0, PE[1]=1, PE[0]=0)
  Row 3 Pattern: 0100 (PE[3]=0, PE[2]=1, PE[1]=0, PE[0]=0)

=== Phase 1: eNVM Initialization ===
eNVM initialization completed

=== Phase 2: Weight Allocation ===

Input Row 0 weights: PE[3]=12, PE[2]=22, PE[1]=32, PE[0]=42
  Zero weight positions: PE[3]=0, PE[2]=0, PE[1]=0, PE[0]=0
  -> Match Failed, execute step 4 allocation to healthy row

Input Row 1 weights: PE[3]=0, PE[2]=23, PE[1]=0, PE[0]=43
  Zero weight positions: PE[3]=1, PE[2]=0, PE[1]=1, PE[0]=0
  -> Match Success! Faulty Row 2 mapped to current Row 1

Input Row 2 weights: PE[3]=14, PE[2]=24, PE[1]=34, PE[0]=44
  Zero weight positions: PE[3]=0, PE[2]=0, PE[1]=0, PE[0]=0
  -> Match Failed, execute step 4 allocation to healthy row

Input Row 3 weights: PE[3]=15, PE[2]=25, PE[1]=35, PE[0]=45
  Zero weight positions: PE[3]=0, PE[2]=0, PE[1]=0, PE[0]=0
  -> Match Failed, execute step 4 allocation to healthy row

Weight allocation phase completed:
  recovery_done = 1
  recovery_success = 0

--- Internal Status ---
Faulty PE Storage valid bits: 1001
All faulty matched: 0
WARNING: Allocation Failed detected

=== Phase 3: Read Test ===
Address mapping results:
  Logic Addr 0 -> Physical Addr 0, Weights: PE[3]=12, PE[2]=22, PE[1]=32, PE[0]=42
  Logic Addr 1 -> Physical Addr 0, Weights: PE[3]=12, PE[2]=22, PE[1]=32, PE[0]=42
  Logic Addr 2 -> Physical Addr 1, Weights: PE[3]=0, PE[2]=23, PE[1]=0, PE[0]=43
  Logic Addr 3 -> Physical Addr 2, Weights: PE[3]=14, PE[2]=24, PE[1]=34, PE[0]=44

=== Final Results ===
PARTIAL: Allocation completed but some faulty PEs not fully recovered
Final Status: recovery_done=1, recovery_success=0

=====================================
Test Completed
=====================================
$finish called at time : 155 ns : File "C:/Project/STRAIT/tb_bisr_weight_allocation.v" Line 134
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2120.324 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Aug  5 18:41:05 2025...
