Classic Timing Analyzer report for floprs
Fri Apr 27 12:44:12 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                           ;
+------------------------------+-------+---------------+-------------+-----------+-----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From      ; To        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-----------+-----------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.042 ns    ; d[0]      ; q[0]~reg0 ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.390 ns    ; q[0]~reg0 ; q[0]      ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.538 ns    ; d[2]      ; q[2]~reg0 ; --         ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;             ;           ;           ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-----------+-----------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5T144C6        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------+
; tsu                                                              ;
+-------+--------------+------------+-------+-----------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To        ; To Clock ;
+-------+--------------+------------+-------+-----------+----------+
; N/A   ; None         ; 4.042 ns   ; d[0]  ; q[0]~reg0 ; clk      ;
; N/A   ; None         ; 3.702 ns   ; d[3]  ; q[3]~reg0 ; clk      ;
; N/A   ; None         ; -0.153 ns  ; reset ; q[0]~reg0 ; clk      ;
; N/A   ; None         ; -0.153 ns  ; reset ; q[3]~reg0 ; clk      ;
; N/A   ; None         ; -0.157 ns  ; reset ; q[1]~reg0 ; clk      ;
; N/A   ; None         ; -0.159 ns  ; reset ; q[2]~reg0 ; clk      ;
; N/A   ; None         ; -0.305 ns  ; d[1]  ; q[1]~reg0 ; clk      ;
; N/A   ; None         ; -0.308 ns  ; d[2]  ; q[2]~reg0 ; clk      ;
+-------+--------------+------------+-------+-----------+----------+


+-------------------------------------------------------------------+
; tco                                                               ;
+-------+--------------+------------+-----------+------+------------+
; Slack ; Required tco ; Actual tco ; From      ; To   ; From Clock ;
+-------+--------------+------------+-----------+------+------------+
; N/A   ; None         ; 6.390 ns   ; q[0]~reg0 ; q[0] ; clk        ;
; N/A   ; None         ; 6.330 ns   ; q[3]~reg0 ; q[3] ; clk        ;
; N/A   ; None         ; 5.941 ns   ; q[1]~reg0 ; q[1] ; clk        ;
; N/A   ; None         ; 5.931 ns   ; q[2]~reg0 ; q[2] ; clk        ;
+-------+--------------+------------+-----------+------+------------+


+------------------------------------------------------------------------+
; th                                                                     ;
+---------------+-------------+-----------+-------+-----------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To        ; To Clock ;
+---------------+-------------+-----------+-------+-----------+----------+
; N/A           ; None        ; 0.538 ns  ; d[2]  ; q[2]~reg0 ; clk      ;
; N/A           ; None        ; 0.535 ns  ; d[1]  ; q[1]~reg0 ; clk      ;
; N/A           ; None        ; 0.389 ns  ; reset ; q[2]~reg0 ; clk      ;
; N/A           ; None        ; 0.387 ns  ; reset ; q[1]~reg0 ; clk      ;
; N/A           ; None        ; 0.383 ns  ; reset ; q[0]~reg0 ; clk      ;
; N/A           ; None        ; 0.383 ns  ; reset ; q[3]~reg0 ; clk      ;
; N/A           ; None        ; -3.472 ns ; d[3]  ; q[3]~reg0 ; clk      ;
; N/A           ; None        ; -3.812 ns ; d[0]  ; q[0]~reg0 ; clk      ;
+---------------+-------------+-----------+-------+-----------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Apr 27 12:44:11 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off floprs -c floprs --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: No valid register-to-register data paths exist for clock "clk"
Info: tsu for register "q[0]~reg0" (data pin = "d[0]", clock pin = "clk") is 4.042 ns
    Info: + Longest pin to register delay is 6.423 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_8; Fanout = 1; PIN Node = 'd[0]'
        Info: 2: + IC(5.337 ns) + CELL(0.150 ns) = 6.339 ns; Loc. = LCCOMB_X2_Y5_N8; Fanout = 1; COMB Node = 'q~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.423 ns; Loc. = LCFF_X2_Y5_N9; Fanout = 1; REG Node = 'q[0]~reg0'
        Info: Total cell delay = 1.086 ns ( 16.91 % )
        Info: Total interconnect delay = 5.337 ns ( 83.09 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.345 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.697 ns) + CELL(0.537 ns) = 2.345 ns; Loc. = LCFF_X2_Y5_N9; Fanout = 1; REG Node = 'q[0]~reg0'
        Info: Total cell delay = 1.526 ns ( 65.07 % )
        Info: Total interconnect delay = 0.819 ns ( 34.93 % )
Info: tco from clock "clk" to destination pin "q[0]" through register "q[0]~reg0" is 6.390 ns
    Info: + Longest clock path from clock "clk" to source register is 2.345 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.697 ns) + CELL(0.537 ns) = 2.345 ns; Loc. = LCFF_X2_Y5_N9; Fanout = 1; REG Node = 'q[0]~reg0'
        Info: Total cell delay = 1.526 ns ( 65.07 % )
        Info: Total interconnect delay = 0.819 ns ( 34.93 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 3.795 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y5_N9; Fanout = 1; REG Node = 'q[0]~reg0'
        Info: 2: + IC(0.996 ns) + CELL(2.799 ns) = 3.795 ns; Loc. = PIN_31; Fanout = 0; PIN Node = 'q[0]'
        Info: Total cell delay = 2.799 ns ( 73.75 % )
        Info: Total interconnect delay = 0.996 ns ( 26.25 % )
Info: th for register "q[2]~reg0" (data pin = "d[2]", clock pin = "clk") is 0.538 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.345 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.697 ns) + CELL(0.537 ns) = 2.345 ns; Loc. = LCFF_X2_Y5_N21; Fanout = 1; REG Node = 'q[2]~reg0'
        Info: Total cell delay = 1.526 ns ( 65.07 % )
        Info: Total interconnect delay = 0.819 ns ( 34.93 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.073 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_22; Fanout = 1; PIN Node = 'd[2]'
        Info: 2: + IC(0.850 ns) + CELL(0.150 ns) = 1.989 ns; Loc. = LCCOMB_X2_Y5_N20; Fanout = 1; COMB Node = 'q~2'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.073 ns; Loc. = LCFF_X2_Y5_N21; Fanout = 1; REG Node = 'q[2]~reg0'
        Info: Total cell delay = 1.223 ns ( 59.00 % )
        Info: Total interconnect delay = 0.850 ns ( 41.00 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 165 megabytes
    Info: Processing ended: Fri Apr 27 12:44:13 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


