|cpu
RRR <= R_TY.DB_MAX_OUTPUT_PORT_TYPE
RST => inst4.IN1
RST => PC:inst.Reset
clock => inst3.IN1
RQA1[0] <= DIGITAL:inst1.RQ1[0]
RQA1[1] <= DIGITAL:inst1.RQ1[1]
RQA1[2] <= DIGITAL:inst1.RQ1[2]
RQA1[3] <= DIGITAL:inst1.RQ1[3]
RQA1[4] <= DIGITAL:inst1.RQ1[4]
RQA1[5] <= DIGITAL:inst1.RQ1[5]
RQA1[6] <= DIGITAL:inst1.RQ1[6]
BLANKTEST => DIGITAL:inst1.BLANK
BLANKTEST => NOT.IN0
BLANKTEST => DIGITAL:inst10.BLANK
BLANKTEST => DIGITAL:inst11.BLANK
RQA2[0] <= DIGITAL:inst1.RQ2[0]
RQA2[1] <= DIGITAL:inst1.RQ2[1]
RQA2[2] <= DIGITAL:inst1.RQ2[2]
RQA2[3] <= DIGITAL:inst1.RQ2[3]
RQA2[4] <= DIGITAL:inst1.RQ2[4]
RQA2[5] <= DIGITAL:inst1.RQ2[5]
RQA2[6] <= DIGITAL:inst1.RQ2[6]
RQB1[0] <= DIGITAL:inst10.RQ1[0]
RQB1[1] <= DIGITAL:inst10.RQ1[1]
RQB1[2] <= DIGITAL:inst10.RQ1[2]
RQB1[3] <= DIGITAL:inst10.RQ1[3]
RQB1[4] <= DIGITAL:inst10.RQ1[4]
RQB1[5] <= DIGITAL:inst10.RQ1[5]
RQB1[6] <= DIGITAL:inst10.RQ1[6]
S[0] <= LPM2_4:inst9.result[0]
S[1] <= LPM2_4:inst9.result[1]
S[2] <= LPM2_4:inst9.result[2]
S[3] <= LPM2_4:inst9.result[3]
RQB2[0] <= DIGITAL:inst10.RQ2[0]
RQB2[1] <= DIGITAL:inst10.RQ2[1]
RQB2[2] <= DIGITAL:inst10.RQ2[2]
RQB2[3] <= DIGITAL:inst10.RQ2[3]
RQB2[4] <= DIGITAL:inst10.RQ2[4]
RQB2[5] <= DIGITAL:inst10.RQ2[5]
RQB2[6] <= DIGITAL:inst10.RQ2[6]
RQC1[0] <= DIGITAL:inst11.RQ1[0]
RQC1[1] <= DIGITAL:inst11.RQ1[1]
RQC1[2] <= DIGITAL:inst11.RQ1[2]
RQC1[3] <= DIGITAL:inst11.RQ1[3]
RQC1[4] <= DIGITAL:inst11.RQ1[4]
RQC1[5] <= DIGITAL:inst11.RQ1[5]
RQC1[6] <= DIGITAL:inst11.RQ1[6]
RQC2[0] <= DIGITAL:inst11.RQ2[0]
RQC2[1] <= DIGITAL:inst11.RQ2[1]
RQC2[2] <= DIGITAL:inst11.RQ2[2]
RQC2[3] <= DIGITAL:inst11.RQ2[3]
RQC2[4] <= DIGITAL:inst11.RQ2[4]
RQC2[5] <= DIGITAL:inst11.RQ2[5]
RQC2[6] <= DIGITAL:inst11.RQ2[6]


|cpu|Decoder1:inst33
op[0] => Mux0.IN19
op[0] => Mux1.IN19
op[0] => Mux2.IN19
op[0] => Mux4.IN19
op[0] => Mux5.IN19
op[0] => Mux6.IN19
op[0] => Mux7.IN19
op[0] => Mux8.IN19
op[0] => Mux9.IN19
op[0] => Mux10.IN19
op[0] => Mux11.IN19
op[0] => Mux12.IN19
op[1] => Mux0.IN18
op[1] => Mux1.IN18
op[1] => Mux2.IN18
op[1] => Mux3.IN10
op[1] => Mux4.IN18
op[1] => Mux5.IN18
op[1] => Mux6.IN18
op[1] => Mux7.IN18
op[1] => Mux8.IN18
op[1] => Mux9.IN18
op[1] => Mux10.IN18
op[1] => Mux11.IN18
op[1] => Mux12.IN18
op[2] => Mux0.IN17
op[2] => Mux1.IN17
op[2] => Mux2.IN17
op[2] => Mux3.IN9
op[2] => Mux4.IN17
op[2] => Mux5.IN17
op[2] => Mux6.IN17
op[2] => Mux7.IN17
op[2] => Mux8.IN17
op[2] => Mux9.IN17
op[2] => Mux10.IN17
op[2] => Mux11.IN17
op[2] => Mux12.IN17
op[3] => Mux0.IN16
op[3] => Mux1.IN16
op[3] => Mux2.IN16
op[3] => Mux3.IN8
op[3] => Mux4.IN16
op[3] => Mux5.IN16
op[3] => Mux6.IN16
op[3] => Mux7.IN16
op[3] => Mux8.IN16
op[3] => Mux9.IN16
op[3] => Mux10.IN16
op[3] => Mux11.IN16
op[3] => Mux12.IN16
s[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
WE <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Smux <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Exop <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Lmux <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
INCR_PC <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
PC_LOAD <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
R_ORNOT <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
JUMP <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
RT_CHOSE <= Mux12.DB_MAX_OUTPUT_PORT_TYPE


|cpu|ROM:inst2
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]


|cpu|ROM:inst2|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_7i14:auto_generated.address_a[0]
address_a[1] => altsyncram_7i14:auto_generated.address_a[1]
address_a[2] => altsyncram_7i14:auto_generated.address_a[2]
address_a[3] => altsyncram_7i14:auto_generated.address_a[3]
address_a[4] => altsyncram_7i14:auto_generated.address_a[4]
address_a[5] => altsyncram_7i14:auto_generated.address_a[5]
address_a[6] => altsyncram_7i14:auto_generated.address_a[6]
address_a[7] => altsyncram_7i14:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_7i14:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_7i14:auto_generated.q_a[0]
q_a[1] <= altsyncram_7i14:auto_generated.q_a[1]
q_a[2] <= altsyncram_7i14:auto_generated.q_a[2]
q_a[3] <= altsyncram_7i14:auto_generated.q_a[3]
q_a[4] <= altsyncram_7i14:auto_generated.q_a[4]
q_a[5] <= altsyncram_7i14:auto_generated.q_a[5]
q_a[6] <= altsyncram_7i14:auto_generated.q_a[6]
q_a[7] <= altsyncram_7i14:auto_generated.q_a[7]
q_a[8] <= altsyncram_7i14:auto_generated.q_a[8]
q_a[9] <= altsyncram_7i14:auto_generated.q_a[9]
q_a[10] <= altsyncram_7i14:auto_generated.q_a[10]
q_a[11] <= altsyncram_7i14:auto_generated.q_a[11]
q_a[12] <= altsyncram_7i14:auto_generated.q_a[12]
q_a[13] <= altsyncram_7i14:auto_generated.q_a[13]
q_a[14] <= altsyncram_7i14:auto_generated.q_a[14]
q_a[15] <= altsyncram_7i14:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cpu|ROM:inst2|altsyncram:altsyncram_component|altsyncram_7i14:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|cpu|PC:inst
clk => PC_out[0]~reg0.CLK
clk => PC_out[1]~reg0.CLK
clk => PC_out[2]~reg0.CLK
clk => PC_out[3]~reg0.CLK
clk => PC_out[4]~reg0.CLK
clk => PC_out[5]~reg0.CLK
clk => PC_out[6]~reg0.CLK
clk => PC_out[7]~reg0.CLK
Reset => PC_out[0]~reg0.ACLR
Reset => PC_out[1]~reg0.ACLR
Reset => PC_out[2]~reg0.ACLR
Reset => PC_out[3]~reg0.ACLR
Reset => PC_out[4]~reg0.ACLR
Reset => PC_out[5]~reg0.ACLR
Reset => PC_out[6]~reg0.ACLR
Reset => PC_out[7]~reg0.ACLR
LOAD_PC => process_0.IN0
LOAD_PC => process_0.IN0
INCR_PC => process_0.IN1
INCR_PC => process_0.IN1
Addr_in[0] => PC_out.DATAB
Addr_in[1] => PC_out.DATAB
Addr_in[2] => PC_out.DATAB
Addr_in[3] => PC_out.DATAB
Addr_in[4] => PC_out.DATAB
Addr_in[5] => PC_out.DATAB
Addr_in[6] => PC_out.DATAB
Addr_in[7] => PC_out.DATAB
PC_out[0] <> PC_out[0]~reg0
PC_out[1] <> PC_out[1]~reg0
PC_out[2] <> PC_out[2]~reg0
PC_out[3] <> PC_out[3]~reg0
PC_out[4] <> PC_out[4]~reg0
PC_out[5] <> PC_out[5]~reg0
PC_out[6] <> PC_out[6]~reg0
PC_out[7] <> PC_out[7]~reg0


|cpu|LPM2_8:inst6
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]


|cpu|LPM2_8:inst6|LPM_MUX:LPM_MUX_component
data[0][0] => mux_b0e:auto_generated.data[0]
data[0][1] => mux_b0e:auto_generated.data[1]
data[0][2] => mux_b0e:auto_generated.data[2]
data[0][3] => mux_b0e:auto_generated.data[3]
data[0][4] => mux_b0e:auto_generated.data[4]
data[0][5] => mux_b0e:auto_generated.data[5]
data[0][6] => mux_b0e:auto_generated.data[6]
data[0][7] => mux_b0e:auto_generated.data[7]
data[1][0] => mux_b0e:auto_generated.data[8]
data[1][1] => mux_b0e:auto_generated.data[9]
data[1][2] => mux_b0e:auto_generated.data[10]
data[1][3] => mux_b0e:auto_generated.data[11]
data[1][4] => mux_b0e:auto_generated.data[12]
data[1][5] => mux_b0e:auto_generated.data[13]
data[1][6] => mux_b0e:auto_generated.data[14]
data[1][7] => mux_b0e:auto_generated.data[15]
sel[0] => mux_b0e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_b0e:auto_generated.result[0]
result[1] <= mux_b0e:auto_generated.result[1]
result[2] <= mux_b0e:auto_generated.result[2]
result[3] <= mux_b0e:auto_generated.result[3]
result[4] <= mux_b0e:auto_generated.result[4]
result[5] <= mux_b0e:auto_generated.result[5]
result[6] <= mux_b0e:auto_generated.result[6]
result[7] <= mux_b0e:auto_generated.result[7]


|cpu|LPM2_8:inst6|LPM_MUX:LPM_MUX_component|mux_b0e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0


|cpu|DIGITAL:inst1
BLANK => RQ1.OUTPUTSELECT
BLANK => RQ1.OUTPUTSELECT
BLANK => RQ1.OUTPUTSELECT
BLANK => RQ1.OUTPUTSELECT
BLANK => RQ1.OUTPUTSELECT
BLANK => RQ1.OUTPUTSELECT
BLANK => RQ1.OUTPUTSELECT
BLANK => RQ2.OUTPUTSELECT
BLANK => RQ2.OUTPUTSELECT
BLANK => RQ2.OUTPUTSELECT
BLANK => RQ2.OUTPUTSELECT
BLANK => RQ2.OUTPUTSELECT
BLANK => RQ2.OUTPUTSELECT
BLANK => RQ2.OUTPUTSELECT
BLANK => process_0.IN0
BLANK => process_0.IN0
TEST => process_0.IN1
TEST => process_0.IN1
DATA[0] => Mux0.IN19
DATA[0] => Mux1.IN19
DATA[0] => Mux2.IN19
DATA[0] => Mux3.IN19
DATA[0] => Mux4.IN19
DATA[0] => Mux5.IN19
DATA[0] => Mux6.IN19
DATA[1] => Mux0.IN18
DATA[1] => Mux1.IN18
DATA[1] => Mux2.IN18
DATA[1] => Mux3.IN18
DATA[1] => Mux4.IN18
DATA[1] => Mux5.IN18
DATA[1] => Mux6.IN18
DATA[2] => Mux0.IN17
DATA[2] => Mux1.IN17
DATA[2] => Mux2.IN17
DATA[2] => Mux3.IN17
DATA[2] => Mux4.IN17
DATA[2] => Mux5.IN17
DATA[2] => Mux6.IN17
DATA[3] => Mux0.IN16
DATA[3] => Mux1.IN16
DATA[3] => Mux2.IN16
DATA[3] => Mux3.IN16
DATA[3] => Mux4.IN16
DATA[3] => Mux5.IN16
DATA[3] => Mux6.IN16
DATA[4] => Mux7.IN19
DATA[4] => Mux8.IN19
DATA[4] => Mux9.IN19
DATA[4] => Mux10.IN19
DATA[4] => Mux11.IN19
DATA[4] => Mux12.IN19
DATA[4] => Mux13.IN19
DATA[5] => Mux7.IN18
DATA[5] => Mux8.IN18
DATA[5] => Mux9.IN18
DATA[5] => Mux10.IN18
DATA[5] => Mux11.IN18
DATA[5] => Mux12.IN18
DATA[5] => Mux13.IN18
DATA[6] => Mux7.IN17
DATA[6] => Mux8.IN17
DATA[6] => Mux9.IN17
DATA[6] => Mux10.IN17
DATA[6] => Mux11.IN17
DATA[6] => Mux12.IN17
DATA[6] => Mux13.IN17
DATA[7] => Mux7.IN16
DATA[7] => Mux8.IN16
DATA[7] => Mux9.IN16
DATA[7] => Mux10.IN16
DATA[7] => Mux11.IN16
DATA[7] => Mux12.IN16
DATA[7] => Mux13.IN16
RQ1[0] <= RQ1.DB_MAX_OUTPUT_PORT_TYPE
RQ1[1] <= RQ1.DB_MAX_OUTPUT_PORT_TYPE
RQ1[2] <= RQ1.DB_MAX_OUTPUT_PORT_TYPE
RQ1[3] <= RQ1.DB_MAX_OUTPUT_PORT_TYPE
RQ1[4] <= RQ1.DB_MAX_OUTPUT_PORT_TYPE
RQ1[5] <= RQ1.DB_MAX_OUTPUT_PORT_TYPE
RQ1[6] <= RQ1.DB_MAX_OUTPUT_PORT_TYPE
RQ2[0] <= RQ2.DB_MAX_OUTPUT_PORT_TYPE
RQ2[1] <= RQ2.DB_MAX_OUTPUT_PORT_TYPE
RQ2[2] <= RQ2.DB_MAX_OUTPUT_PORT_TYPE
RQ2[3] <= RQ2.DB_MAX_OUTPUT_PORT_TYPE
RQ2[4] <= RQ2.DB_MAX_OUTPUT_PORT_TYPE
RQ2[5] <= RQ2.DB_MAX_OUTPUT_PORT_TYPE
RQ2[6] <= RQ2.DB_MAX_OUTPUT_PORT_TYPE


|cpu|AC_A:RS
LOAD_A => A[0]~reg0.ENA
LOAD_A => A[1]~reg0.ENA
LOAD_A => A[2]~reg0.ENA
LOAD_A => A[3]~reg0.ENA
LOAD_A => A[4]~reg0.ENA
LOAD_A => A[5]~reg0.ENA
LOAD_A => A[6]~reg0.ENA
LOAD_A => A[7]~reg0.ENA
LOAD_A => A[8]~reg0.ENA
LOAD_A => A[9]~reg0.ENA
LOAD_A => A[10]~reg0.ENA
LOAD_A => A[11]~reg0.ENA
LOAD_A => A[12]~reg0.ENA
LOAD_A => A[13]~reg0.ENA
LOAD_A => A[14]~reg0.ENA
LOAD_A => A[15]~reg0.ENA
clk => A[0]~reg0.CLK
clk => A[1]~reg0.CLK
clk => A[2]~reg0.CLK
clk => A[3]~reg0.CLK
clk => A[4]~reg0.CLK
clk => A[5]~reg0.CLK
clk => A[6]~reg0.CLK
clk => A[7]~reg0.CLK
clk => A[8]~reg0.CLK
clk => A[9]~reg0.CLK
clk => A[10]~reg0.CLK
clk => A[11]~reg0.CLK
clk => A[12]~reg0.CLK
clk => A[13]~reg0.CLK
clk => A[14]~reg0.CLK
clk => A[15]~reg0.CLK
Data_in[0] => A[0]~reg0.DATAIN
Data_in[1] => A[1]~reg0.DATAIN
Data_in[2] => A[2]~reg0.DATAIN
Data_in[3] => A[3]~reg0.DATAIN
Data_in[4] => A[4]~reg0.DATAIN
Data_in[5] => A[5]~reg0.DATAIN
Data_in[6] => A[6]~reg0.DATAIN
Data_in[7] => A[7]~reg0.DATAIN
Data_in[8] => A[8]~reg0.DATAIN
Data_in[9] => A[9]~reg0.DATAIN
Data_in[10] => A[10]~reg0.DATAIN
Data_in[11] => A[11]~reg0.DATAIN
Data_in[12] => A[12]~reg0.DATAIN
Data_in[13] => A[13]~reg0.DATAIN
Data_in[14] => A[14]~reg0.DATAIN
Data_in[15] => A[15]~reg0.DATAIN
A[0] <= A[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[1] <= A[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[2] <= A[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[3] <= A[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[4] <= A[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[5] <= A[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[6] <= A[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[7] <= A[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[8] <= A[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[9] <= A[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[10] <= A[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[11] <= A[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[12] <= A[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[13] <= A[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[14] <= A[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[15] <= A[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu|RegiSlect:inst18
RW => RD.DATAIN
RS <= <VCC>
RT <= <VCC>
RD <= RW.DB_MAX_OUTPUT_PORT_TYPE


|cpu|Bit2TO16:inst7
DATA_IN[0] => DATA_OUT[0].DATAIN
DATA_IN[1] => DATA_OUT[1].DATAIN
DATA_OUT[0] <= DATA_IN[0].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_IN[1].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= <GND>
DATA_OUT[3] <= <GND>
DATA_OUT[4] <= <GND>
DATA_OUT[5] <= <GND>
DATA_OUT[6] <= <GND>
DATA_OUT[7] <= <GND>
DATA_OUT[8] <= <GND>
DATA_OUT[9] <= <GND>
DATA_OUT[10] <= <GND>
DATA_OUT[11] <= <GND>
DATA_OUT[12] <= <GND>
DATA_OUT[13] <= <GND>
DATA_OUT[14] <= <GND>
DATA_OUT[15] <= <GND>


|cpu|DIGITAL:inst10
BLANK => RQ1.OUTPUTSELECT
BLANK => RQ1.OUTPUTSELECT
BLANK => RQ1.OUTPUTSELECT
BLANK => RQ1.OUTPUTSELECT
BLANK => RQ1.OUTPUTSELECT
BLANK => RQ1.OUTPUTSELECT
BLANK => RQ1.OUTPUTSELECT
BLANK => RQ2.OUTPUTSELECT
BLANK => RQ2.OUTPUTSELECT
BLANK => RQ2.OUTPUTSELECT
BLANK => RQ2.OUTPUTSELECT
BLANK => RQ2.OUTPUTSELECT
BLANK => RQ2.OUTPUTSELECT
BLANK => RQ2.OUTPUTSELECT
BLANK => process_0.IN0
BLANK => process_0.IN0
TEST => process_0.IN1
TEST => process_0.IN1
DATA[0] => Mux0.IN19
DATA[0] => Mux1.IN19
DATA[0] => Mux2.IN19
DATA[0] => Mux3.IN19
DATA[0] => Mux4.IN19
DATA[0] => Mux5.IN19
DATA[0] => Mux6.IN19
DATA[1] => Mux0.IN18
DATA[1] => Mux1.IN18
DATA[1] => Mux2.IN18
DATA[1] => Mux3.IN18
DATA[1] => Mux4.IN18
DATA[1] => Mux5.IN18
DATA[1] => Mux6.IN18
DATA[2] => Mux0.IN17
DATA[2] => Mux1.IN17
DATA[2] => Mux2.IN17
DATA[2] => Mux3.IN17
DATA[2] => Mux4.IN17
DATA[2] => Mux5.IN17
DATA[2] => Mux6.IN17
DATA[3] => Mux0.IN16
DATA[3] => Mux1.IN16
DATA[3] => Mux2.IN16
DATA[3] => Mux3.IN16
DATA[3] => Mux4.IN16
DATA[3] => Mux5.IN16
DATA[3] => Mux6.IN16
DATA[4] => Mux7.IN19
DATA[4] => Mux8.IN19
DATA[4] => Mux9.IN19
DATA[4] => Mux10.IN19
DATA[4] => Mux11.IN19
DATA[4] => Mux12.IN19
DATA[4] => Mux13.IN19
DATA[5] => Mux7.IN18
DATA[5] => Mux8.IN18
DATA[5] => Mux9.IN18
DATA[5] => Mux10.IN18
DATA[5] => Mux11.IN18
DATA[5] => Mux12.IN18
DATA[5] => Mux13.IN18
DATA[6] => Mux7.IN17
DATA[6] => Mux8.IN17
DATA[6] => Mux9.IN17
DATA[6] => Mux10.IN17
DATA[6] => Mux11.IN17
DATA[6] => Mux12.IN17
DATA[6] => Mux13.IN17
DATA[7] => Mux7.IN16
DATA[7] => Mux8.IN16
DATA[7] => Mux9.IN16
DATA[7] => Mux10.IN16
DATA[7] => Mux11.IN16
DATA[7] => Mux12.IN16
DATA[7] => Mux13.IN16
RQ1[0] <= RQ1.DB_MAX_OUTPUT_PORT_TYPE
RQ1[1] <= RQ1.DB_MAX_OUTPUT_PORT_TYPE
RQ1[2] <= RQ1.DB_MAX_OUTPUT_PORT_TYPE
RQ1[3] <= RQ1.DB_MAX_OUTPUT_PORT_TYPE
RQ1[4] <= RQ1.DB_MAX_OUTPUT_PORT_TYPE
RQ1[5] <= RQ1.DB_MAX_OUTPUT_PORT_TYPE
RQ1[6] <= RQ1.DB_MAX_OUTPUT_PORT_TYPE
RQ2[0] <= RQ2.DB_MAX_OUTPUT_PORT_TYPE
RQ2[1] <= RQ2.DB_MAX_OUTPUT_PORT_TYPE
RQ2[2] <= RQ2.DB_MAX_OUTPUT_PORT_TYPE
RQ2[3] <= RQ2.DB_MAX_OUTPUT_PORT_TYPE
RQ2[4] <= RQ2.DB_MAX_OUTPUT_PORT_TYPE
RQ2[5] <= RQ2.DB_MAX_OUTPUT_PORT_TYPE
RQ2[6] <= RQ2.DB_MAX_OUTPUT_PORT_TYPE


|cpu|AC_A:RT
LOAD_A => A[0]~reg0.ENA
LOAD_A => A[1]~reg0.ENA
LOAD_A => A[2]~reg0.ENA
LOAD_A => A[3]~reg0.ENA
LOAD_A => A[4]~reg0.ENA
LOAD_A => A[5]~reg0.ENA
LOAD_A => A[6]~reg0.ENA
LOAD_A => A[7]~reg0.ENA
LOAD_A => A[8]~reg0.ENA
LOAD_A => A[9]~reg0.ENA
LOAD_A => A[10]~reg0.ENA
LOAD_A => A[11]~reg0.ENA
LOAD_A => A[12]~reg0.ENA
LOAD_A => A[13]~reg0.ENA
LOAD_A => A[14]~reg0.ENA
LOAD_A => A[15]~reg0.ENA
clk => A[0]~reg0.CLK
clk => A[1]~reg0.CLK
clk => A[2]~reg0.CLK
clk => A[3]~reg0.CLK
clk => A[4]~reg0.CLK
clk => A[5]~reg0.CLK
clk => A[6]~reg0.CLK
clk => A[7]~reg0.CLK
clk => A[8]~reg0.CLK
clk => A[9]~reg0.CLK
clk => A[10]~reg0.CLK
clk => A[11]~reg0.CLK
clk => A[12]~reg0.CLK
clk => A[13]~reg0.CLK
clk => A[14]~reg0.CLK
clk => A[15]~reg0.CLK
Data_in[0] => A[0]~reg0.DATAIN
Data_in[1] => A[1]~reg0.DATAIN
Data_in[2] => A[2]~reg0.DATAIN
Data_in[3] => A[3]~reg0.DATAIN
Data_in[4] => A[4]~reg0.DATAIN
Data_in[5] => A[5]~reg0.DATAIN
Data_in[6] => A[6]~reg0.DATAIN
Data_in[7] => A[7]~reg0.DATAIN
Data_in[8] => A[8]~reg0.DATAIN
Data_in[9] => A[9]~reg0.DATAIN
Data_in[10] => A[10]~reg0.DATAIN
Data_in[11] => A[11]~reg0.DATAIN
Data_in[12] => A[12]~reg0.DATAIN
Data_in[13] => A[13]~reg0.DATAIN
Data_in[14] => A[14]~reg0.DATAIN
Data_in[15] => A[15]~reg0.DATAIN
A[0] <= A[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[1] <= A[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[2] <= A[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[3] <= A[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[4] <= A[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[5] <= A[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[6] <= A[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[7] <= A[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[8] <= A[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[9] <= A[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[10] <= A[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[11] <= A[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[12] <= A[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[13] <= A[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[14] <= A[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[15] <= A[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu|mux3:inst8
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data0x[8] => LPM_MUX:LPM_MUX_component.DATA[0][8]
data0x[9] => LPM_MUX:LPM_MUX_component.DATA[0][9]
data0x[10] => LPM_MUX:LPM_MUX_component.DATA[0][10]
data0x[11] => LPM_MUX:LPM_MUX_component.DATA[0][11]
data0x[12] => LPM_MUX:LPM_MUX_component.DATA[0][12]
data0x[13] => LPM_MUX:LPM_MUX_component.DATA[0][13]
data0x[14] => LPM_MUX:LPM_MUX_component.DATA[0][14]
data0x[15] => LPM_MUX:LPM_MUX_component.DATA[0][15]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data1x[8] => LPM_MUX:LPM_MUX_component.DATA[1][8]
data1x[9] => LPM_MUX:LPM_MUX_component.DATA[1][9]
data1x[10] => LPM_MUX:LPM_MUX_component.DATA[1][10]
data1x[11] => LPM_MUX:LPM_MUX_component.DATA[1][11]
data1x[12] => LPM_MUX:LPM_MUX_component.DATA[1][12]
data1x[13] => LPM_MUX:LPM_MUX_component.DATA[1][13]
data1x[14] => LPM_MUX:LPM_MUX_component.DATA[1][14]
data1x[15] => LPM_MUX:LPM_MUX_component.DATA[1][15]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]
result[8] <= LPM_MUX:LPM_MUX_component.RESULT[8]
result[9] <= LPM_MUX:LPM_MUX_component.RESULT[9]
result[10] <= LPM_MUX:LPM_MUX_component.RESULT[10]
result[11] <= LPM_MUX:LPM_MUX_component.RESULT[11]
result[12] <= LPM_MUX:LPM_MUX_component.RESULT[12]
result[13] <= LPM_MUX:LPM_MUX_component.RESULT[13]
result[14] <= LPM_MUX:LPM_MUX_component.RESULT[14]
result[15] <= LPM_MUX:LPM_MUX_component.RESULT[15]


|cpu|mux3:inst8|LPM_MUX:LPM_MUX_component
data[0][0] => mux_q1e:auto_generated.data[0]
data[0][1] => mux_q1e:auto_generated.data[1]
data[0][2] => mux_q1e:auto_generated.data[2]
data[0][3] => mux_q1e:auto_generated.data[3]
data[0][4] => mux_q1e:auto_generated.data[4]
data[0][5] => mux_q1e:auto_generated.data[5]
data[0][6] => mux_q1e:auto_generated.data[6]
data[0][7] => mux_q1e:auto_generated.data[7]
data[0][8] => mux_q1e:auto_generated.data[8]
data[0][9] => mux_q1e:auto_generated.data[9]
data[0][10] => mux_q1e:auto_generated.data[10]
data[0][11] => mux_q1e:auto_generated.data[11]
data[0][12] => mux_q1e:auto_generated.data[12]
data[0][13] => mux_q1e:auto_generated.data[13]
data[0][14] => mux_q1e:auto_generated.data[14]
data[0][15] => mux_q1e:auto_generated.data[15]
data[1][0] => mux_q1e:auto_generated.data[16]
data[1][1] => mux_q1e:auto_generated.data[17]
data[1][2] => mux_q1e:auto_generated.data[18]
data[1][3] => mux_q1e:auto_generated.data[19]
data[1][4] => mux_q1e:auto_generated.data[20]
data[1][5] => mux_q1e:auto_generated.data[21]
data[1][6] => mux_q1e:auto_generated.data[22]
data[1][7] => mux_q1e:auto_generated.data[23]
data[1][8] => mux_q1e:auto_generated.data[24]
data[1][9] => mux_q1e:auto_generated.data[25]
data[1][10] => mux_q1e:auto_generated.data[26]
data[1][11] => mux_q1e:auto_generated.data[27]
data[1][12] => mux_q1e:auto_generated.data[28]
data[1][13] => mux_q1e:auto_generated.data[29]
data[1][14] => mux_q1e:auto_generated.data[30]
data[1][15] => mux_q1e:auto_generated.data[31]
sel[0] => mux_q1e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_q1e:auto_generated.result[0]
result[1] <= mux_q1e:auto_generated.result[1]
result[2] <= mux_q1e:auto_generated.result[2]
result[3] <= mux_q1e:auto_generated.result[3]
result[4] <= mux_q1e:auto_generated.result[4]
result[5] <= mux_q1e:auto_generated.result[5]
result[6] <= mux_q1e:auto_generated.result[6]
result[7] <= mux_q1e:auto_generated.result[7]
result[8] <= mux_q1e:auto_generated.result[8]
result[9] <= mux_q1e:auto_generated.result[9]
result[10] <= mux_q1e:auto_generated.result[10]
result[11] <= mux_q1e:auto_generated.result[11]
result[12] <= mux_q1e:auto_generated.result[12]
result[13] <= mux_q1e:auto_generated.result[13]
result[14] <= mux_q1e:auto_generated.result[14]
result[15] <= mux_q1e:auto_generated.result[15]


|cpu|mux3:inst8|LPM_MUX:LPM_MUX_component|mux_q1e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w0_n0_mux_dataout.IN1
data[17] => l1_w1_n0_mux_dataout.IN1
data[18] => l1_w2_n0_mux_dataout.IN1
data[19] => l1_w3_n0_mux_dataout.IN1
data[20] => l1_w4_n0_mux_dataout.IN1
data[21] => l1_w5_n0_mux_dataout.IN1
data[22] => l1_w6_n0_mux_dataout.IN1
data[23] => l1_w7_n0_mux_dataout.IN1
data[24] => l1_w8_n0_mux_dataout.IN1
data[25] => l1_w9_n0_mux_dataout.IN1
data[26] => l1_w10_n0_mux_dataout.IN1
data[27] => l1_w11_n0_mux_dataout.IN1
data[28] => l1_w12_n0_mux_dataout.IN1
data[29] => l1_w13_n0_mux_dataout.IN1
data[30] => l1_w14_n0_mux_dataout.IN1
data[31] => l1_w15_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|cpu|Bit2TO16:inst15
DATA_IN[0] => DATA_OUT[0].DATAIN
DATA_IN[1] => DATA_OUT[1].DATAIN
DATA_OUT[0] <= DATA_IN[0].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_IN[1].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= <GND>
DATA_OUT[3] <= <GND>
DATA_OUT[4] <= <GND>
DATA_OUT[5] <= <GND>
DATA_OUT[6] <= <GND>
DATA_OUT[7] <= <GND>
DATA_OUT[8] <= <GND>
DATA_OUT[9] <= <GND>
DATA_OUT[10] <= <GND>
DATA_OUT[11] <= <GND>
DATA_OUT[12] <= <GND>
DATA_OUT[13] <= <GND>
DATA_OUT[14] <= <GND>
DATA_OUT[15] <= <GND>


|cpu|LPM2_16:inst28
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data0x[8] => LPM_MUX:LPM_MUX_component.DATA[0][8]
data0x[9] => LPM_MUX:LPM_MUX_component.DATA[0][9]
data0x[10] => LPM_MUX:LPM_MUX_component.DATA[0][10]
data0x[11] => LPM_MUX:LPM_MUX_component.DATA[0][11]
data0x[12] => LPM_MUX:LPM_MUX_component.DATA[0][12]
data0x[13] => LPM_MUX:LPM_MUX_component.DATA[0][13]
data0x[14] => LPM_MUX:LPM_MUX_component.DATA[0][14]
data0x[15] => LPM_MUX:LPM_MUX_component.DATA[0][15]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data1x[8] => LPM_MUX:LPM_MUX_component.DATA[1][8]
data1x[9] => LPM_MUX:LPM_MUX_component.DATA[1][9]
data1x[10] => LPM_MUX:LPM_MUX_component.DATA[1][10]
data1x[11] => LPM_MUX:LPM_MUX_component.DATA[1][11]
data1x[12] => LPM_MUX:LPM_MUX_component.DATA[1][12]
data1x[13] => LPM_MUX:LPM_MUX_component.DATA[1][13]
data1x[14] => LPM_MUX:LPM_MUX_component.DATA[1][14]
data1x[15] => LPM_MUX:LPM_MUX_component.DATA[1][15]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]
result[8] <= LPM_MUX:LPM_MUX_component.RESULT[8]
result[9] <= LPM_MUX:LPM_MUX_component.RESULT[9]
result[10] <= LPM_MUX:LPM_MUX_component.RESULT[10]
result[11] <= LPM_MUX:LPM_MUX_component.RESULT[11]
result[12] <= LPM_MUX:LPM_MUX_component.RESULT[12]
result[13] <= LPM_MUX:LPM_MUX_component.RESULT[13]
result[14] <= LPM_MUX:LPM_MUX_component.RESULT[14]
result[15] <= LPM_MUX:LPM_MUX_component.RESULT[15]


|cpu|LPM2_16:inst28|LPM_MUX:LPM_MUX_component
data[0][0] => mux_q1e:auto_generated.data[0]
data[0][1] => mux_q1e:auto_generated.data[1]
data[0][2] => mux_q1e:auto_generated.data[2]
data[0][3] => mux_q1e:auto_generated.data[3]
data[0][4] => mux_q1e:auto_generated.data[4]
data[0][5] => mux_q1e:auto_generated.data[5]
data[0][6] => mux_q1e:auto_generated.data[6]
data[0][7] => mux_q1e:auto_generated.data[7]
data[0][8] => mux_q1e:auto_generated.data[8]
data[0][9] => mux_q1e:auto_generated.data[9]
data[0][10] => mux_q1e:auto_generated.data[10]
data[0][11] => mux_q1e:auto_generated.data[11]
data[0][12] => mux_q1e:auto_generated.data[12]
data[0][13] => mux_q1e:auto_generated.data[13]
data[0][14] => mux_q1e:auto_generated.data[14]
data[0][15] => mux_q1e:auto_generated.data[15]
data[1][0] => mux_q1e:auto_generated.data[16]
data[1][1] => mux_q1e:auto_generated.data[17]
data[1][2] => mux_q1e:auto_generated.data[18]
data[1][3] => mux_q1e:auto_generated.data[19]
data[1][4] => mux_q1e:auto_generated.data[20]
data[1][5] => mux_q1e:auto_generated.data[21]
data[1][6] => mux_q1e:auto_generated.data[22]
data[1][7] => mux_q1e:auto_generated.data[23]
data[1][8] => mux_q1e:auto_generated.data[24]
data[1][9] => mux_q1e:auto_generated.data[25]
data[1][10] => mux_q1e:auto_generated.data[26]
data[1][11] => mux_q1e:auto_generated.data[27]
data[1][12] => mux_q1e:auto_generated.data[28]
data[1][13] => mux_q1e:auto_generated.data[29]
data[1][14] => mux_q1e:auto_generated.data[30]
data[1][15] => mux_q1e:auto_generated.data[31]
sel[0] => mux_q1e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_q1e:auto_generated.result[0]
result[1] <= mux_q1e:auto_generated.result[1]
result[2] <= mux_q1e:auto_generated.result[2]
result[3] <= mux_q1e:auto_generated.result[3]
result[4] <= mux_q1e:auto_generated.result[4]
result[5] <= mux_q1e:auto_generated.result[5]
result[6] <= mux_q1e:auto_generated.result[6]
result[7] <= mux_q1e:auto_generated.result[7]
result[8] <= mux_q1e:auto_generated.result[8]
result[9] <= mux_q1e:auto_generated.result[9]
result[10] <= mux_q1e:auto_generated.result[10]
result[11] <= mux_q1e:auto_generated.result[11]
result[12] <= mux_q1e:auto_generated.result[12]
result[13] <= mux_q1e:auto_generated.result[13]
result[14] <= mux_q1e:auto_generated.result[14]
result[15] <= mux_q1e:auto_generated.result[15]


|cpu|LPM2_16:inst28|LPM_MUX:LPM_MUX_component|mux_q1e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w0_n0_mux_dataout.IN1
data[17] => l1_w1_n0_mux_dataout.IN1
data[18] => l1_w2_n0_mux_dataout.IN1
data[19] => l1_w3_n0_mux_dataout.IN1
data[20] => l1_w4_n0_mux_dataout.IN1
data[21] => l1_w5_n0_mux_dataout.IN1
data[22] => l1_w6_n0_mux_dataout.IN1
data[23] => l1_w7_n0_mux_dataout.IN1
data[24] => l1_w8_n0_mux_dataout.IN1
data[25] => l1_w9_n0_mux_dataout.IN1
data[26] => l1_w10_n0_mux_dataout.IN1
data[27] => l1_w11_n0_mux_dataout.IN1
data[28] => l1_w12_n0_mux_dataout.IN1
data[29] => l1_w13_n0_mux_dataout.IN1
data[30] => l1_w14_n0_mux_dataout.IN1
data[31] => l1_w15_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|cpu|ALU:inst38
S[0] => Mux0.IN18
S[0] => Mux1.IN18
S[0] => Mux2.IN18
S[0] => Mux3.IN18
S[0] => Mux4.IN18
S[0] => Mux5.IN18
S[0] => Mux6.IN18
S[0] => Mux7.IN18
S[0] => Mux8.IN18
S[0] => Mux9.IN19
S[0] => Mux10.IN19
S[0] => Mux11.IN19
S[0] => Mux12.IN19
S[0] => Mux13.IN19
S[0] => Mux14.IN19
S[0] => Mux15.IN19
S[0] => Mux16.IN19
S[1] => Mux0.IN17
S[1] => Mux1.IN17
S[1] => Mux2.IN17
S[1] => Mux3.IN17
S[1] => Mux4.IN17
S[1] => Mux5.IN17
S[1] => Mux6.IN17
S[1] => Mux7.IN17
S[1] => Mux8.IN17
S[1] => Mux9.IN18
S[1] => Mux10.IN18
S[1] => Mux11.IN18
S[1] => Mux12.IN18
S[1] => Mux13.IN18
S[1] => Mux14.IN18
S[1] => Mux15.IN18
S[1] => Mux16.IN18
S[2] => Mux0.IN16
S[2] => Mux1.IN16
S[2] => Mux2.IN16
S[2] => Mux3.IN16
S[2] => Mux4.IN16
S[2] => Mux5.IN16
S[2] => Mux6.IN16
S[2] => Mux7.IN16
S[2] => Mux8.IN16
S[2] => Mux9.IN17
S[2] => Mux10.IN17
S[2] => Mux11.IN17
S[2] => Mux12.IN17
S[2] => Mux13.IN17
S[2] => Mux14.IN17
S[2] => Mux15.IN17
S[2] => Mux16.IN17
S[3] => Mux0.IN15
S[3] => Mux1.IN15
S[3] => Mux2.IN15
S[3] => Mux3.IN15
S[3] => Mux4.IN15
S[3] => Mux5.IN15
S[3] => Mux6.IN15
S[3] => Mux7.IN15
S[3] => Mux8.IN15
S[3] => Mux9.IN16
S[3] => Mux10.IN16
S[3] => Mux11.IN16
S[3] => Mux12.IN16
S[3] => Mux13.IN16
S[3] => Mux14.IN16
S[3] => Mux15.IN16
S[3] => Mux16.IN16
A[0] => F9.IN0
A[0] => F9.IN0
A[0] => Add0.IN18
A[0] => Add1.IN34
A[0] => ShiftLeft0.IN18
A[0] => ShiftRight0.IN18
A[0] => LessThan0.IN18
A[0] => F9.DATAB
A[1] => F9.IN0
A[1] => F9.IN0
A[1] => Add0.IN17
A[1] => Add1.IN33
A[1] => ShiftLeft0.IN17
A[1] => ShiftRight0.IN17
A[1] => LessThan0.IN17
A[1] => F9.DATAB
A[2] => F9.IN0
A[2] => F9.IN0
A[2] => Add0.IN16
A[2] => Add1.IN32
A[2] => ShiftLeft0.IN16
A[2] => ShiftRight0.IN16
A[2] => LessThan0.IN16
A[2] => F9.DATAB
A[3] => F9.IN0
A[3] => F9.IN0
A[3] => Add0.IN15
A[3] => Add1.IN31
A[3] => ShiftLeft0.IN15
A[3] => ShiftRight0.IN15
A[3] => LessThan0.IN15
A[3] => F9.DATAB
A[4] => F9.IN0
A[4] => F9.IN0
A[4] => Add0.IN14
A[4] => Add1.IN30
A[4] => ShiftLeft0.IN14
A[4] => ShiftRight0.IN14
A[4] => LessThan0.IN14
A[4] => F9.DATAB
A[5] => F9.IN0
A[5] => F9.IN0
A[5] => Add0.IN13
A[5] => Add1.IN29
A[5] => ShiftLeft0.IN13
A[5] => ShiftRight0.IN13
A[5] => LessThan0.IN13
A[5] => F9.DATAB
A[6] => F9.IN0
A[6] => F9.IN0
A[6] => Add0.IN12
A[6] => Add1.IN28
A[6] => ShiftLeft0.IN12
A[6] => ShiftRight0.IN12
A[6] => LessThan0.IN12
A[6] => F9.DATAB
A[7] => F9.IN0
A[7] => F9.IN0
A[7] => Add0.IN11
A[7] => Add1.IN27
A[7] => ShiftLeft0.IN11
A[7] => ShiftRight0.IN11
A[7] => LessThan0.IN11
A[7] => F9.DATAB
A[8] => F9.IN0
A[8] => F9.IN0
A[8] => Add0.IN10
A[8] => Add1.IN26
A[8] => ShiftLeft0.IN10
A[8] => ShiftRight0.IN10
A[8] => LessThan0.IN10
A[8] => F9.DATAB
A[9] => F9.IN0
A[9] => F9.IN0
A[9] => Add0.IN9
A[9] => Add1.IN25
A[9] => ShiftLeft0.IN9
A[9] => ShiftRight0.IN9
A[9] => LessThan0.IN9
A[9] => F9.DATAB
A[10] => F9.IN0
A[10] => F9.IN0
A[10] => Add0.IN8
A[10] => Add1.IN24
A[10] => ShiftLeft0.IN8
A[10] => ShiftRight0.IN8
A[10] => LessThan0.IN8
A[10] => F9.DATAB
A[11] => F9.IN0
A[11] => F9.IN0
A[11] => Add0.IN7
A[11] => Add1.IN23
A[11] => ShiftLeft0.IN7
A[11] => ShiftRight0.IN7
A[11] => LessThan0.IN7
A[11] => F9.DATAB
A[12] => F9.IN0
A[12] => F9.IN0
A[12] => Add0.IN6
A[12] => Add1.IN22
A[12] => ShiftLeft0.IN6
A[12] => ShiftRight0.IN6
A[12] => LessThan0.IN6
A[12] => F9.DATAB
A[13] => F9.IN0
A[13] => F9.IN0
A[13] => Add0.IN5
A[13] => Add1.IN21
A[13] => ShiftLeft0.IN5
A[13] => ShiftRight0.IN5
A[13] => LessThan0.IN5
A[13] => F9.DATAB
A[14] => F9.IN0
A[14] => F9.IN0
A[14] => Add0.IN4
A[14] => Add1.IN20
A[14] => ShiftLeft0.IN4
A[14] => ShiftRight0.IN4
A[14] => LessThan0.IN4
A[14] => F9.DATAB
A[15] => F9.IN0
A[15] => F9.IN0
A[15] => Add0.IN3
A[15] => Add1.IN19
A[15] => ShiftLeft0.IN3
A[15] => ShiftRight0.IN3
A[15] => LessThan0.IN3
A[15] => F9.DATAB
B[0] => F9.IN1
B[0] => F9.IN1
B[0] => Add0.IN34
B[0] => ShiftLeft0.IN34
B[0] => ShiftRight0.IN34
B[0] => LessThan0.IN34
B[0] => F9.DATAA
B[0] => Mux8.IN19
B[0] => Add1.IN18
B[1] => F9.IN1
B[1] => F9.IN1
B[1] => Add0.IN33
B[1] => ShiftLeft0.IN33
B[1] => ShiftRight0.IN33
B[1] => LessThan0.IN33
B[1] => F9.DATAA
B[1] => Mux7.IN19
B[1] => Add1.IN17
B[2] => F9.IN1
B[2] => F9.IN1
B[2] => Add0.IN32
B[2] => ShiftLeft0.IN32
B[2] => ShiftRight0.IN32
B[2] => LessThan0.IN32
B[2] => F9.DATAA
B[2] => Mux6.IN19
B[2] => Add1.IN16
B[3] => F9.IN1
B[3] => F9.IN1
B[3] => Add0.IN31
B[3] => ShiftLeft0.IN31
B[3] => ShiftRight0.IN31
B[3] => LessThan0.IN31
B[3] => F9.DATAA
B[3] => Mux5.IN19
B[3] => Add1.IN15
B[4] => F9.IN1
B[4] => F9.IN1
B[4] => Add0.IN30
B[4] => ShiftLeft0.IN30
B[4] => ShiftRight0.IN30
B[4] => LessThan0.IN30
B[4] => F9.DATAA
B[4] => Mux4.IN19
B[4] => Add1.IN14
B[5] => F9.IN1
B[5] => F9.IN1
B[5] => Add0.IN29
B[5] => ShiftLeft0.IN29
B[5] => ShiftRight0.IN29
B[5] => LessThan0.IN29
B[5] => F9.DATAA
B[5] => Mux3.IN19
B[5] => Add1.IN13
B[6] => F9.IN1
B[6] => F9.IN1
B[6] => Add0.IN28
B[6] => ShiftLeft0.IN28
B[6] => ShiftRight0.IN28
B[6] => LessThan0.IN28
B[6] => F9.DATAA
B[6] => Mux2.IN19
B[6] => Add1.IN12
B[7] => F9.IN1
B[7] => F9.IN1
B[7] => Add0.IN27
B[7] => ShiftLeft0.IN27
B[7] => ShiftRight0.IN27
B[7] => LessThan0.IN27
B[7] => F9.DATAA
B[7] => Mux1.IN19
B[7] => Add1.IN11
B[8] => F9.IN1
B[8] => F9.IN1
B[8] => Add0.IN26
B[8] => ShiftLeft0.IN26
B[8] => ShiftRight0.IN26
B[8] => LessThan0.IN26
B[8] => F9.DATAA
B[8] => Mux0.IN19
B[8] => Add1.IN10
B[9] => F9.IN1
B[9] => F9.IN1
B[9] => Add0.IN25
B[9] => ShiftLeft0.IN25
B[9] => ShiftRight0.IN25
B[9] => LessThan0.IN25
B[9] => F9.DATAA
B[9] => Add1.IN9
B[10] => F9.IN1
B[10] => F9.IN1
B[10] => Add0.IN24
B[10] => ShiftLeft0.IN24
B[10] => ShiftRight0.IN24
B[10] => LessThan0.IN24
B[10] => F9.DATAA
B[10] => Add1.IN8
B[11] => F9.IN1
B[11] => F9.IN1
B[11] => Add0.IN23
B[11] => ShiftLeft0.IN23
B[11] => ShiftRight0.IN23
B[11] => LessThan0.IN23
B[11] => F9.DATAA
B[11] => Add1.IN7
B[12] => F9.IN1
B[12] => F9.IN1
B[12] => Add0.IN22
B[12] => ShiftLeft0.IN22
B[12] => ShiftRight0.IN22
B[12] => LessThan0.IN22
B[12] => F9.DATAA
B[12] => Add1.IN6
B[13] => F9.IN1
B[13] => F9.IN1
B[13] => Add0.IN21
B[13] => ShiftLeft0.IN21
B[13] => ShiftRight0.IN21
B[13] => LessThan0.IN21
B[13] => F9.DATAA
B[13] => Add1.IN5
B[14] => F9.IN1
B[14] => F9.IN1
B[14] => Add0.IN20
B[14] => ShiftLeft0.IN20
B[14] => ShiftRight0.IN20
B[14] => LessThan0.IN20
B[14] => F9.DATAA
B[14] => Add1.IN4
B[15] => F9.IN1
B[15] => F9.IN1
B[15] => Add0.IN19
B[15] => ShiftLeft0.IN19
B[15] => ShiftRight0.IN19
B[15] => LessThan0.IN19
B[15] => F9.DATAA
B[15] => Add1.IN3
F[0] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
F[10] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
F[11] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
F[12] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
F[13] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
F[14] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
F[15] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
CO <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|cpu|LPM2_16:inst14
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data0x[8] => LPM_MUX:LPM_MUX_component.DATA[0][8]
data0x[9] => LPM_MUX:LPM_MUX_component.DATA[0][9]
data0x[10] => LPM_MUX:LPM_MUX_component.DATA[0][10]
data0x[11] => LPM_MUX:LPM_MUX_component.DATA[0][11]
data0x[12] => LPM_MUX:LPM_MUX_component.DATA[0][12]
data0x[13] => LPM_MUX:LPM_MUX_component.DATA[0][13]
data0x[14] => LPM_MUX:LPM_MUX_component.DATA[0][14]
data0x[15] => LPM_MUX:LPM_MUX_component.DATA[0][15]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data1x[8] => LPM_MUX:LPM_MUX_component.DATA[1][8]
data1x[9] => LPM_MUX:LPM_MUX_component.DATA[1][9]
data1x[10] => LPM_MUX:LPM_MUX_component.DATA[1][10]
data1x[11] => LPM_MUX:LPM_MUX_component.DATA[1][11]
data1x[12] => LPM_MUX:LPM_MUX_component.DATA[1][12]
data1x[13] => LPM_MUX:LPM_MUX_component.DATA[1][13]
data1x[14] => LPM_MUX:LPM_MUX_component.DATA[1][14]
data1x[15] => LPM_MUX:LPM_MUX_component.DATA[1][15]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]
result[8] <= LPM_MUX:LPM_MUX_component.RESULT[8]
result[9] <= LPM_MUX:LPM_MUX_component.RESULT[9]
result[10] <= LPM_MUX:LPM_MUX_component.RESULT[10]
result[11] <= LPM_MUX:LPM_MUX_component.RESULT[11]
result[12] <= LPM_MUX:LPM_MUX_component.RESULT[12]
result[13] <= LPM_MUX:LPM_MUX_component.RESULT[13]
result[14] <= LPM_MUX:LPM_MUX_component.RESULT[14]
result[15] <= LPM_MUX:LPM_MUX_component.RESULT[15]


|cpu|LPM2_16:inst14|LPM_MUX:LPM_MUX_component
data[0][0] => mux_q1e:auto_generated.data[0]
data[0][1] => mux_q1e:auto_generated.data[1]
data[0][2] => mux_q1e:auto_generated.data[2]
data[0][3] => mux_q1e:auto_generated.data[3]
data[0][4] => mux_q1e:auto_generated.data[4]
data[0][5] => mux_q1e:auto_generated.data[5]
data[0][6] => mux_q1e:auto_generated.data[6]
data[0][7] => mux_q1e:auto_generated.data[7]
data[0][8] => mux_q1e:auto_generated.data[8]
data[0][9] => mux_q1e:auto_generated.data[9]
data[0][10] => mux_q1e:auto_generated.data[10]
data[0][11] => mux_q1e:auto_generated.data[11]
data[0][12] => mux_q1e:auto_generated.data[12]
data[0][13] => mux_q1e:auto_generated.data[13]
data[0][14] => mux_q1e:auto_generated.data[14]
data[0][15] => mux_q1e:auto_generated.data[15]
data[1][0] => mux_q1e:auto_generated.data[16]
data[1][1] => mux_q1e:auto_generated.data[17]
data[1][2] => mux_q1e:auto_generated.data[18]
data[1][3] => mux_q1e:auto_generated.data[19]
data[1][4] => mux_q1e:auto_generated.data[20]
data[1][5] => mux_q1e:auto_generated.data[21]
data[1][6] => mux_q1e:auto_generated.data[22]
data[1][7] => mux_q1e:auto_generated.data[23]
data[1][8] => mux_q1e:auto_generated.data[24]
data[1][9] => mux_q1e:auto_generated.data[25]
data[1][10] => mux_q1e:auto_generated.data[26]
data[1][11] => mux_q1e:auto_generated.data[27]
data[1][12] => mux_q1e:auto_generated.data[28]
data[1][13] => mux_q1e:auto_generated.data[29]
data[1][14] => mux_q1e:auto_generated.data[30]
data[1][15] => mux_q1e:auto_generated.data[31]
sel[0] => mux_q1e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_q1e:auto_generated.result[0]
result[1] <= mux_q1e:auto_generated.result[1]
result[2] <= mux_q1e:auto_generated.result[2]
result[3] <= mux_q1e:auto_generated.result[3]
result[4] <= mux_q1e:auto_generated.result[4]
result[5] <= mux_q1e:auto_generated.result[5]
result[6] <= mux_q1e:auto_generated.result[6]
result[7] <= mux_q1e:auto_generated.result[7]
result[8] <= mux_q1e:auto_generated.result[8]
result[9] <= mux_q1e:auto_generated.result[9]
result[10] <= mux_q1e:auto_generated.result[10]
result[11] <= mux_q1e:auto_generated.result[11]
result[12] <= mux_q1e:auto_generated.result[12]
result[13] <= mux_q1e:auto_generated.result[13]
result[14] <= mux_q1e:auto_generated.result[14]
result[15] <= mux_q1e:auto_generated.result[15]


|cpu|LPM2_16:inst14|LPM_MUX:LPM_MUX_component|mux_q1e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w0_n0_mux_dataout.IN1
data[17] => l1_w1_n0_mux_dataout.IN1
data[18] => l1_w2_n0_mux_dataout.IN1
data[19] => l1_w3_n0_mux_dataout.IN1
data[20] => l1_w4_n0_mux_dataout.IN1
data[21] => l1_w5_n0_mux_dataout.IN1
data[22] => l1_w6_n0_mux_dataout.IN1
data[23] => l1_w7_n0_mux_dataout.IN1
data[24] => l1_w8_n0_mux_dataout.IN1
data[25] => l1_w9_n0_mux_dataout.IN1
data[26] => l1_w10_n0_mux_dataout.IN1
data[27] => l1_w11_n0_mux_dataout.IN1
data[28] => l1_w12_n0_mux_dataout.IN1
data[29] => l1_w13_n0_mux_dataout.IN1
data[30] => l1_w14_n0_mux_dataout.IN1
data[31] => l1_w15_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|cpu|Extender:inst12
in_c[0] => out_c[0].DATAIN
in_c[1] => out_c[1].DATAIN
in_c[2] => out_c[2].DATAIN
in_c[3] => out_c[3].DATAIN
in_c[4] => out_c[4].DATAIN
in_c[5] => out_c[5].DATAIN
in_c[6] => out_c[6].DATAIN
in_c[7] => out_c[7].DATAIN
out_c[0] <= in_c[0].DB_MAX_OUTPUT_PORT_TYPE
out_c[1] <= in_c[1].DB_MAX_OUTPUT_PORT_TYPE
out_c[2] <= in_c[2].DB_MAX_OUTPUT_PORT_TYPE
out_c[3] <= in_c[3].DB_MAX_OUTPUT_PORT_TYPE
out_c[4] <= in_c[4].DB_MAX_OUTPUT_PORT_TYPE
out_c[5] <= in_c[5].DB_MAX_OUTPUT_PORT_TYPE
out_c[6] <= in_c[6].DB_MAX_OUTPUT_PORT_TYPE
out_c[7] <= in_c[7].DB_MAX_OUTPUT_PORT_TYPE
out_c[8] <= went[0].DB_MAX_OUTPUT_PORT_TYPE
out_c[9] <= went[0].DB_MAX_OUTPUT_PORT_TYPE
out_c[10] <= went[0].DB_MAX_OUTPUT_PORT_TYPE
out_c[11] <= went[0].DB_MAX_OUTPUT_PORT_TYPE
out_c[12] <= went[0].DB_MAX_OUTPUT_PORT_TYPE
out_c[13] <= went[0].DB_MAX_OUTPUT_PORT_TYPE
out_c[14] <= went[0].DB_MAX_OUTPUT_PORT_TYPE
out_c[15] <= went[0].DB_MAX_OUTPUT_PORT_TYPE
went[0] => out_c[8].DATAIN
went[0] => out_c[15].DATAIN
went[0] => out_c[14].DATAIN
went[0] => out_c[13].DATAIN
went[0] => out_c[12].DATAIN
went[0] => out_c[11].DATAIN
went[0] => out_c[10].DATAIN
went[0] => out_c[9].DATAIN


|cpu|LPM2_4:inst9
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|cpu|LPM2_4:inst9|LPM_MUX:LPM_MUX_component
data[0][0] => mux_70e:auto_generated.data[0]
data[0][1] => mux_70e:auto_generated.data[1]
data[0][2] => mux_70e:auto_generated.data[2]
data[0][3] => mux_70e:auto_generated.data[3]
data[1][0] => mux_70e:auto_generated.data[4]
data[1][1] => mux_70e:auto_generated.data[5]
data[1][2] => mux_70e:auto_generated.data[6]
data[1][3] => mux_70e:auto_generated.data[7]
sel[0] => mux_70e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_70e:auto_generated.result[0]
result[1] <= mux_70e:auto_generated.result[1]
result[2] <= mux_70e:auto_generated.result[2]
result[3] <= mux_70e:auto_generated.result[3]


|cpu|LPM2_4:inst9|LPM_MUX:LPM_MUX_component|mux_70e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w0_n0_mux_dataout.IN1
data[5] => l1_w1_n0_mux_dataout.IN1
data[6] => l1_w2_n0_mux_dataout.IN1
data[7] => l1_w3_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0


|cpu|Decoder2:inst21
op[0] => Mux0.IN10
op[0] => Mux1.IN10
op[0] => Mux2.IN10
op[0] => Mux3.IN10
op[1] => Mux0.IN9
op[1] => Mux1.IN9
op[1] => Mux2.IN9
op[1] => Mux3.IN9
op[2] => Mux0.IN8
op[2] => Mux1.IN8
op[2] => Mux2.IN8
op[2] => Mux3.IN8
S[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|cpu|RAM:inst20
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
rden => altsyncram:altsyncram_component.rden_a
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]


|cpu|RAM:inst20|altsyncram:altsyncram_component
wren_a => altsyncram_5a44:auto_generated.wren_a
rden_a => altsyncram_5a44:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_5a44:auto_generated.data_a[0]
data_a[1] => altsyncram_5a44:auto_generated.data_a[1]
data_a[2] => altsyncram_5a44:auto_generated.data_a[2]
data_a[3] => altsyncram_5a44:auto_generated.data_a[3]
data_a[4] => altsyncram_5a44:auto_generated.data_a[4]
data_a[5] => altsyncram_5a44:auto_generated.data_a[5]
data_a[6] => altsyncram_5a44:auto_generated.data_a[6]
data_a[7] => altsyncram_5a44:auto_generated.data_a[7]
data_a[8] => altsyncram_5a44:auto_generated.data_a[8]
data_a[9] => altsyncram_5a44:auto_generated.data_a[9]
data_a[10] => altsyncram_5a44:auto_generated.data_a[10]
data_a[11] => altsyncram_5a44:auto_generated.data_a[11]
data_a[12] => altsyncram_5a44:auto_generated.data_a[12]
data_a[13] => altsyncram_5a44:auto_generated.data_a[13]
data_a[14] => altsyncram_5a44:auto_generated.data_a[14]
data_a[15] => altsyncram_5a44:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_5a44:auto_generated.address_a[0]
address_a[1] => altsyncram_5a44:auto_generated.address_a[1]
address_a[2] => altsyncram_5a44:auto_generated.address_a[2]
address_a[3] => altsyncram_5a44:auto_generated.address_a[3]
address_a[4] => altsyncram_5a44:auto_generated.address_a[4]
address_a[5] => altsyncram_5a44:auto_generated.address_a[5]
address_a[6] => altsyncram_5a44:auto_generated.address_a[6]
address_a[7] => altsyncram_5a44:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_5a44:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_5a44:auto_generated.q_a[0]
q_a[1] <= altsyncram_5a44:auto_generated.q_a[1]
q_a[2] <= altsyncram_5a44:auto_generated.q_a[2]
q_a[3] <= altsyncram_5a44:auto_generated.q_a[3]
q_a[4] <= altsyncram_5a44:auto_generated.q_a[4]
q_a[5] <= altsyncram_5a44:auto_generated.q_a[5]
q_a[6] <= altsyncram_5a44:auto_generated.q_a[6]
q_a[7] <= altsyncram_5a44:auto_generated.q_a[7]
q_a[8] <= altsyncram_5a44:auto_generated.q_a[8]
q_a[9] <= altsyncram_5a44:auto_generated.q_a[9]
q_a[10] <= altsyncram_5a44:auto_generated.q_a[10]
q_a[11] <= altsyncram_5a44:auto_generated.q_a[11]
q_a[12] <= altsyncram_5a44:auto_generated.q_a[12]
q_a[13] <= altsyncram_5a44:auto_generated.q_a[13]
q_a[14] <= altsyncram_5a44:auto_generated.q_a[14]
q_a[15] <= altsyncram_5a44:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cpu|RAM:inst20|altsyncram:altsyncram_component|altsyncram_5a44:auto_generated
address_a[0] => altsyncram_2n13:altsyncram1.address_a[0]
address_a[1] => altsyncram_2n13:altsyncram1.address_a[1]
address_a[2] => altsyncram_2n13:altsyncram1.address_a[2]
address_a[3] => altsyncram_2n13:altsyncram1.address_a[3]
address_a[4] => altsyncram_2n13:altsyncram1.address_a[4]
address_a[5] => altsyncram_2n13:altsyncram1.address_a[5]
address_a[6] => altsyncram_2n13:altsyncram1.address_a[6]
address_a[7] => altsyncram_2n13:altsyncram1.address_a[7]
clock0 => altsyncram_2n13:altsyncram1.clock0
data_a[0] => altsyncram_2n13:altsyncram1.data_a[0]
data_a[1] => altsyncram_2n13:altsyncram1.data_a[1]
data_a[2] => altsyncram_2n13:altsyncram1.data_a[2]
data_a[3] => altsyncram_2n13:altsyncram1.data_a[3]
data_a[4] => altsyncram_2n13:altsyncram1.data_a[4]
data_a[5] => altsyncram_2n13:altsyncram1.data_a[5]
data_a[6] => altsyncram_2n13:altsyncram1.data_a[6]
data_a[7] => altsyncram_2n13:altsyncram1.data_a[7]
data_a[8] => altsyncram_2n13:altsyncram1.data_a[8]
data_a[9] => altsyncram_2n13:altsyncram1.data_a[9]
data_a[10] => altsyncram_2n13:altsyncram1.data_a[10]
data_a[11] => altsyncram_2n13:altsyncram1.data_a[11]
data_a[12] => altsyncram_2n13:altsyncram1.data_a[12]
data_a[13] => altsyncram_2n13:altsyncram1.data_a[13]
data_a[14] => altsyncram_2n13:altsyncram1.data_a[14]
data_a[15] => altsyncram_2n13:altsyncram1.data_a[15]
q_a[0] <= altsyncram_2n13:altsyncram1.q_a[0]
q_a[1] <= altsyncram_2n13:altsyncram1.q_a[1]
q_a[2] <= altsyncram_2n13:altsyncram1.q_a[2]
q_a[3] <= altsyncram_2n13:altsyncram1.q_a[3]
q_a[4] <= altsyncram_2n13:altsyncram1.q_a[4]
q_a[5] <= altsyncram_2n13:altsyncram1.q_a[5]
q_a[6] <= altsyncram_2n13:altsyncram1.q_a[6]
q_a[7] <= altsyncram_2n13:altsyncram1.q_a[7]
q_a[8] <= altsyncram_2n13:altsyncram1.q_a[8]
q_a[9] <= altsyncram_2n13:altsyncram1.q_a[9]
q_a[10] <= altsyncram_2n13:altsyncram1.q_a[10]
q_a[11] <= altsyncram_2n13:altsyncram1.q_a[11]
q_a[12] <= altsyncram_2n13:altsyncram1.q_a[12]
q_a[13] <= altsyncram_2n13:altsyncram1.q_a[13]
q_a[14] <= altsyncram_2n13:altsyncram1.q_a[14]
q_a[15] <= altsyncram_2n13:altsyncram1.q_a[15]
rden_a => altsyncram_2n13:altsyncram1.rden_a
wren_a => altsyncram_2n13:altsyncram1.wren_a


|cpu|RAM:inst20|altsyncram:altsyncram_component|altsyncram_5a44:auto_generated|altsyncram_2n13:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
rden_a => ram_block3a0.PORTARE
rden_a => ram_block3a1.PORTARE
rden_a => ram_block3a2.PORTARE
rden_a => ram_block3a3.PORTARE
rden_a => ram_block3a4.PORTARE
rden_a => ram_block3a5.PORTARE
rden_a => ram_block3a6.PORTARE
rden_a => ram_block3a7.PORTARE
rden_a => ram_block3a8.PORTARE
rden_a => ram_block3a9.PORTARE
rden_a => ram_block3a10.PORTARE
rden_a => ram_block3a11.PORTARE
rden_a => ram_block3a12.PORTARE
rden_a => ram_block3a13.PORTARE
rden_a => ram_block3a14.PORTARE
rden_a => ram_block3a15.PORTARE
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE


|cpu|RAM:inst20|altsyncram:altsyncram_component|altsyncram_5a44:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|cpu|RAM:inst20|altsyncram:altsyncram_component|altsyncram_5a44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|cpu|RAM:inst20|altsyncram:altsyncram_component|altsyncram_5a44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|cpu|RAM:inst20|altsyncram:altsyncram_component|altsyncram_5a44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|cpu|DIGITAL:inst11
BLANK => RQ1.OUTPUTSELECT
BLANK => RQ1.OUTPUTSELECT
BLANK => RQ1.OUTPUTSELECT
BLANK => RQ1.OUTPUTSELECT
BLANK => RQ1.OUTPUTSELECT
BLANK => RQ1.OUTPUTSELECT
BLANK => RQ1.OUTPUTSELECT
BLANK => RQ2.OUTPUTSELECT
BLANK => RQ2.OUTPUTSELECT
BLANK => RQ2.OUTPUTSELECT
BLANK => RQ2.OUTPUTSELECT
BLANK => RQ2.OUTPUTSELECT
BLANK => RQ2.OUTPUTSELECT
BLANK => RQ2.OUTPUTSELECT
BLANK => process_0.IN0
BLANK => process_0.IN0
TEST => process_0.IN1
TEST => process_0.IN1
DATA[0] => Mux0.IN19
DATA[0] => Mux1.IN19
DATA[0] => Mux2.IN19
DATA[0] => Mux3.IN19
DATA[0] => Mux4.IN19
DATA[0] => Mux5.IN19
DATA[0] => Mux6.IN19
DATA[1] => Mux0.IN18
DATA[1] => Mux1.IN18
DATA[1] => Mux2.IN18
DATA[1] => Mux3.IN18
DATA[1] => Mux4.IN18
DATA[1] => Mux5.IN18
DATA[1] => Mux6.IN18
DATA[2] => Mux0.IN17
DATA[2] => Mux1.IN17
DATA[2] => Mux2.IN17
DATA[2] => Mux3.IN17
DATA[2] => Mux4.IN17
DATA[2] => Mux5.IN17
DATA[2] => Mux6.IN17
DATA[3] => Mux0.IN16
DATA[3] => Mux1.IN16
DATA[3] => Mux2.IN16
DATA[3] => Mux3.IN16
DATA[3] => Mux4.IN16
DATA[3] => Mux5.IN16
DATA[3] => Mux6.IN16
DATA[4] => Mux7.IN19
DATA[4] => Mux8.IN19
DATA[4] => Mux9.IN19
DATA[4] => Mux10.IN19
DATA[4] => Mux11.IN19
DATA[4] => Mux12.IN19
DATA[4] => Mux13.IN19
DATA[5] => Mux7.IN18
DATA[5] => Mux8.IN18
DATA[5] => Mux9.IN18
DATA[5] => Mux10.IN18
DATA[5] => Mux11.IN18
DATA[5] => Mux12.IN18
DATA[5] => Mux13.IN18
DATA[6] => Mux7.IN17
DATA[6] => Mux8.IN17
DATA[6] => Mux9.IN17
DATA[6] => Mux10.IN17
DATA[6] => Mux11.IN17
DATA[6] => Mux12.IN17
DATA[6] => Mux13.IN17
DATA[7] => Mux7.IN16
DATA[7] => Mux8.IN16
DATA[7] => Mux9.IN16
DATA[7] => Mux10.IN16
DATA[7] => Mux11.IN16
DATA[7] => Mux12.IN16
DATA[7] => Mux13.IN16
RQ1[0] <= RQ1.DB_MAX_OUTPUT_PORT_TYPE
RQ1[1] <= RQ1.DB_MAX_OUTPUT_PORT_TYPE
RQ1[2] <= RQ1.DB_MAX_OUTPUT_PORT_TYPE
RQ1[3] <= RQ1.DB_MAX_OUTPUT_PORT_TYPE
RQ1[4] <= RQ1.DB_MAX_OUTPUT_PORT_TYPE
RQ1[5] <= RQ1.DB_MAX_OUTPUT_PORT_TYPE
RQ1[6] <= RQ1.DB_MAX_OUTPUT_PORT_TYPE
RQ2[0] <= RQ2.DB_MAX_OUTPUT_PORT_TYPE
RQ2[1] <= RQ2.DB_MAX_OUTPUT_PORT_TYPE
RQ2[2] <= RQ2.DB_MAX_OUTPUT_PORT_TYPE
RQ2[3] <= RQ2.DB_MAX_OUTPUT_PORT_TYPE
RQ2[4] <= RQ2.DB_MAX_OUTPUT_PORT_TYPE
RQ2[5] <= RQ2.DB_MAX_OUTPUT_PORT_TYPE
RQ2[6] <= RQ2.DB_MAX_OUTPUT_PORT_TYPE


|cpu|AC_A:RD
LOAD_A => A[0]~reg0.ENA
LOAD_A => A[1]~reg0.ENA
LOAD_A => A[2]~reg0.ENA
LOAD_A => A[3]~reg0.ENA
LOAD_A => A[4]~reg0.ENA
LOAD_A => A[5]~reg0.ENA
LOAD_A => A[6]~reg0.ENA
LOAD_A => A[7]~reg0.ENA
LOAD_A => A[8]~reg0.ENA
LOAD_A => A[9]~reg0.ENA
LOAD_A => A[10]~reg0.ENA
LOAD_A => A[11]~reg0.ENA
LOAD_A => A[12]~reg0.ENA
LOAD_A => A[13]~reg0.ENA
LOAD_A => A[14]~reg0.ENA
LOAD_A => A[15]~reg0.ENA
clk => A[0]~reg0.CLK
clk => A[1]~reg0.CLK
clk => A[2]~reg0.CLK
clk => A[3]~reg0.CLK
clk => A[4]~reg0.CLK
clk => A[5]~reg0.CLK
clk => A[6]~reg0.CLK
clk => A[7]~reg0.CLK
clk => A[8]~reg0.CLK
clk => A[9]~reg0.CLK
clk => A[10]~reg0.CLK
clk => A[11]~reg0.CLK
clk => A[12]~reg0.CLK
clk => A[13]~reg0.CLK
clk => A[14]~reg0.CLK
clk => A[15]~reg0.CLK
Data_in[0] => A[0]~reg0.DATAIN
Data_in[1] => A[1]~reg0.DATAIN
Data_in[2] => A[2]~reg0.DATAIN
Data_in[3] => A[3]~reg0.DATAIN
Data_in[4] => A[4]~reg0.DATAIN
Data_in[5] => A[5]~reg0.DATAIN
Data_in[6] => A[6]~reg0.DATAIN
Data_in[7] => A[7]~reg0.DATAIN
Data_in[8] => A[8]~reg0.DATAIN
Data_in[9] => A[9]~reg0.DATAIN
Data_in[10] => A[10]~reg0.DATAIN
Data_in[11] => A[11]~reg0.DATAIN
Data_in[12] => A[12]~reg0.DATAIN
Data_in[13] => A[13]~reg0.DATAIN
Data_in[14] => A[14]~reg0.DATAIN
Data_in[15] => A[15]~reg0.DATAIN
A[0] <= A[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[1] <= A[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[2] <= A[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[3] <= A[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[4] <= A[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[5] <= A[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[6] <= A[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[7] <= A[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[8] <= A[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[9] <= A[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[10] <= A[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[11] <= A[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[12] <= A[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[13] <= A[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[14] <= A[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[15] <= A[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


