m255
K4
z2
Z0 !s12c _opt
Z1 !s99 nomlopt
R0
R1
!s11f vlog 2023.3 2023.07, Jul 17 2023
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z2 dC:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab5/4_ROM_VGA/Quartus_prj/simulation/questa
T_opt
!s110 1724304663
VPMeR6_^`9Un`dAGmm5M3d2
04 14 4 work tb_vga_rom_pic fast 0
=1-002b674aeb7f-66c6cd17-61-3f14
R1
!s12b OEM100
!s124 OEM10U6 
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z3 tCvgOpt 0
n@_opt
OL;O;2023.3;77
vclk_gen
2C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab5/4_ROM_VGA/Quartus_prj/ipcore_dir/clk_gen.v
Z4 !s110 1724304654
!i10b 1
!s100 ifhShLajK5[b`XbbEH2UB3
I6^iGFU:mmRBVKDMignBM93
R2
w1724152386
8C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab5/4_ROM_VGA/Quartus_prj/ipcore_dir/clk_gen.v
FC:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab5/4_ROM_VGA/Quartus_prj/ipcore_dir/clk_gen.v
!i122 0
L0 40 124
Z5 VDg1SIo80bB@j0V0VzS_@n1
Z6 OL;L;2023.3;77
r1
!s85 0
31
Z7 !s108 1724304654.000000
!s107 C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab5/4_ROM_VGA/Quartus_prj/ipcore_dir/clk_gen.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab5/4_ROM_VGA/Quartus_prj/ipcore_dir|C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab5/4_ROM_VGA/Quartus_prj/ipcore_dir/clk_gen.v|
!i113 0
Z8 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z9 !s92 -vlog01compat -work work +incdir+C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab5/4_ROM_VGA/Quartus_prj/ipcore_dir -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
vclk_gen_altpll
2C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab5/4_ROM_VGA/Quartus_prj/db/clk_gen_altpll.v
Z10 !s110 1724304655
!i10b 1
!s100 iK=4CA=J8^HIzAa5Kc?hj0
I3HzBg8l<>`T:_4PJUzV3^0
R2
w1724298803
8C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab5/4_ROM_VGA/Quartus_prj/db/clk_gen_altpll.v
FC:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab5/4_ROM_VGA/Quartus_prj/db/clk_gen_altpll.v
!i122 5
L0 31 79
R5
R6
r1
!s85 0
31
Z11 !s108 1724304655.000000
!s107 C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab5/4_ROM_VGA/Quartus_prj/db/clk_gen_altpll.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab5/4_ROM_VGA/Quartus_prj/db|C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab5/4_ROM_VGA/Quartus_prj/db/clk_gen_altpll.v|
!i113 0
R8
!s92 -vlog01compat -work work +incdir+C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab5/4_ROM_VGA/Quartus_prj/db -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
vrom_pic
2C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab5/4_ROM_VGA/Quartus_prj/ipcore_dir/rom_pic.v
R10
!i10b 1
!s100 5N3_MAA?^JZ=b`UeGl;9R2
IYUFFia8^XBD<AU`YNW8[11
R2
w1724300362
8C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab5/4_ROM_VGA/Quartus_prj/ipcore_dir/rom_pic.v
FC:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab5/4_ROM_VGA/Quartus_prj/ipcore_dir/rom_pic.v
!i122 4
L0 40 64
R5
R6
r1
!s85 0
31
R11
!s107 C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab5/4_ROM_VGA/Quartus_prj/ipcore_dir/rom_pic.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab5/4_ROM_VGA/Quartus_prj/ipcore_dir|C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab5/4_ROM_VGA/Quartus_prj/ipcore_dir/rom_pic.v|
!i113 0
R8
R9
R3
vtb_vga_rom_pic
2C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab5/4_ROM_VGA/Quartus_prj/../Sim/tb_vga_rom_pic.v
R10
!i10b 1
!s100 bgXmON28MSKEe?5UI7zP50
ITJY;Uhg6WV:HI8MDWTPkL2
R2
w1724304642
8C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab5/4_ROM_VGA/Quartus_prj/../Sim/tb_vga_rom_pic.v
FC:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab5/4_ROM_VGA/Quartus_prj/../Sim/tb_vga_rom_pic.v
!i122 6
L0 2 54
R5
R6
r1
!s85 0
31
R11
!s107 C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab5/4_ROM_VGA/Quartus_prj/../Sim/tb_vga_rom_pic.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab5/4_ROM_VGA/Quartus_prj/../Sim|C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab5/4_ROM_VGA/Quartus_prj/../Sim/tb_vga_rom_pic.v|
!i113 0
R8
!s92 -vlog01compat -work work +incdir+C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab5/4_ROM_VGA/Quartus_prj/../Sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
vvga_ctrl
2C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab5/4_ROM_VGA/RTL/vga_ctrl.v
R4
!i10b 1
!s100 @GejJBha5G78JQ4i4Y[SZ0
IDTm>08W:LOFQ>KOIQY6Pd1
R2
w1724149627
8C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab5/4_ROM_VGA/RTL/vga_ctrl.v
FC:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab5/4_ROM_VGA/RTL/vga_ctrl.v
!i122 1
L0 1 97
R5
R6
r1
!s85 0
31
R7
!s107 C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab5/4_ROM_VGA/RTL/vga_ctrl.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab5/4_ROM_VGA/RTL|C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab5/4_ROM_VGA/RTL/vga_ctrl.v|
!i113 0
R8
Z12 !s92 -vlog01compat -work work +incdir+C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab5/4_ROM_VGA/RTL -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
vvga_pic
2C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab5/4_ROM_VGA/RTL/vga_pic.v
R10
!i10b 1
!s100 Um=:]IXZ:z3ib[Q:LKa<Y2
I8i1]YSjOb9zH@=PAgoHBf3
R2
w1724304069
8C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab5/4_ROM_VGA/RTL/vga_pic.v
FC:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab5/4_ROM_VGA/RTL/vga_pic.v
!i122 3
L0 1 116
R5
R6
r1
!s85 0
31
R11
!s107 C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab5/4_ROM_VGA/RTL/vga_pic.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab5/4_ROM_VGA/RTL|C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab5/4_ROM_VGA/RTL/vga_pic.v|
!i113 0
R8
R12
R3
vvga_rom_pic
2C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab5/4_ROM_VGA/RTL/vga_rom_pic.v
R10
!i10b 1
!s100 @k5afeIiz`S8cG;Dm;hCN3
IiTTgW[dJnlBOEA8m1fJ2o3
R2
w1724300413
8C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab5/4_ROM_VGA/RTL/vga_rom_pic.v
FC:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab5/4_ROM_VGA/RTL/vga_rom_pic.v
!i122 2
L0 1 67
R5
R6
r1
!s85 0
31
R11
!s107 C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab5/4_ROM_VGA/RTL/vga_rom_pic.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab5/4_ROM_VGA/RTL|C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab5/4_ROM_VGA/RTL/vga_rom_pic.v|
!i113 0
R8
R12
R3
