Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Jun 22 17:16:04 2023
| Host         : DESKTOP-HVKRGOH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file blinky_timing_summary_routed.rpt -pb blinky_timing_summary_routed.pb -rpx blinky_timing_summary_routed.rpx -warn_on_violation
| Design       : blinky
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  10          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.309        0.000                      0                   66        0.229        0.000                      0                   66        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.309        0.000                      0                   66        0.229        0.000                      0                   66        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.309ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.309ns  (required time - arrival time)
  Source:                 counter_internal_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_internal_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 1.953ns (52.766%)  route 1.748ns (47.234%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.718     5.321    clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  counter_internal_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 f  counter_internal_reg[24]/Q
                         net (fo=34, routed)          1.748     7.525    p_0_in
    SLICE_X0Y78          LUT2 (Prop_lut2_I1_O)        0.124     7.649 r  counter_internal[0]_i_7/O
                         net (fo=1, routed)           0.000     7.649    counter_internal[0]_i_7_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.181 r  counter_internal_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.181    counter_internal_reg[0]_i_2_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.295 r  counter_internal_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.295    counter_internal_reg[4]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.409 r  counter_internal_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.409    counter_internal_reg[8]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.523 r  counter_internal_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.523    counter_internal_reg[12]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.637 r  counter_internal_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.637    counter_internal_reg[16]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.751 r  counter_internal_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.751    counter_internal_reg[20]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.022 r  counter_internal_reg[24]_i_1/CO[0]
                         net (fo=1, routed)           0.000     9.022    counter_internal_reg[24]_i_1_n_3
    SLICE_X0Y84          FDRE                                         r  counter_internal_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.599    15.022    clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  counter_internal_reg[24]/C
                         clock pessimism              0.299    15.321    
                         clock uncertainty           -0.035    15.285    
    SLICE_X0Y84          FDRE (Setup_fdre_C_D)        0.046    15.331    counter_internal_reg[24]
  -------------------------------------------------------------------
                         required time                         15.331    
                         arrival time                          -9.022    
  -------------------------------------------------------------------
                         slack                                  6.309    

Slack (MET) :             6.351ns  (required time - arrival time)
  Source:                 counter_internal_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_internal_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.650ns  (logic 1.902ns (52.106%)  route 1.748ns (47.894%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.718     5.321    clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  counter_internal_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 f  counter_internal_reg[24]/Q
                         net (fo=34, routed)          1.748     7.525    p_0_in
    SLICE_X0Y78          LUT2 (Prop_lut2_I1_O)        0.124     7.649 r  counter_internal[0]_i_7/O
                         net (fo=1, routed)           0.000     7.649    counter_internal[0]_i_7_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.181 r  counter_internal_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.181    counter_internal_reg[0]_i_2_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.295 r  counter_internal_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.295    counter_internal_reg[4]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.409 r  counter_internal_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.409    counter_internal_reg[8]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.523 r  counter_internal_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.523    counter_internal_reg[12]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.637 r  counter_internal_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.637    counter_internal_reg[16]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.971 r  counter_internal_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.971    counter_internal_reg[20]_i_1_n_6
    SLICE_X0Y83          FDRE                                         r  counter_internal_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.598    15.021    clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  counter_internal_reg[21]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X0Y83          FDRE (Setup_fdre_C_D)        0.062    15.322    counter_internal_reg[21]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                          -8.971    
  -------------------------------------------------------------------
                         slack                                  6.351    

Slack (MET) :             6.372ns  (required time - arrival time)
  Source:                 counter_internal_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_internal_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 1.881ns (51.829%)  route 1.748ns (48.171%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.718     5.321    clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  counter_internal_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 f  counter_internal_reg[24]/Q
                         net (fo=34, routed)          1.748     7.525    p_0_in
    SLICE_X0Y78          LUT2 (Prop_lut2_I1_O)        0.124     7.649 r  counter_internal[0]_i_7/O
                         net (fo=1, routed)           0.000     7.649    counter_internal[0]_i_7_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.181 r  counter_internal_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.181    counter_internal_reg[0]_i_2_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.295 r  counter_internal_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.295    counter_internal_reg[4]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.409 r  counter_internal_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.409    counter_internal_reg[8]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.523 r  counter_internal_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.523    counter_internal_reg[12]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.637 r  counter_internal_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.637    counter_internal_reg[16]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.950 r  counter_internal_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.950    counter_internal_reg[20]_i_1_n_4
    SLICE_X0Y83          FDRE                                         r  counter_internal_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.598    15.021    clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  counter_internal_reg[23]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X0Y83          FDRE (Setup_fdre_C_D)        0.062    15.322    counter_internal_reg[23]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                          -8.950    
  -------------------------------------------------------------------
                         slack                                  6.372    

Slack (MET) :             6.446ns  (required time - arrival time)
  Source:                 counter_internal_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_internal_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.555ns  (logic 1.807ns (50.826%)  route 1.748ns (49.174%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.718     5.321    clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  counter_internal_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 f  counter_internal_reg[24]/Q
                         net (fo=34, routed)          1.748     7.525    p_0_in
    SLICE_X0Y78          LUT2 (Prop_lut2_I1_O)        0.124     7.649 r  counter_internal[0]_i_7/O
                         net (fo=1, routed)           0.000     7.649    counter_internal[0]_i_7_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.181 r  counter_internal_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.181    counter_internal_reg[0]_i_2_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.295 r  counter_internal_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.295    counter_internal_reg[4]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.409 r  counter_internal_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.409    counter_internal_reg[8]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.523 r  counter_internal_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.523    counter_internal_reg[12]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.637 r  counter_internal_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.637    counter_internal_reg[16]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.876 r  counter_internal_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.876    counter_internal_reg[20]_i_1_n_5
    SLICE_X0Y83          FDRE                                         r  counter_internal_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.598    15.021    clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  counter_internal_reg[22]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X0Y83          FDRE (Setup_fdre_C_D)        0.062    15.322    counter_internal_reg[22]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                          -8.876    
  -------------------------------------------------------------------
                         slack                                  6.446    

Slack (MET) :             6.462ns  (required time - arrival time)
  Source:                 counter_internal_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_internal_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.539ns  (logic 1.791ns (50.604%)  route 1.748ns (49.396%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.718     5.321    clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  counter_internal_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 f  counter_internal_reg[24]/Q
                         net (fo=34, routed)          1.748     7.525    p_0_in
    SLICE_X0Y78          LUT2 (Prop_lut2_I1_O)        0.124     7.649 r  counter_internal[0]_i_7/O
                         net (fo=1, routed)           0.000     7.649    counter_internal[0]_i_7_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.181 r  counter_internal_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.181    counter_internal_reg[0]_i_2_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.295 r  counter_internal_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.295    counter_internal_reg[4]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.409 r  counter_internal_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.409    counter_internal_reg[8]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.523 r  counter_internal_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.523    counter_internal_reg[12]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.637 r  counter_internal_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.637    counter_internal_reg[16]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.860 r  counter_internal_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.860    counter_internal_reg[20]_i_1_n_7
    SLICE_X0Y83          FDRE                                         r  counter_internal_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.598    15.021    clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  counter_internal_reg[20]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X0Y83          FDRE (Setup_fdre_C_D)        0.062    15.322    counter_internal_reg[20]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                          -8.860    
  -------------------------------------------------------------------
                         slack                                  6.462    

Slack (MET) :             6.464ns  (required time - arrival time)
  Source:                 counter_internal_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_internal_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.536ns  (logic 1.788ns (50.562%)  route 1.748ns (49.438%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.718     5.321    clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  counter_internal_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 f  counter_internal_reg[24]/Q
                         net (fo=34, routed)          1.748     7.525    p_0_in
    SLICE_X0Y78          LUT2 (Prop_lut2_I1_O)        0.124     7.649 r  counter_internal[0]_i_7/O
                         net (fo=1, routed)           0.000     7.649    counter_internal[0]_i_7_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.181 r  counter_internal_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.181    counter_internal_reg[0]_i_2_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.295 r  counter_internal_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.295    counter_internal_reg[4]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.409 r  counter_internal_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.409    counter_internal_reg[8]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.523 r  counter_internal_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.523    counter_internal_reg[12]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.857 r  counter_internal_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.857    counter_internal_reg[16]_i_1_n_6
    SLICE_X0Y82          FDRE                                         r  counter_internal_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.597    15.020    clk_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  counter_internal_reg[17]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X0Y82          FDRE (Setup_fdre_C_D)        0.062    15.321    counter_internal_reg[17]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                          -8.857    
  -------------------------------------------------------------------
                         slack                                  6.464    

Slack (MET) :             6.485ns  (required time - arrival time)
  Source:                 counter_internal_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_internal_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.515ns  (logic 1.767ns (50.267%)  route 1.748ns (49.733%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.718     5.321    clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  counter_internal_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 f  counter_internal_reg[24]/Q
                         net (fo=34, routed)          1.748     7.525    p_0_in
    SLICE_X0Y78          LUT2 (Prop_lut2_I1_O)        0.124     7.649 r  counter_internal[0]_i_7/O
                         net (fo=1, routed)           0.000     7.649    counter_internal[0]_i_7_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.181 r  counter_internal_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.181    counter_internal_reg[0]_i_2_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.295 r  counter_internal_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.295    counter_internal_reg[4]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.409 r  counter_internal_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.409    counter_internal_reg[8]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.523 r  counter_internal_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.523    counter_internal_reg[12]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.836 r  counter_internal_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.836    counter_internal_reg[16]_i_1_n_4
    SLICE_X0Y82          FDRE                                         r  counter_internal_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.597    15.020    clk_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  counter_internal_reg[19]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X0Y82          FDRE (Setup_fdre_C_D)        0.062    15.321    counter_internal_reg[19]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                          -8.836    
  -------------------------------------------------------------------
                         slack                                  6.485    

Slack (MET) :             6.559ns  (required time - arrival time)
  Source:                 counter_internal_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_internal_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.441ns  (logic 1.693ns (49.197%)  route 1.748ns (50.803%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.718     5.321    clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  counter_internal_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 f  counter_internal_reg[24]/Q
                         net (fo=34, routed)          1.748     7.525    p_0_in
    SLICE_X0Y78          LUT2 (Prop_lut2_I1_O)        0.124     7.649 r  counter_internal[0]_i_7/O
                         net (fo=1, routed)           0.000     7.649    counter_internal[0]_i_7_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.181 r  counter_internal_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.181    counter_internal_reg[0]_i_2_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.295 r  counter_internal_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.295    counter_internal_reg[4]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.409 r  counter_internal_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.409    counter_internal_reg[8]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.523 r  counter_internal_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.523    counter_internal_reg[12]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.762 r  counter_internal_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.762    counter_internal_reg[16]_i_1_n_5
    SLICE_X0Y82          FDRE                                         r  counter_internal_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.597    15.020    clk_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  counter_internal_reg[18]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X0Y82          FDRE (Setup_fdre_C_D)        0.062    15.321    counter_internal_reg[18]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                          -8.762    
  -------------------------------------------------------------------
                         slack                                  6.559    

Slack (MET) :             6.575ns  (required time - arrival time)
  Source:                 counter_internal_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_internal_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 1.677ns (48.960%)  route 1.748ns (51.040%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.718     5.321    clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  counter_internal_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 f  counter_internal_reg[24]/Q
                         net (fo=34, routed)          1.748     7.525    p_0_in
    SLICE_X0Y78          LUT2 (Prop_lut2_I1_O)        0.124     7.649 r  counter_internal[0]_i_7/O
                         net (fo=1, routed)           0.000     7.649    counter_internal[0]_i_7_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.181 r  counter_internal_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.181    counter_internal_reg[0]_i_2_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.295 r  counter_internal_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.295    counter_internal_reg[4]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.409 r  counter_internal_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.409    counter_internal_reg[8]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.523 r  counter_internal_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.523    counter_internal_reg[12]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.746 r  counter_internal_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.746    counter_internal_reg[16]_i_1_n_7
    SLICE_X0Y82          FDRE                                         r  counter_internal_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.597    15.020    clk_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  counter_internal_reg[16]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X0Y82          FDRE (Setup_fdre_C_D)        0.062    15.321    counter_internal_reg[16]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                          -8.746    
  -------------------------------------------------------------------
                         slack                                  6.575    

Slack (MET) :             6.576ns  (required time - arrival time)
  Source:                 counter_internal_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_internal_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.422ns  (logic 1.674ns (48.915%)  route 1.748ns (51.085%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.718     5.321    clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  counter_internal_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 f  counter_internal_reg[24]/Q
                         net (fo=34, routed)          1.748     7.525    p_0_in
    SLICE_X0Y78          LUT2 (Prop_lut2_I1_O)        0.124     7.649 r  counter_internal[0]_i_7/O
                         net (fo=1, routed)           0.000     7.649    counter_internal[0]_i_7_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.181 r  counter_internal_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.181    counter_internal_reg[0]_i_2_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.295 r  counter_internal_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.295    counter_internal_reg[4]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.409 r  counter_internal_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.409    counter_internal_reg[8]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.743 r  counter_internal_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.743    counter_internal_reg[12]_i_1_n_6
    SLICE_X0Y81          FDRE                                         r  counter_internal_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.595    15.018    clk_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  counter_internal_reg[13]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X0Y81          FDRE (Setup_fdre_C_D)        0.062    15.319    counter_internal_reg[13]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                          -8.743    
  -------------------------------------------------------------------
                         slack                                  6.576    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 LED_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.289%)  route 0.150ns (44.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  LED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  LED_reg[1]/Q
                         net (fo=7, routed)           0.150     1.811    LED_OBUF[1]
    SLICE_X0Y85          LUT6 (Prop_lut6_I1_O)        0.045     1.856 r  LED[5]_i_1/O
                         net (fo=1, routed)           0.000     1.856    p_0_in__0[5]
    SLICE_X0Y85          FDRE                                         r  LED_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  LED_reg[5]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X0Y85          FDRE (Hold_fdre_C_D)         0.092     1.626    LED_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 LED_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.230ns (56.624%)  route 0.176ns (43.376%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  LED_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.128     1.641 r  LED_reg[7]/Q
                         net (fo=2, routed)           0.176     1.818    LED_OBUF[7]
    SLICE_X0Y77          LUT3 (Prop_lut3_I2_O)        0.102     1.920 r  LED[7]_i_1/O
                         net (fo=1, routed)           0.000     1.920    p_0_in__0[7]
    SLICE_X0Y77          FDRE                                         r  LED_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864     2.029    clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  LED_reg[7]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X0Y77          FDRE (Hold_fdre_C_D)         0.107     1.620    LED_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 LED_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.187ns (43.973%)  route 0.238ns (56.027%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  LED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  LED_reg[1]/Q
                         net (fo=7, routed)           0.238     1.899    LED_OBUF[1]
    SLICE_X0Y85          LUT5 (Prop_lut5_I2_O)        0.046     1.945 r  LED[4]_i_1/O
                         net (fo=1, routed)           0.000     1.945    p_0_in__0[4]
    SLICE_X0Y85          FDRE                                         r  LED_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  LED_reg[4]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X0Y85          FDRE (Hold_fdre_C_D)         0.107     1.641    LED_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 counter_internal_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_internal_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.249ns (60.742%)  route 0.161ns (39.258%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  counter_internal_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  counter_internal_reg[19]/Q
                         net (fo=1, routed)           0.161     1.819    counter_internal_reg_n_0_[19]
    SLICE_X0Y82          LUT2 (Prop_lut2_I0_O)        0.045     1.864 r  counter_internal[16]_i_2/O
                         net (fo=1, routed)           0.000     1.864    counter_internal[16]_i_2_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.927 r  counter_internal_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.927    counter_internal_reg[16]_i_1_n_4
    SLICE_X0Y82          FDRE                                         r  counter_internal_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.869     2.034    clk_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  counter_internal_reg[19]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X0Y82          FDRE (Hold_fdre_C_D)         0.105     1.622    counter_internal_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 counter_internal_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_internal_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.249ns (60.742%)  route 0.161ns (39.258%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  counter_internal_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  counter_internal_reg[23]/Q
                         net (fo=1, routed)           0.161     1.820    counter_internal_reg_n_0_[23]
    SLICE_X0Y83          LUT2 (Prop_lut2_I0_O)        0.045     1.865 r  counter_internal[20]_i_2/O
                         net (fo=1, routed)           0.000     1.865    counter_internal[20]_i_2_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.928 r  counter_internal_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.928    counter_internal_reg[20]_i_1_n_4
    SLICE_X0Y83          FDRE                                         r  counter_internal_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.870     2.035    clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  counter_internal_reg[23]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X0Y83          FDRE (Hold_fdre_C_D)         0.105     1.623    counter_internal_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 counter_internal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_internal_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.249ns (60.742%)  route 0.161ns (39.258%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  counter_internal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  counter_internal_reg[3]/Q
                         net (fo=1, routed)           0.161     1.815    counter_internal_reg_n_0_[3]
    SLICE_X0Y78          LUT2 (Prop_lut2_I0_O)        0.045     1.860 r  counter_internal[0]_i_4/O
                         net (fo=1, routed)           0.000     1.860    counter_internal[0]_i_4_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.923 r  counter_internal_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.923    counter_internal_reg[0]_i_2_n_4
    SLICE_X0Y78          FDRE                                         r  counter_internal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.865     2.030    clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  counter_internal_reg[3]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X0Y78          FDRE (Hold_fdre_C_D)         0.105     1.618    counter_internal_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 counter_internal_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_internal_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.249ns (60.742%)  route 0.161ns (39.258%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.596     1.515    clk_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  counter_internal_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  counter_internal_reg[11]/Q
                         net (fo=1, routed)           0.161     1.817    counter_internal_reg_n_0_[11]
    SLICE_X0Y80          LUT2 (Prop_lut2_I0_O)        0.045     1.862 r  counter_internal[8]_i_2/O
                         net (fo=1, routed)           0.000     1.862    counter_internal[8]_i_2_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.925 r  counter_internal_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.925    counter_internal_reg[8]_i_1_n_4
    SLICE_X0Y80          FDRE                                         r  counter_internal_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.867     2.032    clk_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  counter_internal_reg[11]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X0Y80          FDRE (Hold_fdre_C_D)         0.105     1.620    counter_internal_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 counter_internal_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_internal_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.249ns (60.742%)  route 0.161ns (39.258%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.514    clk_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  counter_internal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  counter_internal_reg[7]/Q
                         net (fo=1, routed)           0.161     1.816    counter_internal_reg_n_0_[7]
    SLICE_X0Y79          LUT2 (Prop_lut2_I0_O)        0.045     1.861 r  counter_internal[4]_i_2/O
                         net (fo=1, routed)           0.000     1.861    counter_internal[4]_i_2_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.924 r  counter_internal_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.924    counter_internal_reg[4]_i_1_n_4
    SLICE_X0Y79          FDRE                                         r  counter_internal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     2.031    clk_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  counter_internal_reg[7]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X0Y79          FDRE (Hold_fdre_C_D)         0.105     1.619    counter_internal_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 counter_internal_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_internal_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.249ns (60.742%)  route 0.161ns (39.258%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.597     1.516    clk_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  counter_internal_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  counter_internal_reg[15]/Q
                         net (fo=1, routed)           0.161     1.818    counter_internal_reg_n_0_[15]
    SLICE_X0Y81          LUT2 (Prop_lut2_I0_O)        0.045     1.863 r  counter_internal[12]_i_2/O
                         net (fo=1, routed)           0.000     1.863    counter_internal[12]_i_2_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.926 r  counter_internal_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.926    counter_internal_reg[12]_i_1_n_4
    SLICE_X0Y81          FDRE                                         r  counter_internal_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.868     2.033    clk_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  counter_internal_reg[15]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X0Y81          FDRE (Hold_fdre_C_D)         0.105     1.621    counter_internal_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 LED_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.187ns (42.641%)  route 0.252ns (57.359%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  LED_reg[0]/Q
                         net (fo=8, routed)           0.252     1.912    LED_OBUF[0]
    SLICE_X0Y86          LUT3 (Prop_lut3_I0_O)        0.046     1.958 r  LED[2]_i_1/O
                         net (fo=1, routed)           0.000     1.958    p_0_in__0[2]
    SLICE_X0Y86          FDRE                                         r  LED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  LED_reg[2]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.107     1.641    LED_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.317    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y85     LED_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y86     LED_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y86     LED_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y85     LED_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y85     LED_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y85     LED_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y77     LED_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y77     LED_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y78     counter_internal_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     LED_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     LED_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     LED_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     LED_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     LED_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     LED_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     LED_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     LED_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     LED_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     LED_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     LED_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     LED_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     LED_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     LED_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     LED_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     LED_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     LED_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     LED_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     LED_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     LED_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LED_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.686ns  (logic 4.147ns (62.022%)  route 2.539ns (37.978%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.720     5.323    clk_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  LED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.419     5.742 r  LED_reg[2]/Q
                         net (fo=6, routed)           2.539     8.281    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.728    12.008 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.008    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.532ns  (logic 3.976ns (60.872%)  route 2.556ns (39.128%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.720     5.323    clk_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  LED_reg[0]/Q
                         net (fo=8, routed)           2.556     8.335    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    11.855 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.855    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.391ns  (logic 4.008ns (62.714%)  route 2.383ns (37.286%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.720     5.323    clk_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  LED_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  LED_reg[5]/Q
                         net (fo=3, routed)           2.383     8.162    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.552    11.713 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.713    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.277ns  (logic 4.149ns (66.106%)  route 2.127ns (33.894%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.708     5.311    clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  LED_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.419     5.730 r  LED_reg[7]/Q
                         net (fo=2, routed)           2.127     7.857    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.730    11.587 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.587    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.152ns  (logic 4.011ns (65.198%)  route 2.141ns (34.802%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.708     5.311    clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  LED_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  LED_reg[6]/Q
                         net (fo=3, routed)           2.141     7.908    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555    11.463 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.463    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.125ns  (logic 3.991ns (65.167%)  route 2.133ns (34.833%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.720     5.323    clk_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  LED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  LED_reg[1]/Q
                         net (fo=7, routed)           2.133     7.912    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    11.447 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.447    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.890ns  (logic 4.146ns (70.383%)  route 1.745ns (29.617%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.720     5.323    clk_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  LED_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.419     5.742 r  LED_reg[4]/Q
                         net (fo=4, routed)           1.745     7.486    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.727    11.213 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.213    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.706ns  (logic 4.007ns (70.210%)  route 1.700ns (29.790%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.720     5.323    clk_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  LED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  LED_reg[3]/Q
                         net (fo=5, routed)           1.700     7.479    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551    11.029 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.029    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LED_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.758ns  (logic 1.392ns (79.185%)  route 0.366ns (20.815%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  LED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  LED_reg[3]/Q
                         net (fo=5, routed)           0.366     2.026    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.278 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.278    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.827ns  (logic 1.434ns (78.515%)  route 0.393ns (21.485%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  LED_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.128     1.647 r  LED_reg[4]/Q
                         net (fo=4, routed)           0.393     2.040    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.306     3.346 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.346    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.927ns  (logic 1.377ns (71.482%)  route 0.549ns (28.518%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  LED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  LED_reg[1]/Q
                         net (fo=7, routed)           0.549     2.210    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.446 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.446    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.949ns  (logic 1.397ns (71.671%)  route 0.552ns (28.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  LED_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  LED_reg[6]/Q
                         net (fo=3, routed)           0.552     2.206    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     3.462 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.462    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.985ns  (logic 1.438ns (72.426%)  route 0.547ns (27.574%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  LED_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.128     1.641 r  LED_reg[7]/Q
                         net (fo=2, routed)           0.547     2.189    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.310     3.499 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.499    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.062ns  (logic 1.393ns (67.569%)  route 0.669ns (32.431%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  LED_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  LED_reg[5]/Q
                         net (fo=3, routed)           0.669     2.329    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     3.582 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.582    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.093ns  (logic 1.362ns (65.080%)  route 0.731ns (34.920%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  LED_reg[0]/Q
                         net (fo=8, routed)           0.731     2.391    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.613 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.613    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.154ns  (logic 1.435ns (66.623%)  route 0.719ns (33.377%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  LED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.128     1.647 r  LED_reg[2]/Q
                         net (fo=6, routed)           0.719     2.366    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.307     3.674 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.674    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            58 Endpoints
Min Delay            58 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            LED_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.431ns  (logic 1.478ns (33.350%)  route 2.953ns (66.650%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=33, routed)          2.953     4.431    rst_IBUF
    SLICE_X0Y77          FDRE                                         r  LED_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.591     5.014    clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  LED_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            LED_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.431ns  (logic 1.478ns (33.350%)  route 2.953ns (66.650%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=33, routed)          2.953     4.431    rst_IBUF
    SLICE_X0Y77          FDRE                                         r  LED_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.591     5.014    clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  LED_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_internal_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.290ns  (logic 1.478ns (34.445%)  route 2.812ns (65.555%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=33, routed)          2.812     4.290    rst_IBUF
    SLICE_X0Y78          FDRE                                         r  counter_internal_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.593     5.016    clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  counter_internal_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_internal_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.290ns  (logic 1.478ns (34.445%)  route 2.812ns (65.555%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=33, routed)          2.812     4.290    rst_IBUF
    SLICE_X0Y78          FDRE                                         r  counter_internal_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.593     5.016    clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  counter_internal_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_internal_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.290ns  (logic 1.478ns (34.445%)  route 2.812ns (65.555%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=33, routed)          2.812     4.290    rst_IBUF
    SLICE_X0Y78          FDRE                                         r  counter_internal_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.593     5.016    clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  counter_internal_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_internal_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.290ns  (logic 1.478ns (34.445%)  route 2.812ns (65.555%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=33, routed)          2.812     4.290    rst_IBUF
    SLICE_X0Y78          FDRE                                         r  counter_internal_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.593     5.016    clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  counter_internal_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_internal_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.139ns  (logic 1.478ns (35.700%)  route 2.661ns (64.300%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=33, routed)          2.661     4.139    rst_IBUF
    SLICE_X0Y79          FDRE                                         r  counter_internal_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.594     5.017    clk_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  counter_internal_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_internal_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.139ns  (logic 1.478ns (35.700%)  route 2.661ns (64.300%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=33, routed)          2.661     4.139    rst_IBUF
    SLICE_X0Y79          FDRE                                         r  counter_internal_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.594     5.017    clk_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  counter_internal_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_internal_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.139ns  (logic 1.478ns (35.700%)  route 2.661ns (64.300%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=33, routed)          2.661     4.139    rst_IBUF
    SLICE_X0Y79          FDRE                                         r  counter_internal_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.594     5.017    clk_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  counter_internal_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_internal_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.139ns  (logic 1.478ns (35.700%)  route 2.661ns (64.300%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=33, routed)          2.661     4.139    rst_IBUF
    SLICE_X0Y79          FDRE                                         r  counter_internal_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.594     5.017    clk_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  counter_internal_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inc_freq
                            (input port)
  Destination:            counter_internal_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.827ns  (logic 0.289ns (35.000%)  route 0.538ns (65.000%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  inc_freq (IN)
                         net (fo=0)                   0.000     0.000    inc_freq
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inc_freq_IBUF_inst/O
                         net (fo=1, routed)           0.394     0.638    inc_freq_IBUF
    SLICE_X1Y82          LUT2 (Prop_lut2_I0_O)        0.045     0.683 r  counter_internal[0]_i_1/O
                         net (fo=25, routed)          0.144     0.827    counter_internal[0]_i_1_n_0
    SLICE_X0Y81          FDRE                                         r  counter_internal_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.868     2.033    clk_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  counter_internal_reg[12]/C

Slack:                    inf
  Source:                 inc_freq
                            (input port)
  Destination:            counter_internal_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.827ns  (logic 0.289ns (35.000%)  route 0.538ns (65.000%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  inc_freq (IN)
                         net (fo=0)                   0.000     0.000    inc_freq
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inc_freq_IBUF_inst/O
                         net (fo=1, routed)           0.394     0.638    inc_freq_IBUF
    SLICE_X1Y82          LUT2 (Prop_lut2_I0_O)        0.045     0.683 r  counter_internal[0]_i_1/O
                         net (fo=25, routed)          0.144     0.827    counter_internal[0]_i_1_n_0
    SLICE_X0Y81          FDRE                                         r  counter_internal_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.868     2.033    clk_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  counter_internal_reg[13]/C

Slack:                    inf
  Source:                 inc_freq
                            (input port)
  Destination:            counter_internal_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.827ns  (logic 0.289ns (35.000%)  route 0.538ns (65.000%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  inc_freq (IN)
                         net (fo=0)                   0.000     0.000    inc_freq
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inc_freq_IBUF_inst/O
                         net (fo=1, routed)           0.394     0.638    inc_freq_IBUF
    SLICE_X1Y82          LUT2 (Prop_lut2_I0_O)        0.045     0.683 r  counter_internal[0]_i_1/O
                         net (fo=25, routed)          0.144     0.827    counter_internal[0]_i_1_n_0
    SLICE_X0Y81          FDRE                                         r  counter_internal_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.868     2.033    clk_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  counter_internal_reg[14]/C

Slack:                    inf
  Source:                 inc_freq
                            (input port)
  Destination:            counter_internal_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.827ns  (logic 0.289ns (35.000%)  route 0.538ns (65.000%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  inc_freq (IN)
                         net (fo=0)                   0.000     0.000    inc_freq
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inc_freq_IBUF_inst/O
                         net (fo=1, routed)           0.394     0.638    inc_freq_IBUF
    SLICE_X1Y82          LUT2 (Prop_lut2_I0_O)        0.045     0.683 r  counter_internal[0]_i_1/O
                         net (fo=25, routed)          0.144     0.827    counter_internal[0]_i_1_n_0
    SLICE_X0Y81          FDRE                                         r  counter_internal_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.868     2.033    clk_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  counter_internal_reg[15]/C

Slack:                    inf
  Source:                 inc_freq
                            (input port)
  Destination:            counter_internal_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.881ns  (logic 0.289ns (32.859%)  route 0.591ns (67.141%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  inc_freq (IN)
                         net (fo=0)                   0.000     0.000    inc_freq
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inc_freq_IBUF_inst/O
                         net (fo=1, routed)           0.394     0.638    inc_freq_IBUF
    SLICE_X1Y82          LUT2 (Prop_lut2_I0_O)        0.045     0.683 r  counter_internal[0]_i_1/O
                         net (fo=25, routed)          0.197     0.881    counter_internal[0]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  counter_internal_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.867     2.032    clk_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  counter_internal_reg[10]/C

Slack:                    inf
  Source:                 inc_freq
                            (input port)
  Destination:            counter_internal_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.881ns  (logic 0.289ns (32.859%)  route 0.591ns (67.141%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  inc_freq (IN)
                         net (fo=0)                   0.000     0.000    inc_freq
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inc_freq_IBUF_inst/O
                         net (fo=1, routed)           0.394     0.638    inc_freq_IBUF
    SLICE_X1Y82          LUT2 (Prop_lut2_I0_O)        0.045     0.683 r  counter_internal[0]_i_1/O
                         net (fo=25, routed)          0.197     0.881    counter_internal[0]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  counter_internal_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.867     2.032    clk_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  counter_internal_reg[11]/C

Slack:                    inf
  Source:                 inc_freq
                            (input port)
  Destination:            counter_internal_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.881ns  (logic 0.289ns (32.859%)  route 0.591ns (67.141%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  inc_freq (IN)
                         net (fo=0)                   0.000     0.000    inc_freq
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inc_freq_IBUF_inst/O
                         net (fo=1, routed)           0.394     0.638    inc_freq_IBUF
    SLICE_X1Y82          LUT2 (Prop_lut2_I0_O)        0.045     0.683 r  counter_internal[0]_i_1/O
                         net (fo=25, routed)          0.197     0.881    counter_internal[0]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  counter_internal_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.867     2.032    clk_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  counter_internal_reg[8]/C

Slack:                    inf
  Source:                 inc_freq
                            (input port)
  Destination:            counter_internal_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.881ns  (logic 0.289ns (32.859%)  route 0.591ns (67.141%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  inc_freq (IN)
                         net (fo=0)                   0.000     0.000    inc_freq
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inc_freq_IBUF_inst/O
                         net (fo=1, routed)           0.394     0.638    inc_freq_IBUF
    SLICE_X1Y82          LUT2 (Prop_lut2_I0_O)        0.045     0.683 r  counter_internal[0]_i_1/O
                         net (fo=25, routed)          0.197     0.881    counter_internal[0]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  counter_internal_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.867     2.032    clk_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  counter_internal_reg[9]/C

Slack:                    inf
  Source:                 inc_freq
                            (input port)
  Destination:            counter_internal_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.885ns  (logic 0.289ns (32.698%)  route 0.596ns (67.302%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  inc_freq (IN)
                         net (fo=0)                   0.000     0.000    inc_freq
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inc_freq_IBUF_inst/O
                         net (fo=1, routed)           0.394     0.638    inc_freq_IBUF
    SLICE_X1Y82          LUT2 (Prop_lut2_I0_O)        0.045     0.683 r  counter_internal[0]_i_1/O
                         net (fo=25, routed)          0.202     0.885    counter_internal[0]_i_1_n_0
    SLICE_X0Y82          FDRE                                         r  counter_internal_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.869     2.034    clk_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  counter_internal_reg[16]/C

Slack:                    inf
  Source:                 inc_freq
                            (input port)
  Destination:            counter_internal_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.885ns  (logic 0.289ns (32.698%)  route 0.596ns (67.302%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  inc_freq (IN)
                         net (fo=0)                   0.000     0.000    inc_freq
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inc_freq_IBUF_inst/O
                         net (fo=1, routed)           0.394     0.638    inc_freq_IBUF
    SLICE_X1Y82          LUT2 (Prop_lut2_I0_O)        0.045     0.683 r  counter_internal[0]_i_1/O
                         net (fo=25, routed)          0.202     0.885    counter_internal[0]_i_1_n_0
    SLICE_X0Y82          FDRE                                         r  counter_internal_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.869     2.034    clk_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  counter_internal_reg[17]/C





