/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Nov 17 16:55:44 2009
 *                 MD5 Checksum         c5a869a181cd53ce96d34b0e7ab357f3
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 * 
 ***************************************************************************/

#ifndef BCHP_AVLINK_AVRX_H__
#define BCHP_AVLINK_AVRX_H__

/***************************************************************************
 *AVLINK_AVRX - AVLINK AVRX Registers
 ***************************************************************************/
#define BCHP_AVLINK_AVRX_INT_EVENT_SET           0x0048a140 /* AV Rx Interrupt Event Set Register */
#define BCHP_AVLINK_AVRX_INT_EVENT_CLR           0x0048a144 /* AV Rx Interrupt Event CLear Register */
#define BCHP_AVLINK_AVRX_INT_MASK                0x0048a148 /* AV Rx Mask Register */
#define BCHP_AVLINK_AVRX_NMI_MASK                0x0048a14c /* AV Rx NMI Mask Register */
#define BCHP_AVLINK_AVRX_AV_IR_HEADER            0x0048a150 /* AV IR Header Register */
#define BCHP_AVLINK_AVRX_RX_IR_HEADER            0x0048a154 /* AV RX IR Header Register */
#define BCHP_AVLINK_AVRX_CIP0                    0x0048a158 /* AV RX CIP0 Register */
#define BCHP_AVLINK_AVRX_CIP1                    0x0048a15c /* AV RX CIP1 Register */
#define BCHP_AVLINK_AVRX_DSS_HDR0                0x0048a160 /* AV RX DSS Header0 Register */
#define BCHP_AVLINK_AVRX_DSS_HDR1                0x0048a164 /* AV RX DSS Header1 Register */
#define BCHP_AVLINK_AVRX_DSS_HDR2                0x0048a168 /* AV RX DSS Header2 Register */
#define BCHP_AVLINK_AVRX_CTRL                    0x0048a16c /* AV RX Control Register */
#define BCHP_AVLINK_AVRX_LPS_LINK_ON             0x0048a170 /* LPS Linkon Register */

/***************************************************************************
 *INT_EVENT_SET - AV Rx Interrupt Event Set Register
 ***************************************************************************/
/* AVLINK_AVRX :: INT_EVENT_SET :: reserved0 [31:15] */
#define BCHP_AVLINK_AVRX_INT_EVENT_SET_reserved0_MASK              0xffff8000
#define BCHP_AVLINK_AVRX_INT_EVENT_SET_reserved0_SHIFT             15

/* AVLINK_AVRX :: INT_EVENT_SET :: rx_Key_Now_Odd [14:14] */
#define BCHP_AVLINK_AVRX_INT_EVENT_SET_rx_Key_Now_Odd_MASK         0x00004000
#define BCHP_AVLINK_AVRX_INT_EVENT_SET_rx_Key_Now_Odd_SHIFT        14

/* AVLINK_AVRX :: INT_EVENT_SET :: rx_Key_Now_Even [13:13] */
#define BCHP_AVLINK_AVRX_INT_EVENT_SET_rx_Key_Now_Even_MASK        0x00002000
#define BCHP_AVLINK_AVRX_INT_EVENT_SET_rx_Key_Now_Even_SHIFT       13

/* AVLINK_AVRX :: INT_EVENT_SET :: rx_SID_Chg_Int [12:12] */
#define BCHP_AVLINK_AVRX_INT_EVENT_SET_rx_SID_Chg_Int_MASK         0x00001000
#define BCHP_AVLINK_AVRX_INT_EVENT_SET_rx_SID_Chg_Int_SHIFT        12

/* AVLINK_AVRX :: INT_EVENT_SET :: Rx_EMI_11_Int [11:11] */
#define BCHP_AVLINK_AVRX_INT_EVENT_SET_Rx_EMI_11_Int_MASK          0x00000800
#define BCHP_AVLINK_AVRX_INT_EVENT_SET_Rx_EMI_11_Int_SHIFT         11

/* AVLINK_AVRX :: INT_EVENT_SET :: Rx_EMI_10_Int [10:10] */
#define BCHP_AVLINK_AVRX_INT_EVENT_SET_Rx_EMI_10_Int_MASK          0x00000400
#define BCHP_AVLINK_AVRX_INT_EVENT_SET_Rx_EMI_10_Int_SHIFT         10

/* AVLINK_AVRX :: INT_EVENT_SET :: Rx_EMI_01_Int [09:09] */
#define BCHP_AVLINK_AVRX_INT_EVENT_SET_Rx_EMI_01_Int_MASK          0x00000200
#define BCHP_AVLINK_AVRX_INT_EVENT_SET_Rx_EMI_01_Int_SHIFT         9

/* AVLINK_AVRX :: INT_EVENT_SET :: Rx_EMI_00_Int [08:08] */
#define BCHP_AVLINK_AVRX_INT_EVENT_SET_Rx_EMI_00_Int_MASK          0x00000100
#define BCHP_AVLINK_AVRX_INT_EVENT_SET_Rx_EMI_00_Int_SHIFT         8

/* AVLINK_AVRX :: INT_EVENT_SET :: reserved1 [07:02] */
#define BCHP_AVLINK_AVRX_INT_EVENT_SET_reserved1_MASK              0x000000fc
#define BCHP_AVLINK_AVRX_INT_EVENT_SET_reserved1_SHIFT             2

/* AVLINK_AVRX :: INT_EVENT_SET :: rx_Late_Packet [01:01] */
#define BCHP_AVLINK_AVRX_INT_EVENT_SET_rx_Late_Packet_MASK         0x00000002
#define BCHP_AVLINK_AVRX_INT_EVENT_SET_rx_Late_Packet_SHIFT        1

/* AVLINK_AVRX :: INT_EVENT_SET :: av_Rx_Buf_Of [00:00] */
#define BCHP_AVLINK_AVRX_INT_EVENT_SET_av_Rx_Buf_Of_MASK           0x00000001
#define BCHP_AVLINK_AVRX_INT_EVENT_SET_av_Rx_Buf_Of_SHIFT          0

/***************************************************************************
 *INT_EVENT_CLR - AV Rx Interrupt Event CLear Register
 ***************************************************************************/
/* AVLINK_AVRX :: INT_EVENT_CLR :: reserved0 [31:15] */
#define BCHP_AVLINK_AVRX_INT_EVENT_CLR_reserved0_MASK              0xffff8000
#define BCHP_AVLINK_AVRX_INT_EVENT_CLR_reserved0_SHIFT             15

/* AVLINK_AVRX :: INT_EVENT_CLR :: rx_Key_Now_Odd [14:14] */
#define BCHP_AVLINK_AVRX_INT_EVENT_CLR_rx_Key_Now_Odd_MASK         0x00004000
#define BCHP_AVLINK_AVRX_INT_EVENT_CLR_rx_Key_Now_Odd_SHIFT        14

/* AVLINK_AVRX :: INT_EVENT_CLR :: rx_Key_Now_Even [13:13] */
#define BCHP_AVLINK_AVRX_INT_EVENT_CLR_rx_Key_Now_Even_MASK        0x00002000
#define BCHP_AVLINK_AVRX_INT_EVENT_CLR_rx_Key_Now_Even_SHIFT       13

/* AVLINK_AVRX :: INT_EVENT_CLR :: rx_SID_Chg_Int [12:12] */
#define BCHP_AVLINK_AVRX_INT_EVENT_CLR_rx_SID_Chg_Int_MASK         0x00001000
#define BCHP_AVLINK_AVRX_INT_EVENT_CLR_rx_SID_Chg_Int_SHIFT        12

/* AVLINK_AVRX :: INT_EVENT_CLR :: Rx_EMI_11_Int [11:11] */
#define BCHP_AVLINK_AVRX_INT_EVENT_CLR_Rx_EMI_11_Int_MASK          0x00000800
#define BCHP_AVLINK_AVRX_INT_EVENT_CLR_Rx_EMI_11_Int_SHIFT         11

/* AVLINK_AVRX :: INT_EVENT_CLR :: Rx_EMI_10_Int [10:10] */
#define BCHP_AVLINK_AVRX_INT_EVENT_CLR_Rx_EMI_10_Int_MASK          0x00000400
#define BCHP_AVLINK_AVRX_INT_EVENT_CLR_Rx_EMI_10_Int_SHIFT         10

/* AVLINK_AVRX :: INT_EVENT_CLR :: Rx_EMI_01_Int [09:09] */
#define BCHP_AVLINK_AVRX_INT_EVENT_CLR_Rx_EMI_01_Int_MASK          0x00000200
#define BCHP_AVLINK_AVRX_INT_EVENT_CLR_Rx_EMI_01_Int_SHIFT         9

/* AVLINK_AVRX :: INT_EVENT_CLR :: Rx_EMI_00_Int [08:08] */
#define BCHP_AVLINK_AVRX_INT_EVENT_CLR_Rx_EMI_00_Int_MASK          0x00000100
#define BCHP_AVLINK_AVRX_INT_EVENT_CLR_Rx_EMI_00_Int_SHIFT         8

/* AVLINK_AVRX :: INT_EVENT_CLR :: reserved1 [07:02] */
#define BCHP_AVLINK_AVRX_INT_EVENT_CLR_reserved1_MASK              0x000000fc
#define BCHP_AVLINK_AVRX_INT_EVENT_CLR_reserved1_SHIFT             2

/* AVLINK_AVRX :: INT_EVENT_CLR :: rx_Late_Packet [01:01] */
#define BCHP_AVLINK_AVRX_INT_EVENT_CLR_rx_Late_Packet_MASK         0x00000002
#define BCHP_AVLINK_AVRX_INT_EVENT_CLR_rx_Late_Packet_SHIFT        1

/* AVLINK_AVRX :: INT_EVENT_CLR :: av_Rx_Buf_Of [00:00] */
#define BCHP_AVLINK_AVRX_INT_EVENT_CLR_av_Rx_Buf_Of_MASK           0x00000001
#define BCHP_AVLINK_AVRX_INT_EVENT_CLR_av_Rx_Buf_Of_SHIFT          0

/***************************************************************************
 *INT_MASK - AV Rx Mask Register
 ***************************************************************************/
/* AVLINK_AVRX :: INT_MASK :: reserved0 [31:15] */
#define BCHP_AVLINK_AVRX_INT_MASK_reserved0_MASK                   0xffff8000
#define BCHP_AVLINK_AVRX_INT_MASK_reserved0_SHIFT                  15

/* AVLINK_AVRX :: INT_MASK :: rx_Key_Now_Odd [14:14] */
#define BCHP_AVLINK_AVRX_INT_MASK_rx_Key_Now_Odd_MASK              0x00004000
#define BCHP_AVLINK_AVRX_INT_MASK_rx_Key_Now_Odd_SHIFT             14

/* AVLINK_AVRX :: INT_MASK :: rx_Key_Now_Even [13:13] */
#define BCHP_AVLINK_AVRX_INT_MASK_rx_Key_Now_Even_MASK             0x00002000
#define BCHP_AVLINK_AVRX_INT_MASK_rx_Key_Now_Even_SHIFT            13

/* AVLINK_AVRX :: INT_MASK :: rx_SID_Chg_Int [12:12] */
#define BCHP_AVLINK_AVRX_INT_MASK_rx_SID_Chg_Int_MASK              0x00001000
#define BCHP_AVLINK_AVRX_INT_MASK_rx_SID_Chg_Int_SHIFT             12

/* AVLINK_AVRX :: INT_MASK :: Rx_EMI_11_Int [11:11] */
#define BCHP_AVLINK_AVRX_INT_MASK_Rx_EMI_11_Int_MASK               0x00000800
#define BCHP_AVLINK_AVRX_INT_MASK_Rx_EMI_11_Int_SHIFT              11

/* AVLINK_AVRX :: INT_MASK :: Rx_EMI_10_Int [10:10] */
#define BCHP_AVLINK_AVRX_INT_MASK_Rx_EMI_10_Int_MASK               0x00000400
#define BCHP_AVLINK_AVRX_INT_MASK_Rx_EMI_10_Int_SHIFT              10

/* AVLINK_AVRX :: INT_MASK :: Rx_EMI_01_Int [09:09] */
#define BCHP_AVLINK_AVRX_INT_MASK_Rx_EMI_01_Int_MASK               0x00000200
#define BCHP_AVLINK_AVRX_INT_MASK_Rx_EMI_01_Int_SHIFT              9

/* AVLINK_AVRX :: INT_MASK :: Rx_EMI_00_Int [08:08] */
#define BCHP_AVLINK_AVRX_INT_MASK_Rx_EMI_00_Int_MASK               0x00000100
#define BCHP_AVLINK_AVRX_INT_MASK_Rx_EMI_00_Int_SHIFT              8

/* AVLINK_AVRX :: INT_MASK :: reserved1 [07:02] */
#define BCHP_AVLINK_AVRX_INT_MASK_reserved1_MASK                   0x000000fc
#define BCHP_AVLINK_AVRX_INT_MASK_reserved1_SHIFT                  2

/* AVLINK_AVRX :: INT_MASK :: rx_Late_Packet [01:01] */
#define BCHP_AVLINK_AVRX_INT_MASK_rx_Late_Packet_MASK              0x00000002
#define BCHP_AVLINK_AVRX_INT_MASK_rx_Late_Packet_SHIFT             1

/* AVLINK_AVRX :: INT_MASK :: av_Rx_Buf_Of [00:00] */
#define BCHP_AVLINK_AVRX_INT_MASK_av_Rx_Buf_Of_MASK                0x00000001
#define BCHP_AVLINK_AVRX_INT_MASK_av_Rx_Buf_Of_SHIFT               0

/***************************************************************************
 *NMI_MASK - AV Rx NMI Mask Register
 ***************************************************************************/
/* AVLINK_AVRX :: NMI_MASK :: reserved0 [31:15] */
#define BCHP_AVLINK_AVRX_NMI_MASK_reserved0_MASK                   0xffff8000
#define BCHP_AVLINK_AVRX_NMI_MASK_reserved0_SHIFT                  15

/* AVLINK_AVRX :: NMI_MASK :: rx_Key_Now_Odd [14:14] */
#define BCHP_AVLINK_AVRX_NMI_MASK_rx_Key_Now_Odd_MASK              0x00004000
#define BCHP_AVLINK_AVRX_NMI_MASK_rx_Key_Now_Odd_SHIFT             14

/* AVLINK_AVRX :: NMI_MASK :: rx_Key_Now_Even [13:13] */
#define BCHP_AVLINK_AVRX_NMI_MASK_rx_Key_Now_Even_MASK             0x00002000
#define BCHP_AVLINK_AVRX_NMI_MASK_rx_Key_Now_Even_SHIFT            13

/* AVLINK_AVRX :: NMI_MASK :: rx_SID_Chg_Int [12:12] */
#define BCHP_AVLINK_AVRX_NMI_MASK_rx_SID_Chg_Int_MASK              0x00001000
#define BCHP_AVLINK_AVRX_NMI_MASK_rx_SID_Chg_Int_SHIFT             12

/* AVLINK_AVRX :: NMI_MASK :: Rx_EMI_11_Int [11:11] */
#define BCHP_AVLINK_AVRX_NMI_MASK_Rx_EMI_11_Int_MASK               0x00000800
#define BCHP_AVLINK_AVRX_NMI_MASK_Rx_EMI_11_Int_SHIFT              11

/* AVLINK_AVRX :: NMI_MASK :: Rx_EMI_10_Int [10:10] */
#define BCHP_AVLINK_AVRX_NMI_MASK_Rx_EMI_10_Int_MASK               0x00000400
#define BCHP_AVLINK_AVRX_NMI_MASK_Rx_EMI_10_Int_SHIFT              10

/* AVLINK_AVRX :: NMI_MASK :: Rx_EMI_01_Int [09:09] */
#define BCHP_AVLINK_AVRX_NMI_MASK_Rx_EMI_01_Int_MASK               0x00000200
#define BCHP_AVLINK_AVRX_NMI_MASK_Rx_EMI_01_Int_SHIFT              9

/* AVLINK_AVRX :: NMI_MASK :: Rx_EMI_00_Int [08:08] */
#define BCHP_AVLINK_AVRX_NMI_MASK_Rx_EMI_00_Int_MASK               0x00000100
#define BCHP_AVLINK_AVRX_NMI_MASK_Rx_EMI_00_Int_SHIFT              8

/* AVLINK_AVRX :: NMI_MASK :: reserved1 [07:02] */
#define BCHP_AVLINK_AVRX_NMI_MASK_reserved1_MASK                   0x000000fc
#define BCHP_AVLINK_AVRX_NMI_MASK_reserved1_SHIFT                  2

/* AVLINK_AVRX :: NMI_MASK :: rx_Late_Packet [01:01] */
#define BCHP_AVLINK_AVRX_NMI_MASK_rx_Late_Packet_MASK              0x00000002
#define BCHP_AVLINK_AVRX_NMI_MASK_rx_Late_Packet_SHIFT             1

/* AVLINK_AVRX :: NMI_MASK :: av_Rx_Buf_Of [00:00] */
#define BCHP_AVLINK_AVRX_NMI_MASK_av_Rx_Buf_Of_MASK                0x00000001
#define BCHP_AVLINK_AVRX_NMI_MASK_av_Rx_Buf_Of_SHIFT               0

/***************************************************************************
 *AV_IR_HEADER - AV IR Header Register
 ***************************************************************************/
/* AVLINK_AVRX :: AV_IR_HEADER :: reserved0 [31:11] */
#define BCHP_AVLINK_AVRX_AV_IR_HEADER_reserved0_MASK               0xfffff800
#define BCHP_AVLINK_AVRX_AV_IR_HEADER_reserved0_SHIFT              11

/* AVLINK_AVRX :: AV_IR_HEADER :: synch_Rx [10:07] */
#define BCHP_AVLINK_AVRX_AV_IR_HEADER_synch_Rx_MASK                0x00000780
#define BCHP_AVLINK_AVRX_AV_IR_HEADER_synch_Rx_SHIFT               7

/* AVLINK_AVRX :: AV_IR_HEADER :: synch_En_Rx [06:06] */
#define BCHP_AVLINK_AVRX_AV_IR_HEADER_synch_En_Rx_MASK             0x00000040
#define BCHP_AVLINK_AVRX_AV_IR_HEADER_synch_En_Rx_SHIFT            6

/* AVLINK_AVRX :: AV_IR_HEADER :: av_Rx_Channel [05:00] */
#define BCHP_AVLINK_AVRX_AV_IR_HEADER_av_Rx_Channel_MASK           0x0000003f
#define BCHP_AVLINK_AVRX_AV_IR_HEADER_av_Rx_Channel_SHIFT          0

/***************************************************************************
 *RX_IR_HEADER - AV RX IR Header Register
 ***************************************************************************/
/* AVLINK_AVRX :: RX_IR_HEADER :: Rx_IR_Header [31:00] */
#define BCHP_AVLINK_AVRX_RX_IR_HEADER_Rx_IR_Header_MASK            0xffffffff
#define BCHP_AVLINK_AVRX_RX_IR_HEADER_Rx_IR_Header_SHIFT           0

/***************************************************************************
 *CIP0 - AV RX CIP0 Register
 ***************************************************************************/
/* AVLINK_AVRX :: CIP0 :: Rx_CIP0 [31:00] */
#define BCHP_AVLINK_AVRX_CIP0_Rx_CIP0_MASK                         0xffffffff
#define BCHP_AVLINK_AVRX_CIP0_Rx_CIP0_SHIFT                        0

/***************************************************************************
 *CIP1 - AV RX CIP1 Register
 ***************************************************************************/
/* AVLINK_AVRX :: CIP1 :: Rx_CIP1 [31:00] */
#define BCHP_AVLINK_AVRX_CIP1_Rx_CIP1_MASK                         0xffffffff
#define BCHP_AVLINK_AVRX_CIP1_Rx_CIP1_SHIFT                        0

/***************************************************************************
 *DSS_HDR0 - AV RX DSS Header0 Register
 ***************************************************************************/
/* AVLINK_AVRX :: DSS_HDR0 :: Rx_DSS_Hdr0 [31:00] */
#define BCHP_AVLINK_AVRX_DSS_HDR0_Rx_DSS_Hdr0_MASK                 0xffffffff
#define BCHP_AVLINK_AVRX_DSS_HDR0_Rx_DSS_Hdr0_SHIFT                0

/***************************************************************************
 *DSS_HDR1 - AV RX DSS Header1 Register
 ***************************************************************************/
/* AVLINK_AVRX :: DSS_HDR1 :: Rx_DSS_Hdr1 [31:00] */
#define BCHP_AVLINK_AVRX_DSS_HDR1_Rx_DSS_Hdr1_MASK                 0xffffffff
#define BCHP_AVLINK_AVRX_DSS_HDR1_Rx_DSS_Hdr1_SHIFT                0

/***************************************************************************
 *DSS_HDR2 - AV RX DSS Header2 Register
 ***************************************************************************/
/* AVLINK_AVRX :: DSS_HDR2 :: reserved0 [31:16] */
#define BCHP_AVLINK_AVRX_DSS_HDR2_reserved0_MASK                   0xffff0000
#define BCHP_AVLINK_AVRX_DSS_HDR2_reserved0_SHIFT                  16

/* AVLINK_AVRX :: DSS_HDR2 :: Rx_DSS_Hdr2 [15:00] */
#define BCHP_AVLINK_AVRX_DSS_HDR2_Rx_DSS_Hdr2_MASK                 0x0000ffff
#define BCHP_AVLINK_AVRX_DSS_HDR2_Rx_DSS_Hdr2_SHIFT                0

/***************************************************************************
 *CTRL - AV RX Control Register
 ***************************************************************************/
/* AVLINK_AVRX :: CTRL :: reserved0 [31:14] */
#define BCHP_AVLINK_AVRX_CTRL_reserved0_MASK                       0xffffc000
#define BCHP_AVLINK_AVRX_CTRL_reserved0_SHIFT                      14

/* AVLINK_AVRX :: CTRL :: force_One_Sec_Over [13:13] */
#define BCHP_AVLINK_AVRX_CTRL_force_One_Sec_Over_MASK              0x00002000
#define BCHP_AVLINK_AVRX_CTRL_force_One_Sec_Over_SHIFT             13

/* AVLINK_AVRX :: CTRL :: frame_Check_En [12:12] */
#define BCHP_AVLINK_AVRX_CTRL_frame_Check_En_MASK                  0x00001000
#define BCHP_AVLINK_AVRX_CTRL_frame_Check_En_SHIFT                 12

/* AVLINK_AVRX :: CTRL :: av_Rx_Cp_Prot_En [11:11] */
#define BCHP_AVLINK_AVRX_CTRL_av_Rx_Cp_Prot_En_MASK                0x00000800
#define BCHP_AVLINK_AVRX_CTRL_av_Rx_Cp_Prot_En_SHIFT               11

/* AVLINK_AVRX :: CTRL :: av_Iso_Rx_En [10:10] */
#define BCHP_AVLINK_AVRX_CTRL_av_Iso_Rx_En_MASK                    0x00000400
#define BCHP_AVLINK_AVRX_CTRL_av_Iso_Rx_En_SHIFT                   10

/* AVLINK_AVRX :: CTRL :: av_Rx_Serial [09:09] */
#define BCHP_AVLINK_AVRX_CTRL_av_Rx_Serial_MASK                    0x00000200
#define BCHP_AVLINK_AVRX_CTRL_av_Rx_Serial_SHIFT                   9

/* AVLINK_AVRX :: CTRL :: jit_Comp_Disable [08:08] */
#define BCHP_AVLINK_AVRX_CTRL_jit_Comp_Disable_MASK                0x00000100
#define BCHP_AVLINK_AVRX_CTRL_jit_Comp_Disable_SHIFT               8

/* AVLINK_AVRX :: CTRL :: rx_DSS_Stb [07:07] */
#define BCHP_AVLINK_AVRX_CTRL_rx_DSS_Stb_MASK                      0x00000080
#define BCHP_AVLINK_AVRX_CTRL_rx_DSS_Stb_SHIFT                     7

/* AVLINK_AVRX :: CTRL :: rx_FMT_En [06:06] */
#define BCHP_AVLINK_AVRX_CTRL_rx_FMT_En_MASK                       0x00000040
#define BCHP_AVLINK_AVRX_CTRL_rx_FMT_En_SHIFT                      6

/* AVLINK_AVRX :: CTRL :: rx_FMT [05:00] */
#define BCHP_AVLINK_AVRX_CTRL_rx_FMT_MASK                          0x0000003f
#define BCHP_AVLINK_AVRX_CTRL_rx_FMT_SHIFT                         0

/***************************************************************************
 *LPS_LINK_ON - LPS Linkon Register
 ***************************************************************************/
/* AVLINK_AVRX :: LPS_LINK_ON :: reserved0 [31:02] */
#define BCHP_AVLINK_AVRX_LPS_LINK_ON_reserved0_MASK                0xfffffffc
#define BCHP_AVLINK_AVRX_LPS_LINK_ON_reserved0_SHIFT               2

/* AVLINK_AVRX :: LPS_LINK_ON :: lps_Enable [01:01] */
#define BCHP_AVLINK_AVRX_LPS_LINK_ON_lps_Enable_MASK               0x00000002
#define BCHP_AVLINK_AVRX_LPS_LINK_ON_lps_Enable_SHIFT              1

/* AVLINK_AVRX :: LPS_LINK_ON :: lps_Disable [00:00] */
#define BCHP_AVLINK_AVRX_LPS_LINK_ON_lps_Disable_MASK              0x00000001
#define BCHP_AVLINK_AVRX_LPS_LINK_ON_lps_Disable_SHIFT             0

#endif /* #ifndef BCHP_AVLINK_AVRX_H__ */

/* End of File */
