// Seed: 1737658342
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_6;
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1,
    input uwire id_2,
    input supply1 id_3,
    input tri id_4,
    input supply1 id_5,
    output supply0 id_6,
    input tri0 id_7,
    input supply0 id_8,
    input wor id_9,
    input tri0 id_10,
    output tri id_11,
    input supply1 id_12
    , id_43, id_44,
    output tri0 id_13,
    input tri id_14,
    output wor id_15,
    output uwire id_16,
    input supply0 id_17,
    input wor id_18,
    input wand id_19,
    output supply1 id_20,
    input uwire id_21,
    input wor id_22,
    output wire id_23,
    output uwire id_24,
    output supply0 id_25,
    output logic id_26,
    input wire id_27,
    input wand id_28,
    output supply0 id_29,
    input tri0 id_30,
    output uwire id_31,
    output tri id_32,
    input supply1 id_33,
    input tri0 id_34,
    input tri1 id_35,
    input wand id_36,
    input uwire id_37,
    output tri1 id_38,
    output supply0 id_39,
    input tri0 id_40,
    input wand id_41
);
  assign id_16 = id_2;
  assign id_20 = -1 - -1'b0;
  module_0 modCall_1 (
      id_44,
      id_44,
      id_44,
      id_44,
      id_44
  );
  assign id_26 = 1;
  always begin : LABEL_0
    id_26 <= id_14;
  end
endmodule
