/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [19:0] _00_;
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [7:0] celloutsig_1_11z;
  wire [6:0] celloutsig_1_12z;
  wire [3:0] celloutsig_1_13z;
  wire [12:0] celloutsig_1_14z;
  wire [6:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~(celloutsig_0_0z & celloutsig_0_0z);
  assign celloutsig_1_1z = ~((in_data[127] | in_data[131]) & celloutsig_1_0z);
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _00_ <= 20'h00000;
    else _00_ <= in_data[35:16];
  assign celloutsig_1_6z = { celloutsig_1_2z[2:1], celloutsig_1_4z } / { 1'h1, celloutsig_1_2z[2:1] };
  assign celloutsig_0_7z = { celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_5z } / { 1'h1, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_2z = { in_data[109:104], celloutsig_1_1z } / { 1'h1, in_data[152:149], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_12z = { celloutsig_1_2z[5:0], celloutsig_1_10z } / { 1'h1, celloutsig_1_7z[3:1], celloutsig_1_9z };
  assign celloutsig_1_13z = celloutsig_1_11z[7:4] / { 1'h1, celloutsig_1_7z[5:3] };
  assign celloutsig_1_15z = { in_data[147:146], celloutsig_1_13z, celloutsig_1_4z } / { 1'h1, celloutsig_1_14z[10:5] };
  assign celloutsig_1_10z = { celloutsig_1_8z[4:2], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_5z } > in_data[172:165];
  assign celloutsig_1_17z = { celloutsig_1_14z[10:2], celloutsig_1_10z, celloutsig_1_16z, celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_13z, celloutsig_1_10z } > { celloutsig_1_12z[6:1], celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_15z, celloutsig_1_8z };
  assign celloutsig_1_19z = { celloutsig_1_9z, celloutsig_1_17z, celloutsig_1_16z } > celloutsig_1_7z[6:2];
  assign celloutsig_0_5z = in_data[13:1] <= { in_data[45:36], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_9z = celloutsig_0_7z <= _00_[8:5];
  assign celloutsig_1_5z = in_data[156:150] <= { celloutsig_1_2z[5:4], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_0z = in_data[55:29] && in_data[29:3];
  assign celloutsig_1_3z = { celloutsig_1_2z[3:2], celloutsig_1_0z } && { in_data[189:188], celloutsig_1_0z };
  assign celloutsig_1_16z = celloutsig_1_2z[6:2] || { celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_0_3z = { in_data[95:84], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z } || { in_data[63:48], celloutsig_0_0z };
  assign celloutsig_1_8z = celloutsig_1_5z ? { in_data[186:183], 1'h1 } : { 1'h0, celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_0_1z = { in_data[53:50], celloutsig_0_0z, celloutsig_0_0z } != in_data[9:4];
  assign celloutsig_1_9z = ~ { celloutsig_1_6z[1:0], celloutsig_1_1z };
  assign celloutsig_1_0z = & in_data[133:131];
  assign celloutsig_1_4z = & { celloutsig_1_3z, in_data[133:131], in_data[102] };
  assign celloutsig_1_18z = & { celloutsig_1_15z, celloutsig_1_12z[6:3] };
  assign celloutsig_0_2z = | { in_data[78:72], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_11z = { celloutsig_1_3z, celloutsig_1_2z } <<< { celloutsig_1_2z[6:5], celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_0_10z = _00_[14:11] >>> { in_data[51:49], celloutsig_0_5z };
  assign celloutsig_1_14z = { celloutsig_1_8z[1:0], celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_5z } >>> { celloutsig_1_13z[3], celloutsig_1_1z, celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_13z };
  assign celloutsig_1_7z = { celloutsig_1_2z[6:4], celloutsig_1_6z, celloutsig_1_5z } ~^ { in_data[145:140], celloutsig_1_3z };
  assign { out_data[128], out_data[96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_9z, celloutsig_0_10z };
endmodule
