#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Sat Jun 30 13:39:11 2018
# Process ID: 3812
# Current directory: D:/ME/FPGA CD_rev2_1/deney8_LCD/Uygulama1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3728 D:\ME\FPGA CD_rev2_1\deney8_LCD\Uygulama1\deney8_LCD.xpr
# Log file: D:/ME/FPGA CD_rev2_1/deney8_LCD/Uygulama1/vivado.log
# Journal file: D:/ME/FPGA CD_rev2_1/deney8_LCD/Uygulama1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/ME/FPGA CD_rev2_1/deney8_LCD/Uygulama1/deney8_LCD.xpr}
INFO: [Project 1-313] Project file moved from 'D:/ME/FPGA CD_rev2_1/deney8_LCD' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 859.273 ; gain = 106.402
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jun 30 13:39:47 2018...
