{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1592071061228 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1592071061229 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 13 18:57:41 2020 " "Processing started: Sat Jun 13 18:57:41 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1592071061229 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1592071061229 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ecosistem_cpu -c ecosistem_cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off ecosistem_cpu -c ecosistem_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1592071061229 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1592071062045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "código_actividad_1/uc.v 1 1 " "Found 1 design units, including 1 entities, in source file código_actividad_1/uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 uc " "Found entity 1: uc" {  } { { "Código_actividad_1/uc.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/uc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1592071062108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1592071062108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "código_actividad_1/timer.v 1 1 " "Found 1 design units, including 1 entities, in source file código_actividad_1/timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "Código_actividad_1/timer.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1592071062108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1592071062108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "código_actividad_1/pila.v 1 1 " "Found 1 design units, including 1 entities, in source file código_actividad_1/pila.v" { { "Info" "ISGN_ENTITY_NAME" "1 pila " "Found entity 1: pila" {  } { { "Código_actividad_1/pila.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/pila.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1592071062108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1592071062108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "código_actividad_1/memprog.v 1 1 " "Found 1 design units, including 1 entities, in source file código_actividad_1/memprog.v" { { "Info" "ISGN_ENTITY_NAME" "1 memprog " "Found entity 1: memprog" {  } { { "Código_actividad_1/memprog.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/memprog.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1592071062108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1592071062108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "código_actividad_1/memoriadatos.v 1 1 " "Found 1 design units, including 1 entities, in source file código_actividad_1/memoriadatos.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoriaDatos " "Found entity 1: memoriaDatos" {  } { { "Código_actividad_1/memoriaDatos.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/memoriaDatos.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1592071062123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1592071062123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "código_actividad_1/entradasalida.v 1 1 " "Found 1 design units, including 1 entities, in source file código_actividad_1/entradasalida.v" { { "Info" "ISGN_ENTITY_NAME" "1 entradaSalida " "Found entity 1: entradaSalida" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1592071062123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1592071062123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "código_actividad_1/ecosisstem_cpu_for_quartus.v 1 1 " "Found 1 design units, including 1 entities, in source file código_actividad_1/ecosisstem_cpu_for_quartus.v" { { "Info" "ISGN_ENTITY_NAME" "1 ecosistem_cpu " "Found entity 1: ecosistem_cpu" {  } { { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1592071062123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1592071062123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "código_actividad_1/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file código_actividad_1/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "Código_actividad_1/cpu.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1592071062123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1592071062123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "código_actividad_1/componentes.v 5 5 " "Found 5 design units, including 5 entities, in source file código_actividad_1/componentes.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "Código_actividad_1/componentes.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/componentes.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1592071062139 ""} { "Info" "ISGN_ENTITY_NAME" "2 sum " "Found entity 2: sum" {  } { { "Código_actividad_1/componentes.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/componentes.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1592071062139 ""} { "Info" "ISGN_ENTITY_NAME" "3 registro " "Found entity 3: registro" {  } { { "Código_actividad_1/componentes.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/componentes.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1592071062139 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux2 " "Found entity 4: mux2" {  } { { "Código_actividad_1/componentes.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/componentes.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1592071062139 ""} { "Info" "ISGN_ENTITY_NAME" "5 ffd " "Found entity 5: ffd" {  } { { "Código_actividad_1/componentes.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/componentes.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1592071062139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1592071062139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "código_actividad_1/cd.v 1 1 " "Found 1 design units, including 1 entities, in source file código_actividad_1/cd.v" { { "Info" "ISGN_ENTITY_NAME" "1 cd " "Found entity 1: cd" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1592071062139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1592071062139 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(19) " "Verilog HDL warning at alu.v(19): extended using \"x\" or \"z\"" {  } { { "Código_actividad_1/alu.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/alu.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1592071062139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "código_actividad_1/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file código_actividad_1/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "Código_actividad_1/alu.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1592071062139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1592071062139 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ecosistem_cpu " "Elaborating entity \"ecosistem_cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1592071062201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:micpu " "Elaborating entity \"cpu\" for hierarchy \"cpu:micpu\"" {  } { { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "micpu" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1592071062201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uc cpu:micpu\|uc:UnidadDeControl " "Elaborating entity \"uc\" for hierarchy \"cpu:micpu\|uc:UnidadDeControl\"" {  } { { "Código_actividad_1/cpu.v" "UnidadDeControl" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cpu.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1592071062201 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "we3 uc.v(19) " "Verilog HDL Always Construct warning at uc.v(19): inferring latch(es) for variable \"we3\", which holds its previous value in one or more paths through the always construct" {  } { { "Código_actividad_1/uc.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1592071062217 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wez uc.v(19) " "Verilog HDL Always Construct warning at uc.v(19): inferring latch(es) for variable \"wez\", which holds its previous value in one or more paths through the always construct" {  } { { "Código_actividad_1/uc.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1592071062217 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s_inc uc.v(19) " "Verilog HDL Always Construct warning at uc.v(19): inferring latch(es) for variable \"s_inc\", which holds its previous value in one or more paths through the always construct" {  } { { "Código_actividad_1/uc.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1592071062217 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "selectorMuxSaltoR uc.v(19) " "Verilog HDL Always Construct warning at uc.v(19): inferring latch(es) for variable \"selectorMuxSaltoR\", which holds its previous value in one or more paths through the always construct" {  } { { "Código_actividad_1/uc.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1592071062217 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "selectorMuxRegistros uc.v(19) " "Verilog HDL Always Construct warning at uc.v(19): inferring latch(es) for variable \"selectorMuxRegistros\", which holds its previous value in one or more paths through the always construct" {  } { { "Código_actividad_1/uc.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1592071062218 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "guardarMemoriaDatos uc.v(19) " "Verilog HDL Always Construct warning at uc.v(19): inferring latch(es) for variable \"guardarMemoriaDatos\", which holds its previous value in one or more paths through the always construct" {  } { { "Código_actividad_1/uc.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1592071062218 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "activarMemoriaDatos uc.v(19) " "Verilog HDL Always Construct warning at uc.v(19): inferring latch(es) for variable \"activarMemoriaDatos\", which holds its previous value in one or more paths through the always construct" {  } { { "Código_actividad_1/uc.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1592071062218 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "selectorMuxDireccionesMemoriaDatos uc.v(19) " "Verilog HDL Always Construct warning at uc.v(19): inferring latch(es) for variable \"selectorMuxDireccionesMemoriaDatos\", which holds its previous value in one or more paths through the always construct" {  } { { "Código_actividad_1/uc.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1592071062218 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "activarPilaSubR uc.v(19) " "Verilog HDL Always Construct warning at uc.v(19): inferring latch(es) for variable \"activarPilaSubR\", which holds its previous value in one or more paths through the always construct" {  } { { "Código_actividad_1/uc.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1592071062218 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pushPilaSubR uc.v(19) " "Verilog HDL Always Construct warning at uc.v(19): inferring latch(es) for variable \"pushPilaSubR\", which holds its previous value in one or more paths through the always construct" {  } { { "Código_actividad_1/uc.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1592071062218 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "selectorMuxPilaSubR uc.v(19) " "Verilog HDL Always Construct warning at uc.v(19): inferring latch(es) for variable \"selectorMuxPilaSubR\", which holds its previous value in one or more paths through the always construct" {  } { { "Código_actividad_1/uc.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1592071062218 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "activarPilaDatos uc.v(19) " "Verilog HDL Always Construct warning at uc.v(19): inferring latch(es) for variable \"activarPilaDatos\", which holds its previous value in one or more paths through the always construct" {  } { { "Código_actividad_1/uc.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1592071062218 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pushPilaDatos uc.v(19) " "Verilog HDL Always Construct warning at uc.v(19): inferring latch(es) for variable \"pushPilaDatos\", which holds its previous value in one or more paths through the always construct" {  } { { "Código_actividad_1/uc.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1592071062218 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "selectorMuxPilaDatos uc.v(19) " "Verilog HDL Always Construct warning at uc.v(19): inferring latch(es) for variable \"selectorMuxPilaDatos\", which holds its previous value in one or more paths through the always construct" {  } { { "Código_actividad_1/uc.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1592071062218 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "selectorMuxAluMem_E_S uc.v(19) " "Verilog HDL Always Construct warning at uc.v(19): inferring latch(es) for variable \"selectorMuxAluMem_E_S\", which holds its previous value in one or more paths through the always construct" {  } { { "Código_actividad_1/uc.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1592071062218 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op_alu uc.v(19) " "Verilog HDL Always Construct warning at uc.v(19): inferring latch(es) for variable \"op_alu\", which holds its previous value in one or more paths through the always construct" {  } { { "Código_actividad_1/uc.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1592071062218 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_alu\[0\] uc.v(19) " "Inferred latch for \"op_alu\[0\]\" at uc.v(19)" {  } { { "Código_actividad_1/uc.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062218 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_alu\[1\] uc.v(19) " "Inferred latch for \"op_alu\[1\]\" at uc.v(19)" {  } { { "Código_actividad_1/uc.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062218 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_alu\[2\] uc.v(19) " "Inferred latch for \"op_alu\[2\]\" at uc.v(19)" {  } { { "Código_actividad_1/uc.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062218 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selectorMuxAluMem_E_S uc.v(19) " "Inferred latch for \"selectorMuxAluMem_E_S\" at uc.v(19)" {  } { { "Código_actividad_1/uc.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062218 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selectorMuxPilaDatos uc.v(19) " "Inferred latch for \"selectorMuxPilaDatos\" at uc.v(19)" {  } { { "Código_actividad_1/uc.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062218 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pushPilaDatos uc.v(19) " "Inferred latch for \"pushPilaDatos\" at uc.v(19)" {  } { { "Código_actividad_1/uc.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062219 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "activarPilaDatos uc.v(19) " "Inferred latch for \"activarPilaDatos\" at uc.v(19)" {  } { { "Código_actividad_1/uc.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062219 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selectorMuxPilaSubR uc.v(19) " "Inferred latch for \"selectorMuxPilaSubR\" at uc.v(19)" {  } { { "Código_actividad_1/uc.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062219 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pushPilaSubR uc.v(19) " "Inferred latch for \"pushPilaSubR\" at uc.v(19)" {  } { { "Código_actividad_1/uc.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062219 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "activarPilaSubR uc.v(19) " "Inferred latch for \"activarPilaSubR\" at uc.v(19)" {  } { { "Código_actividad_1/uc.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062219 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selectorMuxDireccionesMemoriaDatos uc.v(19) " "Inferred latch for \"selectorMuxDireccionesMemoriaDatos\" at uc.v(19)" {  } { { "Código_actividad_1/uc.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062219 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "activarMemoriaDatos uc.v(19) " "Inferred latch for \"activarMemoriaDatos\" at uc.v(19)" {  } { { "Código_actividad_1/uc.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062219 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guardarMemoriaDatos uc.v(19) " "Inferred latch for \"guardarMemoriaDatos\" at uc.v(19)" {  } { { "Código_actividad_1/uc.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062219 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selectorMuxRegistros uc.v(19) " "Inferred latch for \"selectorMuxRegistros\" at uc.v(19)" {  } { { "Código_actividad_1/uc.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062219 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selectorMuxSaltoR uc.v(19) " "Inferred latch for \"selectorMuxSaltoR\" at uc.v(19)" {  } { { "Código_actividad_1/uc.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062219 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_inc uc.v(19) " "Inferred latch for \"s_inc\" at uc.v(19)" {  } { { "Código_actividad_1/uc.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062219 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wez uc.v(19) " "Inferred latch for \"wez\" at uc.v(19)" {  } { { "Código_actividad_1/uc.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062219 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "we3 uc.v(19) " "Inferred latch for \"we3\" at uc.v(19)" {  } { { "Código_actividad_1/uc.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062219 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cd cpu:micpu\|cd:CaminoDeDatos " "Elaborating entity \"cd\" for hierarchy \"cpu:micpu\|cd:CaminoDeDatos\"" {  } { { "Código_actividad_1/cpu.v" "CaminoDeDatos" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cpu.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1592071062221 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "cd.v(58) " "Verilog HDL Case Statement warning at cd.v(58): incomplete case statement has no default case item" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 58 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1592071062224 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "instruccion cd.v(44) " "Verilog HDL Always Construct warning at cd.v(44): inferring latch(es) for variable \"instruccion\", which holds its previous value in one or more paths through the always construct" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1592071062224 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruccion\[0\] cd.v(44) " "Inferred latch for \"instruccion\[0\]\" at cd.v(44)" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062224 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruccion\[1\] cd.v(44) " "Inferred latch for \"instruccion\[1\]\" at cd.v(44)" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062224 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruccion\[2\] cd.v(44) " "Inferred latch for \"instruccion\[2\]\" at cd.v(44)" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062224 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruccion\[3\] cd.v(44) " "Inferred latch for \"instruccion\[3\]\" at cd.v(44)" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062224 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruccion\[4\] cd.v(44) " "Inferred latch for \"instruccion\[4\]\" at cd.v(44)" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062224 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruccion\[5\] cd.v(44) " "Inferred latch for \"instruccion\[5\]\" at cd.v(44)" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062224 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruccion\[6\] cd.v(44) " "Inferred latch for \"instruccion\[6\]\" at cd.v(44)" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062224 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruccion\[7\] cd.v(44) " "Inferred latch for \"instruccion\[7\]\" at cd.v(44)" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062224 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruccion\[8\] cd.v(44) " "Inferred latch for \"instruccion\[8\]\" at cd.v(44)" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062224 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruccion\[9\] cd.v(44) " "Inferred latch for \"instruccion\[9\]\" at cd.v(44)" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062224 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruccion\[10\] cd.v(44) " "Inferred latch for \"instruccion\[10\]\" at cd.v(44)" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062224 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruccion\[11\] cd.v(44) " "Inferred latch for \"instruccion\[11\]\" at cd.v(44)" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062224 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruccion\[12\] cd.v(44) " "Inferred latch for \"instruccion\[12\]\" at cd.v(44)" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062224 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruccion\[13\] cd.v(44) " "Inferred latch for \"instruccion\[13\]\" at cd.v(44)" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062224 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruccion\[14\] cd.v(44) " "Inferred latch for \"instruccion\[14\]\" at cd.v(44)" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062224 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruccion\[15\] cd.v(44) " "Inferred latch for \"instruccion\[15\]\" at cd.v(44)" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062224 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memprog cpu:micpu\|cd:CaminoDeDatos\|memprog:memoriaPrograma " "Elaborating entity \"memprog\" for hierarchy \"cpu:micpu\|cd:CaminoDeDatos\|memprog:memoriaPrograma\"" {  } { { "Código_actividad_1/cd.v" "memoriaPrograma" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1592071062226 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 memprog.v(7) " "Net \"mem.data_a\" at memprog.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "Código_actividad_1/memprog.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/memprog.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1592071062227 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|memprog:memoriaPrograma"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 memprog.v(7) " "Net \"mem.waddr_a\" at memprog.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "Código_actividad_1/memprog.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/memprog.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1592071062227 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|memprog:memoriaPrograma"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 memprog.v(7) " "Net \"mem.we_a\" at memprog.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "Código_actividad_1/memprog.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/memprog.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1592071062227 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|memprog:memoriaPrograma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile cpu:micpu\|cd:CaminoDeDatos\|regfile:bancoDeRegistros " "Elaborating entity \"regfile\" for hierarchy \"cpu:micpu\|cd:CaminoDeDatos\|regfile:bancoDeRegistros\"" {  } { { "Código_actividad_1/cd.v" "bancoDeRegistros" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1592071062229 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 componentes.v(24) " "Verilog HDL assignment warning at componentes.v(24): truncated value with size 32 to match size of target (8)" {  } { { "Código_actividad_1/componentes.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/componentes.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1592071062235 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|regfile:bancoDeRegistros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 componentes.v(25) " "Verilog HDL assignment warning at componentes.v(25): truncated value with size 32 to match size of target (8)" {  } { { "Código_actividad_1/componentes.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/componentes.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1592071062235 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|regfile:bancoDeRegistros"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro cpu:micpu\|cd:CaminoDeDatos\|registro:pc " "Elaborating entity \"registro\" for hierarchy \"cpu:micpu\|cd:CaminoDeDatos\|registro:pc\"" {  } { { "Código_actividad_1/cd.v" "pc" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1592071062259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffd cpu:micpu\|cd:CaminoDeDatos\|ffd:ffz " "Elaborating entity \"ffd\" for hierarchy \"cpu:micpu\|cd:CaminoDeDatos\|ffd:ffz\"" {  } { { "Código_actividad_1/cd.v" "ffz" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1592071062278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 cpu:micpu\|cd:CaminoDeDatos\|mux2:muxPC " "Elaborating entity \"mux2\" for hierarchy \"cpu:micpu\|cd:CaminoDeDatos\|mux2:muxPC\"" {  } { { "Código_actividad_1/cd.v" "muxPC" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1592071062291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum cpu:micpu\|cd:CaminoDeDatos\|sum:sumadorPC " "Elaborating entity \"sum\" for hierarchy \"cpu:micpu\|cd:CaminoDeDatos\|sum:sumadorPC\"" {  } { { "Código_actividad_1/cd.v" "sumadorPC" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1592071062310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu:micpu\|cd:CaminoDeDatos\|alu:unidaAritmeticoLogica " "Elaborating entity \"alu\" for hierarchy \"cpu:micpu\|cd:CaminoDeDatos\|alu:unidaAritmeticoLogica\"" {  } { { "Código_actividad_1/cd.v" "unidaAritmeticoLogica" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1592071062328 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu.v(19) " "Verilog HDL assignment warning at alu.v(19): truncated value with size 32 to match size of target (8)" {  } { { "Código_actividad_1/alu.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/alu.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1592071062328 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|alu:unidaAritmeticoLogica"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 cpu:micpu\|cd:CaminoDeDatos\|mux2:muxRegistros " "Elaborating entity \"mux2\" for hierarchy \"cpu:micpu\|cd:CaminoDeDatos\|mux2:muxRegistros\"" {  } { { "Código_actividad_1/cd.v" "muxRegistros" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1592071062328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaDatos cpu:micpu\|cd:CaminoDeDatos\|memoriaDatos:memoriaDeDatos " "Elaborating entity \"memoriaDatos\" for hierarchy \"cpu:micpu\|cd:CaminoDeDatos\|memoriaDatos:memoriaDeDatos\"" {  } { { "Código_actividad_1/cd.v" "memoriaDeDatos" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1592071062343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "entradaSalida cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida " "Elaborating entity \"entradaSalida\" for hierarchy \"cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\"" {  } { { "Código_actividad_1/cd.v" "dispositivosEntradaSalida" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1592071062343 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "activarEntradaSalida entradaSalida.v(43) " "Verilog HDL Always Construct warning at entradaSalida.v(43): variable \"activarEntradaSalida\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1592071062343 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reset entradaSalida.v(43) " "Verilog HDL Always Construct warning at entradaSalida.v(43): variable \"reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1592071062343 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "escribirEntradaSalida entradaSalida.v(44) " "Verilog HDL Always Construct warning at entradaSalida.v(44): variable \"escribirEntradaSalida\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1592071062343 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "direccionEntradaSalida entradaSalida.v(45) " "Verilog HDL Always Construct warning at entradaSalida.v(45): variable \"direccionEntradaSalida\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1592071062343 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "entradaDispositivo1 entradaSalida.v(47) " "Verilog HDL Always Construct warning at entradaSalida.v(47): variable \"entradaDispositivo1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1592071062343 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "entradaDispositivo2 entradaSalida.v(50) " "Verilog HDL Always Construct warning at entradaSalida.v(50): variable \"entradaDispositivo2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1592071062343 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "entradaDispositivo3 entradaSalida.v(53) " "Verilog HDL Always Construct warning at entradaSalida.v(53): variable \"entradaDispositivo3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1592071062343 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "entradaDispositivo4 entradaSalida.v(56) " "Verilog HDL Always Construct warning at entradaSalida.v(56): variable \"entradaDispositivo4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1592071062343 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "entradaDispositivo5 entradaSalida.v(59) " "Verilog HDL Always Construct warning at entradaSalida.v(59): variable \"entradaDispositivo5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1592071062343 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "entradaDispositivo1 entradaSalida.v(62) " "Verilog HDL Always Construct warning at entradaSalida.v(62): variable \"entradaDispositivo1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1592071062343 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "direccionEntradaSalida entradaSalida.v(65) " "Verilog HDL Always Construct warning at entradaSalida.v(65): variable \"direccionEntradaSalida\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1592071062343 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "entradaEntradaSalida entradaSalida.v(65) " "Verilog HDL Always Construct warning at entradaSalida.v(65): variable \"entradaEntradaSalida\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1592071062343 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "regSalidaDispositivos00 entradaSalida.v(65) " "Verilog HDL Always Construct warning at entradaSalida.v(65): variable \"regSalidaDispositivos00\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1592071062343 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "direccionEntradaSalida entradaSalida.v(66) " "Verilog HDL Always Construct warning at entradaSalida.v(66): variable \"direccionEntradaSalida\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1592071062343 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "entradaEntradaSalida entradaSalida.v(66) " "Verilog HDL Always Construct warning at entradaSalida.v(66): variable \"entradaEntradaSalida\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1592071062343 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "direccionEntradaSalida entradaSalida.v(67) " "Verilog HDL Always Construct warning at entradaSalida.v(67): variable \"direccionEntradaSalida\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1592071062343 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "entradaEntradaSalida entradaSalida.v(67) " "Verilog HDL Always Construct warning at entradaSalida.v(67): variable \"entradaEntradaSalida\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1592071062343 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 entradaSalida.v(67) " "Verilog HDL assignment warning at entradaSalida.v(67): truncated value with size 10 to match size of target (8)" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1592071062343 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "direccionEntradaSalida entradaSalida.v(68) " "Verilog HDL Always Construct warning at entradaSalida.v(68): variable \"direccionEntradaSalida\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1592071062343 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "entradaEntradaSalida entradaSalida.v(68) " "Verilog HDL Always Construct warning at entradaSalida.v(68): variable \"entradaEntradaSalida\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1592071062343 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "direccionEntradaSalida entradaSalida.v(69) " "Verilog HDL Always Construct warning at entradaSalida.v(69): variable \"direccionEntradaSalida\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1592071062343 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "entradaEntradaSalida entradaSalida.v(69) " "Verilog HDL Always Construct warning at entradaSalida.v(69): variable \"entradaEntradaSalida\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1592071062343 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "datoALeer entradaSalida.v(42) " "Verilog HDL Always Construct warning at entradaSalida.v(42): inferring latch(es) for variable \"datoALeer\", which holds its previous value in one or more paths through the always construct" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1592071062343 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regSalidaDispositivos00 entradaSalida.v(42) " "Verilog HDL Always Construct warning at entradaSalida.v(42): inferring latch(es) for variable \"regSalidaDispositivos00\", which holds its previous value in one or more paths through the always construct" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1592071062343 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regSalidaDispositivos00\[0\] entradaSalida.v(43) " "Inferred latch for \"regSalidaDispositivos00\[0\]\" at entradaSalida.v(43)" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062343 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regSalidaDispositivos00\[1\] entradaSalida.v(43) " "Inferred latch for \"regSalidaDispositivos00\[1\]\" at entradaSalida.v(43)" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062343 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regSalidaDispositivos00\[2\] entradaSalida.v(43) " "Inferred latch for \"regSalidaDispositivos00\[2\]\" at entradaSalida.v(43)" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062343 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regSalidaDispositivos00\[3\] entradaSalida.v(43) " "Inferred latch for \"regSalidaDispositivos00\[3\]\" at entradaSalida.v(43)" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062343 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regSalidaDispositivos00\[4\] entradaSalida.v(43) " "Inferred latch for \"regSalidaDispositivos00\[4\]\" at entradaSalida.v(43)" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062343 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regSalidaDispositivos00\[5\] entradaSalida.v(43) " "Inferred latch for \"regSalidaDispositivos00\[5\]\" at entradaSalida.v(43)" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062343 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regSalidaDispositivos00\[6\] entradaSalida.v(43) " "Inferred latch for \"regSalidaDispositivos00\[6\]\" at entradaSalida.v(43)" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062343 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regSalidaDispositivos00\[7\] entradaSalida.v(43) " "Inferred latch for \"regSalidaDispositivos00\[7\]\" at entradaSalida.v(43)" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062343 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regSalidaDispositivos00\[8\] entradaSalida.v(43) " "Inferred latch for \"regSalidaDispositivos00\[8\]\" at entradaSalida.v(43)" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062343 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regSalidaDispositivos00\[9\] entradaSalida.v(43) " "Inferred latch for \"regSalidaDispositivos00\[9\]\" at entradaSalida.v(43)" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062343 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regSalidaDispositivos00\[10\] entradaSalida.v(43) " "Inferred latch for \"regSalidaDispositivos00\[10\]\" at entradaSalida.v(43)" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062343 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regSalidaDispositivos00\[11\] entradaSalida.v(43) " "Inferred latch for \"regSalidaDispositivos00\[11\]\" at entradaSalida.v(43)" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062343 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regSalidaDispositivos00\[12\] entradaSalida.v(43) " "Inferred latch for \"regSalidaDispositivos00\[12\]\" at entradaSalida.v(43)" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062343 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regSalidaDispositivos00\[13\] entradaSalida.v(43) " "Inferred latch for \"regSalidaDispositivos00\[13\]\" at entradaSalida.v(43)" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062343 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regSalidaDispositivos00\[14\] entradaSalida.v(43) " "Inferred latch for \"regSalidaDispositivos00\[14\]\" at entradaSalida.v(43)" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062343 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regSalidaDispositivos00\[15\] entradaSalida.v(43) " "Inferred latch for \"regSalidaDispositivos00\[15\]\" at entradaSalida.v(43)" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062343 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regSalidaDispositivos00\[16\] entradaSalida.v(43) " "Inferred latch for \"regSalidaDispositivos00\[16\]\" at entradaSalida.v(43)" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062343 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regSalidaDispositivos00\[17\] entradaSalida.v(43) " "Inferred latch for \"regSalidaDispositivos00\[17\]\" at entradaSalida.v(43)" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062343 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regSalidaDispositivos00\[18\] entradaSalida.v(43) " "Inferred latch for \"regSalidaDispositivos00\[18\]\" at entradaSalida.v(43)" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062343 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regSalidaDispositivos00\[19\] entradaSalida.v(43) " "Inferred latch for \"regSalidaDispositivos00\[19\]\" at entradaSalida.v(43)" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062343 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regSalidaDispositivos00\[20\] entradaSalida.v(43) " "Inferred latch for \"regSalidaDispositivos00\[20\]\" at entradaSalida.v(43)" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062343 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regSalidaDispositivos00\[21\] entradaSalida.v(43) " "Inferred latch for \"regSalidaDispositivos00\[21\]\" at entradaSalida.v(43)" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062343 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regSalidaDispositivos00\[22\] entradaSalida.v(43) " "Inferred latch for \"regSalidaDispositivos00\[22\]\" at entradaSalida.v(43)" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062343 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regSalidaDispositivos00\[23\] entradaSalida.v(43) " "Inferred latch for \"regSalidaDispositivos00\[23\]\" at entradaSalida.v(43)" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062343 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regSalidaDispositivos00\[24\] entradaSalida.v(43) " "Inferred latch for \"regSalidaDispositivos00\[24\]\" at entradaSalida.v(43)" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062343 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regSalidaDispositivos00\[25\] entradaSalida.v(43) " "Inferred latch for \"regSalidaDispositivos00\[25\]\" at entradaSalida.v(43)" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062343 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regSalidaDispositivos00\[26\] entradaSalida.v(43) " "Inferred latch for \"regSalidaDispositivos00\[26\]\" at entradaSalida.v(43)" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062343 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regSalidaDispositivos00\[27\] entradaSalida.v(43) " "Inferred latch for \"regSalidaDispositivos00\[27\]\" at entradaSalida.v(43)" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062343 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regSalidaDispositivos00\[28\] entradaSalida.v(43) " "Inferred latch for \"regSalidaDispositivos00\[28\]\" at entradaSalida.v(43)" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062343 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regSalidaDispositivos00\[29\] entradaSalida.v(43) " "Inferred latch for \"regSalidaDispositivos00\[29\]\" at entradaSalida.v(43)" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062343 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regSalidaDispositivos00\[30\] entradaSalida.v(43) " "Inferred latch for \"regSalidaDispositivos00\[30\]\" at entradaSalida.v(43)" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062343 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regSalidaDispositivos00\[31\] entradaSalida.v(43) " "Inferred latch for \"regSalidaDispositivos00\[31\]\" at entradaSalida.v(43)" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062343 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regSalidaDispositivos00\[32\] entradaSalida.v(43) " "Inferred latch for \"regSalidaDispositivos00\[32\]\" at entradaSalida.v(43)" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062343 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regSalidaDispositivos00\[33\] entradaSalida.v(43) " "Inferred latch for \"regSalidaDispositivos00\[33\]\" at entradaSalida.v(43)" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062343 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regSalidaDispositivos00\[34\] entradaSalida.v(43) " "Inferred latch for \"regSalidaDispositivos00\[34\]\" at entradaSalida.v(43)" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062343 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regSalidaDispositivos00\[35\] entradaSalida.v(43) " "Inferred latch for \"regSalidaDispositivos00\[35\]\" at entradaSalida.v(43)" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062343 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regSalidaDispositivos00\[36\] entradaSalida.v(43) " "Inferred latch for \"regSalidaDispositivos00\[36\]\" at entradaSalida.v(43)" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062343 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regSalidaDispositivos00\[37\] entradaSalida.v(43) " "Inferred latch for \"regSalidaDispositivos00\[37\]\" at entradaSalida.v(43)" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062343 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regSalidaDispositivos00\[38\] entradaSalida.v(43) " "Inferred latch for \"regSalidaDispositivos00\[38\]\" at entradaSalida.v(43)" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062343 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regSalidaDispositivos00\[39\] entradaSalida.v(43) " "Inferred latch for \"regSalidaDispositivos00\[39\]\" at entradaSalida.v(43)" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062343 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datoALeer\[0\] entradaSalida.v(43) " "Inferred latch for \"datoALeer\[0\]\" at entradaSalida.v(43)" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062343 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datoALeer\[1\] entradaSalida.v(43) " "Inferred latch for \"datoALeer\[1\]\" at entradaSalida.v(43)" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062343 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datoALeer\[2\] entradaSalida.v(43) " "Inferred latch for \"datoALeer\[2\]\" at entradaSalida.v(43)" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062343 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datoALeer\[3\] entradaSalida.v(43) " "Inferred latch for \"datoALeer\[3\]\" at entradaSalida.v(43)" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062343 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datoALeer\[4\] entradaSalida.v(43) " "Inferred latch for \"datoALeer\[4\]\" at entradaSalida.v(43)" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062343 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datoALeer\[5\] entradaSalida.v(43) " "Inferred latch for \"datoALeer\[5\]\" at entradaSalida.v(43)" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062343 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datoALeer\[6\] entradaSalida.v(43) " "Inferred latch for \"datoALeer\[6\]\" at entradaSalida.v(43)" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062343 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datoALeer\[7\] entradaSalida.v(43) " "Inferred latch for \"datoALeer\[7\]\" at entradaSalida.v(43)" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062343 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pila cpu:micpu\|cd:CaminoDeDatos\|pila:pilaSubRutinas " "Elaborating entity \"pila\" for hierarchy \"cpu:micpu\|cd:CaminoDeDatos\|pila:pilaSubRutinas\"" {  } { { "Código_actividad_1/cd.v" "pilaSubRutinas" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1592071062359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pila cpu:micpu\|cd:CaminoDeDatos\|pila:pilaDatos " "Elaborating entity \"pila\" for hierarchy \"cpu:micpu\|cd:CaminoDeDatos\|pila:pilaDatos\"" {  } { { "Código_actividad_1/cd.v" "pilaDatos" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1592071062359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:mitimer " "Elaborating entity \"timer\" for hierarchy \"timer:mitimer\"" {  } { { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "mitimer" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1592071062375 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reset timer.v(12) " "Verilog HDL Always Construct warning at timer.v(12): variable \"reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Código_actividad_1/timer.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/timer.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1592071062375 "|ecosistem_cpu|timer:mitimer"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "activer timer.v(16) " "Verilog HDL Always Construct warning at timer.v(16): variable \"activer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Código_actividad_1/timer.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/timer.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1592071062375 "|ecosistem_cpu|timer:mitimer"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "counter timer.v(17) " "Verilog HDL Always Construct warning at timer.v(17): variable \"counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Código_actividad_1/timer.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/timer.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1592071062375 "|ecosistem_cpu|timer:mitimer"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "datselector timer.v(17) " "Verilog HDL Always Construct warning at timer.v(17): variable \"datselector\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Código_actividad_1/timer.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/timer.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1592071062375 "|ecosistem_cpu|timer:mitimer"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "counter timer.v(21) " "Verilog HDL Always Construct warning at timer.v(21): variable \"counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Código_actividad_1/timer.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/timer.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1592071062375 "|ecosistem_cpu|timer:mitimer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 timer.v(21) " "Verilog HDL assignment warning at timer.v(21): truncated value with size 32 to match size of target (10)" {  } { { "Código_actividad_1/timer.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/timer.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1592071062375 "|ecosistem_cpu|timer:mitimer"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "counter timer.v(11) " "Verilog HDL Always Construct warning at timer.v(11): inferring latch(es) for variable \"counter\", which holds its previous value in one or more paths through the always construct" {  } { { "Código_actividad_1/timer.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/timer.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1592071062375 "|ecosistem_cpu|timer:mitimer"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "active timer.v(11) " "Verilog HDL Always Construct warning at timer.v(11): inferring latch(es) for variable \"active\", which holds its previous value in one or more paths through the always construct" {  } { { "Código_actividad_1/timer.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/timer.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1592071062375 "|ecosistem_cpu|timer:mitimer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "active timer.v(11) " "Inferred latch for \"active\" at timer.v(11)" {  } { { "Código_actividad_1/timer.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/timer.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062375 "|ecosistem_cpu|timer:mitimer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[0\] timer.v(11) " "Inferred latch for \"counter\[0\]\" at timer.v(11)" {  } { { "Código_actividad_1/timer.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/timer.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062375 "|ecosistem_cpu|timer:mitimer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[1\] timer.v(11) " "Inferred latch for \"counter\[1\]\" at timer.v(11)" {  } { { "Código_actividad_1/timer.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/timer.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062375 "|ecosistem_cpu|timer:mitimer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[2\] timer.v(11) " "Inferred latch for \"counter\[2\]\" at timer.v(11)" {  } { { "Código_actividad_1/timer.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/timer.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062375 "|ecosistem_cpu|timer:mitimer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[3\] timer.v(11) " "Inferred latch for \"counter\[3\]\" at timer.v(11)" {  } { { "Código_actividad_1/timer.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/timer.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062375 "|ecosistem_cpu|timer:mitimer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[4\] timer.v(11) " "Inferred latch for \"counter\[4\]\" at timer.v(11)" {  } { { "Código_actividad_1/timer.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/timer.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062375 "|ecosistem_cpu|timer:mitimer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[5\] timer.v(11) " "Inferred latch for \"counter\[5\]\" at timer.v(11)" {  } { { "Código_actividad_1/timer.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/timer.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062375 "|ecosistem_cpu|timer:mitimer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[6\] timer.v(11) " "Inferred latch for \"counter\[6\]\" at timer.v(11)" {  } { { "Código_actividad_1/timer.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/timer.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062375 "|ecosistem_cpu|timer:mitimer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[7\] timer.v(11) " "Inferred latch for \"counter\[7\]\" at timer.v(11)" {  } { { "Código_actividad_1/timer.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/timer.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062375 "|ecosistem_cpu|timer:mitimer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[8\] timer.v(11) " "Inferred latch for \"counter\[8\]\" at timer.v(11)" {  } { { "Código_actividad_1/timer.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/timer.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062375 "|ecosistem_cpu|timer:mitimer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[9\] timer.v(11) " "Inferred latch for \"counter\[9\]\" at timer.v(11)" {  } { { "Código_actividad_1/timer.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/timer.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1592071062375 "|ecosistem_cpu|timer:mitimer"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "cpu:micpu\|cd:CaminoDeDatos\|pila:pilaDatos\|mem_rtl_0 " "Inferred RAM node \"cpu:micpu\|cd:CaminoDeDatos\|pila:pilaDatos\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 -1 1592071062609 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "cpu:micpu\|cd:CaminoDeDatos\|pila:pilaSubRutinas\|mem_rtl_0 " "Inferred RAM node \"cpu:micpu\|cd:CaminoDeDatos\|pila:pilaSubRutinas\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 -1 1592071062609 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "cpu:micpu\|cd:CaminoDeDatos\|regfile:bancoDeRegistros\|regb " "RAM logic \"cpu:micpu\|cd:CaminoDeDatos\|regfile:bancoDeRegistros\|regb\" is uninferred due to asynchronous read logic" {  } { { "Código_actividad_1/componentes.v" "regb" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/componentes.v" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1592071062609 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "cpu:micpu\|cd:CaminoDeDatos\|memoriaDatos:memoriaDeDatos\|mem " "RAM logic \"cpu:micpu\|cd:CaminoDeDatos\|memoriaDatos:memoriaDeDatos\|mem\" is uninferred due to asynchronous read logic" {  } { { "Código_actividad_1/memoriaDatos.v" "mem" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/memoriaDatos.v" 8 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1592071062609 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1 1592071062609 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cpu:micpu\|cd:CaminoDeDatos\|pila:pilaDatos\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cpu:micpu\|cd:CaminoDeDatos\|pila:pilaDatos\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1592071063643 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1592071063643 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1592071063643 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1592071063643 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1592071063643 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1592071063643 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1592071063643 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1592071063643 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1592071063643 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1592071063643 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1592071063643 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1592071063643 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1592071063643 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1592071063643 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1592071063643 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cpu:micpu\|cd:CaminoDeDatos\|pila:pilaSubRutinas\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cpu:micpu\|cd:CaminoDeDatos\|pila:pilaSubRutinas\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1592071063643 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1592071063643 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1592071063643 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1592071063643 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1592071063643 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1592071063643 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1592071063643 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1592071063643 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1592071063643 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1592071063643 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1592071063643 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1592071063643 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1592071063643 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1592071063643 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1592071063643 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1 1592071063643 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:micpu\|cd:CaminoDeDatos\|pila:pilaDatos\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"cpu:micpu\|cd:CaminoDeDatos\|pila:pilaDatos\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1592071063737 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:micpu\|cd:CaminoDeDatos\|pila:pilaDatos\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"cpu:micpu\|cd:CaminoDeDatos\|pila:pilaDatos\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1592071063737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1592071063737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1592071063737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1592071063737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1592071063737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1592071063737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1592071063737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1592071063737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1592071063737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1592071063737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1592071063737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1592071063737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1592071063737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1592071063737 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1592071063737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m5c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m5c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m5c1 " "Found entity 1: altsyncram_m5c1" {  } { { "db/altsyncram_m5c1.tdf" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/db/altsyncram_m5c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1592071063815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1592071063815 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:micpu\|cd:CaminoDeDatos\|pila:pilaSubRutinas\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"cpu:micpu\|cd:CaminoDeDatos\|pila:pilaSubRutinas\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1592071063815 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:micpu\|cd:CaminoDeDatos\|pila:pilaSubRutinas\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"cpu:micpu\|cd:CaminoDeDatos\|pila:pilaSubRutinas\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1592071063831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 10 " "Parameter \"WIDTH_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1592071063831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1592071063831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1592071063831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 10 " "Parameter \"WIDTH_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1592071063831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1592071063831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1592071063831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1592071063831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1592071063831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1592071063831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1592071063831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1592071063831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1592071063831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1592071063831 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1592071063831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_88c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_88c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_88c1 " "Found entity 1: altsyncram_88c1" {  } { { "db/altsyncram_88c1.tdf" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/db/altsyncram_88c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1592071063893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1592071063893 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "cpu:micpu\|uc:UnidadDeControl\|selectorMuxAluMem_E_S cpu:micpu\|uc:UnidadDeControl\|activarMemoriaDatos " "Duplicate LATCH primitive \"cpu:micpu\|uc:UnidadDeControl\|selectorMuxAluMem_E_S\" merged with LATCH primitive \"cpu:micpu\|uc:UnidadDeControl\|activarMemoriaDatos\"" {  } { { "Código_actividad_1/uc.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/uc.v" 17 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1 1592071064311 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "cpu:micpu\|uc:UnidadDeControl\|activarPilaDatos cpu:micpu\|uc:UnidadDeControl\|selectorMuxPilaDatos " "Duplicate LATCH primitive \"cpu:micpu\|uc:UnidadDeControl\|activarPilaDatos\" merged with LATCH primitive \"cpu:micpu\|uc:UnidadDeControl\|selectorMuxPilaDatos\"" {  } { { "Código_actividad_1/uc.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/uc.v" 14 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1 1592071064311 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1 1592071064311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[0\] " "Latch cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\]" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1592071064316 ""}  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1592071064316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[1\] " "Latch cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\]" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1592071064316 ""}  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1592071064316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[2\] " "Latch cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\]" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1592071064317 ""}  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1592071064317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[3\] " "Latch cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\]" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1592071064317 ""}  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1592071064317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[4\] " "Latch cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\]" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1592071064317 ""}  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1592071064317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[5\] " "Latch cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\]" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1592071064317 ""}  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1592071064317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[6\] " "Latch cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\]" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1592071064318 ""}  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1592071064318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[7\] " "Latch cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\]" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1592071064318 ""}  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1592071064318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[8\] " "Latch cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\]" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1592071064318 ""}  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1592071064318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[9\] " "Latch cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\]" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1592071064318 ""}  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1592071064318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[10\] " "Latch cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\]" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1592071064319 ""}  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1592071064319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[11\] " "Latch cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\]" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1592071064319 ""}  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1592071064319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[12\] " "Latch cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\]" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1592071064319 ""}  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1592071064319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[13\] " "Latch cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\]" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1592071064319 ""}  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1592071064319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[14\] " "Latch cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\]" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1592071064319 ""}  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1592071064319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[15\] " "Latch cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\]" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1592071064320 ""}  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1592071064320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[16\] " "Latch cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\]" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1592071064320 ""}  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1592071064320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[17\] " "Latch cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\]" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1592071064320 ""}  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1592071064320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[18\] " "Latch cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\]" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1592071064320 ""}  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1592071064320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[19\] " "Latch cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\]" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1592071064321 ""}  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1592071064321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[20\] " "Latch cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\]" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1592071064321 ""}  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1592071064321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[21\] " "Latch cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\]" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1592071064321 ""}  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1592071064321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[22\] " "Latch cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\]" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1592071064321 ""}  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1592071064321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[23\] " "Latch cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\]" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1592071064322 ""}  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1592071064322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[24\] " "Latch cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\]" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1592071064322 ""}  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1592071064322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[25\] " "Latch cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\]" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1592071064322 ""}  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1592071064322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[26\] " "Latch cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\]" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1592071064322 ""}  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1592071064322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[27\] " "Latch cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\]" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1592071064323 ""}  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1592071064323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[28\] " "Latch cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\]" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1592071064323 ""}  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1592071064323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[29\] " "Latch cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\]" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1592071064323 ""}  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1592071064323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[30\] " "Latch cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\]" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1592071064323 ""}  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1592071064323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[31\] " "Latch cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\]" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1592071064323 ""}  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1592071064323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[32\] " "Latch cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\]" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1592071064324 ""}  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1592071064324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[33\] " "Latch cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\]" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1592071064324 ""}  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1592071064324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[34\] " "Latch cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\]" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1592071064324 ""}  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1592071064324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[35\] " "Latch cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\]" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1592071064324 ""}  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1592071064324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[36\] " "Latch cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\]" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1592071064325 ""}  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1592071064325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[37\] " "Latch cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\]" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1592071064325 ""}  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1592071064325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[38\] " "Latch cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\]" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1592071064325 ""}  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1592071064325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[39\] " "Latch cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\]" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1592071064325 ""}  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1592071064325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|uc:UnidadDeControl\|guardarMemoriaDatos " "Latch cpu:micpu\|uc:UnidadDeControl\|guardarMemoriaDatos has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[12\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[12\]" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1592071064326 ""}  } { { "Código_actividad_1/uc.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/uc.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1592071064326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|uc:UnidadDeControl\|activarMemoriaDatos " "Latch cpu:micpu\|uc:UnidadDeControl\|activarMemoriaDatos has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[12\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[12\]" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1592071064326 ""}  } { { "Código_actividad_1/uc.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/uc.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1592071064326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|uc:UnidadDeControl\|selectorMuxDireccionesMemoriaDatos " "Latch cpu:micpu\|uc:UnidadDeControl\|selectorMuxDireccionesMemoriaDatos has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[12\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[12\]" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1592071064326 ""}  } { { "Código_actividad_1/uc.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/uc.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1592071064326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|uc:UnidadDeControl\|selectorMuxRegistros " "Latch cpu:micpu\|uc:UnidadDeControl\|selectorMuxRegistros has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[12\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[12\]" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1592071064326 ""}  } { { "Código_actividad_1/uc.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/uc.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1592071064326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|uc:UnidadDeControl\|op_alu\[0\] " "Latch cpu:micpu\|uc:UnidadDeControl\|op_alu\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[12\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[12\]" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1592071064326 ""}  } { { "Código_actividad_1/uc.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/uc.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1592071064326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|uc:UnidadDeControl\|op_alu\[2\] " "Latch cpu:micpu\|uc:UnidadDeControl\|op_alu\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[14\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[14\]" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1592071064327 ""}  } { { "Código_actividad_1/uc.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/uc.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1592071064327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|uc:UnidadDeControl\|op_alu\[1\] " "Latch cpu:micpu\|uc:UnidadDeControl\|op_alu\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[13\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[13\]" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1592071064327 ""}  } { { "Código_actividad_1/uc.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/uc.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1592071064327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|datoALeer\[0\] " "Latch cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|datoALeer\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[7\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[7\]" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1592071064327 ""}  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1592071064327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|uc:UnidadDeControl\|selectorMuxPilaDatos " "Latch cpu:micpu\|uc:UnidadDeControl\|selectorMuxPilaDatos has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[12\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[12\]" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1592071064327 ""}  } { { "Código_actividad_1/uc.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/uc.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1592071064327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|uc:UnidadDeControl\|we3 " "Latch cpu:micpu\|uc:UnidadDeControl\|we3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[12\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[12\]" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1592071064328 ""}  } { { "Código_actividad_1/uc.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/uc.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1592071064328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|datoALeer\[1\] " "Latch cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|datoALeer\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[7\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[7\]" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1592071064328 ""}  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1592071064328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|datoALeer\[2\] " "Latch cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|datoALeer\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[7\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[7\]" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1592071064328 ""}  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1592071064328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|datoALeer\[3\] " "Latch cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|datoALeer\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[7\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[7\]" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1592071064328 ""}  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1592071064328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|datoALeer\[4\] " "Latch cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|datoALeer\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[7\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[7\]" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1592071064328 ""}  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1592071064328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|datoALeer\[5\] " "Latch cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|datoALeer\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[7\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[7\]" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1592071064329 ""}  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1592071064329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|datoALeer\[6\] " "Latch cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|datoALeer\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[7\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[7\]" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1592071064329 ""}  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1592071064329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|datoALeer\[7\] " "Latch cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|datoALeer\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[7\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[7\]" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1592071064329 ""}  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1592071064329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|uc:UnidadDeControl\|selectorMuxSaltoR " "Latch cpu:micpu\|uc:UnidadDeControl\|selectorMuxSaltoR has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[14\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[14\]" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1592071064330 ""}  } { { "Código_actividad_1/uc.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/uc.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1592071064330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|uc:UnidadDeControl\|s_inc " "Latch cpu:micpu\|uc:UnidadDeControl\|s_inc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[14\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[14\]" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1592071064330 ""}  } { { "Código_actividad_1/uc.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/uc.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1592071064330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|uc:UnidadDeControl\|selectorMuxPilaSubR " "Latch cpu:micpu\|uc:UnidadDeControl\|selectorMuxPilaSubR has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\]" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1592071064330 ""}  } { { "Código_actividad_1/uc.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/uc.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1592071064330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|uc:UnidadDeControl\|pushPilaDatos " "Latch cpu:micpu\|uc:UnidadDeControl\|pushPilaDatos has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[12\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[12\]" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1592071064330 ""}  } { { "Código_actividad_1/uc.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/uc.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1592071064330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|uc:UnidadDeControl\|pushPilaSubR " "Latch cpu:micpu\|uc:UnidadDeControl\|pushPilaSubR has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\]" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1592071064331 ""}  } { { "Código_actividad_1/uc.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/uc.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1592071064331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|uc:UnidadDeControl\|activarPilaSubR " "Latch cpu:micpu\|uc:UnidadDeControl\|activarPilaSubR has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\]" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1592071064331 ""}  } { { "Código_actividad_1/uc.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/uc.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1592071064331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|uc:UnidadDeControl\|wez " "Latch cpu:micpu\|uc:UnidadDeControl\|wez has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[15\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[15\]" {  } { { "Código_actividad_1/cd.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1592071064331 ""}  } { { "Código_actividad_1/uc.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/uc.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1592071064331 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1592071071614 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/output_files/ecosistem_cpu.map.smsg " "Generated suppressed messages file C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/output_files/ecosistem_cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1592071071786 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1592071072036 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1592071072036 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3229 " "Implemented 3229 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "44 " "Implemented 44 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1592071072301 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1592071072301 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3127 " "Implemented 3127 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1592071072301 ""} { "Info" "ICUT_CUT_TM_RAMS" "18 " "Implemented 18 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1592071072301 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1592071072301 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 186 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 186 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4628 " "Peak virtual memory: 4628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1592071072387 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 13 18:57:52 2020 " "Processing ended: Sat Jun 13 18:57:52 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1592071072387 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1592071072387 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1592071072387 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1592071072387 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1592071073522 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1592071073522 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 13 18:57:53 2020 " "Processing started: Sat Jun 13 18:57:53 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1592071073522 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1592071073522 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ecosistem_cpu -c ecosistem_cpu " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ecosistem_cpu -c ecosistem_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1592071073522 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1592071073772 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ecosistem_cpu EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"ecosistem_cpu\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1592071073803 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1592071073819 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1592071073819 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1592071074022 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1592071074022 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1592071074385 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1592071074385 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1592071074385 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1592071074385 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 4635 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1592071074385 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 4636 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1592071074385 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 4637 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1592071074385 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1592071074385 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1592071074400 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "72 84 " "No exact pin location assignment(s) for 72 pins of 84 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaDispositivo1\[0\] " "Pin salidaDispositivo1\[0\] not assigned to an exact location on the device" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { salidaDispositivo1[0] } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 4 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaDispositivo1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 46 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1592071074510 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaDispositivo1\[1\] " "Pin salidaDispositivo1\[1\] not assigned to an exact location on the device" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { salidaDispositivo1[1] } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 4 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaDispositivo1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 47 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1592071074510 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaDispositivo1\[2\] " "Pin salidaDispositivo1\[2\] not assigned to an exact location on the device" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { salidaDispositivo1[2] } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 4 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaDispositivo1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 48 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1592071074510 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaDispositivo1\[3\] " "Pin salidaDispositivo1\[3\] not assigned to an exact location on the device" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { salidaDispositivo1[3] } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 4 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaDispositivo1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 49 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1592071074510 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaDispositivo1\[4\] " "Pin salidaDispositivo1\[4\] not assigned to an exact location on the device" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { salidaDispositivo1[4] } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 4 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaDispositivo1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 50 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1592071074510 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaDispositivo1\[5\] " "Pin salidaDispositivo1\[5\] not assigned to an exact location on the device" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { salidaDispositivo1[5] } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 4 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaDispositivo1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 51 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1592071074510 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaDispositivo1\[6\] " "Pin salidaDispositivo1\[6\] not assigned to an exact location on the device" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { salidaDispositivo1[6] } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 4 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaDispositivo1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 52 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1592071074510 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaDispositivo1\[7\] " "Pin salidaDispositivo1\[7\] not assigned to an exact location on the device" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { salidaDispositivo1[7] } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 4 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaDispositivo1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 53 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1592071074510 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaDispositivo2\[0\] " "Pin salidaDispositivo2\[0\] not assigned to an exact location on the device" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { salidaDispositivo2[0] } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 6 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaDispositivo2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 62 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1592071074510 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaDispositivo2\[1\] " "Pin salidaDispositivo2\[1\] not assigned to an exact location on the device" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { salidaDispositivo2[1] } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 6 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaDispositivo2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 63 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1592071074510 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaDispositivo2\[2\] " "Pin salidaDispositivo2\[2\] not assigned to an exact location on the device" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { salidaDispositivo2[2] } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 6 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaDispositivo2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 64 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1592071074510 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaDispositivo2\[3\] " "Pin salidaDispositivo2\[3\] not assigned to an exact location on the device" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { salidaDispositivo2[3] } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 6 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaDispositivo2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 65 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1592071074510 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaDispositivo2\[4\] " "Pin salidaDispositivo2\[4\] not assigned to an exact location on the device" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { salidaDispositivo2[4] } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 6 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaDispositivo2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 66 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1592071074510 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaDispositivo2\[5\] " "Pin salidaDispositivo2\[5\] not assigned to an exact location on the device" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { salidaDispositivo2[5] } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 6 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaDispositivo2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 67 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1592071074510 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaDispositivo2\[6\] " "Pin salidaDispositivo2\[6\] not assigned to an exact location on the device" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { salidaDispositivo2[6] } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 6 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaDispositivo2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 68 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1592071074510 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaDispositivo2\[7\] " "Pin salidaDispositivo2\[7\] not assigned to an exact location on the device" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { salidaDispositivo2[7] } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 6 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaDispositivo2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 69 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1592071074510 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaDispositivo4\[0\] " "Pin salidaDispositivo4\[0\] not assigned to an exact location on the device" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { salidaDispositivo4[0] } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 10 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaDispositivo4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 94 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1592071074510 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaDispositivo4\[1\] " "Pin salidaDispositivo4\[1\] not assigned to an exact location on the device" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { salidaDispositivo4[1] } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 10 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaDispositivo4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 95 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1592071074510 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaDispositivo4\[2\] " "Pin salidaDispositivo4\[2\] not assigned to an exact location on the device" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { salidaDispositivo4[2] } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 10 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaDispositivo4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 96 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1592071074510 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaDispositivo4\[3\] " "Pin salidaDispositivo4\[3\] not assigned to an exact location on the device" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { salidaDispositivo4[3] } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 10 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaDispositivo4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 97 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1592071074510 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaDispositivo4\[4\] " "Pin salidaDispositivo4\[4\] not assigned to an exact location on the device" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { salidaDispositivo4[4] } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 10 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaDispositivo4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 98 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1592071074510 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaDispositivo4\[5\] " "Pin salidaDispositivo4\[5\] not assigned to an exact location on the device" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { salidaDispositivo4[5] } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 10 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaDispositivo4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 99 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1592071074510 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaDispositivo4\[6\] " "Pin salidaDispositivo4\[6\] not assigned to an exact location on the device" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { salidaDispositivo4[6] } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 10 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaDispositivo4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 100 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1592071074510 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaDispositivo4\[7\] " "Pin salidaDispositivo4\[7\] not assigned to an exact location on the device" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { salidaDispositivo4[7] } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 10 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaDispositivo4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 101 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1592071074510 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaDispositivo5\[0\] " "Pin salidaDispositivo5\[0\] not assigned to an exact location on the device" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { salidaDispositivo5[0] } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 12 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaDispositivo5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 110 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1592071074510 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaDispositivo5\[1\] " "Pin salidaDispositivo5\[1\] not assigned to an exact location on the device" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { salidaDispositivo5[1] } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 12 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaDispositivo5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 111 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1592071074510 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaDispositivo5\[2\] " "Pin salidaDispositivo5\[2\] not assigned to an exact location on the device" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { salidaDispositivo5[2] } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 12 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaDispositivo5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 112 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1592071074510 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaDispositivo5\[3\] " "Pin salidaDispositivo5\[3\] not assigned to an exact location on the device" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { salidaDispositivo5[3] } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 12 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaDispositivo5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 113 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1592071074510 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaDispositivo5\[4\] " "Pin salidaDispositivo5\[4\] not assigned to an exact location on the device" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { salidaDispositivo5[4] } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 12 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaDispositivo5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 114 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1592071074510 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaDispositivo5\[5\] " "Pin salidaDispositivo5\[5\] not assigned to an exact location on the device" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { salidaDispositivo5[5] } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 12 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaDispositivo5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 115 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1592071074510 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaDispositivo5\[6\] " "Pin salidaDispositivo5\[6\] not assigned to an exact location on the device" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { salidaDispositivo5[6] } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 12 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaDispositivo5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 116 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1592071074510 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaDispositivo5\[7\] " "Pin salidaDispositivo5\[7\] not assigned to an exact location on the device" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { salidaDispositivo5[7] } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 12 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaDispositivo5[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 117 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1592071074510 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "interrupciones\[0\] " "Pin interrupciones\[0\] not assigned to an exact location on the device" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { interrupciones[0] } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 2 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { interrupciones[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 36 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1592071074510 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "interrupciones\[1\] " "Pin interrupciones\[1\] not assigned to an exact location on the device" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { interrupciones[1] } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 2 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { interrupciones[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 37 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1592071074510 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 1 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 118 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1592071074510 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entradaDispositivo1\[0\] " "Pin entradaDispositivo1\[0\] not assigned to an exact location on the device" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { entradaDispositivo1[0] } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 3 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entradaDispositivo1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 38 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1592071074510 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entradaDispositivo5\[0\] " "Pin entradaDispositivo5\[0\] not assigned to an exact location on the device" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { entradaDispositivo5[0] } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 11 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entradaDispositivo5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 102 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1592071074510 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entradaDispositivo3\[0\] " "Pin entradaDispositivo3\[0\] not assigned to an exact location on the device" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { entradaDispositivo3[0] } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 7 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entradaDispositivo3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 70 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1592071074510 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entradaDispositivo4\[0\] " "Pin entradaDispositivo4\[0\] not assigned to an exact location on the device" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { entradaDispositivo4[0] } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 9 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entradaDispositivo4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 86 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1592071074510 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entradaDispositivo1\[1\] " "Pin entradaDispositivo1\[1\] not assigned to an exact location on the device" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { entradaDispositivo1[1] } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 3 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entradaDispositivo1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 39 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1592071074510 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entradaDispositivo3\[1\] " "Pin entradaDispositivo3\[1\] not assigned to an exact location on the device" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { entradaDispositivo3[1] } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 7 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entradaDispositivo3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 71 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1592071074510 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entradaDispositivo5\[1\] " "Pin entradaDispositivo5\[1\] not assigned to an exact location on the device" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { entradaDispositivo5[1] } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 11 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entradaDispositivo5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 103 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1592071074510 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entradaDispositivo4\[1\] " "Pin entradaDispositivo4\[1\] not assigned to an exact location on the device" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { entradaDispositivo4[1] } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 9 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entradaDispositivo4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 87 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1592071074510 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entradaDispositivo1\[2\] " "Pin entradaDispositivo1\[2\] not assigned to an exact location on the device" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { entradaDispositivo1[2] } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 3 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entradaDispositivo1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 40 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1592071074510 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entradaDispositivo5\[2\] " "Pin entradaDispositivo5\[2\] not assigned to an exact location on the device" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { entradaDispositivo5[2] } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 11 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entradaDispositivo5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 104 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1592071074510 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entradaDispositivo3\[2\] " "Pin entradaDispositivo3\[2\] not assigned to an exact location on the device" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { entradaDispositivo3[2] } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 7 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entradaDispositivo3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 72 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1592071074510 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entradaDispositivo4\[2\] " "Pin entradaDispositivo4\[2\] not assigned to an exact location on the device" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { entradaDispositivo4[2] } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 9 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entradaDispositivo4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 88 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1592071074510 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entradaDispositivo1\[3\] " "Pin entradaDispositivo1\[3\] not assigned to an exact location on the device" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { entradaDispositivo1[3] } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 3 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entradaDispositivo1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 41 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1592071074510 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entradaDispositivo3\[3\] " "Pin entradaDispositivo3\[3\] not assigned to an exact location on the device" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { entradaDispositivo3[3] } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 7 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entradaDispositivo3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 73 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1592071074510 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entradaDispositivo5\[3\] " "Pin entradaDispositivo5\[3\] not assigned to an exact location on the device" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { entradaDispositivo5[3] } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 11 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entradaDispositivo5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 105 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1592071074510 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entradaDispositivo2\[3\] " "Pin entradaDispositivo2\[3\] not assigned to an exact location on the device" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { entradaDispositivo2[3] } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 5 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entradaDispositivo2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 57 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1592071074510 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entradaDispositivo4\[3\] " "Pin entradaDispositivo4\[3\] not assigned to an exact location on the device" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { entradaDispositivo4[3] } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 9 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entradaDispositivo4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 89 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1592071074510 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entradaDispositivo1\[4\] " "Pin entradaDispositivo1\[4\] not assigned to an exact location on the device" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { entradaDispositivo1[4] } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 3 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entradaDispositivo1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 42 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1592071074510 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entradaDispositivo5\[4\] " "Pin entradaDispositivo5\[4\] not assigned to an exact location on the device" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { entradaDispositivo5[4] } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 11 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entradaDispositivo5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 106 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1592071074510 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entradaDispositivo3\[4\] " "Pin entradaDispositivo3\[4\] not assigned to an exact location on the device" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { entradaDispositivo3[4] } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 7 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entradaDispositivo3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 74 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1592071074510 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entradaDispositivo2\[4\] " "Pin entradaDispositivo2\[4\] not assigned to an exact location on the device" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { entradaDispositivo2[4] } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 5 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entradaDispositivo2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 58 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1592071074510 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entradaDispositivo4\[4\] " "Pin entradaDispositivo4\[4\] not assigned to an exact location on the device" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { entradaDispositivo4[4] } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 9 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entradaDispositivo4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 90 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1592071074510 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entradaDispositivo1\[5\] " "Pin entradaDispositivo1\[5\] not assigned to an exact location on the device" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { entradaDispositivo1[5] } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 3 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entradaDispositivo1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 43 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1592071074510 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entradaDispositivo3\[5\] " "Pin entradaDispositivo3\[5\] not assigned to an exact location on the device" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { entradaDispositivo3[5] } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 7 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entradaDispositivo3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 75 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1592071074510 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entradaDispositivo5\[5\] " "Pin entradaDispositivo5\[5\] not assigned to an exact location on the device" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { entradaDispositivo5[5] } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 11 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entradaDispositivo5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 107 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1592071074510 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entradaDispositivo2\[5\] " "Pin entradaDispositivo2\[5\] not assigned to an exact location on the device" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { entradaDispositivo2[5] } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 5 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entradaDispositivo2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 59 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1592071074510 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entradaDispositivo4\[5\] " "Pin entradaDispositivo4\[5\] not assigned to an exact location on the device" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { entradaDispositivo4[5] } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 9 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entradaDispositivo4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 91 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1592071074510 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entradaDispositivo1\[6\] " "Pin entradaDispositivo1\[6\] not assigned to an exact location on the device" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { entradaDispositivo1[6] } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 3 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entradaDispositivo1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 44 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1592071074510 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entradaDispositivo5\[6\] " "Pin entradaDispositivo5\[6\] not assigned to an exact location on the device" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { entradaDispositivo5[6] } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 11 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entradaDispositivo5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 108 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1592071074510 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entradaDispositivo3\[6\] " "Pin entradaDispositivo3\[6\] not assigned to an exact location on the device" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { entradaDispositivo3[6] } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 7 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entradaDispositivo3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 76 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1592071074510 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entradaDispositivo2\[6\] " "Pin entradaDispositivo2\[6\] not assigned to an exact location on the device" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { entradaDispositivo2[6] } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 5 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entradaDispositivo2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 60 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1592071074510 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entradaDispositivo4\[6\] " "Pin entradaDispositivo4\[6\] not assigned to an exact location on the device" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { entradaDispositivo4[6] } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 9 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entradaDispositivo4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 92 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1592071074510 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entradaDispositivo1\[7\] " "Pin entradaDispositivo1\[7\] not assigned to an exact location on the device" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { entradaDispositivo1[7] } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 3 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entradaDispositivo1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 45 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1592071074510 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entradaDispositivo3\[7\] " "Pin entradaDispositivo3\[7\] not assigned to an exact location on the device" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { entradaDispositivo3[7] } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 7 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entradaDispositivo3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 77 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1592071074510 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entradaDispositivo5\[7\] " "Pin entradaDispositivo5\[7\] not assigned to an exact location on the device" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { entradaDispositivo5[7] } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 11 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entradaDispositivo5[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 109 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1592071074510 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entradaDispositivo2\[7\] " "Pin entradaDispositivo2\[7\] not assigned to an exact location on the device" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { entradaDispositivo2[7] } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 5 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entradaDispositivo2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 61 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1592071074510 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entradaDispositivo4\[7\] " "Pin entradaDispositivo4\[7\] not assigned to an exact location on the device" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { entradaDispositivo4[7] } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 9 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entradaDispositivo4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 93 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1592071074510 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1592071074510 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "75 " "TimeQuest Timing Analyzer is analyzing 75 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1592071074713 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ecosistem_cpu.sdc " "Synopsys Design Constraints File file not found: 'ecosistem_cpu.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1592071074713 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1592071074713 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: micpu\|CaminoDeDatos\|instruccion\[1\]~29  from: datad  to: combout " "Cell: micpu\|CaminoDeDatos\|instruccion\[1\]~29  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1592071074744 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: micpu\|CaminoDeDatos\|instruccion\[2\]~20  from: datab  to: combout " "Cell: micpu\|CaminoDeDatos\|instruccion\[2\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1592071074744 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: micpu\|UnidadDeControl\|WideOr1~2  from: datab  to: combout " "Cell: micpu\|UnidadDeControl\|WideOr1~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1592071074744 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: micpu\|UnidadDeControl\|WideOr1~2  from: datac  to: combout " "Cell: micpu\|UnidadDeControl\|WideOr1~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1592071074744 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1 1592071074744 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1592071074759 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN M22 (CLK6, LVDSCLK3p, Input)) " "Automatically promoted node clk (placed in PIN M22 (CLK6, LVDSCLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1592071074947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:micpu\|cd:CaminoDeDatos\|registro:pc\|q\[0\] " "Destination node cpu:micpu\|cd:CaminoDeDatos\|registro:pc\|q\[0\]" {  } { { "Código_actividad_1/componentes.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/componentes.v" 45 -1 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:micpu|cd:CaminoDeDatos|registro:pc|q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 252 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1592071074947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:micpu\|cd:CaminoDeDatos\|registro:pc\|q\[1\] " "Destination node cpu:micpu\|cd:CaminoDeDatos\|registro:pc\|q\[1\]" {  } { { "Código_actividad_1/componentes.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/componentes.v" 45 -1 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:micpu|cd:CaminoDeDatos|registro:pc|q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 251 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1592071074947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:micpu\|cd:CaminoDeDatos\|registro:pc\|q\[2\] " "Destination node cpu:micpu\|cd:CaminoDeDatos\|registro:pc\|q\[2\]" {  } { { "Código_actividad_1/componentes.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/componentes.v" 45 -1 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:micpu|cd:CaminoDeDatos|registro:pc|q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 250 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1592071074947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:micpu\|cd:CaminoDeDatos\|registro:pc\|q\[3\] " "Destination node cpu:micpu\|cd:CaminoDeDatos\|registro:pc\|q\[3\]" {  } { { "Código_actividad_1/componentes.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/componentes.v" 45 -1 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:micpu|cd:CaminoDeDatos|registro:pc|q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 249 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1592071074947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:micpu\|cd:CaminoDeDatos\|registro:pc\|q\[4\] " "Destination node cpu:micpu\|cd:CaminoDeDatos\|registro:pc\|q\[4\]" {  } { { "Código_actividad_1/componentes.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/componentes.v" 45 -1 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:micpu|cd:CaminoDeDatos|registro:pc|q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 248 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1592071074947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:micpu\|cd:CaminoDeDatos\|registro:pc\|q\[5\] " "Destination node cpu:micpu\|cd:CaminoDeDatos\|registro:pc\|q\[5\]" {  } { { "Código_actividad_1/componentes.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/componentes.v" 45 -1 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:micpu|cd:CaminoDeDatos|registro:pc|q[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 247 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1592071074947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:micpu\|cd:CaminoDeDatos\|registro:pc\|q\[6\] " "Destination node cpu:micpu\|cd:CaminoDeDatos\|registro:pc\|q\[6\]" {  } { { "Código_actividad_1/componentes.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/componentes.v" 45 -1 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:micpu|cd:CaminoDeDatos|registro:pc|q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 246 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1592071074947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:micpu\|cd:CaminoDeDatos\|registro:pc\|q\[7\] " "Destination node cpu:micpu\|cd:CaminoDeDatos\|registro:pc\|q\[7\]" {  } { { "Código_actividad_1/componentes.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/componentes.v" 45 -1 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:micpu|cd:CaminoDeDatos|registro:pc|q[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 245 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1592071074947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:micpu\|cd:CaminoDeDatos\|registro:pc\|q\[8\] " "Destination node cpu:micpu\|cd:CaminoDeDatos\|registro:pc\|q\[8\]" {  } { { "Código_actividad_1/componentes.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/componentes.v" 45 -1 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:micpu|cd:CaminoDeDatos|registro:pc|q[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 244 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1592071074947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:micpu\|cd:CaminoDeDatos\|registro:pc\|q\[9\] " "Destination node cpu:micpu\|cd:CaminoDeDatos\|registro:pc\|q\[9\]" {  } { { "Código_actividad_1/componentes.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/componentes.v" 45 -1 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:micpu|cd:CaminoDeDatos|registro:pc|q[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 243 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1592071074947 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1592071074947 ""}  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 1 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 118 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1592071074947 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:micpu\|uc:UnidadDeControl\|guardarMemoriaDatos  " "Automatically promoted node cpu:micpu\|uc:UnidadDeControl\|guardarMemoriaDatos " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1592071074947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[15\]~10 " "Destination node cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[15\]~10" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 -1 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[15]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 1744 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1592071074947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|datoALeer\[7\]~0 " "Destination node cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|datoALeer\[7\]~0" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 -1 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|datoALeer[7]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 3333 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1592071074947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:micpu\|uc:UnidadDeControl\|guardarMemoriaDatos " "Destination node cpu:micpu\|uc:UnidadDeControl\|guardarMemoriaDatos" {  } { { "Código_actividad_1/uc.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/uc.v" 8 -1 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:micpu|uc:UnidadDeControl|guardarMemoriaDatos } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 310 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1592071074947 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1592071074947 ""}  } { { "Código_actividad_1/uc.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/uc.v" 8 -1 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:micpu|uc:UnidadDeControl|guardarMemoriaDatos } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 310 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1592071074947 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:micpu\|uc:UnidadDeControl\|WideOr1~3  " "Automatically promoted node cpu:micpu\|uc:UnidadDeControl\|WideOr1~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1592071074947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:micpu\|uc:UnidadDeControl\|selectorMuxDireccionesMemoriaDatos " "Destination node cpu:micpu\|uc:UnidadDeControl\|selectorMuxDireccionesMemoriaDatos" {  } { { "Código_actividad_1/uc.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/uc.v" 10 -1 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:micpu|uc:UnidadDeControl|selectorMuxDireccionesMemoriaDatos } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 312 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1592071074947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:micpu\|uc:UnidadDeControl\|activarMemoriaDatos " "Destination node cpu:micpu\|uc:UnidadDeControl\|activarMemoriaDatos" {  } { { "Código_actividad_1/uc.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/uc.v" 9 -1 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:micpu|uc:UnidadDeControl|activarMemoriaDatos } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 311 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1592071074947 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1592071074947 ""}  } { { "Código_actividad_1/uc.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/uc.v" 20 -1 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:micpu|uc:UnidadDeControl|WideOr1~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 3449 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1592071074947 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[3\]  " "Automatically promoted node cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1592071074947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[3\] " "Destination node cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[3\]" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 -1 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 174 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1592071074947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer:mitimer\|active " "Destination node timer:mitimer\|active" {  } { { "Código_actividad_1/timer.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/timer.v" 11 -1 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer:mitimer|active } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 137 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1592071074947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "salidaDispositivo1\[3\] " "Destination node salidaDispositivo1\[3\]" {  } { { "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuss/12.1sp1/quartus/bin64/pin_planner.ppl" { salidaDispositivo1[3] } } } { "Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 4 0 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaDispositivo1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 49 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1592071074947 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1592071074947 ""}  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 -1 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 174 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1592071074947 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|datoALeer\[7\]~0  " "Automatically promoted node cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|datoALeer\[7\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1592071074947 ""}  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 -1 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|datoALeer[7]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 3333 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1592071074947 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[15\]~10  " "Automatically promoted node cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[15\]~10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1592071074947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[7\]~11 " "Destination node cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[7\]~11" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 -1 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[7]~11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 1956 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1592071074947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[31\]~22 " "Destination node cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[31\]~22" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 -1 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[31]~22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 2044 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1592071074947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[39\]~23 " "Destination node cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[39\]~23" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 -1 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[39]~23 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 2045 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1592071074947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[15\]~24 " "Destination node cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[15\]~24" {  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 -1 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[15]~24 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 3443 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1592071074947 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1592071074947 ""}  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 -1 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[15]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 1744 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1592071074947 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[15\]~24  " "Automatically promoted node cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[15\]~24 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1592071074947 ""}  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 -1 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[15]~24 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 3443 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1592071074947 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[31\]~22  " "Automatically promoted node cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[31\]~22 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1592071074947 ""}  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 -1 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[31]~22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 2044 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1592071074947 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[39\]~23  " "Automatically promoted node cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[39\]~23 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1592071074947 ""}  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 -1 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[39]~23 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 2045 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1592071074947 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[7\]~11  " "Automatically promoted node cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[7\]~11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1592071074947 ""}  } { { "Código_actividad_1/entradaSalida.v" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/Código_actividad_1/entradaSalida.v" 43 -1 0 } } { "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuss/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida|regSalidaDispositivos00[7]~11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 0 { 0 ""} 0 1956 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1592071074947 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1592071075247 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1592071075251 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1592071075251 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1592071075259 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1592071075269 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1592071075272 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1592071075272 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1592071075276 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1592071075278 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1592071075278 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1592071075278 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "71 unused 3.3V 39 32 0 " "Number of I/O pins in group: 71 (unused VREF, 3.3V VCCIO, 39 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1592071075278 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1592071075278 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1592071075278 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 41 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1592071075278 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1592071075278 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1592071075278 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1592071075278 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1592071075278 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 14 22 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1592071075278 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1592071075278 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1592071075278 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1592071075278 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1592071075278 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1592071075356 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1592071076184 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1592071077518 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1592071077534 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1592071085553 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1592071085553 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1592071086194 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X25_Y14 X37_Y27 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } { { "loc" "" { Generic "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} 25 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1592071094255 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1592071094255 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:25 " "Fitter routing operations ending: elapsed time is 00:00:25" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1592071111887 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1592071111887 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1592071111887 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1592071111966 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "40 " "Found 40 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaDispositivo1\[0\] 0 " "Pin \"salidaDispositivo1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1592071112028 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaDispositivo1\[1\] 0 " "Pin \"salidaDispositivo1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1592071112028 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaDispositivo1\[2\] 0 " "Pin \"salidaDispositivo1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1592071112028 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaDispositivo1\[3\] 0 " "Pin \"salidaDispositivo1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1592071112028 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaDispositivo1\[4\] 0 " "Pin \"salidaDispositivo1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1592071112028 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaDispositivo1\[5\] 0 " "Pin \"salidaDispositivo1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1592071112028 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaDispositivo1\[6\] 0 " "Pin \"salidaDispositivo1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1592071112028 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaDispositivo1\[7\] 0 " "Pin \"salidaDispositivo1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1592071112028 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaDispositivo2\[0\] 0 " "Pin \"salidaDispositivo2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1592071112028 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaDispositivo2\[1\] 0 " "Pin \"salidaDispositivo2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1592071112028 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaDispositivo2\[2\] 0 " "Pin \"salidaDispositivo2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1592071112028 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaDispositivo2\[3\] 0 " "Pin \"salidaDispositivo2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1592071112028 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaDispositivo2\[4\] 0 " "Pin \"salidaDispositivo2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1592071112028 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaDispositivo2\[5\] 0 " "Pin \"salidaDispositivo2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1592071112028 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaDispositivo2\[6\] 0 " "Pin \"salidaDispositivo2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1592071112028 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaDispositivo2\[7\] 0 " "Pin \"salidaDispositivo2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1592071112028 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaDispositivo3\[0\] 0 " "Pin \"salidaDispositivo3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1592071112028 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaDispositivo3\[1\] 0 " "Pin \"salidaDispositivo3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1592071112028 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaDispositivo3\[2\] 0 " "Pin \"salidaDispositivo3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1592071112028 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaDispositivo3\[3\] 0 " "Pin \"salidaDispositivo3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1592071112028 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaDispositivo3\[4\] 0 " "Pin \"salidaDispositivo3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1592071112028 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaDispositivo3\[5\] 0 " "Pin \"salidaDispositivo3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1592071112028 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaDispositivo3\[6\] 0 " "Pin \"salidaDispositivo3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1592071112028 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaDispositivo3\[7\] 0 " "Pin \"salidaDispositivo3\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1592071112028 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaDispositivo4\[0\] 0 " "Pin \"salidaDispositivo4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1592071112028 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaDispositivo4\[1\] 0 " "Pin \"salidaDispositivo4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1592071112028 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaDispositivo4\[2\] 0 " "Pin \"salidaDispositivo4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1592071112028 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaDispositivo4\[3\] 0 " "Pin \"salidaDispositivo4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1592071112028 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaDispositivo4\[4\] 0 " "Pin \"salidaDispositivo4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1592071112028 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaDispositivo4\[5\] 0 " "Pin \"salidaDispositivo4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1592071112028 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaDispositivo4\[6\] 0 " "Pin \"salidaDispositivo4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1592071112028 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaDispositivo4\[7\] 0 " "Pin \"salidaDispositivo4\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1592071112028 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaDispositivo5\[0\] 0 " "Pin \"salidaDispositivo5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1592071112028 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaDispositivo5\[1\] 0 " "Pin \"salidaDispositivo5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1592071112028 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaDispositivo5\[2\] 0 " "Pin \"salidaDispositivo5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1592071112028 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaDispositivo5\[3\] 0 " "Pin \"salidaDispositivo5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1592071112028 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaDispositivo5\[4\] 0 " "Pin \"salidaDispositivo5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1592071112028 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaDispositivo5\[5\] 0 " "Pin \"salidaDispositivo5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1592071112028 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaDispositivo5\[6\] 0 " "Pin \"salidaDispositivo5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1592071112028 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaDispositivo5\[7\] 0 " "Pin \"salidaDispositivo5\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1592071112028 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1592071112028 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1592071112519 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1592071112753 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1592071113329 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1592071113709 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1592071113741 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1592071113834 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/output_files/ecosistem_cpu.fit.smsg " "Generated suppressed messages file C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/output_files/ecosistem_cpu.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1592071114131 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4986 " "Peak virtual memory: 4986 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1592071114806 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 13 18:58:34 2020 " "Processing ended: Sat Jun 13 18:58:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1592071114806 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1592071114806 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1592071114806 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1592071114806 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1592071116044 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1592071116044 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 13 18:58:35 2020 " "Processing started: Sat Jun 13 18:58:35 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1592071116044 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1592071116044 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ecosistem_cpu -c ecosistem_cpu " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ecosistem_cpu -c ecosistem_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1592071116044 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1592071116916 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1592071116947 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4594 " "Peak virtual memory: 4594 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1592071117463 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 13 18:58:37 2020 " "Processing ended: Sat Jun 13 18:58:37 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1592071117463 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1592071117463 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1592071117463 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1592071117463 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1592071118088 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1592071118687 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1592071118687 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 13 18:58:38 2020 " "Processing started: Sat Jun 13 18:58:38 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1592071118687 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1592071118687 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ecosistem_cpu -c ecosistem_cpu " "Command: quartus_sta ecosistem_cpu -c ecosistem_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1592071118687 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1592071118766 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1592071119062 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1592071119109 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1592071119109 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "75 " "TimeQuest Timing Analyzer is analyzing 75 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1592071119299 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ecosistem_cpu.sdc " "Synopsys Design Constraints File file not found: 'ecosistem_cpu.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1592071119334 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1592071119335 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1592071119352 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[3\] cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[3\] " "create_clock -period 1.000 -name cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[3\] cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1592071119352 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name interrupciones\[0\] interrupciones\[0\] " "create_clock -period 1.000 -name interrupciones\[0\] interrupciones\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1592071119352 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cpu:micpu\|uc:UnidadDeControl\|guardarMemoriaDatos cpu:micpu\|uc:UnidadDeControl\|guardarMemoriaDatos " "create_clock -period 1.000 -name cpu:micpu\|uc:UnidadDeControl\|guardarMemoriaDatos cpu:micpu\|uc:UnidadDeControl\|guardarMemoriaDatos" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1592071119352 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1592071119352 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: micpu\|CaminoDeDatos\|instruccion\[1\]~29  from: datad  to: combout " "Cell: micpu\|CaminoDeDatos\|instruccion\[1\]~29  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1592071119363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: micpu\|CaminoDeDatos\|instruccion\[2\]~20  from: datac  to: combout " "Cell: micpu\|CaminoDeDatos\|instruccion\[2\]~20  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1592071119363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: micpu\|UnidadDeControl\|WideOr1~2  from: dataa  to: combout " "Cell: micpu\|UnidadDeControl\|WideOr1~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1592071119363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: micpu\|UnidadDeControl\|WideOr1~2  from: datac  to: combout " "Cell: micpu\|UnidadDeControl\|WideOr1~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1592071119363 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1 1592071119363 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1592071119372 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1592071119378 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1592071119487 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -20.087 " "Worst-case setup slack is -20.087" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1592071119487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1592071119487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.087     -3380.004 clk  " "  -20.087     -3380.004 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1592071119487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.820    -13122.292 cpu:micpu\|uc:UnidadDeControl\|guardarMemoriaDatos  " "  -13.820    -13122.292 cpu:micpu\|uc:UnidadDeControl\|guardarMemoriaDatos " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1592071119487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.246      -121.384 cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[3\]  " "  -12.246      -121.384 cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1592071119487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.206      -524.962 interrupciones\[0\]  " "   -9.206      -524.962 interrupciones\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1592071119487 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1592071119487 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.417 " "Worst-case hold slack is -4.417" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1592071119581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1592071119581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.417      -171.603 interrupciones\[0\]  " "   -4.417      -171.603 interrupciones\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1592071119581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 clk  " "    0.445         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1592071119581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.484         0.000 cpu:micpu\|uc:UnidadDeControl\|guardarMemoriaDatos  " "    1.484         0.000 cpu:micpu\|uc:UnidadDeControl\|guardarMemoriaDatos " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1592071119581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.319         0.000 cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[3\]  " "    2.319         0.000 cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1592071119581 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1592071119581 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1592071119581 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1592071119597 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.064 " "Worst-case minimum pulse width slack is -2.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1592071119597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1592071119597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.064      -481.193 clk  " "   -2.064      -481.193 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1592071119597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631      -336.365 interrupciones\[0\]  " "   -1.631      -336.365 interrupciones\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1592071119597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611     -1251.328 cpu:micpu\|uc:UnidadDeControl\|guardarMemoriaDatos  " "   -0.611     -1251.328 cpu:micpu\|uc:UnidadDeControl\|guardarMemoriaDatos " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1592071119597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[3\]  " "    0.500         0.000 cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1592071119597 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1592071119597 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1592071120066 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1592071120066 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: micpu\|CaminoDeDatos\|instruccion\[1\]~29  from: datad  to: combout " "Cell: micpu\|CaminoDeDatos\|instruccion\[1\]~29  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1592071120159 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: micpu\|CaminoDeDatos\|instruccion\[2\]~20  from: datac  to: combout " "Cell: micpu\|CaminoDeDatos\|instruccion\[2\]~20  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1592071120159 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: micpu\|UnidadDeControl\|WideOr1~2  from: dataa  to: combout " "Cell: micpu\|UnidadDeControl\|WideOr1~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1592071120159 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: micpu\|UnidadDeControl\|WideOr1~2  from: datac  to: combout " "Cell: micpu\|UnidadDeControl\|WideOr1~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1592071120159 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1 1592071120159 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1592071120175 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.550 " "Worst-case setup slack is -6.550" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1592071120191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1592071120191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.550     -1090.355 clk  " "   -6.550     -1090.355 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1592071120191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.014       -43.971 cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[3\]  " "   -5.014       -43.971 cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1592071120191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.612     -3983.751 cpu:micpu\|uc:UnidadDeControl\|guardarMemoriaDatos  " "   -4.612     -3983.751 cpu:micpu\|uc:UnidadDeControl\|guardarMemoriaDatos " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1592071120191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.668      -143.819 interrupciones\[0\]  " "   -2.668      -143.819 interrupciones\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1592071120191 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1592071120191 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.049 " "Worst-case hold slack is -2.049" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1592071120243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1592071120243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.049       -86.867 interrupciones\[0\]  " "   -2.049       -86.867 interrupciones\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1592071120243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clk  " "    0.215         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1592071120243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.524         0.000 cpu:micpu\|uc:UnidadDeControl\|guardarMemoriaDatos  " "    0.524         0.000 cpu:micpu\|uc:UnidadDeControl\|guardarMemoriaDatos " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1592071120243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.820         0.000 cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[3\]  " "    0.820         0.000 cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1592071120243 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1592071120243 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1592071120346 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1592071120357 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.627 " "Worst-case minimum pulse width slack is -1.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1592071120368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1592071120368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627      -386.128 clk  " "   -1.627      -386.128 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1592071120368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -18.560 interrupciones\[0\]  " "   -1.380       -18.560 interrupciones\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1592071120368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500     -1024.000 cpu:micpu\|uc:UnidadDeControl\|guardarMemoriaDatos  " "   -0.500     -1024.000 cpu:micpu\|uc:UnidadDeControl\|guardarMemoriaDatos " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1592071120368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[3\]  " "    0.500         0.000 cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|regSalidaDispositivos00\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1592071120368 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1592071120368 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1592071120850 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1592071121217 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1592071121222 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4631 " "Peak virtual memory: 4631 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1592071121469 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 13 18:58:41 2020 " "Processing ended: Sat Jun 13 18:58:41 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1592071121469 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1592071121469 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1592071121469 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1592071121469 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1592071122786 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1592071122786 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 13 18:58:42 2020 " "Processing started: Sat Jun 13 18:58:42 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1592071122786 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1592071122786 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ecosistem_cpu -c ecosistem_cpu " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ecosistem_cpu -c ecosistem_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1592071122786 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "ecosistem_cpu.vo\", \"ecosistem_cpu_fast.vo ecosistem_cpu_v.sdo ecosistem_cpu_v_fast.sdo C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/simulation/modelsim/ simulation " "Generated files \"ecosistem_cpu.vo\", \"ecosistem_cpu_fast.vo\", \"ecosistem_cpu_v.sdo\" and \"ecosistem_cpu_v_fast.sdo\" in directory \"C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1 1592071125272 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4582 " "Peak virtual memory: 4582 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1592071125406 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 13 18:58:45 2020 " "Processing ended: Sat Jun 13 18:58:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1592071125406 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1592071125406 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1592071125406 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1592071125406 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 196 s " "Quartus II Full Compilation was successful. 0 errors, 196 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1592071126187 ""}
