set clock_constraint { \
    name clk \
    module compress \
    port ap_clk \
    period 3.003 \
    uncertainty 0.81081 \
}

set all_path {}

set false_path {}

