// Seed: 4142622395
module module_0 (
    output uwire id_0,
    input  wand  id_1,
    input  wand  id_2,
    input  wire  id_3,
    input  wand  id_4,
    output tri0  id_5
);
  timeunit 1ps;
  assign id_0 = id_4;
endmodule
module module_1 (
    output tri0 id_0,
    input uwire id_1,
    input supply0 id_2,
    output wire id_3,
    output tri0 id_4,
    input uwire id_5,
    input tri id_6,
    input tri0 id_7,
    input wor id_8,
    input supply0 id_9,
    input wire id_10,
    input wand id_11,
    input tri id_12,
    input supply0 id_13,
    input tri1 id_14,
    output logic id_15
);
  always id_15 = #1 1;
  module_0(
      id_0, id_10, id_14, id_5, id_1, id_3
  );
endmodule
