# â¡ï¸ D Flip-Flop (Positive Edge Triggered)

The **D Flip-Flop (DFF)** is a fundamental **sequential digital circuit** used to store **one bit of data**. Unlike combinational logic, its output depends on both **current inputs** and **past state**. The value present at the **D input** is captured and stored at the **rising edge of the clock (posedge Clk)**.

This module also includes an **active-high synchronous reset (Rst)** and provides both **Q** and **QÌ… (complement)** outputs.

---

## ğŸ§  1. Module Explanation

The D Flip-Flop has the following signals:

### ğŸ”¹ Inputs

* **D**   â†’ Data input
* **Clk** â†’ Clock input (positive edge triggered)
* **Rst** â†’ Synchronous reset (active high)

### ğŸ”¹ Outputs

* **Q**     â†’ Stored output
* **Q_bar** â†’ Complement of Q

### ğŸ§© Functional Behavior

* On every **positive edge of Clk**:

  * If **Rst = 1**, output **Q is reset to 0**
  * Else, **Q takes the value of D**
* **Q_bar** is always the logical inverse of Q

---

## â±ï¸ 2. Timing / Truth Table (Edge-Based)

| Clk Edge | Rst | D | Q(next) | QÌ…(next) |
| -------- | --- | - | ------- | -------- |
| â†‘        | 1   | X | 0       | 1        |
| â†‘        | 0   | 0 | 0       | 1        |
| â†‘        | 0   | 1 | 1       | 0        |
| No edge  | X   | X | Q(prev) | QÌ…(prev) |

> âš ï¸ Output changes **only on the rising edge** of the clock

---

## ğŸ”Œ 3. Circuit Diagram (Insert Image)

ğŸ“· Add your D Flip-Flop circuit diagram here
![alt text](Ckt_Diagram.jpg)

Example:

```
D_FF_Circuit_Diagram.png
```

[ D Flip-Flop Circuit Diagram ]

---

## ğŸ–¥ï¸ 4. Simulation / Waveform Snapshot

ğŸ“· Add waveform or simulation output here
![alt text](Output_Wavefoam.PNG)

Example:

```
D_FF_Waveform.png
```

[ Simulation Output / Timing Diagram ]

---

## ğŸ§¾ 5. Verilog Code Explanation

### ğŸ”¹ D Flip-Flop Logic

```verilog
always @(posedge Clk)
begin
  if (Rst)
    Q <= 1'b0;
  else
    Q <= D;
end
```

âœ”ï¸ `posedge Clk` ensures edge-triggered behavior
âœ”ï¸ Non-blocking assignment (`<=`) is used for sequential logic
âœ”ï¸ Reset has **highest priority** on the clock edge

### ğŸ”¹ Complement Output

```verilog
assign Q_bar = ~Q;
```

âœ”ï¸ QÌ… is continuously updated as the inverse of Q

---

## â–¶ï¸ 6. Testbench Overview

The testbench verifies:

* Reset functionality
* Data capturing on rising clock edges
* Proper generation of Q and QÌ…

### ğŸ”¹ Clock Generation

```verilog
initial Clk = 0;
always #5 Clk = ~Clk;
```

âœ”ï¸ Generates a clock with **10 time-unit period**

### ğŸ”¹ Test Scenarios

* Apply reset and observe Q reset to 0
* Change D before clock edge and verify capture
* Hold D constant across multiple edges

### ğŸ”¹ Sample Output Format

```
Rst = 0, Clk = 1, D = 1, Q = 1, Q_bar = 0
```

---

## ğŸ¯ 7. Purpose of This Module

This D Flip-Flop module helps in understanding:

âœ”ï¸ Difference between combinational and sequential logic
âœ”ï¸ Clocked storage elements
âœ”ï¸ Synchronous reset behavior
âœ”ï¸ Importance of non-blocking assignments
âœ”ï¸ Foundation for registers, counters, FSMs, and pipelines

---

## ğŸ“Œ Key Notes

* Edge-triggered storage element
* Reset is **synchronous**, not asynchronous
* Output updates only on **posedge Clk**
* Widely used in CPUs, registers, and digital systems

---

### ğŸš€ Author Note

This module is ideal for beginners learning **sequential logic design** and HDL-based modeling using **Verilog**.
