Classic Timing Analyzer report for QuaternaryCounter
Wed Jul 10 14:00:02 2024
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'CLK'
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                          ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------+-----------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From            ; To              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------+-----------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; -0.644 ns                                      ; X               ; IS_STATE.STATE3 ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.489 ns                                       ; IS_STATE.STATE0 ; Y[1]            ; CLK        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.874 ns                                       ; X               ; IS_STATE.STATE3 ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; IS_STATE.STATE1 ; IS_STATE.STATE2 ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                 ;                 ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------+-----------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                     ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From            ; To              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; IS_STATE.STATE1 ; IS_STATE.STATE2 ; CLK        ; CLK      ; None                        ; None                      ; 0.682 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; IS_STATE.STATE3 ; IS_STATE.STATE0 ; CLK        ; CLK      ; None                        ; None                      ; 0.662 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; IS_STATE.STATE0 ; IS_STATE.STATE1 ; CLK        ; CLK      ; None                        ; None                      ; 0.540 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; IS_STATE.STATE2 ; IS_STATE.STATE3 ; CLK        ; CLK      ; None                        ; None                      ; 0.532 ns                ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------+
; tsu                                                                   ;
+-------+--------------+------------+------+-----------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To              ; To Clock ;
+-------+--------------+------------+------+-----------------+----------+
; N/A   ; None         ; -0.644 ns  ; X    ; IS_STATE.STATE2 ; CLK      ;
; N/A   ; None         ; -0.644 ns  ; X    ; IS_STATE.STATE1 ; CLK      ;
; N/A   ; None         ; -0.644 ns  ; X    ; IS_STATE.STATE0 ; CLK      ;
; N/A   ; None         ; -0.644 ns  ; X    ; IS_STATE.STATE3 ; CLK      ;
+-------+--------------+------------+------+-----------------+----------+


+-------------------------------------------------------------------------+
; tco                                                                     ;
+-------+--------------+------------+-----------------+------+------------+
; Slack ; Required tco ; Actual tco ; From            ; To   ; From Clock ;
+-------+--------------+------------+-----------------+------+------------+
; N/A   ; None         ; 8.489 ns   ; IS_STATE.STATE0 ; Y[1] ; CLK        ;
; N/A   ; None         ; 8.470 ns   ; IS_STATE.STATE0 ; Y[0] ; CLK        ;
; N/A   ; None         ; 8.235 ns   ; IS_STATE.STATE1 ; Y[1] ; CLK        ;
; N/A   ; None         ; 7.875 ns   ; IS_STATE.STATE2 ; Y[0] ; CLK        ;
+-------+--------------+------------+-----------------+------+------------+


+-----------------------------------------------------------------------------+
; th                                                                          ;
+---------------+-------------+-----------+------+-----------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To              ; To Clock ;
+---------------+-------------+-----------+------+-----------------+----------+
; N/A           ; None        ; 0.874 ns  ; X    ; IS_STATE.STATE2 ; CLK      ;
; N/A           ; None        ; 0.874 ns  ; X    ; IS_STATE.STATE1 ; CLK      ;
; N/A           ; None        ; 0.874 ns  ; X    ; IS_STATE.STATE0 ; CLK      ;
; N/A           ; None        ; 0.874 ns  ; X    ; IS_STATE.STATE3 ; CLK      ;
+---------------+-------------+-----------+------+-----------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Wed Jul 10 14:00:02 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off QuaternaryCounter -c QuaternaryCounter --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: Clock "CLK" Internal fmax is restricted to 450.05 MHz between source register "IS_STATE.STATE1" and destination register "IS_STATE.STATE2"
    Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.682 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y19_N21; Fanout = 2; REG Node = 'IS_STATE.STATE1'
            Info: 2: + IC(0.316 ns) + CELL(0.366 ns) = 0.682 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 2; REG Node = 'IS_STATE.STATE2'
            Info: Total cell delay = 0.366 ns ( 53.67 % )
            Info: Total interconnect delay = 0.316 ns ( 46.33 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CLK" to destination register is 2.598 ns
                Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'CLK~clk_delay_ctrl'
                Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'CLK~clkctrl'
                Info: 4: + IC(1.023 ns) + CELL(0.537 ns) = 2.598 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 2; REG Node = 'IS_STATE.STATE2'
                Info: Total cell delay = 1.534 ns ( 59.05 % )
                Info: Total interconnect delay = 1.064 ns ( 40.95 % )
            Info: - Longest clock path from clock "CLK" to source register is 2.598 ns
                Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'CLK~clk_delay_ctrl'
                Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'CLK~clkctrl'
                Info: 4: + IC(1.023 ns) + CELL(0.537 ns) = 2.598 ns; Loc. = LCFF_X64_Y19_N21; Fanout = 2; REG Node = 'IS_STATE.STATE1'
                Info: Total cell delay = 1.534 ns ( 59.05 % )
                Info: Total interconnect delay = 1.064 ns ( 40.95 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "IS_STATE.STATE2" (data pin = "X", clock pin = "CLK") is -0.644 ns
    Info: + Longest pin to register delay is 1.990 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 4; PIN Node = 'X'
        Info: 2: + IC(0.331 ns) + CELL(0.660 ns) = 1.990 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 2; REG Node = 'IS_STATE.STATE2'
        Info: Total cell delay = 1.659 ns ( 83.37 % )
        Info: Total interconnect delay = 0.331 ns ( 16.63 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.598 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'CLK~clk_delay_ctrl'
        Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'CLK~clkctrl'
        Info: 4: + IC(1.023 ns) + CELL(0.537 ns) = 2.598 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 2; REG Node = 'IS_STATE.STATE2'
        Info: Total cell delay = 1.534 ns ( 59.05 % )
        Info: Total interconnect delay = 1.064 ns ( 40.95 % )
Info: tco from clock "CLK" to destination pin "Y[1]" through register "IS_STATE.STATE0" is 8.489 ns
    Info: + Longest clock path from clock "CLK" to source register is 2.598 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'CLK~clk_delay_ctrl'
        Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'CLK~clkctrl'
        Info: 4: + IC(1.023 ns) + CELL(0.537 ns) = 2.598 ns; Loc. = LCFF_X64_Y19_N11; Fanout = 3; REG Node = 'IS_STATE.STATE0'
        Info: Total cell delay = 1.534 ns ( 59.05 % )
        Info: Total interconnect delay = 1.064 ns ( 40.95 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 5.641 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y19_N11; Fanout = 3; REG Node = 'IS_STATE.STATE0'
        Info: 2: + IC(0.498 ns) + CELL(0.393 ns) = 0.891 ns; Loc. = LCCOMB_X64_Y19_N14; Fanout = 1; COMB Node = 'Y~0'
        Info: 3: + IC(1.932 ns) + CELL(2.818 ns) = 5.641 ns; Loc. = PIN_AF23; Fanout = 0; PIN Node = 'Y[1]'
        Info: Total cell delay = 3.211 ns ( 56.92 % )
        Info: Total interconnect delay = 2.430 ns ( 43.08 % )
Info: th for register "IS_STATE.STATE2" (data pin = "X", clock pin = "CLK") is 0.874 ns
    Info: + Longest clock path from clock "CLK" to destination register is 2.598 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'CLK~clk_delay_ctrl'
        Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'CLK~clkctrl'
        Info: 4: + IC(1.023 ns) + CELL(0.537 ns) = 2.598 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 2; REG Node = 'IS_STATE.STATE2'
        Info: Total cell delay = 1.534 ns ( 59.05 % )
        Info: Total interconnect delay = 1.064 ns ( 40.95 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 1.990 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 4; PIN Node = 'X'
        Info: 2: + IC(0.331 ns) + CELL(0.660 ns) = 1.990 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 2; REG Node = 'IS_STATE.STATE2'
        Info: Total cell delay = 1.659 ns ( 83.37 % )
        Info: Total interconnect delay = 0.331 ns ( 16.63 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 182 megabytes
    Info: Processing ended: Wed Jul 10 14:00:02 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


