$date
  Sat Apr 22 10:28:49 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_mux_21bit_2to1 $end
$var reg 21 ! s_a[20:0] $end
$var reg 21 " s_b[20:0] $end
$var reg 1 # s_slc $end
$var reg 21 $ s_f[20:0] $end
$scope module uut_mux_21bit_2to1 $end
$var reg 21 % b[20:0] $end
$var reg 21 & a[20:0] $end
$var reg 1 ' slc $end
$var reg 21 ( f[20:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b100100100100100100100 !
b101101101101101101101 "
0#
b100100100100100100100 $
b101101101101101101101 %
b100100100100100100100 &
0'
b100100100100100100100 (
#100000000
1#
b101101101101101101101 $
1'
b101101101101101101101 (
#200000000
