{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Web Edition " "Info: Version 7.1 Build 156 04/30/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 10 21:04:48 2007 " "Info: Processing started: Tue Apr 10 21:04:48 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Round -c Round " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off Round -c Round" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "Round.vho Round_vhd.sdo E:/VHDL programs/FPmul/Round/simulation/modelsim/ simulation " "Info: Generated files \"Round.vho\" and \"Round_vhd.sdo\" in directory \"E:/VHDL programs/FPmul/Round/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "Round.vho Round_vhd.sdo E:/VHDL programs/FPmul/Round/timing/primetime/ timing analysis " "Info: Generated files \"Round.vho\" and \"Round_vhd.sdo\" in directory \"E:/VHDL programs/FPmul/Round/timing/primetime/\" for EDA timing analysis tool" {  } {  } 0 0 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0}
{ "Warning" "WPTO_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Expected ENABLE_CLOCK_LATENCY to be set to ON but is set to OFF" {  } {  } 0 0 "Expected ENABLE_CLOCK_LATENCY to be set to ON but is set to OFF" 0 0 "" 0}
{ "Info" "IPTO_FILE_GENERATED_MSG" "PrimeTime Tcl script file E:/VHDL programs/FPmul/Round/timing/primetime/Round_pt_vhd.tcl " "Info: Generated PrimeTime Tcl script file E:/VHDL programs/FPmul/Round/timing/primetime/Round_pt_vhd.tcl" {  } {  } 0 0 "Generated %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "102 " "Info: Allocated 102 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 10 21:04:51 2007 " "Info: Processing ended: Tue Apr 10 21:04:51 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
