

================================================================
== Vivado HLS Report for 'create_tree'
================================================================
* Date:           Wed Aug  4 18:02:12 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        huffman_encoding_core_build
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.575 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        1|     1021| 10.000 ns | 10.210 us |    1|  1021|   none  |
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- create_tree_label5  |        0|     1020|         4|          -|          -| 0 ~ 255 |    no    |
        +----------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%num_symbols_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %num_symbols)"   --->   Operation 6 'read' 'num_symbols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (3.25ns)   --->   "%frequency_V = alloca [255 x i32], align 4" [./hls-src/huffman_create_tree.cpp:9]   --->   Operation 7 'alloca' 'frequency_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_1 : Operation 8 [1/1] (2.55ns)   --->   "%add_ln15 = add nsw i32 %num_symbols_read, -1" [./hls-src/huffman_create_tree.cpp:15]   --->   Operation 8 'add' 'add_ln15' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %._crit_edge414" [./hls-src/huffman_create_tree.cpp:15]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%t_V_3 = phi i32 [ 0, %._crit_edge ], [ %t_V_3_be, %._crit_edge414.backedge ]" [./hls-src/huffman_create_tree.cpp:35]   --->   Operation 10 'phi' 't_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%t_V = phi i32 [ 0, %._crit_edge ], [ %t_V_be, %._crit_edge414.backedge ]" [./hls-src/huffman_create_tree.cpp:45]   --->   Operation 11 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%op2_assign = phi i31 [ 0, %._crit_edge ], [ %i, %._crit_edge414.backedge ]"   --->   Operation 12 'phi' 'op2_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i31 %op2_assign to i32" [./hls-src/huffman_create_tree.cpp:15]   --->   Operation 13 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (2.47ns)   --->   "%icmp_ln15 = icmp slt i32 %zext_ln15, %add_ln15" [./hls-src/huffman_create_tree.cpp:15]   --->   Operation 14 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 255, i64 0)"   --->   Operation 15 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (2.52ns)   --->   "%i = add i31 %op2_assign, 1" [./hls-src/huffman_create_tree.cpp:15]   --->   Operation 16 'add' 'i' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln15, label %._crit_edge404, label %4" [./hls-src/huffman_create_tree.cpp:15]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln544_5 = zext i32 %t_V_3 to i64" [./hls-src/huffman_create_tree.cpp:23]   --->   Operation 18 'zext' 'zext_ln544_5' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%frequency_V_addr = getelementptr [255 x i32]* %frequency_V, i64 0, i64 %zext_ln544_5" [./hls-src/huffman_create_tree.cpp:23]   --->   Operation 19 'getelementptr' 'frequency_V_addr' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (3.25ns)   --->   "%intermediate_freq_V_2 = load i32* %frequency_V_addr, align 4" [./hls-src/huffman_create_tree.cpp:23]   --->   Operation 20 'load' 'intermediate_freq_V_2' <Predicate = (icmp_ln15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln544_6 = zext i32 %t_V to i64" [./hls-src/huffman_create_tree.cpp:24]   --->   Operation 21 'zext' 'zext_ln544_6' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%in_value_V_addr = getelementptr [256 x i32]* %in_value_V, i64 0, i64 %zext_ln544_6" [./hls-src/huffman_create_tree.cpp:24]   --->   Operation 22 'getelementptr' 'in_value_V_addr' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (3.25ns)   --->   "%in_value_V_load = load i32* %in_value_V_addr, align 4" [./hls-src/huffman_create_tree.cpp:24]   --->   Operation 23 'load' 'in_value_V_load' <Predicate = (icmp_ln15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%in_frequency_V_addr = getelementptr [256 x i32]* %in_frequency_V, i64 0, i64 %zext_ln544_6" [./hls-src/huffman_create_tree.cpp:24]   --->   Operation 24 'getelementptr' 'in_frequency_V_addr' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (3.25ns)   --->   "%node_freq_V_1 = load i32* %in_frequency_V_addr, align 4" [./hls-src/huffman_create_tree.cpp:24]   --->   Operation 25 'load' 'node_freq_V_1' <Predicate = (icmp_ln15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i32 %t_V_3 to i64" [./hls-src/huffman_create_tree.cpp:57]   --->   Operation 26 'zext' 'zext_ln544' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%parent_V_addr = getelementptr [255 x i31]* %parent_V, i64 0, i64 %zext_ln544" [./hls-src/huffman_create_tree.cpp:57]   --->   Operation 27 'getelementptr' 'parent_V_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (3.25ns)   --->   "store i31 0, i31* %parent_V_addr, align 4" [./hls-src/huffman_create_tree.cpp:57]   --->   Operation 28 'store' <Predicate = (!icmp_ln15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "ret void" [./hls-src/huffman_create_tree.cpp:58]   --->   Operation 29 'ret' <Predicate = (!icmp_ln15)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.57>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str366) nounwind" [./hls-src/huffman_create_tree.cpp:15]   --->   Operation 30 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (2.47ns)   --->   "%icmp_ln887 = icmp ult i32 %t_V, %num_symbols_read" [./hls-src/huffman_create_tree.cpp:22]   --->   Operation 31 'icmp' 'icmp_ln887' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/2] (3.25ns)   --->   "%intermediate_freq_V_2 = load i32* %frequency_V_addr, align 4" [./hls-src/huffman_create_tree.cpp:23]   --->   Operation 32 'load' 'intermediate_freq_V_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_3 : Operation 33 [1/2] (3.25ns)   --->   "%in_value_V_load = load i32* %in_value_V_addr, align 4" [./hls-src/huffman_create_tree.cpp:24]   --->   Operation 33 'load' 'in_value_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_3 : Operation 34 [1/2] (3.25ns)   --->   "%node_freq_V_1 = load i32* %in_frequency_V_addr, align 4" [./hls-src/huffman_create_tree.cpp:24]   --->   Operation 34 'load' 'node_freq_V_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887, label %0, label %1" [./hls-src/huffman_create_tree.cpp:25]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (2.47ns)   --->   "%icmp_ln879_2 = icmp eq i32 %t_V_3, %zext_ln15" [./hls-src/huffman_create_tree.cpp:25]   --->   Operation 36 'icmp' 'icmp_ln879_2' <Predicate = (!icmp_ln887)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879_2, label %._crit_edge405, label %._crit_edge406" [./hls-src/huffman_create_tree.cpp:25]   --->   Operation 37 'br' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (2.47ns)   --->   "%icmp_ln25 = icmp ult i32 %intermediate_freq_V_2, %node_freq_V_1" [./hls-src/huffman_create_tree.cpp:25]   --->   Operation 38 'icmp' 'icmp_ln25' <Predicate = (icmp_ln887)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (2.47ns)   --->   "%icmp_ln879 = icmp ne i32 %t_V_3, %zext_ln15" [./hls-src/huffman_create_tree.cpp:25]   --->   Operation 39 'icmp' 'icmp_ln879' <Predicate = (icmp_ln887)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.97ns)   --->   "%and_ln25 = and i1 %icmp_ln25, %icmp_ln879" [./hls-src/huffman_create_tree.cpp:25]   --->   Operation 40 'and' 'and_ln25' <Predicate = (icmp_ln887)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %and_ln25, label %._crit_edge406, label %._crit_edge405" [./hls-src/huffman_create_tree.cpp:25]   --->   Operation 41 'br' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i31 %op2_assign to i64" [./hls-src/huffman_create_tree.cpp:27]   --->   Operation 42 'zext' 'zext_ln27' <Predicate = (icmp_ln887 & !and_ln25) | (!icmp_ln887 & icmp_ln879_2)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%left_V_addr = getelementptr [255 x i32]* %left_V, i64 0, i64 %zext_ln27" [./hls-src/huffman_create_tree.cpp:27]   --->   Operation 43 'getelementptr' 'left_V_addr' <Predicate = (icmp_ln887 & !and_ln25) | (!icmp_ln887 & icmp_ln879_2)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (3.25ns)   --->   "store i32 %in_value_V_load, i32* %left_V_addr, align 4" [./hls-src/huffman_create_tree.cpp:27]   --->   Operation 44 'store' <Predicate = (icmp_ln887 & !and_ln25) | (!icmp_ln887 & icmp_ln879_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_3 : Operation 45 [1/1] (2.55ns)   --->   "%in_count_V = add i32 %t_V, 1" [./hls-src/huffman_create_tree.cpp:29]   --->   Operation 45 'add' 'in_count_V' <Predicate = (icmp_ln887 & !and_ln25) | (!icmp_ln887 & icmp_ln879_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (1.76ns)   --->   "br label %._crit_edge409" [./hls-src/huffman_create_tree.cpp:30]   --->   Operation 46 'br' <Predicate = (icmp_ln887 & !and_ln25) | (!icmp_ln887 & icmp_ln879_2)> <Delay = 1.76>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i31 %op2_assign to i64" [./hls-src/huffman_create_tree.cpp:32]   --->   Operation 47 'zext' 'zext_ln32' <Predicate = (icmp_ln887 & and_ln25) | (!icmp_ln887 & !icmp_ln879_2)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%left_V_addr_1 = getelementptr [255 x i32]* %left_V, i64 0, i64 %zext_ln32" [./hls-src/huffman_create_tree.cpp:32]   --->   Operation 48 'getelementptr' 'left_V_addr_1' <Predicate = (icmp_ln887 & and_ln25) | (!icmp_ln887 & !icmp_ln879_2)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (3.25ns)   --->   "store i32 -1, i32* %left_V_addr_1, align 4" [./hls-src/huffman_create_tree.cpp:32]   --->   Operation 49 'store' <Predicate = (icmp_ln887 & and_ln25) | (!icmp_ln887 & !icmp_ln879_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%parent_V_addr_1 = getelementptr [255 x i31]* %parent_V, i64 0, i64 %zext_ln544_5" [./hls-src/huffman_create_tree.cpp:34]   --->   Operation 50 'getelementptr' 'parent_V_addr_1' <Predicate = (icmp_ln887 & and_ln25) | (!icmp_ln887 & !icmp_ln879_2)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (3.25ns)   --->   "store i31 %op2_assign, i31* %parent_V_addr_1, align 4" [./hls-src/huffman_create_tree.cpp:34]   --->   Operation 51 'store' <Predicate = (icmp_ln887 & and_ln25) | (!icmp_ln887 & !icmp_ln879_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_3 : Operation 52 [1/1] (2.55ns)   --->   "%tree_count_V = add i32 %t_V_3, 1" [./hls-src/huffman_create_tree.cpp:35]   --->   Operation 52 'add' 'tree_count_V' <Predicate = (icmp_ln887 & and_ln25) | (!icmp_ln887 & !icmp_ln879_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (1.76ns)   --->   "br label %._crit_edge409"   --->   Operation 53 'br' <Predicate = (icmp_ln887 & and_ln25) | (!icmp_ln887 & !icmp_ln879_2)> <Delay = 1.76>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%t_V_5 = phi i32 [ %t_V_3, %._crit_edge405 ], [ %tree_count_V, %._crit_edge406 ]"   --->   Operation 54 'phi' 't_V_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%t_V_4 = phi i32 [ %in_count_V, %._crit_edge405 ], [ %t_V, %._crit_edge406 ]"   --->   Operation 55 'phi' 't_V_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (2.47ns)   --->   "%icmp_ln887_1 = icmp ult i32 %t_V_4, %num_symbols_read" [./hls-src/huffman_create_tree.cpp:38]   --->   Operation 56 'icmp' 'icmp_ln887_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln544_7 = zext i32 %t_V_5 to i64" [./hls-src/huffman_create_tree.cpp:39]   --->   Operation 57 'zext' 'zext_ln544_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%frequency_V_addr_1 = getelementptr [255 x i32]* %frequency_V, i64 0, i64 %zext_ln544_7" [./hls-src/huffman_create_tree.cpp:39]   --->   Operation 58 'getelementptr' 'frequency_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [2/2] (3.25ns)   --->   "%intermediate_freq_V = load i32* %frequency_V_addr_1, align 4" [./hls-src/huffman_create_tree.cpp:39]   --->   Operation 59 'load' 'intermediate_freq_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln544_8 = zext i32 %t_V_4 to i64" [./hls-src/huffman_create_tree.cpp:40]   --->   Operation 60 'zext' 'zext_ln544_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%in_value_V_addr_1 = getelementptr [256 x i32]* %in_value_V, i64 0, i64 %zext_ln544_8" [./hls-src/huffman.h:30->./hls-src/huffman_create_tree.cpp:40]   --->   Operation 61 'getelementptr' 'in_value_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [2/2] (3.25ns)   --->   "%in_value_V_load_1 = load i32* %in_value_V_addr_1, align 4" [./hls-src/huffman.h:30->./hls-src/huffman_create_tree.cpp:40]   --->   Operation 62 'load' 'in_value_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%in_frequency_V_addr_1 = getelementptr [256 x i32]* %in_frequency_V, i64 0, i64 %zext_ln544_8" [./hls-src/huffman.h:30->./hls-src/huffman_create_tree.cpp:40]   --->   Operation 63 'getelementptr' 'in_frequency_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [2/2] (3.25ns)   --->   "%in_frequency_V_load = load i32* %in_frequency_V_addr_1, align 4" [./hls-src/huffman.h:30->./hls-src/huffman_create_tree.cpp:40]   --->   Operation 64 'load' 'in_frequency_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>

State 4 <SV = 3> <Delay = 6.70>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%p_090_0 = phi i32 [ %node_freq_V_1, %._crit_edge405 ], [ %intermediate_freq_V_2, %._crit_edge406 ]"   --->   Operation 65 'phi' 'p_090_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/2] (3.25ns)   --->   "%intermediate_freq_V = load i32* %frequency_V_addr_1, align 4" [./hls-src/huffman_create_tree.cpp:39]   --->   Operation 66 'load' 'intermediate_freq_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_4 : Operation 67 [1/2] (3.25ns)   --->   "%in_value_V_load_1 = load i32* %in_value_V_addr_1, align 4" [./hls-src/huffman.h:30->./hls-src/huffman_create_tree.cpp:40]   --->   Operation 67 'load' 'in_value_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_4 : Operation 68 [1/2] (3.25ns)   --->   "%in_frequency_V_load = load i32* %in_frequency_V_addr_1, align 4" [./hls-src/huffman.h:30->./hls-src/huffman_create_tree.cpp:40]   --->   Operation 68 'load' 'in_frequency_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_1, label %2, label %3" [./hls-src/huffman_create_tree.cpp:41]   --->   Operation 69 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (2.47ns)   --->   "%icmp_ln879_4 = icmp eq i32 %t_V_5, %zext_ln15" [./hls-src/huffman_create_tree.cpp:41]   --->   Operation 70 'icmp' 'icmp_ln879_4' <Predicate = (!icmp_ln887_1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879_4, label %._crit_edge410, label %._crit_edge411" [./hls-src/huffman_create_tree.cpp:41]   --->   Operation 71 'br' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (2.47ns)   --->   "%icmp_ln41 = icmp ult i32 %intermediate_freq_V, %in_frequency_V_load" [./hls-src/huffman_create_tree.cpp:41]   --->   Operation 72 'icmp' 'icmp_ln41' <Predicate = (icmp_ln887_1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (2.47ns)   --->   "%icmp_ln879_3 = icmp ne i32 %t_V_5, %zext_ln15" [./hls-src/huffman_create_tree.cpp:41]   --->   Operation 73 'icmp' 'icmp_ln879_3' <Predicate = (icmp_ln887_1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.97ns)   --->   "%and_ln41 = and i1 %icmp_ln41, %icmp_ln879_3" [./hls-src/huffman_create_tree.cpp:41]   --->   Operation 74 'and' 'and_ln41' <Predicate = (icmp_ln887_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %and_ln41, label %._crit_edge411, label %._crit_edge410" [./hls-src/huffman_create_tree.cpp:41]   --->   Operation 75 'br' <Predicate = (icmp_ln887_1)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (2.55ns)   --->   "%add_ln209 = add i32 %in_frequency_V_load, %p_090_0" [./hls-src/huffman_create_tree.cpp:44]   --->   Operation 76 'add' 'add_ln209' <Predicate = (icmp_ln887_1 & !and_ln41) | (!icmp_ln887_1 & icmp_ln879_4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (2.55ns)   --->   "%add_ln209_1 = add i32 %intermediate_freq_V, %p_090_0" [./hls-src/huffman_create_tree.cpp:49]   --->   Operation 77 'add' 'add_ln209_1' <Predicate = (icmp_ln887_1 & and_ln41) | (!icmp_ln887_1 & !icmp_ln879_4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%parent_V_addr_2 = getelementptr [255 x i31]* %parent_V, i64 0, i64 %zext_ln544_7" [./hls-src/huffman_create_tree.cpp:50]   --->   Operation 78 'getelementptr' 'parent_V_addr_2' <Predicate = (icmp_ln887_1 & and_ln41) | (!icmp_ln887_1 & !icmp_ln879_4)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (3.25ns)   --->   "store i31 %op2_assign, i31* %parent_V_addr_2, align 4" [./hls-src/huffman_create_tree.cpp:50]   --->   Operation 79 'store' <Predicate = (icmp_ln887_1 & and_ln41) | (!icmp_ln887_1 & !icmp_ln879_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>

State 5 <SV = 4> <Delay = 4.32>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i31 %op2_assign to i64" [./hls-src/huffman_create_tree.cpp:43]   --->   Operation 80 'zext' 'zext_ln43' <Predicate = (icmp_ln887_1 & !and_ln41) | (!icmp_ln887_1 & icmp_ln879_4)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%right_V_addr = getelementptr [255 x i32]* %right_V, i64 0, i64 %zext_ln43" [./hls-src/huffman_create_tree.cpp:43]   --->   Operation 81 'getelementptr' 'right_V_addr' <Predicate = (icmp_ln887_1 & !and_ln41) | (!icmp_ln887_1 & icmp_ln879_4)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (3.25ns)   --->   "store i32 %in_value_V_load_1, i32* %right_V_addr, align 4" [./hls-src/huffman_create_tree.cpp:43]   --->   Operation 82 'store' <Predicate = (icmp_ln887_1 & !and_ln41) | (!icmp_ln887_1 & icmp_ln879_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%frequency_V_addr_2 = getelementptr [255 x i32]* %frequency_V, i64 0, i64 %zext_ln43" [./hls-src/huffman_create_tree.cpp:44]   --->   Operation 83 'getelementptr' 'frequency_V_addr_2' <Predicate = (icmp_ln887_1 & !and_ln41) | (!icmp_ln887_1 & icmp_ln879_4)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (3.25ns)   --->   "store i32 %add_ln209, i32* %frequency_V_addr_2, align 4" [./hls-src/huffman_create_tree.cpp:44]   --->   Operation 84 'store' <Predicate = (icmp_ln887_1 & !and_ln41) | (!icmp_ln887_1 & icmp_ln879_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_5 : Operation 85 [1/1] (2.55ns)   --->   "%in_count_V_1 = add i32 %t_V_4, 1" [./hls-src/huffman_create_tree.cpp:45]   --->   Operation 85 'add' 'in_count_V_1' <Predicate = (icmp_ln887_1 & !and_ln41) | (!icmp_ln887_1 & icmp_ln879_4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (1.76ns)   --->   "br label %._crit_edge414.backedge" [./hls-src/huffman_create_tree.cpp:46]   --->   Operation 86 'br' <Predicate = (icmp_ln887_1 & !and_ln41) | (!icmp_ln887_1 & icmp_ln879_4)> <Delay = 1.76>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i31 %op2_assign to i64" [./hls-src/huffman_create_tree.cpp:48]   --->   Operation 87 'zext' 'zext_ln48' <Predicate = (icmp_ln887_1 & and_ln41) | (!icmp_ln887_1 & !icmp_ln879_4)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%right_V_addr_1 = getelementptr [255 x i32]* %right_V, i64 0, i64 %zext_ln48" [./hls-src/huffman_create_tree.cpp:48]   --->   Operation 88 'getelementptr' 'right_V_addr_1' <Predicate = (icmp_ln887_1 & and_ln41) | (!icmp_ln887_1 & !icmp_ln879_4)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (3.25ns)   --->   "store i32 -1, i32* %right_V_addr_1, align 4" [./hls-src/huffman_create_tree.cpp:48]   --->   Operation 89 'store' <Predicate = (icmp_ln887_1 & and_ln41) | (!icmp_ln887_1 & !icmp_ln879_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%frequency_V_addr_3 = getelementptr [255 x i32]* %frequency_V, i64 0, i64 %zext_ln48" [./hls-src/huffman_create_tree.cpp:49]   --->   Operation 90 'getelementptr' 'frequency_V_addr_3' <Predicate = (icmp_ln887_1 & and_ln41) | (!icmp_ln887_1 & !icmp_ln879_4)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (3.25ns)   --->   "store i32 %add_ln209_1, i32* %frequency_V_addr_3, align 4" [./hls-src/huffman_create_tree.cpp:49]   --->   Operation 91 'store' <Predicate = (icmp_ln887_1 & and_ln41) | (!icmp_ln887_1 & !icmp_ln879_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_5 : Operation 92 [1/1] (2.55ns)   --->   "%tree_count_V_1 = add i32 %t_V_5, 1" [./hls-src/huffman_create_tree.cpp:51]   --->   Operation 92 'add' 'tree_count_V_1' <Predicate = (icmp_ln887_1 & and_ln41) | (!icmp_ln887_1 & !icmp_ln879_4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (1.76ns)   --->   "br label %._crit_edge414.backedge"   --->   Operation 93 'br' <Predicate = (icmp_ln887_1 & and_ln41) | (!icmp_ln887_1 & !icmp_ln879_4)> <Delay = 1.76>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%t_V_3_be = phi i32 [ %t_V_5, %._crit_edge410 ], [ %tree_count_V_1, %._crit_edge411 ]"   --->   Operation 94 'phi' 't_V_3_be' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%t_V_be = phi i32 [ %in_count_V_1, %._crit_edge410 ], [ %t_V_4, %._crit_edge411 ]"   --->   Operation 95 'phi' 't_V_be' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "br label %._crit_edge414"   --->   Operation 96 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_value_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_frequency_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ num_symbols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ parent_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ left_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ right_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
num_symbols_read      (read             ) [ 001111]
frequency_V           (alloca           ) [ 001111]
add_ln15              (add              ) [ 001111]
br_ln15               (br               ) [ 011111]
t_V_3                 (phi              ) [ 001100]
t_V                   (phi              ) [ 001100]
op2_assign            (phi              ) [ 001111]
zext_ln15             (zext             ) [ 000110]
icmp_ln15             (icmp             ) [ 001111]
speclooptripcount_ln0 (speclooptripcount) [ 000000]
i                     (add              ) [ 011111]
br_ln15               (br               ) [ 000000]
zext_ln544_5          (zext             ) [ 000100]
frequency_V_addr      (getelementptr    ) [ 000100]
zext_ln544_6          (zext             ) [ 000000]
in_value_V_addr       (getelementptr    ) [ 000100]
in_frequency_V_addr   (getelementptr    ) [ 000100]
zext_ln544            (zext             ) [ 000000]
parent_V_addr         (getelementptr    ) [ 000000]
store_ln57            (store            ) [ 000000]
ret_ln58              (ret              ) [ 000000]
specloopname_ln15     (specloopname     ) [ 000000]
icmp_ln887            (icmp             ) [ 001111]
intermediate_freq_V_2 (load             ) [ 001111]
in_value_V_load       (load             ) [ 000000]
node_freq_V_1         (load             ) [ 001111]
br_ln25               (br               ) [ 000000]
icmp_ln879_2          (icmp             ) [ 001111]
br_ln25               (br               ) [ 000000]
icmp_ln25             (icmp             ) [ 000000]
icmp_ln879            (icmp             ) [ 000000]
and_ln25              (and              ) [ 001111]
br_ln25               (br               ) [ 000000]
zext_ln27             (zext             ) [ 000000]
left_V_addr           (getelementptr    ) [ 000000]
store_ln27            (store            ) [ 000000]
in_count_V            (add              ) [ 000000]
br_ln30               (br               ) [ 001111]
zext_ln32             (zext             ) [ 000000]
left_V_addr_1         (getelementptr    ) [ 000000]
store_ln32            (store            ) [ 000000]
parent_V_addr_1       (getelementptr    ) [ 000000]
store_ln34            (store            ) [ 000000]
tree_count_V          (add              ) [ 000000]
br_ln0                (br               ) [ 001111]
t_V_5                 (phi              ) [ 001111]
t_V_4                 (phi              ) [ 001111]
icmp_ln887_1          (icmp             ) [ 000011]
zext_ln544_7          (zext             ) [ 000010]
frequency_V_addr_1    (getelementptr    ) [ 000010]
zext_ln544_8          (zext             ) [ 000000]
in_value_V_addr_1     (getelementptr    ) [ 000010]
in_frequency_V_addr_1 (getelementptr    ) [ 000010]
p_090_0               (phi              ) [ 000010]
intermediate_freq_V   (load             ) [ 000000]
in_value_V_load_1     (load             ) [ 000001]
in_frequency_V_load   (load             ) [ 000000]
br_ln41               (br               ) [ 000000]
icmp_ln879_4          (icmp             ) [ 001111]
br_ln41               (br               ) [ 000000]
icmp_ln41             (icmp             ) [ 000000]
icmp_ln879_3          (icmp             ) [ 000000]
and_ln41              (and              ) [ 001111]
br_ln41               (br               ) [ 000000]
add_ln209             (add              ) [ 000001]
add_ln209_1           (add              ) [ 000001]
parent_V_addr_2       (getelementptr    ) [ 000000]
store_ln50            (store            ) [ 000000]
zext_ln43             (zext             ) [ 000000]
right_V_addr          (getelementptr    ) [ 000000]
store_ln43            (store            ) [ 000000]
frequency_V_addr_2    (getelementptr    ) [ 000000]
store_ln44            (store            ) [ 000000]
in_count_V_1          (add              ) [ 000000]
br_ln46               (br               ) [ 000000]
zext_ln48             (zext             ) [ 000000]
right_V_addr_1        (getelementptr    ) [ 000000]
store_ln48            (store            ) [ 000000]
frequency_V_addr_3    (getelementptr    ) [ 000000]
store_ln49            (store            ) [ 000000]
tree_count_V_1        (add              ) [ 000000]
br_ln0                (br               ) [ 000000]
t_V_3_be              (phi              ) [ 011111]
t_V_be                (phi              ) [ 011111]
br_ln0                (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_value_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_value_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_frequency_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_frequency_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="num_symbols">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_symbols"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="parent_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="parent_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="left_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="left_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="right_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="right_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str366"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="frequency_V_alloca_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="frequency_V/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="num_symbols_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="32" slack="0"/>
<pin id="42" dir="0" index="1" bw="32" slack="0"/>
<pin id="43" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_symbols_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="frequency_V_addr_gep_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="32" slack="0"/>
<pin id="50" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="frequency_V_addr/2 "/>
</bind>
</comp>

<comp id="52" class="1004" name="grp_access_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="8" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="1"/>
<pin id="55" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="56" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="intermediate_freq_V_2/2 intermediate_freq_V/3 store_ln44/5 store_ln49/5 "/>
</bind>
</comp>

<comp id="58" class="1004" name="in_value_V_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="32" slack="0"/>
<pin id="62" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_value_V_addr/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="8" slack="0"/>
<pin id="67" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="68" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_value_V_load/2 in_value_V_load_1/3 "/>
</bind>
</comp>

<comp id="71" class="1004" name="in_frequency_V_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="32" slack="0"/>
<pin id="75" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_frequency_V_addr/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="8" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="node_freq_V_1/2 in_frequency_V_load/3 "/>
</bind>
</comp>

<comp id="84" class="1004" name="parent_V_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="31" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="32" slack="0"/>
<pin id="88" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="parent_V_addr/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="8" slack="0"/>
<pin id="93" dir="0" index="1" bw="31" slack="0"/>
<pin id="94" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="31" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/2 store_ln34/3 store_ln50/4 "/>
</bind>
</comp>

<comp id="98" class="1004" name="left_V_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="31" slack="0"/>
<pin id="102" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="left_V_addr/3 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="8" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="0"/>
<pin id="108" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/3 store_ln32/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="left_V_addr_1_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="31" slack="0"/>
<pin id="116" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="left_V_addr_1/3 "/>
</bind>
</comp>

<comp id="121" class="1004" name="parent_V_addr_1_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="31" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="32" slack="1"/>
<pin id="125" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="parent_V_addr_1/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="frequency_V_addr_1_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="32" slack="0"/>
<pin id="133" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="frequency_V_addr_1/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="in_value_V_addr_1_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="32" slack="0"/>
<pin id="140" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_value_V_addr_1/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="in_frequency_V_addr_1_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="32" slack="0"/>
<pin id="148" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_frequency_V_addr_1/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="parent_V_addr_2_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="31" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="32" slack="1"/>
<pin id="156" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="parent_V_addr_2/4 "/>
</bind>
</comp>

<comp id="160" class="1004" name="right_V_addr_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="31" slack="0"/>
<pin id="164" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="right_V_addr/5 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="0"/>
<pin id="170" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/5 store_ln48/5 "/>
</bind>
</comp>

<comp id="173" class="1004" name="frequency_V_addr_2_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="31" slack="0"/>
<pin id="177" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="frequency_V_addr_2/5 "/>
</bind>
</comp>

<comp id="180" class="1004" name="right_V_addr_1_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="31" slack="0"/>
<pin id="184" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="right_V_addr_1/5 "/>
</bind>
</comp>

<comp id="189" class="1004" name="frequency_V_addr_3_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="31" slack="0"/>
<pin id="193" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="frequency_V_addr_3/5 "/>
</bind>
</comp>

<comp id="196" class="1005" name="t_V_3_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="1"/>
<pin id="198" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V_3 (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="t_V_3_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="32" slack="1"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_3/2 "/>
</bind>
</comp>

<comp id="208" class="1005" name="t_V_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="1"/>
<pin id="210" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="t_V_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="1"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="32" slack="1"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="220" class="1005" name="op2_assign_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="31" slack="1"/>
<pin id="222" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="op2_assign (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="op2_assign_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="1"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="31" slack="0"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="op2_assign/2 "/>
</bind>
</comp>

<comp id="233" class="1005" name="t_V_5_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="1"/>
<pin id="235" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V_5 (phireg) "/>
</bind>
</comp>

<comp id="236" class="1004" name="t_V_5_phi_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="1"/>
<pin id="238" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="32" slack="0"/>
<pin id="240" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_5/3 "/>
</bind>
</comp>

<comp id="244" class="1005" name="t_V_4_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="2"/>
<pin id="246" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="t_V_4 (phireg) "/>
</bind>
</comp>

<comp id="247" class="1004" name="t_V_4_phi_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="32" slack="1"/>
<pin id="251" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_4/3 "/>
</bind>
</comp>

<comp id="255" class="1005" name="p_090_0_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="257" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_090_0 (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="p_090_0_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="1"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="32" slack="1"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_090_0/4 "/>
</bind>
</comp>

<comp id="264" class="1005" name="t_V_3_be_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="1"/>
<pin id="266" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V_3_be (phireg) "/>
</bind>
</comp>

<comp id="268" class="1004" name="t_V_3_be_phi_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="2"/>
<pin id="270" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="32" slack="0"/>
<pin id="272" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_3_be/5 "/>
</bind>
</comp>

<comp id="276" class="1005" name="t_V_be_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="1"/>
<pin id="278" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V_be (phireg) "/>
</bind>
</comp>

<comp id="280" class="1004" name="t_V_be_phi_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="32" slack="2"/>
<pin id="284" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_be/5 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="0"/>
<pin id="291" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/3 icmp_ln41/4 "/>
</bind>
</comp>

<comp id="294" class="1004" name="add_ln15_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="zext_ln15_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="31" slack="0"/>
<pin id="302" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="icmp_ln15_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="31" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="1"/>
<pin id="307" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="i_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="31" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="zext_ln544_5_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_5/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="zext_ln544_6_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_6/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="zext_ln544_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="icmp_ln887_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="1"/>
<pin id="333" dir="0" index="1" bw="32" slack="2"/>
<pin id="334" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="icmp_ln879_2_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="1"/>
<pin id="338" dir="0" index="1" bw="31" slack="1"/>
<pin id="339" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_2/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="icmp_ln879_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="1"/>
<pin id="343" dir="0" index="1" bw="31" slack="1"/>
<pin id="344" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="and_ln25_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln25/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="zext_ln27_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="31" slack="1"/>
<pin id="354" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="in_count_V_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="1"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_count_V/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="zext_ln32_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="31" slack="1"/>
<pin id="366" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tree_count_V_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="1"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tree_count_V/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="icmp_ln887_1_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="2"/>
<pin id="379" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887_1/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="zext_ln544_7_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="0"/>
<pin id="383" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_7/3 "/>
</bind>
</comp>

<comp id="386" class="1004" name="zext_ln544_8_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="0"/>
<pin id="388" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_8/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="icmp_ln879_4_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="1"/>
<pin id="394" dir="0" index="1" bw="31" slack="2"/>
<pin id="395" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_4/4 "/>
</bind>
</comp>

<comp id="397" class="1004" name="icmp_ln879_3_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="1"/>
<pin id="399" dir="0" index="1" bw="31" slack="2"/>
<pin id="400" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_3/4 "/>
</bind>
</comp>

<comp id="402" class="1004" name="and_ln41_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln41/4 "/>
</bind>
</comp>

<comp id="408" class="1004" name="add_ln209_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="0"/>
<pin id="410" dir="0" index="1" bw="32" slack="0"/>
<pin id="411" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209/4 "/>
</bind>
</comp>

<comp id="414" class="1004" name="add_ln209_1_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="0"/>
<pin id="416" dir="0" index="1" bw="32" slack="0"/>
<pin id="417" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_1/4 "/>
</bind>
</comp>

<comp id="420" class="1004" name="zext_ln43_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="31" slack="3"/>
<pin id="422" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43/5 "/>
</bind>
</comp>

<comp id="426" class="1004" name="in_count_V_1_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="2"/>
<pin id="428" dir="0" index="1" bw="1" slack="0"/>
<pin id="429" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_count_V_1/5 "/>
</bind>
</comp>

<comp id="433" class="1004" name="zext_ln48_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="31" slack="3"/>
<pin id="435" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/5 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tree_count_V_1_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="2"/>
<pin id="441" dir="0" index="1" bw="1" slack="0"/>
<pin id="442" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tree_count_V_1/5 "/>
</bind>
</comp>

<comp id="446" class="1005" name="num_symbols_read_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="2"/>
<pin id="448" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="num_symbols_read "/>
</bind>
</comp>

<comp id="452" class="1005" name="add_ln15_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="1"/>
<pin id="454" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln15 "/>
</bind>
</comp>

<comp id="457" class="1005" name="zext_ln15_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="1"/>
<pin id="459" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln15 "/>
</bind>
</comp>

<comp id="468" class="1005" name="i_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="31" slack="0"/>
<pin id="470" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="473" class="1005" name="zext_ln544_5_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="64" slack="1"/>
<pin id="475" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln544_5 "/>
</bind>
</comp>

<comp id="478" class="1005" name="frequency_V_addr_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="8" slack="1"/>
<pin id="480" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="frequency_V_addr "/>
</bind>
</comp>

<comp id="483" class="1005" name="in_value_V_addr_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="8" slack="1"/>
<pin id="485" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in_value_V_addr "/>
</bind>
</comp>

<comp id="488" class="1005" name="in_frequency_V_addr_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="8" slack="1"/>
<pin id="490" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in_frequency_V_addr "/>
</bind>
</comp>

<comp id="496" class="1005" name="intermediate_freq_V_2_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="1"/>
<pin id="498" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="intermediate_freq_V_2 "/>
</bind>
</comp>

<comp id="501" class="1005" name="node_freq_V_1_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="1"/>
<pin id="503" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="node_freq_V_1 "/>
</bind>
</comp>

<comp id="512" class="1005" name="icmp_ln887_1_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="1"/>
<pin id="514" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln887_1 "/>
</bind>
</comp>

<comp id="516" class="1005" name="zext_ln544_7_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="64" slack="1"/>
<pin id="518" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln544_7 "/>
</bind>
</comp>

<comp id="521" class="1005" name="frequency_V_addr_1_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="8" slack="1"/>
<pin id="523" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="frequency_V_addr_1 "/>
</bind>
</comp>

<comp id="526" class="1005" name="in_value_V_addr_1_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="8" slack="1"/>
<pin id="528" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in_value_V_addr_1 "/>
</bind>
</comp>

<comp id="531" class="1005" name="in_frequency_V_addr_1_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="8" slack="1"/>
<pin id="533" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in_frequency_V_addr_1 "/>
</bind>
</comp>

<comp id="536" class="1005" name="in_value_V_load_1_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="1"/>
<pin id="538" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_value_V_load_1 "/>
</bind>
</comp>

<comp id="541" class="1005" name="icmp_ln879_4_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="1"/>
<pin id="543" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln879_4 "/>
</bind>
</comp>

<comp id="545" class="1005" name="and_ln41_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="1"/>
<pin id="547" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln41 "/>
</bind>
</comp>

<comp id="549" class="1005" name="add_ln209_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="1"/>
<pin id="551" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln209 "/>
</bind>
</comp>

<comp id="554" class="1005" name="add_ln209_1_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="1"/>
<pin id="556" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln209_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="14" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="44"><net_src comp="12" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="4" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="51"><net_src comp="24" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="46" pin="3"/><net_sink comp="52" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="24" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="76"><net_src comp="2" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="24" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="71" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="24" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="20" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="97"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="24" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="65" pin="3"/><net_sink comp="105" pin=1"/></net>

<net id="111"><net_src comp="98" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="24" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="16" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="120"><net_src comp="112" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="126"><net_src comp="6" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="24" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="128"><net_src comp="121" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="134"><net_src comp="24" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="135"><net_src comp="129" pin="3"/><net_sink comp="52" pin=0"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="24" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="136" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="149"><net_src comp="2" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="24" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="144" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="157"><net_src comp="6" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="24" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="152" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="165"><net_src comp="10" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="24" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="160" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="178"><net_src comp="24" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="179"><net_src comp="173" pin="3"/><net_sink comp="52" pin=0"/></net>

<net id="185"><net_src comp="10" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="24" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="16" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="188"><net_src comp="180" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="194"><net_src comp="24" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="195"><net_src comp="189" pin="3"/><net_sink comp="52" pin=0"/></net>

<net id="199"><net_src comp="18" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="196" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="200" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="211"><net_src comp="18" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="208" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="212" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="223"><net_src comp="20" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="231"><net_src comp="220" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="225" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="242"><net_src comp="196" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="236" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="253"><net_src comp="208" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="254"><net_src comp="247" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="267"><net_src comp="264" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="274"><net_src comp="233" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="268" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="279"><net_src comp="276" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="286"><net_src comp="244" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="287"><net_src comp="280" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="292"><net_src comp="52" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="78" pin="3"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="40" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="16" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="303"><net_src comp="225" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="308"><net_src comp="300" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="313"><net_src comp="225" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="28" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="318"><net_src comp="200" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="323"><net_src comp="212" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="325"><net_src comp="320" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="329"><net_src comp="200" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="335"><net_src comp="208" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="340"><net_src comp="196" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="345"><net_src comp="196" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="350"><net_src comp="288" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="341" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="355"><net_src comp="220" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="361"><net_src comp="208" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="34" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="363"><net_src comp="357" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="367"><net_src comp="220" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="373"><net_src comp="196" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="34" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="375"><net_src comp="369" pin="2"/><net_sink comp="236" pin=2"/></net>

<net id="380"><net_src comp="247" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="384"><net_src comp="236" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="389"><net_src comp="247" pin="4"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="391"><net_src comp="386" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="396"><net_src comp="233" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="401"><net_src comp="233" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="406"><net_src comp="288" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="397" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="78" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="258" pin="4"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="52" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="258" pin="4"/><net_sink comp="414" pin=1"/></net>

<net id="423"><net_src comp="220" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="425"><net_src comp="420" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="430"><net_src comp="244" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="34" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="432"><net_src comp="426" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="436"><net_src comp="220" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="438"><net_src comp="433" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="443"><net_src comp="233" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="34" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="445"><net_src comp="439" pin="2"/><net_sink comp="268" pin=2"/></net>

<net id="449"><net_src comp="40" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="451"><net_src comp="446" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="455"><net_src comp="294" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="460"><net_src comp="300" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="462"><net_src comp="457" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="463"><net_src comp="457" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="464"><net_src comp="457" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="471"><net_src comp="309" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="476"><net_src comp="315" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="481"><net_src comp="46" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="52" pin=0"/></net>

<net id="486"><net_src comp="58" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="491"><net_src comp="71" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="499"><net_src comp="52" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="504"><net_src comp="78" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="515"><net_src comp="376" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="519"><net_src comp="381" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="524"><net_src comp="129" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="52" pin=0"/></net>

<net id="529"><net_src comp="136" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="534"><net_src comp="144" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="539"><net_src comp="65" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="544"><net_src comp="392" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="548"><net_src comp="402" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="552"><net_src comp="408" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="52" pin=1"/></net>

<net id="557"><net_src comp="414" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="52" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: parent_V | {2 3 4 }
	Port: left_V | {3 }
	Port: right_V | {5 }
 - Input state : 
	Port: create_tree : in_value_V | {2 3 4 }
	Port: create_tree : in_frequency_V | {2 3 4 }
	Port: create_tree : num_symbols | {1 }
  - Chain level:
	State 1
	State 2
		zext_ln15 : 1
		icmp_ln15 : 2
		i : 1
		br_ln15 : 3
		zext_ln544_5 : 1
		frequency_V_addr : 2
		intermediate_freq_V_2 : 3
		zext_ln544_6 : 1
		in_value_V_addr : 2
		in_value_V_load : 3
		in_frequency_V_addr : 2
		node_freq_V_1 : 3
		zext_ln544 : 1
		parent_V_addr : 2
		store_ln57 : 3
	State 3
		br_ln25 : 1
		br_ln25 : 1
		icmp_ln25 : 1
		and_ln25 : 2
		br_ln25 : 2
		left_V_addr : 1
		store_ln27 : 2
		left_V_addr_1 : 1
		store_ln32 : 2
		store_ln34 : 1
		t_V_5 : 1
		t_V_4 : 1
		icmp_ln887_1 : 2
		zext_ln544_7 : 2
		frequency_V_addr_1 : 3
		intermediate_freq_V : 4
		zext_ln544_8 : 2
		in_value_V_addr_1 : 3
		in_value_V_load_1 : 4
		in_frequency_V_addr_1 : 3
		in_frequency_V_load : 4
	State 4
		br_ln41 : 1
		icmp_ln41 : 1
		and_ln41 : 2
		br_ln41 : 2
		add_ln209 : 1
		add_ln209_1 : 1
		store_ln50 : 1
	State 5
		right_V_addr : 1
		store_ln43 : 2
		frequency_V_addr_2 : 1
		store_ln44 : 2
		right_V_addr_1 : 1
		store_ln48 : 2
		frequency_V_addr_3 : 1
		store_ln49 : 2
		t_V_3_be : 1
		t_V_be : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |       add_ln15_fu_294       |    0    |    39   |
|          |           i_fu_309          |    0    |    38   |
|          |      in_count_V_fu_357      |    0    |    39   |
|    add   |     tree_count_V_fu_369     |    0    |    39   |
|          |       add_ln209_fu_408      |    0    |    39   |
|          |      add_ln209_1_fu_414     |    0    |    39   |
|          |     in_count_V_1_fu_426     |    0    |    39   |
|          |    tree_count_V_1_fu_439    |    0    |    39   |
|----------|-----------------------------|---------|---------|
|          |          grp_fu_288         |    0    |    18   |
|          |       icmp_ln15_fu_304      |    0    |    18   |
|          |      icmp_ln887_fu_331      |    0    |    18   |
|   icmp   |     icmp_ln879_2_fu_336     |    0    |    18   |
|          |      icmp_ln879_fu_341      |    0    |    18   |
|          |     icmp_ln887_1_fu_376     |    0    |    18   |
|          |     icmp_ln879_4_fu_392     |    0    |    18   |
|          |     icmp_ln879_3_fu_397     |    0    |    18   |
|----------|-----------------------------|---------|---------|
|    and   |       and_ln25_fu_346       |    0    |    2    |
|          |       and_ln41_fu_402       |    0    |    2    |
|----------|-----------------------------|---------|---------|
|   read   | num_symbols_read_read_fu_40 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |       zext_ln15_fu_300      |    0    |    0    |
|          |     zext_ln544_5_fu_315     |    0    |    0    |
|          |     zext_ln544_6_fu_320     |    0    |    0    |
|          |      zext_ln544_fu_326      |    0    |    0    |
|   zext   |       zext_ln27_fu_352      |    0    |    0    |
|          |       zext_ln32_fu_364      |    0    |    0    |
|          |     zext_ln544_7_fu_381     |    0    |    0    |
|          |     zext_ln544_8_fu_386     |    0    |    0    |
|          |       zext_ln43_fu_420      |    0    |    0    |
|          |       zext_ln48_fu_433      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   459   |
|----------|-----------------------------|---------|---------|

Memories:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+
|frequency_V|    1   |    0   |    0   |    0   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    0   |    0   |    0   |
+-----------+--------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|       add_ln15_reg_452      |   32   |
|     add_ln209_1_reg_554     |   32   |
|      add_ln209_reg_549      |   32   |
|       and_ln41_reg_545      |    1   |
|  frequency_V_addr_1_reg_521 |    8   |
|   frequency_V_addr_reg_478  |    8   |
|          i_reg_468          |   31   |
|     icmp_ln879_4_reg_541    |    1   |
|     icmp_ln887_1_reg_512    |    1   |
|in_frequency_V_addr_1_reg_531|    8   |
| in_frequency_V_addr_reg_488 |    8   |
|  in_value_V_addr_1_reg_526  |    8   |
|   in_value_V_addr_reg_483   |    8   |
|  in_value_V_load_1_reg_536  |   32   |
|intermediate_freq_V_2_reg_496|   32   |
|    node_freq_V_1_reg_501    |   32   |
|   num_symbols_read_reg_446  |   32   |
|      op2_assign_reg_220     |   31   |
|       p_090_0_reg_255       |   32   |
|       t_V_3_be_reg_264      |   32   |
|        t_V_3_reg_196        |   32   |
|        t_V_4_reg_244        |   32   |
|        t_V_5_reg_233        |   32   |
|        t_V_be_reg_276       |   32   |
|         t_V_reg_208         |   32   |
|      zext_ln15_reg_457      |   32   |
|     zext_ln544_5_reg_473    |   64   |
|     zext_ln544_7_reg_516    |   64   |
+-----------------------------+--------+
|            Total            |   721  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_52  |  p0  |   6  |   8  |   48   ||    33   |
|  grp_access_fu_52  |  p1  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_65  |  p0  |   4  |   8  |   32   ||    21   |
|  grp_access_fu_78  |  p0  |   4  |   8  |   32   ||    21   |
|  grp_access_fu_91  |  p0  |   3  |   8  |   24   ||    15   |
|  grp_access_fu_91  |  p1  |   2  |  31  |   62   ||    9    |
|  grp_access_fu_105 |  p0  |   2  |   8  |   16   ||    9    |
|  grp_access_fu_105 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_167 |  p0  |   2  |   8  |   16   ||    9    |
|  grp_access_fu_167 |  p1  |   2  |  32  |   64   ||    9    |
|    t_V_3_reg_196   |  p0  |   2  |  32  |   64   ||    9    |
|     t_V_reg_208    |  p0  |   2  |  32  |   64   ||    9    |
| op2_assign_reg_220 |  p0  |   2  |  31  |   62   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   612  || 23.4087 ||   171   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   459  |    -   |
|   Memory  |    1   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |   23   |    -   |   171  |    -   |
|  Register |    -   |    -   |   721  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |   23   |   721  |   630  |    0   |
+-----------+--------+--------+--------+--------+--------+
