Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Nov 30 16:37:04 2020
| Host         : shohamlaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.113        0.000                      0                   34        0.214        0.000                      0                   34        3.750        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               7.113        0.000                      0                   34        0.214        0.000                      0                   34        3.750        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        7.113ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.113ns  (required time - arrival time)
  Source:                 ge/M_state_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ge/ram/ram/ram_reg_0_7_4_4/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.092ns  (logic 0.807ns (38.579%)  route 1.285ns (61.421%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.625     5.209    ge/clk_IBUF_BUFG
    SLICE_X64Y91         FDRE                                         r  ge/M_state_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.478     5.687 f  ge/M_state_q_reg/Q
                         net (fo=16, routed)          0.887     6.574    ge/ram/ram/M_state_q
    SLICE_X65Y92         LUT5 (Prop_lut5_I0_O)        0.329     6.903 r  ge/ram/ram/ram_reg_0_7_0_0_i_2/O
                         net (fo=7, routed)           0.398     7.301    ge/ram/ram/ram_reg_0_7_4_4/WE
    SLICE_X64Y92         RAMS32                                       r  ge/ram/ram/ram_reg_0_7_4_4/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.508    14.912    ge/ram/ram/ram_reg_0_7_4_4/WCLK
    SLICE_X64Y92         RAMS32                                       r  ge/ram/ram/ram_reg_0_7_4_4/SP/CLK
                         clock pessimism              0.272    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X64Y92         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.735    14.414    ge/ram/ram/ram_reg_0_7_4_4/SP
  -------------------------------------------------------------------
                         required time                         14.414    
                         arrival time                          -7.301    
  -------------------------------------------------------------------
                         slack                                  7.113    

Slack (MET) :             7.113ns  (required time - arrival time)
  Source:                 ge/M_state_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ge/ram/ram/ram_reg_0_7_5_5/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.092ns  (logic 0.807ns (38.579%)  route 1.285ns (61.421%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.625     5.209    ge/clk_IBUF_BUFG
    SLICE_X64Y91         FDRE                                         r  ge/M_state_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.478     5.687 f  ge/M_state_q_reg/Q
                         net (fo=16, routed)          0.887     6.574    ge/ram/ram/M_state_q
    SLICE_X65Y92         LUT5 (Prop_lut5_I0_O)        0.329     6.903 r  ge/ram/ram/ram_reg_0_7_0_0_i_2/O
                         net (fo=7, routed)           0.398     7.301    ge/ram/ram/ram_reg_0_7_5_5/WE
    SLICE_X64Y92         RAMS32                                       r  ge/ram/ram/ram_reg_0_7_5_5/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.508    14.912    ge/ram/ram/ram_reg_0_7_5_5/WCLK
    SLICE_X64Y92         RAMS32                                       r  ge/ram/ram/ram_reg_0_7_5_5/SP/CLK
                         clock pessimism              0.272    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X64Y92         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.735    14.414    ge/ram/ram/ram_reg_0_7_5_5/SP
  -------------------------------------------------------------------
                         required time                         14.414    
                         arrival time                          -7.301    
  -------------------------------------------------------------------
                         slack                                  7.113    

Slack (MET) :             7.113ns  (required time - arrival time)
  Source:                 ge/M_state_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ge/ram/ram/ram_reg_0_7_6_6/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.092ns  (logic 0.807ns (38.579%)  route 1.285ns (61.421%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.625     5.209    ge/clk_IBUF_BUFG
    SLICE_X64Y91         FDRE                                         r  ge/M_state_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.478     5.687 f  ge/M_state_q_reg/Q
                         net (fo=16, routed)          0.887     6.574    ge/ram/ram/M_state_q
    SLICE_X65Y92         LUT5 (Prop_lut5_I0_O)        0.329     6.903 r  ge/ram/ram/ram_reg_0_7_0_0_i_2/O
                         net (fo=7, routed)           0.398     7.301    ge/ram/ram/ram_reg_0_7_6_6/WE
    SLICE_X64Y92         RAMS32                                       r  ge/ram/ram/ram_reg_0_7_6_6/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.508    14.912    ge/ram/ram/ram_reg_0_7_6_6/WCLK
    SLICE_X64Y92         RAMS32                                       r  ge/ram/ram/ram_reg_0_7_6_6/SP/CLK
                         clock pessimism              0.272    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X64Y92         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.735    14.414    ge/ram/ram/ram_reg_0_7_6_6/SP
  -------------------------------------------------------------------
                         required time                         14.414    
                         arrival time                          -7.301    
  -------------------------------------------------------------------
                         slack                                  7.113    

Slack (MET) :             7.163ns  (required time - arrival time)
  Source:                 ge/M_state_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ge/ram/ram/ram_reg_0_7_0_0/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.042ns  (logic 0.807ns (39.512%)  route 1.235ns (60.488%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.625     5.209    ge/clk_IBUF_BUFG
    SLICE_X64Y91         FDRE                                         r  ge/M_state_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.478     5.687 f  ge/M_state_q_reg/Q
                         net (fo=16, routed)          0.887     6.574    ge/ram/ram/M_state_q
    SLICE_X65Y92         LUT5 (Prop_lut5_I0_O)        0.329     6.903 r  ge/ram/ram/ram_reg_0_7_0_0_i_2/O
                         net (fo=7, routed)           0.349     7.251    ge/ram/ram/ram_reg_0_7_0_0/WE
    SLICE_X64Y93         RAMS32                                       r  ge/ram/ram/ram_reg_0_7_0_0/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.509    14.913    ge/ram/ram/ram_reg_0_7_0_0/WCLK
    SLICE_X64Y93         RAMS32                                       r  ge/ram/ram/ram_reg_0_7_0_0/SP/CLK
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X64Y93         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.735    14.415    ge/ram/ram/ram_reg_0_7_0_0/SP
  -------------------------------------------------------------------
                         required time                         14.415    
                         arrival time                          -7.251    
  -------------------------------------------------------------------
                         slack                                  7.163    

Slack (MET) :             7.163ns  (required time - arrival time)
  Source:                 ge/M_state_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ge/ram/ram/ram_reg_0_7_1_1/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.042ns  (logic 0.807ns (39.512%)  route 1.235ns (60.488%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.625     5.209    ge/clk_IBUF_BUFG
    SLICE_X64Y91         FDRE                                         r  ge/M_state_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.478     5.687 f  ge/M_state_q_reg/Q
                         net (fo=16, routed)          0.887     6.574    ge/ram/ram/M_state_q
    SLICE_X65Y92         LUT5 (Prop_lut5_I0_O)        0.329     6.903 r  ge/ram/ram/ram_reg_0_7_0_0_i_2/O
                         net (fo=7, routed)           0.349     7.251    ge/ram/ram/ram_reg_0_7_1_1/WE
    SLICE_X64Y93         RAMS32                                       r  ge/ram/ram/ram_reg_0_7_1_1/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.509    14.913    ge/ram/ram/ram_reg_0_7_1_1/WCLK
    SLICE_X64Y93         RAMS32                                       r  ge/ram/ram/ram_reg_0_7_1_1/SP/CLK
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X64Y93         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.735    14.415    ge/ram/ram/ram_reg_0_7_1_1/SP
  -------------------------------------------------------------------
                         required time                         14.415    
                         arrival time                          -7.251    
  -------------------------------------------------------------------
                         slack                                  7.163    

Slack (MET) :             7.163ns  (required time - arrival time)
  Source:                 ge/M_state_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ge/ram/ram/ram_reg_0_7_2_2/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.042ns  (logic 0.807ns (39.512%)  route 1.235ns (60.488%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.625     5.209    ge/clk_IBUF_BUFG
    SLICE_X64Y91         FDRE                                         r  ge/M_state_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.478     5.687 f  ge/M_state_q_reg/Q
                         net (fo=16, routed)          0.887     6.574    ge/ram/ram/M_state_q
    SLICE_X65Y92         LUT5 (Prop_lut5_I0_O)        0.329     6.903 r  ge/ram/ram/ram_reg_0_7_0_0_i_2/O
                         net (fo=7, routed)           0.349     7.251    ge/ram/ram/ram_reg_0_7_2_2/WE
    SLICE_X64Y93         RAMS32                                       r  ge/ram/ram/ram_reg_0_7_2_2/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.509    14.913    ge/ram/ram/ram_reg_0_7_2_2/WCLK
    SLICE_X64Y93         RAMS32                                       r  ge/ram/ram/ram_reg_0_7_2_2/SP/CLK
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X64Y93         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.735    14.415    ge/ram/ram/ram_reg_0_7_2_2/SP
  -------------------------------------------------------------------
                         required time                         14.415    
                         arrival time                          -7.251    
  -------------------------------------------------------------------
                         slack                                  7.163    

Slack (MET) :             7.163ns  (required time - arrival time)
  Source:                 ge/M_state_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ge/ram/ram/ram_reg_0_7_3_3/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.042ns  (logic 0.807ns (39.512%)  route 1.235ns (60.488%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.625     5.209    ge/clk_IBUF_BUFG
    SLICE_X64Y91         FDRE                                         r  ge/M_state_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.478     5.687 f  ge/M_state_q_reg/Q
                         net (fo=16, routed)          0.887     6.574    ge/ram/ram/M_state_q
    SLICE_X65Y92         LUT5 (Prop_lut5_I0_O)        0.329     6.903 r  ge/ram/ram/ram_reg_0_7_0_0_i_2/O
                         net (fo=7, routed)           0.349     7.251    ge/ram/ram/ram_reg_0_7_3_3/WE
    SLICE_X64Y93         RAMS32                                       r  ge/ram/ram/ram_reg_0_7_3_3/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.509    14.913    ge/ram/ram/ram_reg_0_7_3_3/WCLK
    SLICE_X64Y93         RAMS32                                       r  ge/ram/ram/ram_reg_0_7_3_3/SP/CLK
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X64Y93         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.735    14.415    ge/ram/ram/ram_reg_0_7_3_3/SP
  -------------------------------------------------------------------
                         required time                         14.415    
                         arrival time                          -7.251    
  -------------------------------------------------------------------
                         slack                                  7.163    

Slack (MET) :             7.217ns  (required time - arrival time)
  Source:                 ge/M_state_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ge/ram/ram/ram_reg_0_7_1_1/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.465ns  (logic 0.903ns (36.630%)  route 1.562ns (63.370%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.625     5.209    ge/clk_IBUF_BUFG
    SLICE_X64Y91         FDRE                                         r  ge/M_state_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.478     5.687 r  ge/M_state_q_reg/Q
                         net (fo=16, routed)          0.610     6.297    ge/ram/ram/M_state_q
    SLICE_X65Y91         LUT2 (Prop_lut2_I1_O)        0.301     6.598 f  ge/ram/ram/ram_reg_0_7_1_1_i_2/O
                         net (fo=2, routed)           0.554     7.152    ge/ram/ram/ram_reg_0_7_1_1_i_2_n_0
    SLICE_X65Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.276 r  ge/ram/ram/ram_reg_0_7_1_1_i_1/O
                         net (fo=1, routed)           0.398     7.674    ge/ram/ram/ram_reg_0_7_1_1/D
    SLICE_X64Y93         RAMS32                                       r  ge/ram/ram/ram_reg_0_7_1_1/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.509    14.913    ge/ram/ram/ram_reg_0_7_1_1/WCLK
    SLICE_X64Y93         RAMS32                                       r  ge/ram/ram/ram_reg_0_7_1_1/SP/CLK
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X64Y93         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.258    14.892    ge/ram/ram/ram_reg_0_7_1_1/SP
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                          -7.674    
  -------------------------------------------------------------------
                         slack                                  7.217    

Slack (MET) :             7.315ns  (required time - arrival time)
  Source:                 ge/M_state_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ge/ram/ram/ram_reg_0_7_2_2/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.398ns  (logic 0.903ns (37.655%)  route 1.495ns (62.345%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.625     5.209    ge/clk_IBUF_BUFG
    SLICE_X64Y91         FDRE                                         r  ge/M_state_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.478     5.687 r  ge/M_state_q_reg/Q
                         net (fo=16, routed)          0.610     6.297    ge/ram/ram/M_state_q
    SLICE_X65Y91         LUT2 (Prop_lut2_I1_O)        0.301     6.598 f  ge/ram/ram/ram_reg_0_7_1_1_i_2/O
                         net (fo=2, routed)           0.553     7.151    ge/ram/ram/ram_reg_0_7_1_1_i_2_n_0
    SLICE_X65Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.275 r  ge/ram/ram/ram_reg_0_7_2_2_i_1/O
                         net (fo=1, routed)           0.332     7.607    ge/ram/ram/ram_reg_0_7_2_2/D
    SLICE_X64Y93         RAMS32                                       r  ge/ram/ram/ram_reg_0_7_2_2/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.509    14.913    ge/ram/ram/ram_reg_0_7_2_2/WCLK
    SLICE_X64Y93         RAMS32                                       r  ge/ram/ram/ram_reg_0_7_2_2/SP/CLK
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X64Y93         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.228    14.922    ge/ram/ram/ram_reg_0_7_2_2/SP
  -------------------------------------------------------------------
                         required time                         14.922    
                         arrival time                          -7.607    
  -------------------------------------------------------------------
                         slack                                  7.315    

Slack (MET) :             7.334ns  (required time - arrival time)
  Source:                 ge/M_state_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ge/ram/ram/ram_reg_0_7_3_3/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.358ns  (logic 0.779ns (33.041%)  route 1.579ns (66.959%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.625     5.209    ge/clk_IBUF_BUFG
    SLICE_X64Y91         FDRE                                         r  ge/M_state_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.478     5.687 r  ge/M_state_q_reg/Q
                         net (fo=16, routed)          1.048     6.735    ge/ram/ram/M_state_q
    SLICE_X65Y93         LUT6 (Prop_lut6_I5_O)        0.301     7.036 r  ge/ram/ram/io_led_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.531     7.567    ge/ram/ram/ram_reg_0_7_3_3/D
    SLICE_X64Y93         RAMS32                                       r  ge/ram/ram/ram_reg_0_7_3_3/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.509    14.913    ge/ram/ram/ram_reg_0_7_3_3/WCLK
    SLICE_X64Y93         RAMS32                                       r  ge/ram/ram/ram_reg_0_7_3_3/SP/CLK
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X64Y93         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.249    14.901    ge/ram/ram/ram_reg_0_7_3_3/SP
  -------------------------------------------------------------------
                         required time                         14.901    
                         arrival time                          -7.567    
  -------------------------------------------------------------------
                         slack                                  7.334    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 ge/M_current_value_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ge/M_current_value_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.246ns (73.456%)  route 0.089ns (26.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.592     1.536    ge/clk_IBUF_BUFG
    SLICE_X64Y91         FDRE                                         r  ge/M_current_value_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.148     1.684 r  ge/M_current_value_q_reg[1]/Q
                         net (fo=3, routed)           0.089     1.773    ge/M_current_value_q_reg[1]
    SLICE_X64Y91         LUT6 (Prop_lut6_I4_O)        0.098     1.871 r  ge/M_current_value_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.871    ge/M_current_value_q[2]_i_1_n_0
    SLICE_X64Y91         FDRE                                         r  ge/M_current_value_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.862     2.052    ge/clk_IBUF_BUFG
    SLICE_X64Y91         FDRE                                         r  ge/M_current_value_q_reg[2]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X64Y91         FDRE (Hold_fdre_C_D)         0.121     1.657    ge/M_current_value_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.592     1.536    reset_cond/CLK
    SLICE_X62Y90         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDSE (Prop_fdse_C_Q)         0.141     1.677 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.172     1.849    reset_cond/M_stage_d[2]
    SLICE_X62Y90         FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.862     2.052    reset_cond/CLK
    SLICE_X62Y90         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X62Y90         FDSE (Hold_fdse_C_D)         0.070     1.606    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.623%)  route 0.182ns (56.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.592     1.536    reset_cond/CLK
    SLICE_X62Y90         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDSE (Prop_fdse_C_Q)         0.141     1.677 r  reset_cond/M_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.182     1.859    reset_cond/M_stage_d[3]
    SLICE_X62Y90         FDSE                                         r  reset_cond/M_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.862     2.052    reset_cond/CLK
    SLICE_X62Y90         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X62Y90         FDSE (Hold_fdse_C_D)         0.072     1.608    reset_cond/M_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 ge/ram/ram/read_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ge/ram/ram/ram_reg_0_7_6_6/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.588%)  route 0.174ns (45.412%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.592     1.536    ge/ram/ram/clk_IBUF_BUFG
    SLICE_X64Y92         FDRE                                         r  ge/ram/ram/read_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  ge/ram/ram/read_data_reg[6]/Q
                         net (fo=1, routed)           0.052     1.752    ge/ram/ram/read_data[6]
    SLICE_X65Y92         LUT6 (Prop_lut6_I0_O)        0.045     1.797 r  ge/ram/ram/io_led_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           0.122     1.919    ge/ram/ram/ram_reg_0_7_6_6/D
    SLICE_X64Y92         RAMS32                                       r  ge/ram/ram/ram_reg_0_7_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.862     2.052    ge/ram/ram/ram_reg_0_7_6_6/WCLK
    SLICE_X64Y92         RAMS32                                       r  ge/ram/ram/ram_reg_0_7_6_6/SP/CLK
                         clock pessimism             -0.517     1.536    
    SLICE_X64Y92         RAMS32 (Hold_rams32_CLK_I)
                                                      0.124     1.660    ge/ram/ram/ram_reg_0_7_6_6/SP
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 ge/ram/ram/read_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ge/ram/ram/ram_reg_0_7_2_2/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.421%)  route 0.175ns (45.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.593     1.537    ge/ram/ram/clk_IBUF_BUFG
    SLICE_X64Y93         FDRE                                         r  ge/ram/ram/read_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  ge/ram/ram/read_data_reg[2]/Q
                         net (fo=2, routed)           0.063     1.764    ge/ram/ram/read_data[2]
    SLICE_X65Y93         LUT6 (Prop_lut6_I5_O)        0.045     1.809 r  ge/ram/ram/ram_reg_0_7_2_2_i_1/O
                         net (fo=1, routed)           0.112     1.921    ge/ram/ram/ram_reg_0_7_2_2/D
    SLICE_X64Y93         RAMS32                                       r  ge/ram/ram/ram_reg_0_7_2_2/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.863     2.053    ge/ram/ram/ram_reg_0_7_2_2/WCLK
    SLICE_X64Y93         RAMS32                                       r  ge/ram/ram/ram_reg_0_7_2_2/SP/CLK
                         clock pessimism             -0.517     1.537    
    SLICE_X64Y93         RAMS32 (Hold_rams32_CLK_I)
                                                      0.124     1.661    ge/ram/ram/ram_reg_0_7_2_2/SP
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ge/ram/ram/ram_reg_0_7_3_3/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ge/ram/ram/read_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.593     1.537    ge/ram/ram/ram_reg_0_7_3_3/WCLK
    SLICE_X64Y93         RAMS32                                       r  ge/ram/ram/ram_reg_0_7_3_3/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         RAMS32 (Prop_rams32_CLK_O)
                                                      0.386     1.923 r  ge/ram/ram/ram_reg_0_7_3_3/SP/O
                         net (fo=1, routed)           0.000     1.923    ge/ram/ram/read_data0[3]
    SLICE_X64Y93         FDRE                                         r  ge/ram/ram/read_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.863     2.053    ge/ram/ram/clk_IBUF_BUFG
    SLICE_X64Y93         FDRE                                         r  ge/ram/ram/read_data_reg[3]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X64Y93         FDRE (Hold_fdre_C_D)         0.121     1.658    ge/ram/ram/read_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ge/ram/ram/ram_reg_0_7_6_6/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ge/ram/ram/read_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.388ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.592     1.536    ge/ram/ram/ram_reg_0_7_6_6/WCLK
    SLICE_X64Y92         RAMS32                                       r  ge/ram/ram/ram_reg_0_7_6_6/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         RAMS32 (Prop_rams32_CLK_O)
                                                      0.388     1.924 r  ge/ram/ram/ram_reg_0_7_6_6/SP/O
                         net (fo=1, routed)           0.000     1.924    ge/ram/ram/read_data0[6]
    SLICE_X64Y92         FDRE                                         r  ge/ram/ram/read_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.862     2.052    ge/ram/ram/clk_IBUF_BUFG
    SLICE_X64Y92         FDRE                                         r  ge/ram/ram/read_data_reg[6]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X64Y92         FDRE (Hold_fdre_C_D)         0.121     1.657    ge/ram/ram/read_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ge/ram/ram/ram_reg_0_7_2_2/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ge/ram/ram/read_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.388ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.593     1.537    ge/ram/ram/ram_reg_0_7_2_2/WCLK
    SLICE_X64Y93         RAMS32                                       r  ge/ram/ram/ram_reg_0_7_2_2/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         RAMS32 (Prop_rams32_CLK_O)
                                                      0.388     1.925 r  ge/ram/ram/ram_reg_0_7_2_2/SP/O
                         net (fo=1, routed)           0.000     1.925    ge/ram/ram/read_data0[2]
    SLICE_X64Y93         FDRE                                         r  ge/ram/ram/read_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.863     2.053    ge/ram/ram/clk_IBUF_BUFG
    SLICE_X64Y93         FDRE                                         r  ge/ram/ram/read_data_reg[2]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X64Y93         FDRE (Hold_fdre_C_D)         0.121     1.658    ge/ram/ram/read_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 ge/ram/ram/ram_reg_0_7_4_4/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ge/ram/ram/read_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.393ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.592     1.536    ge/ram/ram/ram_reg_0_7_4_4/WCLK
    SLICE_X64Y92         RAMS32                                       r  ge/ram/ram/ram_reg_0_7_4_4/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         RAMS32 (Prop_rams32_CLK_O)
                                                      0.393     1.929 r  ge/ram/ram/ram_reg_0_7_4_4/SP/O
                         net (fo=1, routed)           0.000     1.929    ge/ram/ram/read_data0[4]
    SLICE_X64Y92         FDRE                                         r  ge/ram/ram/read_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.862     2.052    ge/ram/ram/clk_IBUF_BUFG
    SLICE_X64Y92         FDRE                                         r  ge/ram/ram/read_data_reg[4]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X64Y92         FDRE (Hold_fdre_C_D)         0.121     1.657    ge/ram/ram/read_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 ge/ram/ram/ram_reg_0_7_0_0/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ge/ram/ram/read_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.393ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.593     1.537    ge/ram/ram/ram_reg_0_7_0_0/WCLK
    SLICE_X64Y93         RAMS32                                       r  ge/ram/ram/ram_reg_0_7_0_0/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         RAMS32 (Prop_rams32_CLK_O)
                                                      0.393     1.930 r  ge/ram/ram/ram_reg_0_7_0_0/SP/O
                         net (fo=1, routed)           0.000     1.930    ge/ram/ram/read_data0[0]
    SLICE_X64Y93         FDRE                                         r  ge/ram/ram/read_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.863     2.053    ge/ram/ram/clk_IBUF_BUFG
    SLICE_X64Y93         FDRE                                         r  ge/ram/ram/read_data_reg[0]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X64Y93         FDRE (Hold_fdre_C_D)         0.121     1.658    ge/ram/ram/read_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.272    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X65Y91   ge/M_button_d_q_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X65Y85   ge/M_button_d_q_reg[2]_lopt_replica/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y85   ge/M_button_d_q_reg[2]_lopt_replica_2/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y85   ge/M_button_d_q_reg[2]_lopt_replica_3/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y85   ge/M_button_d_q_reg[2]_lopt_replica_4/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y85   ge/M_button_d_q_reg[2]_lopt_replica_5/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y91   ge/M_current_value_q_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y91   ge/M_current_value_q_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y91   ge/M_current_value_q_reg[2]/C
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y93   ge/ram/ram/ram_reg_0_7_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y93   ge/ram/ram/ram_reg_0_7_1_1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y93   ge/ram/ram/ram_reg_0_7_2_2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y93   ge/ram/ram/ram_reg_0_7_3_3/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y92   ge/ram/ram/ram_reg_0_7_4_4/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y92   ge/ram/ram/ram_reg_0_7_5_5/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y92   ge/ram/ram/ram_reg_0_7_6_6/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y93   ge/ram/ram/ram_reg_0_7_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y93   ge/ram/ram/ram_reg_0_7_1_1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y93   ge/ram/ram/ram_reg_0_7_2_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y93   ge/ram/ram/ram_reg_0_7_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y93   ge/ram/ram/ram_reg_0_7_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y93   ge/ram/ram/ram_reg_0_7_2_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y93   ge/ram/ram/ram_reg_0_7_3_3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y92   ge/ram/ram/ram_reg_0_7_4_4/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y92   ge/ram/ram/ram_reg_0_7_5_5/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y92   ge/ram/ram/ram_reg_0_7_6_6/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y92   ge/ram/ram/ram_reg_0_7_4_4/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y92   ge/ram/ram/ram_reg_0_7_5_5/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y92   ge/ram/ram/ram_reg_0_7_6_6/SP/CLK



