# Synopsys Constraint Checker(syntax only), version mapact, Build 1346R, built Oct 10 2014
# Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

# Written on Tue Jan 12 17:11:43 2016


##### DESIGN INFO #######################################################

Top View:                "led_blink"
Constraint File(s):      "C:\Users\rpokeefe\led_blink\component\work\led_blink_MSS\mss_tshell_syn.sdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
**************

Start                                  Requested     Requested     Clock        Clock              
Clock                                  Frequency     Period        Type         Group              
---------------------------------------------------------------------------------------------------
FAB_CLK                                100.0 MHz     10.000        declared     clk_group_0        
FCLK                                   100.0 MHz     10.000        declared     clk_group_0        
clk_div_25M|count11_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_0
===================================================================================================
