`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Dec  7 2020 22:18:50 KST (Dec  7 2020 13:18:50 UTC)

module st_feature_addr_gen_Equal_16Ux12S_1U_1(in2, in1, out1);
  input [15:0] in2;
  input [11:0] in1;
  output out1;
  wire [15:0] in2;
  wire [11:0] in1;
  wire out1;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_15, n_16;
  wire n_17, n_19, n_20, n_21, n_23, n_24, n_25, n_26;
  wire n_27, n_29, n_30, n_31, n_32, n_33, n_34, n_35;
  wire n_36, n_37, n_38, n_40, n_41, n_42, n_43, n_45;
  wire n_46, n_47, n_48, n_49, n_50, n_51, n_52, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_100;
  wire n_101;
  NOR3BX1 g192(.AN (n_68), .B (n_57), .C (n_70), .Y (out1));
  NAND2X1 g193(.A (n_60), .B (n_69), .Y (n_70));
  NOR3X1 g194(.A (n_101), .B (n_61), .C (n_66), .Y (n_69));
  NOR2XL g195(.A (n_38), .B (n_67), .Y (n_68));
  NAND2X1 g197(.A (n_65), .B (n_64), .Y (n_67));
  NAND2X1 g196(.A (n_62), .B (n_63), .Y (n_66));
  NOR2X1 g202(.A (n_51), .B (n_55), .Y (n_65));
  NOR2X1 g198(.A (n_50), .B (n_100), .Y (n_64));
  NOR2X2 g199(.A (n_59), .B (n_52), .Y (n_63));
  NOR2X2 g200(.A (n_49), .B (n_48), .Y (n_62));
  NAND2X1 g201(.A (n_58), .B (n_56), .Y (n_61));
  AND2XL g203(.A (n_46), .B (n_47), .Y (n_60));
  NOR2X1 g212(.A (n_21), .B (n_37), .Y (n_59));
  NAND2X1 g213(.A (n_26), .B (n_31), .Y (n_58));
  NAND2X1 g204(.A (n_41), .B (n_32), .Y (n_57));
  NAND2X1 g215(.A (n_24), .B (n_36), .Y (n_56));
  NOR2X1 g216(.A (n_45), .B (n_23), .Y (n_55));
  NOR2X1 g206(.A (n_20), .B (n_34), .Y (n_52));
  NOR2X1 g207(.A (n_30), .B (n_33), .Y (n_51));
  NOR2X1 g208(.A (n_42), .B (n_27), .Y (n_50));
  NOR2X2 g209(.A (n_25), .B (n_40), .Y (n_49));
  NOR2X1 g210(.A (n_29), .B (n_35), .Y (n_48));
  MXI2XL g205(.A (in1[10]), .B (n_17), .S0 (in2[10]), .Y (n_47));
  MXI2XL g218(.A (in1[11]), .B (n_43), .S0 (in2[11]), .Y (n_46));
  NOR2X1 g240(.A (n_15), .B (n_19), .Y (n_45));
  NOR2X1 g235(.A (n_0), .B (n_11), .Y (n_42));
  XNOR2X1 g214(.A (in2[9]), .B (in1[9]), .Y (n_41));
  NOR2X4 g237(.A (n_4), .B (n_8), .Y (n_40));
  NAND2BX1 g231(.AN (in2[15]), .B (n_43), .Y (n_38));
  NOR2X4 g230(.A (n_43), .B (n_12), .Y (n_37));
  NAND2X1 g222(.A (n_3), .B (n_10), .Y (n_36));
  NOR2X2 g223(.A (n_9), .B (n_7), .Y (n_35));
  NOR2X2 g225(.A (n_16), .B (n_5), .Y (n_34));
  NOR2X1 g228(.A (n_13), .B (n_2), .Y (n_33));
  XNOR2X1 g211(.A (in2[8]), .B (in1[8]), .Y (n_32));
  NAND2X1 g242(.A (n_1), .B (n_6), .Y (n_31));
  NOR2X1 g236(.A (in2[2]), .B (in1[2]), .Y (n_30));
  NOR2X1 g233(.A (in2[5]), .B (in1[5]), .Y (n_29));
  NOR2X1 g239(.A (in2[0]), .B (in1[0]), .Y (n_27));
  NAND2X1 g241(.A (in2[4]), .B (in1[4]), .Y (n_26));
  NOR2X2 g220(.A (in2[6]), .B (in1[6]), .Y (n_25));
  NAND2X1 g221(.A (in2[3]), .B (in1[3]), .Y (n_24));
  NOR2X1 g224(.A (in2[1]), .B (in1[1]), .Y (n_23));
  NOR2X2 g227(.A (in2[14]), .B (in1[11]), .Y (n_21));
  NOR2X1 g229(.A (in2[7]), .B (in1[7]), .Y (n_20));
  INVX1 g258(.A (in1[1]), .Y (n_19));
  INVX1 g255(.A (in1[10]), .Y (n_17));
  CLKINVX3 g244(.A (in2[7]), .Y (n_16));
  INVX1 g250(.A (in2[1]), .Y (n_15));
  INVX1 g243(.A (in2[2]), .Y (n_13));
  CLKINVX3 g254(.A (in2[14]), .Y (n_12));
  INVX1 g256(.A (in1[0]), .Y (n_11));
  INVX1 g261(.A (in1[3]), .Y (n_10));
  CLKINVX16 g259(.A (in2[5]), .Y (n_9));
  CLKINVX4 g260(.A (in1[6]), .Y (n_8));
  CLKINVX2 g251(.A (in1[5]), .Y (n_7));
  INVX1 g262(.A (in1[4]), .Y (n_6));
  CLKINVX2 g248(.A (in1[7]), .Y (n_5));
  CLKINVX12 g245(.A (in2[6]), .Y (n_4));
  INVX1 g253(.A (in2[3]), .Y (n_3));
  INVX1 g246(.A (in1[2]), .Y (n_2));
  INVX1 g252(.A (in2[4]), .Y (n_1));
  INVX1 g247(.A (in2[0]), .Y (n_0));
  CLKINVX12 g263(.A (in1[11]), .Y (n_43));
  MX2XL g2(.A (in1[11]), .B (n_43), .S0 (in2[13]), .Y (n_100));
  MX2XL g264(.A (in1[11]), .B (n_43), .S0 (in2[12]), .Y (n_101));
endmodule


