{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 18 10:48:33 2023 " "Info: Processing started: Mon Dec 18 10:48:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Design1 -c Design1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Design1 -c Design1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_50 " "Info: Assuming node \"CLK_50\" is an undefined clock" {  } { { "i_o_manager_vga.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/ausx folder/ESDC-project/Restored/i_o_manager_vga.vhd" 36 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "VGA_visualisation:b2v_inst1\|clk_div_two:inst9\|clk_int " "Info: Detected ripple clock \"VGA_visualisation:b2v_inst1\|clk_div_two:inst9\|clk_int\" as buffer" {  } { { "clk_div_two.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/ausx folder/ESDC-project/Restored/clk_div_two.vhd" 27 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_visualisation:b2v_inst1\|clk_div_two:inst9\|clk_int" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK_50 register VGA_visualisation:b2v_inst1\|square:inst8\|st_square.s06a register VGA_visualisation:b2v_inst1\|square:inst8\|x_t\[3\] 200.32 MHz 4.992 ns Internal " "Info: Clock \"CLK_50\" has Internal fmax of 200.32 MHz between source register \"VGA_visualisation:b2v_inst1\|square:inst8\|st_square.s06a\" and destination register \"VGA_visualisation:b2v_inst1\|square:inst8\|x_t\[3\]\" (period= 4.992 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.773 ns + Longest register register " "Info: + Longest register to register delay is 4.773 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_visualisation:b2v_inst1\|square:inst8\|st_square.s06a 1 REG LCFF_X34_Y31_N15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y31_N15; Fanout = 3; REG Node = 'VGA_visualisation:b2v_inst1\|square:inst8\|st_square.s06a'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_visualisation:b2v_inst1|square:inst8|st_square.s06a } "NODE_NAME" } } { "square.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/ausx folder/ESDC-project/Restored/square.vhd" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.593 ns) + CELL(0.150 ns) 1.743 ns VGA_visualisation:b2v_inst1\|square:inst8\|Selector202~2 2 COMB LCCOMB_X33_Y32_N6 2 " "Info: 2: + IC(1.593 ns) + CELL(0.150 ns) = 1.743 ns; Loc. = LCCOMB_X33_Y32_N6; Fanout = 2; COMB Node = 'VGA_visualisation:b2v_inst1\|square:inst8\|Selector202~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.743 ns" { VGA_visualisation:b2v_inst1|square:inst8|st_square.s06a VGA_visualisation:b2v_inst1|square:inst8|Selector202~2 } "NODE_NAME" } } { "square.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/ausx folder/ESDC-project/Restored/square.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.271 ns) 3.011 ns VGA_visualisation:b2v_inst1\|square:inst8\|Selector202~6 3 COMB LCCOMB_X32_Y33_N16 1 " "Info: 3: + IC(0.997 ns) + CELL(0.271 ns) = 3.011 ns; Loc. = LCCOMB_X32_Y33_N16; Fanout = 1; COMB Node = 'VGA_visualisation:b2v_inst1\|square:inst8\|Selector202~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { VGA_visualisation:b2v_inst1|square:inst8|Selector202~2 VGA_visualisation:b2v_inst1|square:inst8|Selector202~6 } "NODE_NAME" } } { "square.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/ausx folder/ESDC-project/Restored/square.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.245 ns) 3.511 ns VGA_visualisation:b2v_inst1\|square:inst8\|Selector202~7 4 COMB LCCOMB_X32_Y33_N2 1 " "Info: 4: + IC(0.255 ns) + CELL(0.245 ns) = 3.511 ns; Loc. = LCCOMB_X32_Y33_N2; Fanout = 1; COMB Node = 'VGA_visualisation:b2v_inst1\|square:inst8\|Selector202~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.500 ns" { VGA_visualisation:b2v_inst1|square:inst8|Selector202~6 VGA_visualisation:b2v_inst1|square:inst8|Selector202~7 } "NODE_NAME" } } { "square.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/ausx folder/ESDC-project/Restored/square.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.149 ns) 4.689 ns VGA_visualisation:b2v_inst1\|square:inst8\|Selector202~8 5 COMB LCCOMB_X33_Y30_N6 1 " "Info: 5: + IC(1.029 ns) + CELL(0.149 ns) = 4.689 ns; Loc. = LCCOMB_X33_Y30_N6; Fanout = 1; COMB Node = 'VGA_visualisation:b2v_inst1\|square:inst8\|Selector202~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.178 ns" { VGA_visualisation:b2v_inst1|square:inst8|Selector202~7 VGA_visualisation:b2v_inst1|square:inst8|Selector202~8 } "NODE_NAME" } } { "square.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/ausx folder/ESDC-project/Restored/square.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.773 ns VGA_visualisation:b2v_inst1\|square:inst8\|x_t\[3\] 6 REG LCFF_X33_Y30_N7 2 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 4.773 ns; Loc. = LCFF_X33_Y30_N7; Fanout = 2; REG Node = 'VGA_visualisation:b2v_inst1\|square:inst8\|x_t\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { VGA_visualisation:b2v_inst1|square:inst8|Selector202~8 VGA_visualisation:b2v_inst1|square:inst8|x_t[3] } "NODE_NAME" } } { "square.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/ausx folder/ESDC-project/Restored/square.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.899 ns ( 18.84 % ) " "Info: Total cell delay = 0.899 ns ( 18.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.874 ns ( 81.16 % ) " "Info: Total interconnect delay = 3.874 ns ( 81.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.773 ns" { VGA_visualisation:b2v_inst1|square:inst8|st_square.s06a VGA_visualisation:b2v_inst1|square:inst8|Selector202~2 VGA_visualisation:b2v_inst1|square:inst8|Selector202~6 VGA_visualisation:b2v_inst1|square:inst8|Selector202~7 VGA_visualisation:b2v_inst1|square:inst8|Selector202~8 VGA_visualisation:b2v_inst1|square:inst8|x_t[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.773 ns" { VGA_visualisation:b2v_inst1|square:inst8|st_square.s06a {} VGA_visualisation:b2v_inst1|square:inst8|Selector202~2 {} VGA_visualisation:b2v_inst1|square:inst8|Selector202~6 {} VGA_visualisation:b2v_inst1|square:inst8|Selector202~7 {} VGA_visualisation:b2v_inst1|square:inst8|Selector202~8 {} VGA_visualisation:b2v_inst1|square:inst8|x_t[3] {} } { 0.000ns 1.593ns 0.997ns 0.255ns 1.029ns 0.000ns } { 0.000ns 0.150ns 0.271ns 0.245ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.005 ns - Smallest " "Info: - Smallest clock skew is -0.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50 destination 2.625 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_50\" to destination register is 2.625 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLK_50 1 CLK PIN_C13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 2; CLK Node = 'CLK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50 } "NODE_NAME" } } { "i_o_manager_vga.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/ausx folder/ESDC-project/Restored/i_o_manager_vga.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.097 ns CLK_50~clkctrl 2 COMB CLKCTRL_G11 653 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.097 ns; Loc. = CLKCTRL_G11; Fanout = 653; COMB Node = 'CLK_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK_50 CLK_50~clkctrl } "NODE_NAME" } } { "i_o_manager_vga.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/ausx folder/ESDC-project/Restored/i_o_manager_vga.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.537 ns) 2.625 ns VGA_visualisation:b2v_inst1\|square:inst8\|x_t\[3\] 3 REG LCFF_X33_Y30_N7 2 " "Info: 3: + IC(0.991 ns) + CELL(0.537 ns) = 2.625 ns; Loc. = LCFF_X33_Y30_N7; Fanout = 2; REG Node = 'VGA_visualisation:b2v_inst1\|square:inst8\|x_t\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { CLK_50~clkctrl VGA_visualisation:b2v_inst1|square:inst8|x_t[3] } "NODE_NAME" } } { "square.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/ausx folder/ESDC-project/Restored/square.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.75 % ) " "Info: Total cell delay = 1.516 ns ( 57.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.109 ns ( 42.25 % ) " "Info: Total interconnect delay = 1.109 ns ( 42.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.625 ns" { CLK_50 CLK_50~clkctrl VGA_visualisation:b2v_inst1|square:inst8|x_t[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.625 ns" { CLK_50 {} CLK_50~combout {} CLK_50~clkctrl {} VGA_visualisation:b2v_inst1|square:inst8|x_t[3] {} } { 0.000ns 0.000ns 0.118ns 0.991ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50 source 2.630 ns - Longest register " "Info: - Longest clock path from clock \"CLK_50\" to source register is 2.630 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLK_50 1 CLK PIN_C13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 2; CLK Node = 'CLK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50 } "NODE_NAME" } } { "i_o_manager_vga.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/ausx folder/ESDC-project/Restored/i_o_manager_vga.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.097 ns CLK_50~clkctrl 2 COMB CLKCTRL_G11 653 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.097 ns; Loc. = CLKCTRL_G11; Fanout = 653; COMB Node = 'CLK_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK_50 CLK_50~clkctrl } "NODE_NAME" } } { "i_o_manager_vga.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/ausx folder/ESDC-project/Restored/i_o_manager_vga.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.537 ns) 2.630 ns VGA_visualisation:b2v_inst1\|square:inst8\|st_square.s06a 3 REG LCFF_X34_Y31_N15 3 " "Info: 3: + IC(0.996 ns) + CELL(0.537 ns) = 2.630 ns; Loc. = LCFF_X34_Y31_N15; Fanout = 3; REG Node = 'VGA_visualisation:b2v_inst1\|square:inst8\|st_square.s06a'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { CLK_50~clkctrl VGA_visualisation:b2v_inst1|square:inst8|st_square.s06a } "NODE_NAME" } } { "square.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/ausx folder/ESDC-project/Restored/square.vhd" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.64 % ) " "Info: Total cell delay = 1.516 ns ( 57.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.114 ns ( 42.36 % ) " "Info: Total interconnect delay = 1.114 ns ( 42.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.630 ns" { CLK_50 CLK_50~clkctrl VGA_visualisation:b2v_inst1|square:inst8|st_square.s06a } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.630 ns" { CLK_50 {} CLK_50~combout {} CLK_50~clkctrl {} VGA_visualisation:b2v_inst1|square:inst8|st_square.s06a {} } { 0.000ns 0.000ns 0.118ns 0.996ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.625 ns" { CLK_50 CLK_50~clkctrl VGA_visualisation:b2v_inst1|square:inst8|x_t[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.625 ns" { CLK_50 {} CLK_50~combout {} CLK_50~clkctrl {} VGA_visualisation:b2v_inst1|square:inst8|x_t[3] {} } { 0.000ns 0.000ns 0.118ns 0.991ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.630 ns" { CLK_50 CLK_50~clkctrl VGA_visualisation:b2v_inst1|square:inst8|st_square.s06a } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.630 ns" { CLK_50 {} CLK_50~combout {} CLK_50~clkctrl {} VGA_visualisation:b2v_inst1|square:inst8|st_square.s06a {} } { 0.000ns 0.000ns 0.118ns 0.996ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "square.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/ausx folder/ESDC-project/Restored/square.vhd" 102 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "square.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/ausx folder/ESDC-project/Restored/square.vhd" 117 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.773 ns" { VGA_visualisation:b2v_inst1|square:inst8|st_square.s06a VGA_visualisation:b2v_inst1|square:inst8|Selector202~2 VGA_visualisation:b2v_inst1|square:inst8|Selector202~6 VGA_visualisation:b2v_inst1|square:inst8|Selector202~7 VGA_visualisation:b2v_inst1|square:inst8|Selector202~8 VGA_visualisation:b2v_inst1|square:inst8|x_t[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.773 ns" { VGA_visualisation:b2v_inst1|square:inst8|st_square.s06a {} VGA_visualisation:b2v_inst1|square:inst8|Selector202~2 {} VGA_visualisation:b2v_inst1|square:inst8|Selector202~6 {} VGA_visualisation:b2v_inst1|square:inst8|Selector202~7 {} VGA_visualisation:b2v_inst1|square:inst8|Selector202~8 {} VGA_visualisation:b2v_inst1|square:inst8|x_t[3] {} } { 0.000ns 1.593ns 0.997ns 0.255ns 1.029ns 0.000ns } { 0.000ns 0.150ns 0.271ns 0.245ns 0.149ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.625 ns" { CLK_50 CLK_50~clkctrl VGA_visualisation:b2v_inst1|square:inst8|x_t[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.625 ns" { CLK_50 {} CLK_50~combout {} CLK_50~clkctrl {} VGA_visualisation:b2v_inst1|square:inst8|x_t[3] {} } { 0.000ns 0.000ns 0.118ns 0.991ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.630 ns" { CLK_50 CLK_50~clkctrl VGA_visualisation:b2v_inst1|square:inst8|st_square.s06a } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.630 ns" { CLK_50 {} CLK_50~combout {} CLK_50~clkctrl {} VGA_visualisation:b2v_inst1|square:inst8|st_square.s06a {} } { 0.000ns 0.000ns 0.118ns 0.996ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "VGA_visualisation:b2v_inst1\|square:inst8\|sel_x\[0\] sel CLK_50 6.658 ns register " "Info: tsu for register \"VGA_visualisation:b2v_inst1\|square:inst8\|sel_x\[0\]\" (data pin = \"sel\", clock pin = \"CLK_50\") is 6.658 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.329 ns + Longest pin register " "Info: + Longest pin to register delay is 9.329 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.882 ns) 0.882 ns sel 1 PIN PIN_C25 5 " "Info: 1: + IC(0.000 ns) + CELL(0.882 ns) = 0.882 ns; Loc. = PIN_C25; Fanout = 5; PIN Node = 'sel'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel } "NODE_NAME" } } { "i_o_manager_vga.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/ausx folder/ESDC-project/Restored/i_o_manager_vga.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.583 ns) + CELL(0.437 ns) 6.902 ns VGA_visualisation:b2v_inst1\|square:inst8\|internal_sel~0 2 COMB LCCOMB_X30_Y32_N24 1 " "Info: 2: + IC(5.583 ns) + CELL(0.437 ns) = 6.902 ns; Loc. = LCCOMB_X30_Y32_N24; Fanout = 1; COMB Node = 'VGA_visualisation:b2v_inst1\|square:inst8\|internal_sel~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.020 ns" { sel VGA_visualisation:b2v_inst1|square:inst8|internal_sel~0 } "NODE_NAME" } } { "square.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/ausx folder/ESDC-project/Restored/square.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.438 ns) 7.609 ns VGA_visualisation:b2v_inst1\|square:inst8\|internal_sel~1 3 COMB LCCOMB_X30_Y32_N10 2 " "Info: 3: + IC(0.269 ns) + CELL(0.438 ns) = 7.609 ns; Loc. = LCCOMB_X30_Y32_N10; Fanout = 2; COMB Node = 'VGA_visualisation:b2v_inst1\|square:inst8\|internal_sel~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.707 ns" { VGA_visualisation:b2v_inst1|square:inst8|internal_sel~0 VGA_visualisation:b2v_inst1|square:inst8|internal_sel~1 } "NODE_NAME" } } { "square.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/ausx folder/ESDC-project/Restored/square.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 8.009 ns VGA_visualisation:b2v_inst1\|square:inst8\|sel_y\[6\]~0 4 COMB LCCOMB_X30_Y32_N12 15 " "Info: 4: + IC(0.250 ns) + CELL(0.150 ns) = 8.009 ns; Loc. = LCCOMB_X30_Y32_N12; Fanout = 15; COMB Node = 'VGA_visualisation:b2v_inst1\|square:inst8\|sel_y\[6\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { VGA_visualisation:b2v_inst1|square:inst8|internal_sel~1 VGA_visualisation:b2v_inst1|square:inst8|sel_y[6]~0 } "NODE_NAME" } } { "square.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/ausx folder/ESDC-project/Restored/square.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.660 ns) 9.329 ns VGA_visualisation:b2v_inst1\|square:inst8\|sel_x\[0\] 5 REG LCFF_X34_Y32_N15 1 " "Info: 5: + IC(0.660 ns) + CELL(0.660 ns) = 9.329 ns; Loc. = LCFF_X34_Y32_N15; Fanout = 1; REG Node = 'VGA_visualisation:b2v_inst1\|square:inst8\|sel_x\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.320 ns" { VGA_visualisation:b2v_inst1|square:inst8|sel_y[6]~0 VGA_visualisation:b2v_inst1|square:inst8|sel_x[0] } "NODE_NAME" } } { "square.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/ausx folder/ESDC-project/Restored/square.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.567 ns ( 27.52 % ) " "Info: Total cell delay = 2.567 ns ( 27.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.762 ns ( 72.48 % ) " "Info: Total interconnect delay = 6.762 ns ( 72.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.329 ns" { sel VGA_visualisation:b2v_inst1|square:inst8|internal_sel~0 VGA_visualisation:b2v_inst1|square:inst8|internal_sel~1 VGA_visualisation:b2v_inst1|square:inst8|sel_y[6]~0 VGA_visualisation:b2v_inst1|square:inst8|sel_x[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.329 ns" { sel {} sel~combout {} VGA_visualisation:b2v_inst1|square:inst8|internal_sel~0 {} VGA_visualisation:b2v_inst1|square:inst8|internal_sel~1 {} VGA_visualisation:b2v_inst1|square:inst8|sel_y[6]~0 {} VGA_visualisation:b2v_inst1|square:inst8|sel_x[0] {} } { 0.000ns 0.000ns 5.583ns 0.269ns 0.250ns 0.660ns } { 0.000ns 0.882ns 0.437ns 0.438ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "square.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/ausx folder/ESDC-project/Restored/square.vhd" 117 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50 destination 2.635 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_50\" to destination register is 2.635 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLK_50 1 CLK PIN_C13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 2; CLK Node = 'CLK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50 } "NODE_NAME" } } { "i_o_manager_vga.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/ausx folder/ESDC-project/Restored/i_o_manager_vga.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.097 ns CLK_50~clkctrl 2 COMB CLKCTRL_G11 653 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.097 ns; Loc. = CLKCTRL_G11; Fanout = 653; COMB Node = 'CLK_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK_50 CLK_50~clkctrl } "NODE_NAME" } } { "i_o_manager_vga.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/ausx folder/ESDC-project/Restored/i_o_manager_vga.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.537 ns) 2.635 ns VGA_visualisation:b2v_inst1\|square:inst8\|sel_x\[0\] 3 REG LCFF_X34_Y32_N15 1 " "Info: 3: + IC(1.001 ns) + CELL(0.537 ns) = 2.635 ns; Loc. = LCFF_X34_Y32_N15; Fanout = 1; REG Node = 'VGA_visualisation:b2v_inst1\|square:inst8\|sel_x\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { CLK_50~clkctrl VGA_visualisation:b2v_inst1|square:inst8|sel_x[0] } "NODE_NAME" } } { "square.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/ausx folder/ESDC-project/Restored/square.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.53 % ) " "Info: Total cell delay = 1.516 ns ( 57.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.119 ns ( 42.47 % ) " "Info: Total interconnect delay = 1.119 ns ( 42.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.635 ns" { CLK_50 CLK_50~clkctrl VGA_visualisation:b2v_inst1|square:inst8|sel_x[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.635 ns" { CLK_50 {} CLK_50~combout {} CLK_50~clkctrl {} VGA_visualisation:b2v_inst1|square:inst8|sel_x[0] {} } { 0.000ns 0.000ns 0.118ns 1.001ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.329 ns" { sel VGA_visualisation:b2v_inst1|square:inst8|internal_sel~0 VGA_visualisation:b2v_inst1|square:inst8|internal_sel~1 VGA_visualisation:b2v_inst1|square:inst8|sel_y[6]~0 VGA_visualisation:b2v_inst1|square:inst8|sel_x[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.329 ns" { sel {} sel~combout {} VGA_visualisation:b2v_inst1|square:inst8|internal_sel~0 {} VGA_visualisation:b2v_inst1|square:inst8|internal_sel~1 {} VGA_visualisation:b2v_inst1|square:inst8|sel_y[6]~0 {} VGA_visualisation:b2v_inst1|square:inst8|sel_x[0] {} } { 0.000ns 0.000ns 5.583ns 0.269ns 0.250ns 0.660ns } { 0.000ns 0.882ns 0.437ns 0.438ns 0.150ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.635 ns" { CLK_50 CLK_50~clkctrl VGA_visualisation:b2v_inst1|square:inst8|sel_x[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.635 ns" { CLK_50 {} CLK_50~combout {} CLK_50~clkctrl {} VGA_visualisation:b2v_inst1|square:inst8|sel_x[0] {} } { 0.000ns 0.000ns 0.118ns 1.001ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK_50 Vga_Sync VGA_visualisation:b2v_inst1\|VGA_SYNC:inst2\|video_on_v 13.448 ns register " "Info: tco from clock \"CLK_50\" to destination pin \"Vga_Sync\" through register \"VGA_visualisation:b2v_inst1\|VGA_SYNC:inst2\|video_on_v\" is 13.448 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50 source 6.247 ns + Longest register " "Info: + Longest clock path from clock \"CLK_50\" to source register is 6.247 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLK_50 1 CLK PIN_C13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 2; CLK Node = 'CLK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50 } "NODE_NAME" } } { "i_o_manager_vga.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/ausx folder/ESDC-project/Restored/i_o_manager_vga.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.331 ns) + CELL(0.787 ns) 3.097 ns VGA_visualisation:b2v_inst1\|clk_div_two:inst9\|clk_int 2 REG LCFF_X30_Y18_N11 2 " "Info: 2: + IC(1.331 ns) + CELL(0.787 ns) = 3.097 ns; Loc. = LCFF_X30_Y18_N11; Fanout = 2; REG Node = 'VGA_visualisation:b2v_inst1\|clk_div_two:inst9\|clk_int'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.118 ns" { CLK_50 VGA_visualisation:b2v_inst1|clk_div_two:inst9|clk_int } "NODE_NAME" } } { "clk_div_two.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/ausx folder/ESDC-project/Restored/clk_div_two.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.575 ns) + CELL(0.000 ns) 4.672 ns VGA_visualisation:b2v_inst1\|clk_video:inst3\|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component\|wire_clkctrl1_outclk 3 COMB CLKCTRL_G0 393 " "Info: 3: + IC(1.575 ns) + CELL(0.000 ns) = 4.672 ns; Loc. = CLKCTRL_G0; Fanout = 393; COMB Node = 'VGA_visualisation:b2v_inst1\|clk_video:inst3\|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component\|wire_clkctrl1_outclk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { VGA_visualisation:b2v_inst1|clk_div_two:inst9|clk_int VGA_visualisation:b2v_inst1|clk_video:inst3|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk } "NODE_NAME" } } { "clk_video.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/ausx folder/ESDC-project/Restored/clk_video.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.537 ns) 6.247 ns VGA_visualisation:b2v_inst1\|VGA_SYNC:inst2\|video_on_v 4 REG LCFF_X23_Y19_N25 1 " "Info: 4: + IC(1.038 ns) + CELL(0.537 ns) = 6.247 ns; Loc. = LCFF_X23_Y19_N25; Fanout = 1; REG Node = 'VGA_visualisation:b2v_inst1\|VGA_SYNC:inst2\|video_on_v'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { VGA_visualisation:b2v_inst1|clk_video:inst3|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk VGA_visualisation:b2v_inst1|VGA_SYNC:inst2|video_on_v } "NODE_NAME" } } { "VGA_SYNC.VHD" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/ausx folder/ESDC-project/Restored/VGA_SYNC.VHD" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.303 ns ( 36.87 % ) " "Info: Total cell delay = 2.303 ns ( 36.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.944 ns ( 63.13 % ) " "Info: Total interconnect delay = 3.944 ns ( 63.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.247 ns" { CLK_50 VGA_visualisation:b2v_inst1|clk_div_two:inst9|clk_int VGA_visualisation:b2v_inst1|clk_video:inst3|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk VGA_visualisation:b2v_inst1|VGA_SYNC:inst2|video_on_v } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.247 ns" { CLK_50 {} CLK_50~combout {} VGA_visualisation:b2v_inst1|clk_div_two:inst9|clk_int {} VGA_visualisation:b2v_inst1|clk_video:inst3|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk {} VGA_visualisation:b2v_inst1|VGA_SYNC:inst2|video_on_v {} } { 0.000ns 0.000ns 1.331ns 1.575ns 1.038ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "VGA_SYNC.VHD" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/ausx folder/ESDC-project/Restored/VGA_SYNC.VHD" 41 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.951 ns + Longest register pin " "Info: + Longest register to pin delay is 6.951 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_visualisation:b2v_inst1\|VGA_SYNC:inst2\|video_on_v 1 REG LCFF_X23_Y19_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y19_N25; Fanout = 1; REG Node = 'VGA_visualisation:b2v_inst1\|VGA_SYNC:inst2\|video_on_v'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_visualisation:b2v_inst1|VGA_SYNC:inst2|video_on_v } "NODE_NAME" } } { "VGA_SYNC.VHD" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/ausx folder/ESDC-project/Restored/VGA_SYNC.VHD" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.271 ns) 1.016 ns VGA_visualisation:b2v_inst1\|VGA_SYNC:inst2\|vga_sync 2 COMB LCCOMB_X27_Y19_N28 4 " "Info: 2: + IC(0.745 ns) + CELL(0.271 ns) = 1.016 ns; Loc. = LCCOMB_X27_Y19_N28; Fanout = 4; COMB Node = 'VGA_visualisation:b2v_inst1\|VGA_SYNC:inst2\|vga_sync'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.016 ns" { VGA_visualisation:b2v_inst1|VGA_SYNC:inst2|video_on_v VGA_visualisation:b2v_inst1|VGA_SYNC:inst2|vga_sync } "NODE_NAME" } } { "VGA_SYNC.VHD" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/ausx folder/ESDC-project/Restored/VGA_SYNC.VHD" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.127 ns) + CELL(2.808 ns) 6.951 ns Vga_Sync 3 PIN PIN_B7 0 " "Info: 3: + IC(3.127 ns) + CELL(2.808 ns) = 6.951 ns; Loc. = PIN_B7; Fanout = 0; PIN Node = 'Vga_Sync'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.935 ns" { VGA_visualisation:b2v_inst1|VGA_SYNC:inst2|vga_sync Vga_Sync } "NODE_NAME" } } { "i_o_manager_vga.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/ausx folder/ESDC-project/Restored/i_o_manager_vga.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.079 ns ( 44.30 % ) " "Info: Total cell delay = 3.079 ns ( 44.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.872 ns ( 55.70 % ) " "Info: Total interconnect delay = 3.872 ns ( 55.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.951 ns" { VGA_visualisation:b2v_inst1|VGA_SYNC:inst2|video_on_v VGA_visualisation:b2v_inst1|VGA_SYNC:inst2|vga_sync Vga_Sync } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.951 ns" { VGA_visualisation:b2v_inst1|VGA_SYNC:inst2|video_on_v {} VGA_visualisation:b2v_inst1|VGA_SYNC:inst2|vga_sync {} Vga_Sync {} } { 0.000ns 0.745ns 3.127ns } { 0.000ns 0.271ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.247 ns" { CLK_50 VGA_visualisation:b2v_inst1|clk_div_two:inst9|clk_int VGA_visualisation:b2v_inst1|clk_video:inst3|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk VGA_visualisation:b2v_inst1|VGA_SYNC:inst2|video_on_v } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.247 ns" { CLK_50 {} CLK_50~combout {} VGA_visualisation:b2v_inst1|clk_div_two:inst9|clk_int {} VGA_visualisation:b2v_inst1|clk_video:inst3|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk {} VGA_visualisation:b2v_inst1|VGA_SYNC:inst2|video_on_v {} } { 0.000ns 0.000ns 1.331ns 1.575ns 1.038ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.951 ns" { VGA_visualisation:b2v_inst1|VGA_SYNC:inst2|video_on_v VGA_visualisation:b2v_inst1|VGA_SYNC:inst2|vga_sync Vga_Sync } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.951 ns" { VGA_visualisation:b2v_inst1|VGA_SYNC:inst2|video_on_v {} VGA_visualisation:b2v_inst1|VGA_SYNC:inst2|vga_sync {} Vga_Sync {} } { 0.000ns 0.745ns 3.127ns } { 0.000ns 0.271ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "key_code\[2\] H0\[1\] 12.200 ns Longest " "Info: Longest tpd from source pin \"key_code\[2\]\" to destination pin \"H0\[1\]\" is 12.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.872 ns) 0.872 ns key_code\[2\] 1 PIN PIN_F1 7 " "Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_F1; Fanout = 7; PIN Node = 'key_code\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_code[2] } "NODE_NAME" } } { "i_o_manager_vga.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/ausx folder/ESDC-project/Restored/i_o_manager_vga.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.060 ns) + CELL(0.275 ns) 7.207 ns hex_disps:b2v_inst\|BCD7seg:display0\|HEX\[1\]~1 2 COMB LCCOMB_X53_Y28_N26 1 " "Info: 2: + IC(6.060 ns) + CELL(0.275 ns) = 7.207 ns; Loc. = LCCOMB_X53_Y28_N26; Fanout = 1; COMB Node = 'hex_disps:b2v_inst\|BCD7seg:display0\|HEX\[1\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.335 ns" { key_code[2] hex_disps:b2v_inst|BCD7seg:display0|HEX[1]~1 } "NODE_NAME" } } { "bcd7seg.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/ausx folder/ESDC-project/Restored/bcd7seg.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.205 ns) + CELL(2.788 ns) 12.200 ns H0\[1\] 3 PIN PIN_AA18 0 " "Info: 3: + IC(2.205 ns) + CELL(2.788 ns) = 12.200 ns; Loc. = PIN_AA18; Fanout = 0; PIN Node = 'H0\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.993 ns" { hex_disps:b2v_inst|BCD7seg:display0|HEX[1]~1 H0[1] } "NODE_NAME" } } { "i_o_manager_vga.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/ausx folder/ESDC-project/Restored/i_o_manager_vga.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.935 ns ( 32.25 % ) " "Info: Total cell delay = 3.935 ns ( 32.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.265 ns ( 67.75 % ) " "Info: Total interconnect delay = 8.265 ns ( 67.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.200 ns" { key_code[2] hex_disps:b2v_inst|BCD7seg:display0|HEX[1]~1 H0[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.200 ns" { key_code[2] {} key_code[2]~combout {} hex_disps:b2v_inst|BCD7seg:display0|HEX[1]~1 {} H0[1] {} } { 0.000ns 0.000ns 6.060ns 2.205ns } { 0.000ns 0.872ns 0.275ns 2.788ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "VGA_visualisation:b2v_inst1\|square:inst8\|t_y\[3\] CURSy\[3\] CLK_50 0.795 ns register " "Info: th for register \"VGA_visualisation:b2v_inst1\|square:inst8\|t_y\[3\]\" (data pin = \"CURSy\[3\]\", clock pin = \"CLK_50\") is 0.795 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50 destination 2.663 ns + Longest register " "Info: + Longest clock path from clock \"CLK_50\" to destination register is 2.663 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLK_50 1 CLK PIN_C13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 2; CLK Node = 'CLK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50 } "NODE_NAME" } } { "i_o_manager_vga.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/ausx folder/ESDC-project/Restored/i_o_manager_vga.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.097 ns CLK_50~clkctrl 2 COMB CLKCTRL_G11 653 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.097 ns; Loc. = CLKCTRL_G11; Fanout = 653; COMB Node = 'CLK_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK_50 CLK_50~clkctrl } "NODE_NAME" } } { "i_o_manager_vga.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/ausx folder/ESDC-project/Restored/i_o_manager_vga.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 2.663 ns VGA_visualisation:b2v_inst1\|square:inst8\|t_y\[3\] 3 REG LCFF_X28_Y32_N13 2 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.663 ns; Loc. = LCFF_X28_Y32_N13; Fanout = 2; REG Node = 'VGA_visualisation:b2v_inst1\|square:inst8\|t_y\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { CLK_50~clkctrl VGA_visualisation:b2v_inst1|square:inst8|t_y[3] } "NODE_NAME" } } { "square.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/ausx folder/ESDC-project/Restored/square.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 56.93 % ) " "Info: Total cell delay = 1.516 ns ( 56.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 43.07 % ) " "Info: Total interconnect delay = 1.147 ns ( 43.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { CLK_50 CLK_50~clkctrl VGA_visualisation:b2v_inst1|square:inst8|t_y[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { CLK_50 {} CLK_50~combout {} CLK_50~clkctrl {} VGA_visualisation:b2v_inst1|square:inst8|t_y[3] {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "square.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/ausx folder/ESDC-project/Restored/square.vhd" 117 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.134 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.134 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CURSy\[3\] 1 PIN PIN_A13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_A13; Fanout = 1; PIN Node = 'CURSy\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CURSy[3] } "NODE_NAME" } } { "i_o_manager_vga.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/ausx folder/ESDC-project/Restored/i_o_manager_vga.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.150 ns) 2.050 ns VGA_visualisation:b2v_inst1\|square:inst8\|t_y\[3\]~3 2 COMB LCCOMB_X28_Y32_N12 1 " "Info: 2: + IC(0.901 ns) + CELL(0.150 ns) = 2.050 ns; Loc. = LCCOMB_X28_Y32_N12; Fanout = 1; COMB Node = 'VGA_visualisation:b2v_inst1\|square:inst8\|t_y\[3\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.051 ns" { CURSy[3] VGA_visualisation:b2v_inst1|square:inst8|t_y[3]~3 } "NODE_NAME" } } { "square.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/ausx folder/ESDC-project/Restored/square.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.134 ns VGA_visualisation:b2v_inst1\|square:inst8\|t_y\[3\] 3 REG LCFF_X28_Y32_N13 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.134 ns; Loc. = LCFF_X28_Y32_N13; Fanout = 2; REG Node = 'VGA_visualisation:b2v_inst1\|square:inst8\|t_y\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { VGA_visualisation:b2v_inst1|square:inst8|t_y[3]~3 VGA_visualisation:b2v_inst1|square:inst8|t_y[3] } "NODE_NAME" } } { "square.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/ausx folder/ESDC-project/Restored/square.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.233 ns ( 57.78 % ) " "Info: Total cell delay = 1.233 ns ( 57.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.901 ns ( 42.22 % ) " "Info: Total interconnect delay = 0.901 ns ( 42.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.134 ns" { CURSy[3] VGA_visualisation:b2v_inst1|square:inst8|t_y[3]~3 VGA_visualisation:b2v_inst1|square:inst8|t_y[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.134 ns" { CURSy[3] {} CURSy[3]~combout {} VGA_visualisation:b2v_inst1|square:inst8|t_y[3]~3 {} VGA_visualisation:b2v_inst1|square:inst8|t_y[3] {} } { 0.000ns 0.000ns 0.901ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { CLK_50 CLK_50~clkctrl VGA_visualisation:b2v_inst1|square:inst8|t_y[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { CLK_50 {} CLK_50~combout {} CLK_50~clkctrl {} VGA_visualisation:b2v_inst1|square:inst8|t_y[3] {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.134 ns" { CURSy[3] VGA_visualisation:b2v_inst1|square:inst8|t_y[3]~3 VGA_visualisation:b2v_inst1|square:inst8|t_y[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.134 ns" { CURSy[3] {} CURSy[3]~combout {} VGA_visualisation:b2v_inst1|square:inst8|t_y[3]~3 {} VGA_visualisation:b2v_inst1|square:inst8|t_y[3] {} } { 0.000ns 0.000ns 0.901ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 18 10:48:33 2023 " "Info: Processing ended: Mon Dec 18 10:48:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
