vhdl xil_defaultlib  \
"../../../../TESTBENCHES_ALL.gen/sources_1/ip/fir_compiler_0/sim/fir_compiler_0.vhd" \

nosort
