// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "09/09/2024 10:05:05"

// 
// Device: Altera EP2C5F256C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module TOS (
	out_b,
	load,
	write_en,
	clock,
	out_en,
	\input );
output 	[31:0] out_b;
input 	load;
input 	write_en;
input 	clock;
input 	out_en;
input 	[31:0] \input ;

// Design Ports Information
// out_b[31]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_b[30]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_b[29]	=>  Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_b[28]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_b[27]	=>  Location: PIN_L14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_b[26]	=>  Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_b[25]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_b[24]	=>  Location: PIN_L11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_b[23]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_b[22]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_b[21]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_b[20]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_b[19]	=>  Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_b[18]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_b[17]	=>  Location: PIN_K11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_b[16]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_b[15]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_b[14]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_b[13]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_b[12]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_b[11]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_b[10]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_b[9]	=>  Location: PIN_L15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_b[8]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_b[7]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_b[6]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_b[5]	=>  Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_b[4]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_b[3]	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_b[2]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_b[1]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_b[0]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_en	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input[31]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// load	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input[30]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input[29]	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input[28]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input[27]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input[26]	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input[25]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input[24]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input[23]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input[22]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input[21]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input[20]	=>  Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input[19]	=>  Location: PIN_M11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input[18]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input[17]	=>  Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input[16]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input[15]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input[14]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input[13]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input[12]	=>  Location: PIN_N16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input[11]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input[10]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input[9]	=>  Location: PIN_M14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input[8]	=>  Location: PIN_M15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input[7]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input[6]	=>  Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input[5]	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input[4]	=>  Location: PIN_N11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input[3]	=>  Location: PIN_P16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input[2]	=>  Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input[1]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input[0]	=>  Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// write_en	=>  Location: PIN_L16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clock	=>  Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \write_en~combout ;
wire \clock~combout ;
wire \inst|inst9~combout ;
wire \inst|inst9~clkctrl_outclk ;
wire \inst|inst84|inst~feeder_combout ;
wire \load~combout ;
wire \load~clkctrl_outclk ;
wire \inst|inst84|inst~regout ;
wire \out_en~combout ;
wire \inst|inst84|inst1~regout ;
wire \inst|inst84|inst2~regout ;
wire \inst|inst84|inst3678~feeder_combout ;
wire \inst|inst84|inst3678~regout ;
wire \inst|inst4|inst~feeder_combout ;
wire \inst|inst4|inst~regout ;
wire \inst|inst4|inst1~feeder_combout ;
wire \inst|inst4|inst1~regout ;
wire \inst|inst4|inst2~feeder_combout ;
wire \inst|inst4|inst2~regout ;
wire \inst|inst4|inst3678~feeder_combout ;
wire \inst|inst4|inst3678~regout ;
wire \inst|inst7|inst~feeder_combout ;
wire \inst|inst7|inst~regout ;
wire \inst|inst7|inst1~feeder_combout ;
wire \inst|inst7|inst1~regout ;
wire \inst|inst7|inst2~regout ;
wire \inst|inst7|inst3678~regout ;
wire \inst|inst3|inst~feeder_combout ;
wire \inst|inst3|inst~regout ;
wire \inst|inst3|inst1~feeder_combout ;
wire \inst|inst3|inst1~regout ;
wire \inst|inst3|inst2~feeder_combout ;
wire \inst|inst3|inst2~regout ;
wire \inst|inst3|inst3678~feeder_combout ;
wire \inst|inst3|inst3678~regout ;
wire \inst|inst6|inst~feeder_combout ;
wire \inst|inst6|inst~regout ;
wire \inst|inst6|inst1~feeder_combout ;
wire \inst|inst6|inst1~regout ;
wire \inst|inst6|inst2~feeder_combout ;
wire \inst|inst6|inst2~regout ;
wire \inst|inst6|inst3678~feeder_combout ;
wire \inst|inst6|inst3678~regout ;
wire \inst|inst2|inst~regout ;
wire \inst|inst2|inst1~regout ;
wire \inst|inst2|inst2~feeder_combout ;
wire \inst|inst2|inst2~regout ;
wire \inst|inst2|inst3678~feeder_combout ;
wire \inst|inst2|inst3678~regout ;
wire \inst|inst5|inst~feeder_combout ;
wire \inst|inst5|inst~regout ;
wire \inst|inst5|inst1~regout ;
wire \inst|inst5|inst2~feeder_combout ;
wire \inst|inst5|inst2~regout ;
wire \inst|inst5|inst3678~feeder_combout ;
wire \inst|inst5|inst3678~regout ;
wire \inst|inst1|inst~regout ;
wire \inst|inst1|inst1~feeder_combout ;
wire \inst|inst1|inst1~regout ;
wire \inst|inst1|inst2~feeder_combout ;
wire \inst|inst1|inst2~regout ;
wire \inst|inst1|inst3678~feeder_combout ;
wire \inst|inst1|inst3678~regout ;
wire [31:0] \input~combout ;


// Location: PIN_L16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \write_en~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\write_en~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(write_en));
// synopsys translate_off
defparam \write_en~I .input_async_reset = "none";
defparam \write_en~I .input_power_up = "low";
defparam \write_en~I .input_register_mode = "none";
defparam \write_en~I .input_sync_reset = "none";
defparam \write_en~I .oe_async_reset = "none";
defparam \write_en~I .oe_power_up = "low";
defparam \write_en~I .oe_register_mode = "none";
defparam \write_en~I .oe_sync_reset = "none";
defparam \write_en~I .operation_mode = "input";
defparam \write_en~I .output_async_reset = "none";
defparam \write_en~I .output_power_up = "low";
defparam \write_en~I .output_register_mode = "none";
defparam \write_en~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clock~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clock~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clock));
// synopsys translate_off
defparam \clock~I .input_async_reset = "none";
defparam \clock~I .input_power_up = "low";
defparam \clock~I .input_register_mode = "none";
defparam \clock~I .input_sync_reset = "none";
defparam \clock~I .oe_async_reset = "none";
defparam \clock~I .oe_power_up = "low";
defparam \clock~I .oe_register_mode = "none";
defparam \clock~I .oe_sync_reset = "none";
defparam \clock~I .operation_mode = "input";
defparam \clock~I .output_async_reset = "none";
defparam \clock~I .output_power_up = "low";
defparam \clock~I .output_register_mode = "none";
defparam \clock~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N6
cycloneii_lcell_comb \inst|inst9 (
// Equation(s):
// \inst|inst9~combout  = LCELL((\write_en~combout  & \clock~combout ))

	.dataa(vcc),
	.datab(vcc),
	.datac(\write_en~combout ),
	.datad(\clock~combout ),
	.cin(gnd),
	.combout(\inst|inst9~combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst9 .lut_mask = 16'hF000;
defparam \inst|inst9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneii_clkctrl \inst|inst9~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\inst|inst9~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|inst9~clkctrl_outclk ));
// synopsys translate_off
defparam \inst|inst9~clkctrl .clock_type = "global clock";
defparam \inst|inst9~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\input [31]));
// synopsys translate_off
defparam \input[31]~I .input_async_reset = "none";
defparam \input[31]~I .input_power_up = "low";
defparam \input[31]~I .input_register_mode = "none";
defparam \input[31]~I .input_sync_reset = "none";
defparam \input[31]~I .oe_async_reset = "none";
defparam \input[31]~I .oe_power_up = "low";
defparam \input[31]~I .oe_register_mode = "none";
defparam \input[31]~I .oe_sync_reset = "none";
defparam \input[31]~I .operation_mode = "input";
defparam \input[31]~I .output_async_reset = "none";
defparam \input[31]~I .output_power_up = "low";
defparam \input[31]~I .output_register_mode = "none";
defparam \input[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y2_N24
cycloneii_lcell_comb \inst|inst84|inst~feeder (
// Equation(s):
// \inst|inst84|inst~feeder_combout  = \input~combout [31]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [31]),
	.cin(gnd),
	.combout(\inst|inst84|inst~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst84|inst~feeder .lut_mask = 16'hFF00;
defparam \inst|inst84|inst~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \load~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\load~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(load));
// synopsys translate_off
defparam \load~I .input_async_reset = "none";
defparam \load~I .input_power_up = "low";
defparam \load~I .input_register_mode = "none";
defparam \load~I .input_sync_reset = "none";
defparam \load~I .oe_async_reset = "none";
defparam \load~I .oe_power_up = "low";
defparam \load~I .oe_register_mode = "none";
defparam \load~I .oe_sync_reset = "none";
defparam \load~I .operation_mode = "input";
defparam \load~I .output_async_reset = "none";
defparam \load~I .output_power_up = "low";
defparam \load~I .output_register_mode = "none";
defparam \load~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \load~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\load~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\load~clkctrl_outclk ));
// synopsys translate_off
defparam \load~clkctrl .clock_type = "global clock";
defparam \load~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X1_Y2_N25
cycloneii_lcell_ff \inst|inst84|inst (
	.clk(\inst|inst9~clkctrl_outclk ),
	.datain(\inst|inst84|inst~feeder_combout ),
	.sdata(gnd),
	.aclr(\load~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst84|inst~regout ));

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \out_en~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\out_en~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_en));
// synopsys translate_off
defparam \out_en~I .input_async_reset = "none";
defparam \out_en~I .input_power_up = "low";
defparam \out_en~I .input_register_mode = "none";
defparam \out_en~I .input_sync_reset = "none";
defparam \out_en~I .oe_async_reset = "none";
defparam \out_en~I .oe_power_up = "low";
defparam \out_en~I .oe_register_mode = "none";
defparam \out_en~I .oe_sync_reset = "none";
defparam \out_en~I .operation_mode = "input";
defparam \out_en~I .output_async_reset = "none";
defparam \out_en~I .output_power_up = "low";
defparam \out_en~I .output_register_mode = "none";
defparam \out_en~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\input [30]));
// synopsys translate_off
defparam \input[30]~I .input_async_reset = "none";
defparam \input[30]~I .input_power_up = "low";
defparam \input[30]~I .input_register_mode = "none";
defparam \input[30]~I .input_sync_reset = "none";
defparam \input[30]~I .oe_async_reset = "none";
defparam \input[30]~I .oe_power_up = "low";
defparam \input[30]~I .oe_register_mode = "none";
defparam \input[30]~I .oe_sync_reset = "none";
defparam \input[30]~I .operation_mode = "input";
defparam \input[30]~I .output_async_reset = "none";
defparam \input[30]~I .output_power_up = "low";
defparam \input[30]~I .output_register_mode = "none";
defparam \input[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X24_Y9_N1
cycloneii_lcell_ff \inst|inst84|inst1 (
	.clk(\inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [30]),
	.aclr(\load~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst84|inst1~regout ));

// Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\input [29]));
// synopsys translate_off
defparam \input[29]~I .input_async_reset = "none";
defparam \input[29]~I .input_power_up = "low";
defparam \input[29]~I .input_register_mode = "none";
defparam \input[29]~I .input_sync_reset = "none";
defparam \input[29]~I .oe_async_reset = "none";
defparam \input[29]~I .oe_power_up = "low";
defparam \input[29]~I .oe_register_mode = "none";
defparam \input[29]~I .oe_sync_reset = "none";
defparam \input[29]~I .operation_mode = "input";
defparam \input[29]~I .output_async_reset = "none";
defparam \input[29]~I .output_power_up = "low";
defparam \input[29]~I .output_register_mode = "none";
defparam \input[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X17_Y3_N17
cycloneii_lcell_ff \inst|inst84|inst2 (
	.clk(\inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [29]),
	.aclr(\load~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst84|inst2~regout ));

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\input [28]));
// synopsys translate_off
defparam \input[28]~I .input_async_reset = "none";
defparam \input[28]~I .input_power_up = "low";
defparam \input[28]~I .input_register_mode = "none";
defparam \input[28]~I .input_sync_reset = "none";
defparam \input[28]~I .oe_async_reset = "none";
defparam \input[28]~I .oe_power_up = "low";
defparam \input[28]~I .oe_register_mode = "none";
defparam \input[28]~I .oe_sync_reset = "none";
defparam \input[28]~I .operation_mode = "input";
defparam \input[28]~I .output_async_reset = "none";
defparam \input[28]~I .output_power_up = "low";
defparam \input[28]~I .output_register_mode = "none";
defparam \input[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N16
cycloneii_lcell_comb \inst|inst84|inst3678~feeder (
// Equation(s):
// \inst|inst84|inst3678~feeder_combout  = \input~combout [28]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [28]),
	.cin(gnd),
	.combout(\inst|inst84|inst3678~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst84|inst3678~feeder .lut_mask = 16'hFF00;
defparam \inst|inst84|inst3678~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y5_N17
cycloneii_lcell_ff \inst|inst84|inst3678 (
	.clk(\inst|inst9~clkctrl_outclk ),
	.datain(\inst|inst84|inst3678~feeder_combout ),
	.sdata(gnd),
	.aclr(\load~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst84|inst3678~regout ));

// Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\input [27]));
// synopsys translate_off
defparam \input[27]~I .input_async_reset = "none";
defparam \input[27]~I .input_power_up = "low";
defparam \input[27]~I .input_register_mode = "none";
defparam \input[27]~I .input_sync_reset = "none";
defparam \input[27]~I .oe_async_reset = "none";
defparam \input[27]~I .oe_power_up = "low";
defparam \input[27]~I .oe_register_mode = "none";
defparam \input[27]~I .oe_sync_reset = "none";
defparam \input[27]~I .operation_mode = "input";
defparam \input[27]~I .output_async_reset = "none";
defparam \input[27]~I .output_power_up = "low";
defparam \input[27]~I .output_register_mode = "none";
defparam \input[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y1_N0
cycloneii_lcell_comb \inst|inst4|inst~feeder (
// Equation(s):
// \inst|inst4|inst~feeder_combout  = \input~combout [27]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [27]),
	.cin(gnd),
	.combout(\inst|inst4|inst~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|inst~feeder .lut_mask = 16'hFF00;
defparam \inst|inst4|inst~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y1_N1
cycloneii_lcell_ff \inst|inst4|inst (
	.clk(\inst|inst9~clkctrl_outclk ),
	.datain(\inst|inst4|inst~feeder_combout ),
	.sdata(gnd),
	.aclr(\load~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|inst~regout ));

// Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\input [26]));
// synopsys translate_off
defparam \input[26]~I .input_async_reset = "none";
defparam \input[26]~I .input_power_up = "low";
defparam \input[26]~I .input_register_mode = "none";
defparam \input[26]~I .input_sync_reset = "none";
defparam \input[26]~I .oe_async_reset = "none";
defparam \input[26]~I .oe_power_up = "low";
defparam \input[26]~I .oe_register_mode = "none";
defparam \input[26]~I .oe_sync_reset = "none";
defparam \input[26]~I .operation_mode = "input";
defparam \input[26]~I .output_async_reset = "none";
defparam \input[26]~I .output_power_up = "low";
defparam \input[26]~I .output_register_mode = "none";
defparam \input[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X18_Y1_N16
cycloneii_lcell_comb \inst|inst4|inst1~feeder (
// Equation(s):
// \inst|inst4|inst1~feeder_combout  = \input~combout [26]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [26]),
	.cin(gnd),
	.combout(\inst|inst4|inst1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|inst1~feeder .lut_mask = 16'hFF00;
defparam \inst|inst4|inst1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y1_N17
cycloneii_lcell_ff \inst|inst4|inst1 (
	.clk(\inst|inst9~clkctrl_outclk ),
	.datain(\inst|inst4|inst1~feeder_combout ),
	.sdata(gnd),
	.aclr(\load~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|inst1~regout ));

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\input [25]));
// synopsys translate_off
defparam \input[25]~I .input_async_reset = "none";
defparam \input[25]~I .input_power_up = "low";
defparam \input[25]~I .input_register_mode = "none";
defparam \input[25]~I .input_sync_reset = "none";
defparam \input[25]~I .oe_async_reset = "none";
defparam \input[25]~I .oe_power_up = "low";
defparam \input[25]~I .oe_register_mode = "none";
defparam \input[25]~I .oe_sync_reset = "none";
defparam \input[25]~I .operation_mode = "input";
defparam \input[25]~I .output_async_reset = "none";
defparam \input[25]~I .output_power_up = "low";
defparam \input[25]~I .output_register_mode = "none";
defparam \input[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N0
cycloneii_lcell_comb \inst|inst4|inst2~feeder (
// Equation(s):
// \inst|inst4|inst2~feeder_combout  = \input~combout [25]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [25]),
	.cin(gnd),
	.combout(\inst|inst4|inst2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|inst2~feeder .lut_mask = 16'hFF00;
defparam \inst|inst4|inst2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y13_N1
cycloneii_lcell_ff \inst|inst4|inst2 (
	.clk(\inst|inst9~clkctrl_outclk ),
	.datain(\inst|inst4|inst2~feeder_combout ),
	.sdata(gnd),
	.aclr(\load~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|inst2~regout ));

// Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\input [24]));
// synopsys translate_off
defparam \input[24]~I .input_async_reset = "none";
defparam \input[24]~I .input_power_up = "low";
defparam \input[24]~I .input_register_mode = "none";
defparam \input[24]~I .input_sync_reset = "none";
defparam \input[24]~I .oe_async_reset = "none";
defparam \input[24]~I .oe_power_up = "low";
defparam \input[24]~I .oe_register_mode = "none";
defparam \input[24]~I .oe_sync_reset = "none";
defparam \input[24]~I .operation_mode = "input";
defparam \input[24]~I .output_async_reset = "none";
defparam \input[24]~I .output_power_up = "low";
defparam \input[24]~I .output_register_mode = "none";
defparam \input[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N8
cycloneii_lcell_comb \inst|inst4|inst3678~feeder (
// Equation(s):
// \inst|inst4|inst3678~feeder_combout  = \input~combout [24]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [24]),
	.cin(gnd),
	.combout(\inst|inst4|inst3678~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|inst3678~feeder .lut_mask = 16'hFF00;
defparam \inst|inst4|inst3678~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y8_N9
cycloneii_lcell_ff \inst|inst4|inst3678 (
	.clk(\inst|inst9~clkctrl_outclk ),
	.datain(\inst|inst4|inst3678~feeder_combout ),
	.sdata(gnd),
	.aclr(\load~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|inst3678~regout ));

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\input [23]));
// synopsys translate_off
defparam \input[23]~I .input_async_reset = "none";
defparam \input[23]~I .input_power_up = "low";
defparam \input[23]~I .input_register_mode = "none";
defparam \input[23]~I .input_sync_reset = "none";
defparam \input[23]~I .oe_async_reset = "none";
defparam \input[23]~I .oe_power_up = "low";
defparam \input[23]~I .oe_register_mode = "none";
defparam \input[23]~I .oe_sync_reset = "none";
defparam \input[23]~I .operation_mode = "input";
defparam \input[23]~I .output_async_reset = "none";
defparam \input[23]~I .output_power_up = "low";
defparam \input[23]~I .output_register_mode = "none";
defparam \input[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N0
cycloneii_lcell_comb \inst|inst7|inst~feeder (
// Equation(s):
// \inst|inst7|inst~feeder_combout  = \input~combout [23]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [23]),
	.cin(gnd),
	.combout(\inst|inst7|inst~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst7|inst~feeder .lut_mask = 16'hFF00;
defparam \inst|inst7|inst~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y13_N1
cycloneii_lcell_ff \inst|inst7|inst (
	.clk(\inst|inst9~clkctrl_outclk ),
	.datain(\inst|inst7|inst~feeder_combout ),
	.sdata(gnd),
	.aclr(\load~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst7|inst~regout ));

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\input [22]));
// synopsys translate_off
defparam \input[22]~I .input_async_reset = "none";
defparam \input[22]~I .input_power_up = "low";
defparam \input[22]~I .input_register_mode = "none";
defparam \input[22]~I .input_sync_reset = "none";
defparam \input[22]~I .oe_async_reset = "none";
defparam \input[22]~I .oe_power_up = "low";
defparam \input[22]~I .oe_register_mode = "none";
defparam \input[22]~I .oe_sync_reset = "none";
defparam \input[22]~I .operation_mode = "input";
defparam \input[22]~I .output_async_reset = "none";
defparam \input[22]~I .output_power_up = "low";
defparam \input[22]~I .output_register_mode = "none";
defparam \input[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N0
cycloneii_lcell_comb \inst|inst7|inst1~feeder (
// Equation(s):
// \inst|inst7|inst1~feeder_combout  = \input~combout [22]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [22]),
	.cin(gnd),
	.combout(\inst|inst7|inst1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst7|inst1~feeder .lut_mask = 16'hFF00;
defparam \inst|inst7|inst1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y13_N1
cycloneii_lcell_ff \inst|inst7|inst1 (
	.clk(\inst|inst9~clkctrl_outclk ),
	.datain(\inst|inst7|inst1~feeder_combout ),
	.sdata(gnd),
	.aclr(\load~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst7|inst1~regout ));

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\input [21]));
// synopsys translate_off
defparam \input[21]~I .input_async_reset = "none";
defparam \input[21]~I .input_power_up = "low";
defparam \input[21]~I .input_register_mode = "none";
defparam \input[21]~I .input_sync_reset = "none";
defparam \input[21]~I .oe_async_reset = "none";
defparam \input[21]~I .oe_power_up = "low";
defparam \input[21]~I .oe_register_mode = "none";
defparam \input[21]~I .oe_sync_reset = "none";
defparam \input[21]~I .operation_mode = "input";
defparam \input[21]~I .output_async_reset = "none";
defparam \input[21]~I .output_power_up = "low";
defparam \input[21]~I .output_register_mode = "none";
defparam \input[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X24_Y13_N1
cycloneii_lcell_ff \inst|inst7|inst2 (
	.clk(\inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [21]),
	.aclr(\load~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst7|inst2~regout ));

// Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\input [20]));
// synopsys translate_off
defparam \input[20]~I .input_async_reset = "none";
defparam \input[20]~I .input_power_up = "low";
defparam \input[20]~I .input_register_mode = "none";
defparam \input[20]~I .input_sync_reset = "none";
defparam \input[20]~I .oe_async_reset = "none";
defparam \input[20]~I .oe_power_up = "low";
defparam \input[20]~I .oe_register_mode = "none";
defparam \input[20]~I .oe_sync_reset = "none";
defparam \input[20]~I .operation_mode = "input";
defparam \input[20]~I .output_async_reset = "none";
defparam \input[20]~I .output_power_up = "low";
defparam \input[20]~I .output_register_mode = "none";
defparam \input[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y1_N17
cycloneii_lcell_ff \inst|inst7|inst3678 (
	.clk(\inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [20]),
	.aclr(\load~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst7|inst3678~regout ));

// Location: PIN_M11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\input [19]));
// synopsys translate_off
defparam \input[19]~I .input_async_reset = "none";
defparam \input[19]~I .input_power_up = "low";
defparam \input[19]~I .input_register_mode = "none";
defparam \input[19]~I .input_sync_reset = "none";
defparam \input[19]~I .oe_async_reset = "none";
defparam \input[19]~I .oe_power_up = "low";
defparam \input[19]~I .oe_register_mode = "none";
defparam \input[19]~I .oe_sync_reset = "none";
defparam \input[19]~I .operation_mode = "input";
defparam \input[19]~I .output_async_reset = "none";
defparam \input[19]~I .output_power_up = "low";
defparam \input[19]~I .output_register_mode = "none";
defparam \input[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X26_Y1_N16
cycloneii_lcell_comb \inst|inst3|inst~feeder (
// Equation(s):
// \inst|inst3|inst~feeder_combout  = \input~combout [19]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [19]),
	.cin(gnd),
	.combout(\inst|inst3|inst~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst3|inst~feeder .lut_mask = 16'hFF00;
defparam \inst|inst3|inst~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y1_N17
cycloneii_lcell_ff \inst|inst3|inst (
	.clk(\inst|inst9~clkctrl_outclk ),
	.datain(\inst|inst3|inst~feeder_combout ),
	.sdata(gnd),
	.aclr(\load~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3|inst~regout ));

// Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\input [18]));
// synopsys translate_off
defparam \input[18]~I .input_async_reset = "none";
defparam \input[18]~I .input_power_up = "low";
defparam \input[18]~I .input_register_mode = "none";
defparam \input[18]~I .input_sync_reset = "none";
defparam \input[18]~I .oe_async_reset = "none";
defparam \input[18]~I .oe_power_up = "low";
defparam \input[18]~I .oe_register_mode = "none";
defparam \input[18]~I .oe_sync_reset = "none";
defparam \input[18]~I .operation_mode = "input";
defparam \input[18]~I .output_async_reset = "none";
defparam \input[18]~I .output_power_up = "low";
defparam \input[18]~I .output_register_mode = "none";
defparam \input[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N8
cycloneii_lcell_comb \inst|inst3|inst1~feeder (
// Equation(s):
// \inst|inst3|inst1~feeder_combout  = \input~combout [18]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [18]),
	.cin(gnd),
	.combout(\inst|inst3|inst1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst3|inst1~feeder .lut_mask = 16'hFF00;
defparam \inst|inst3|inst1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y4_N9
cycloneii_lcell_ff \inst|inst3|inst1 (
	.clk(\inst|inst9~clkctrl_outclk ),
	.datain(\inst|inst3|inst1~feeder_combout ),
	.sdata(gnd),
	.aclr(\load~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3|inst1~regout ));

// Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\input [17]));
// synopsys translate_off
defparam \input[17]~I .input_async_reset = "none";
defparam \input[17]~I .input_power_up = "low";
defparam \input[17]~I .input_register_mode = "none";
defparam \input[17]~I .input_sync_reset = "none";
defparam \input[17]~I .oe_async_reset = "none";
defparam \input[17]~I .oe_power_up = "low";
defparam \input[17]~I .oe_register_mode = "none";
defparam \input[17]~I .oe_sync_reset = "none";
defparam \input[17]~I .operation_mode = "input";
defparam \input[17]~I .output_async_reset = "none";
defparam \input[17]~I .output_power_up = "low";
defparam \input[17]~I .output_register_mode = "none";
defparam \input[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X15_Y1_N24
cycloneii_lcell_comb \inst|inst3|inst2~feeder (
// Equation(s):
// \inst|inst3|inst2~feeder_combout  = \input~combout [17]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [17]),
	.cin(gnd),
	.combout(\inst|inst3|inst2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst3|inst2~feeder .lut_mask = 16'hFF00;
defparam \inst|inst3|inst2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y1_N25
cycloneii_lcell_ff \inst|inst3|inst2 (
	.clk(\inst|inst9~clkctrl_outclk ),
	.datain(\inst|inst3|inst2~feeder_combout ),
	.sdata(gnd),
	.aclr(\load~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3|inst2~regout ));

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\input [16]));
// synopsys translate_off
defparam \input[16]~I .input_async_reset = "none";
defparam \input[16]~I .input_power_up = "low";
defparam \input[16]~I .input_register_mode = "none";
defparam \input[16]~I .input_sync_reset = "none";
defparam \input[16]~I .oe_async_reset = "none";
defparam \input[16]~I .oe_power_up = "low";
defparam \input[16]~I .oe_register_mode = "none";
defparam \input[16]~I .oe_sync_reset = "none";
defparam \input[16]~I .operation_mode = "input";
defparam \input[16]~I .output_async_reset = "none";
defparam \input[16]~I .output_power_up = "low";
defparam \input[16]~I .output_register_mode = "none";
defparam \input[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N8
cycloneii_lcell_comb \inst|inst3|inst3678~feeder (
// Equation(s):
// \inst|inst3|inst3678~feeder_combout  = \input~combout [16]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [16]),
	.cin(gnd),
	.combout(\inst|inst3|inst3678~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst3|inst3678~feeder .lut_mask = 16'hFF00;
defparam \inst|inst3|inst3678~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y12_N9
cycloneii_lcell_ff \inst|inst3|inst3678 (
	.clk(\inst|inst9~clkctrl_outclk ),
	.datain(\inst|inst3|inst3678~feeder_combout ),
	.sdata(gnd),
	.aclr(\load~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3|inst3678~regout ));

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\input [15]));
// synopsys translate_off
defparam \input[15]~I .input_async_reset = "none";
defparam \input[15]~I .input_power_up = "low";
defparam \input[15]~I .input_register_mode = "none";
defparam \input[15]~I .input_sync_reset = "none";
defparam \input[15]~I .oe_async_reset = "none";
defparam \input[15]~I .oe_power_up = "low";
defparam \input[15]~I .oe_register_mode = "none";
defparam \input[15]~I .oe_sync_reset = "none";
defparam \input[15]~I .operation_mode = "input";
defparam \input[15]~I .output_async_reset = "none";
defparam \input[15]~I .output_power_up = "low";
defparam \input[15]~I .output_register_mode = "none";
defparam \input[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X5_Y13_N8
cycloneii_lcell_comb \inst|inst6|inst~feeder (
// Equation(s):
// \inst|inst6|inst~feeder_combout  = \input~combout [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [15]),
	.cin(gnd),
	.combout(\inst|inst6|inst~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst6|inst~feeder .lut_mask = 16'hFF00;
defparam \inst|inst6|inst~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y13_N9
cycloneii_lcell_ff \inst|inst6|inst (
	.clk(\inst|inst9~clkctrl_outclk ),
	.datain(\inst|inst6|inst~feeder_combout ),
	.sdata(gnd),
	.aclr(\load~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst6|inst~regout ));

// Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\input [14]));
// synopsys translate_off
defparam \input[14]~I .input_async_reset = "none";
defparam \input[14]~I .input_power_up = "low";
defparam \input[14]~I .input_register_mode = "none";
defparam \input[14]~I .input_sync_reset = "none";
defparam \input[14]~I .oe_async_reset = "none";
defparam \input[14]~I .oe_power_up = "low";
defparam \input[14]~I .oe_register_mode = "none";
defparam \input[14]~I .oe_sync_reset = "none";
defparam \input[14]~I .operation_mode = "input";
defparam \input[14]~I .output_async_reset = "none";
defparam \input[14]~I .output_power_up = "low";
defparam \input[14]~I .output_register_mode = "none";
defparam \input[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X7_Y1_N24
cycloneii_lcell_comb \inst|inst6|inst1~feeder (
// Equation(s):
// \inst|inst6|inst1~feeder_combout  = \input~combout [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [14]),
	.cin(gnd),
	.combout(\inst|inst6|inst1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst6|inst1~feeder .lut_mask = 16'hFF00;
defparam \inst|inst6|inst1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y1_N25
cycloneii_lcell_ff \inst|inst6|inst1 (
	.clk(\inst|inst9~clkctrl_outclk ),
	.datain(\inst|inst6|inst1~feeder_combout ),
	.sdata(gnd),
	.aclr(\load~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst6|inst1~regout ));

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\input [13]));
// synopsys translate_off
defparam \input[13]~I .input_async_reset = "none";
defparam \input[13]~I .input_power_up = "low";
defparam \input[13]~I .input_register_mode = "none";
defparam \input[13]~I .input_sync_reset = "none";
defparam \input[13]~I .oe_async_reset = "none";
defparam \input[13]~I .oe_power_up = "low";
defparam \input[13]~I .oe_register_mode = "none";
defparam \input[13]~I .oe_sync_reset = "none";
defparam \input[13]~I .operation_mode = "input";
defparam \input[13]~I .output_async_reset = "none";
defparam \input[13]~I .output_power_up = "low";
defparam \input[13]~I .output_register_mode = "none";
defparam \input[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y4_N16
cycloneii_lcell_comb \inst|inst6|inst2~feeder (
// Equation(s):
// \inst|inst6|inst2~feeder_combout  = \input~combout [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [13]),
	.cin(gnd),
	.combout(\inst|inst6|inst2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst6|inst2~feeder .lut_mask = 16'hFF00;
defparam \inst|inst6|inst2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y4_N17
cycloneii_lcell_ff \inst|inst6|inst2 (
	.clk(\inst|inst9~clkctrl_outclk ),
	.datain(\inst|inst6|inst2~feeder_combout ),
	.sdata(gnd),
	.aclr(\load~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst6|inst2~regout ));

// Location: PIN_N16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\input [12]));
// synopsys translate_off
defparam \input[12]~I .input_async_reset = "none";
defparam \input[12]~I .input_power_up = "low";
defparam \input[12]~I .input_register_mode = "none";
defparam \input[12]~I .input_sync_reset = "none";
defparam \input[12]~I .oe_async_reset = "none";
defparam \input[12]~I .oe_power_up = "low";
defparam \input[12]~I .oe_register_mode = "none";
defparam \input[12]~I .oe_sync_reset = "none";
defparam \input[12]~I .operation_mode = "input";
defparam \input[12]~I .output_async_reset = "none";
defparam \input[12]~I .output_power_up = "low";
defparam \input[12]~I .output_register_mode = "none";
defparam \input[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N0
cycloneii_lcell_comb \inst|inst6|inst3678~feeder (
// Equation(s):
// \inst|inst6|inst3678~feeder_combout  = \input~combout [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [12]),
	.cin(gnd),
	.combout(\inst|inst6|inst3678~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst6|inst3678~feeder .lut_mask = 16'hFF00;
defparam \inst|inst6|inst3678~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y6_N1
cycloneii_lcell_ff \inst|inst6|inst3678 (
	.clk(\inst|inst9~clkctrl_outclk ),
	.datain(\inst|inst6|inst3678~feeder_combout ),
	.sdata(gnd),
	.aclr(\load~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst6|inst3678~regout ));

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\input [11]));
// synopsys translate_off
defparam \input[11]~I .input_async_reset = "none";
defparam \input[11]~I .input_power_up = "low";
defparam \input[11]~I .input_register_mode = "none";
defparam \input[11]~I .input_sync_reset = "none";
defparam \input[11]~I .oe_async_reset = "none";
defparam \input[11]~I .oe_power_up = "low";
defparam \input[11]~I .oe_register_mode = "none";
defparam \input[11]~I .oe_sync_reset = "none";
defparam \input[11]~I .operation_mode = "input";
defparam \input[11]~I .output_async_reset = "none";
defparam \input[11]~I .output_power_up = "low";
defparam \input[11]~I .output_register_mode = "none";
defparam \input[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X22_Y13_N9
cycloneii_lcell_ff \inst|inst2|inst (
	.clk(\inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [11]),
	.aclr(\load~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2|inst~regout ));

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\input [10]));
// synopsys translate_off
defparam \input[10]~I .input_async_reset = "none";
defparam \input[10]~I .input_power_up = "low";
defparam \input[10]~I .input_register_mode = "none";
defparam \input[10]~I .input_sync_reset = "none";
defparam \input[10]~I .oe_async_reset = "none";
defparam \input[10]~I .oe_power_up = "low";
defparam \input[10]~I .oe_register_mode = "none";
defparam \input[10]~I .oe_sync_reset = "none";
defparam \input[10]~I .operation_mode = "input";
defparam \input[10]~I .output_async_reset = "none";
defparam \input[10]~I .output_power_up = "low";
defparam \input[10]~I .output_register_mode = "none";
defparam \input[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X3_Y2_N25
cycloneii_lcell_ff \inst|inst2|inst1 (
	.clk(\inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [10]),
	.aclr(\load~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2|inst1~regout ));

// Location: PIN_M14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\input [9]));
// synopsys translate_off
defparam \input[9]~I .input_async_reset = "none";
defparam \input[9]~I .input_power_up = "low";
defparam \input[9]~I .input_register_mode = "none";
defparam \input[9]~I .input_sync_reset = "none";
defparam \input[9]~I .oe_async_reset = "none";
defparam \input[9]~I .oe_power_up = "low";
defparam \input[9]~I .oe_register_mode = "none";
defparam \input[9]~I .oe_sync_reset = "none";
defparam \input[9]~I .operation_mode = "input";
defparam \input[9]~I .output_async_reset = "none";
defparam \input[9]~I .output_power_up = "low";
defparam \input[9]~I .output_register_mode = "none";
defparam \input[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N24
cycloneii_lcell_comb \inst|inst2|inst2~feeder (
// Equation(s):
// \inst|inst2|inst2~feeder_combout  = \input~combout [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [9]),
	.cin(gnd),
	.combout(\inst|inst2|inst2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|inst2~feeder .lut_mask = 16'hFF00;
defparam \inst|inst2|inst2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y5_N25
cycloneii_lcell_ff \inst|inst2|inst2 (
	.clk(\inst|inst9~clkctrl_outclk ),
	.datain(\inst|inst2|inst2~feeder_combout ),
	.sdata(gnd),
	.aclr(\load~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2|inst2~regout ));

// Location: PIN_M15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\input [8]));
// synopsys translate_off
defparam \input[8]~I .input_async_reset = "none";
defparam \input[8]~I .input_power_up = "low";
defparam \input[8]~I .input_register_mode = "none";
defparam \input[8]~I .input_sync_reset = "none";
defparam \input[8]~I .oe_async_reset = "none";
defparam \input[8]~I .oe_power_up = "low";
defparam \input[8]~I .oe_register_mode = "none";
defparam \input[8]~I .oe_sync_reset = "none";
defparam \input[8]~I .operation_mode = "input";
defparam \input[8]~I .output_async_reset = "none";
defparam \input[8]~I .output_power_up = "low";
defparam \input[8]~I .output_register_mode = "none";
defparam \input[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N0
cycloneii_lcell_comb \inst|inst2|inst3678~feeder (
// Equation(s):
// \inst|inst2|inst3678~feeder_combout  = \input~combout [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [8]),
	.cin(gnd),
	.combout(\inst|inst2|inst3678~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|inst3678~feeder .lut_mask = 16'hFF00;
defparam \inst|inst2|inst3678~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y9_N1
cycloneii_lcell_ff \inst|inst2|inst3678 (
	.clk(\inst|inst9~clkctrl_outclk ),
	.datain(\inst|inst2|inst3678~feeder_combout ),
	.sdata(gnd),
	.aclr(\load~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2|inst3678~regout ));

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\input [7]));
// synopsys translate_off
defparam \input[7]~I .input_async_reset = "none";
defparam \input[7]~I .input_power_up = "low";
defparam \input[7]~I .input_register_mode = "none";
defparam \input[7]~I .input_sync_reset = "none";
defparam \input[7]~I .oe_async_reset = "none";
defparam \input[7]~I .oe_power_up = "low";
defparam \input[7]~I .oe_register_mode = "none";
defparam \input[7]~I .oe_sync_reset = "none";
defparam \input[7]~I .operation_mode = "input";
defparam \input[7]~I .output_async_reset = "none";
defparam \input[7]~I .output_power_up = "low";
defparam \input[7]~I .output_register_mode = "none";
defparam \input[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N24
cycloneii_lcell_comb \inst|inst5|inst~feeder (
// Equation(s):
// \inst|inst5|inst~feeder_combout  = \input~combout [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [7]),
	.cin(gnd),
	.combout(\inst|inst5|inst~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|inst~feeder .lut_mask = 16'hFF00;
defparam \inst|inst5|inst~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y11_N25
cycloneii_lcell_ff \inst|inst5|inst (
	.clk(\inst|inst9~clkctrl_outclk ),
	.datain(\inst|inst5|inst~feeder_combout ),
	.sdata(gnd),
	.aclr(\load~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|inst~regout ));

// Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\input [6]));
// synopsys translate_off
defparam \input[6]~I .input_async_reset = "none";
defparam \input[6]~I .input_power_up = "low";
defparam \input[6]~I .input_register_mode = "none";
defparam \input[6]~I .input_sync_reset = "none";
defparam \input[6]~I .oe_async_reset = "none";
defparam \input[6]~I .oe_power_up = "low";
defparam \input[6]~I .oe_register_mode = "none";
defparam \input[6]~I .oe_sync_reset = "none";
defparam \input[6]~I .operation_mode = "input";
defparam \input[6]~I .output_async_reset = "none";
defparam \input[6]~I .output_power_up = "low";
defparam \input[6]~I .output_register_mode = "none";
defparam \input[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X5_Y1_N17
cycloneii_lcell_ff \inst|inst5|inst1 (
	.clk(\inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [6]),
	.aclr(\load~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|inst1~regout ));

// Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\input [5]));
// synopsys translate_off
defparam \input[5]~I .input_async_reset = "none";
defparam \input[5]~I .input_power_up = "low";
defparam \input[5]~I .input_register_mode = "none";
defparam \input[5]~I .input_sync_reset = "none";
defparam \input[5]~I .oe_async_reset = "none";
defparam \input[5]~I .oe_power_up = "low";
defparam \input[5]~I .oe_register_mode = "none";
defparam \input[5]~I .oe_sync_reset = "none";
defparam \input[5]~I .operation_mode = "input";
defparam \input[5]~I .output_async_reset = "none";
defparam \input[5]~I .output_power_up = "low";
defparam \input[5]~I .output_register_mode = "none";
defparam \input[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y3_N8
cycloneii_lcell_comb \inst|inst5|inst2~feeder (
// Equation(s):
// \inst|inst5|inst2~feeder_combout  = \input~combout [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [5]),
	.cin(gnd),
	.combout(\inst|inst5|inst2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|inst2~feeder .lut_mask = 16'hFF00;
defparam \inst|inst5|inst2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y3_N9
cycloneii_lcell_ff \inst|inst5|inst2 (
	.clk(\inst|inst9~clkctrl_outclk ),
	.datain(\inst|inst5|inst2~feeder_combout ),
	.sdata(gnd),
	.aclr(\load~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|inst2~regout ));

// Location: PIN_N11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\input [4]));
// synopsys translate_off
defparam \input[4]~I .input_async_reset = "none";
defparam \input[4]~I .input_power_up = "low";
defparam \input[4]~I .input_register_mode = "none";
defparam \input[4]~I .input_sync_reset = "none";
defparam \input[4]~I .oe_async_reset = "none";
defparam \input[4]~I .oe_power_up = "low";
defparam \input[4]~I .oe_register_mode = "none";
defparam \input[4]~I .oe_sync_reset = "none";
defparam \input[4]~I .operation_mode = "input";
defparam \input[4]~I .output_async_reset = "none";
defparam \input[4]~I .output_power_up = "low";
defparam \input[4]~I .output_register_mode = "none";
defparam \input[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y1_N0
cycloneii_lcell_comb \inst|inst5|inst3678~feeder (
// Equation(s):
// \inst|inst5|inst3678~feeder_combout  = \input~combout [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [4]),
	.cin(gnd),
	.combout(\inst|inst5|inst3678~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|inst3678~feeder .lut_mask = 16'hFF00;
defparam \inst|inst5|inst3678~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y1_N1
cycloneii_lcell_ff \inst|inst5|inst3678 (
	.clk(\inst|inst9~clkctrl_outclk ),
	.datain(\inst|inst5|inst3678~feeder_combout ),
	.sdata(gnd),
	.aclr(\load~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|inst3678~regout ));

// Location: PIN_P16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\input [3]));
// synopsys translate_off
defparam \input[3]~I .input_async_reset = "none";
defparam \input[3]~I .input_power_up = "low";
defparam \input[3]~I .input_register_mode = "none";
defparam \input[3]~I .input_sync_reset = "none";
defparam \input[3]~I .oe_async_reset = "none";
defparam \input[3]~I .oe_power_up = "low";
defparam \input[3]~I .oe_register_mode = "none";
defparam \input[3]~I .oe_sync_reset = "none";
defparam \input[3]~I .operation_mode = "input";
defparam \input[3]~I .output_async_reset = "none";
defparam \input[3]~I .output_power_up = "low";
defparam \input[3]~I .output_register_mode = "none";
defparam \input[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X25_Y3_N9
cycloneii_lcell_ff \inst|inst1|inst (
	.clk(\inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [3]),
	.aclr(\load~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst1|inst~regout ));

// Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\input [2]));
// synopsys translate_off
defparam \input[2]~I .input_async_reset = "none";
defparam \input[2]~I .input_power_up = "low";
defparam \input[2]~I .input_register_mode = "none";
defparam \input[2]~I .input_sync_reset = "none";
defparam \input[2]~I .oe_async_reset = "none";
defparam \input[2]~I .oe_power_up = "low";
defparam \input[2]~I .oe_register_mode = "none";
defparam \input[2]~I .oe_sync_reset = "none";
defparam \input[2]~I .operation_mode = "input";
defparam \input[2]~I .output_async_reset = "none";
defparam \input[2]~I .output_power_up = "low";
defparam \input[2]~I .output_register_mode = "none";
defparam \input[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N16
cycloneii_lcell_comb \inst|inst1|inst1~feeder (
// Equation(s):
// \inst|inst1|inst1~feeder_combout  = \input~combout [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [2]),
	.cin(gnd),
	.combout(\inst|inst1|inst1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|inst1~feeder .lut_mask = 16'hFF00;
defparam \inst|inst1|inst1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y1_N17
cycloneii_lcell_ff \inst|inst1|inst1 (
	.clk(\inst|inst9~clkctrl_outclk ),
	.datain(\inst|inst1|inst1~feeder_combout ),
	.sdata(gnd),
	.aclr(\load~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst1|inst1~regout ));

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\input [1]));
// synopsys translate_off
defparam \input[1]~I .input_async_reset = "none";
defparam \input[1]~I .input_power_up = "low";
defparam \input[1]~I .input_register_mode = "none";
defparam \input[1]~I .input_sync_reset = "none";
defparam \input[1]~I .oe_async_reset = "none";
defparam \input[1]~I .oe_power_up = "low";
defparam \input[1]~I .oe_register_mode = "none";
defparam \input[1]~I .oe_sync_reset = "none";
defparam \input[1]~I .operation_mode = "input";
defparam \input[1]~I .output_async_reset = "none";
defparam \input[1]~I .output_power_up = "low";
defparam \input[1]~I .output_register_mode = "none";
defparam \input[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N0
cycloneii_lcell_comb \inst|inst1|inst2~feeder (
// Equation(s):
// \inst|inst1|inst2~feeder_combout  = \input~combout [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [1]),
	.cin(gnd),
	.combout(\inst|inst1|inst2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|inst2~feeder .lut_mask = 16'hFF00;
defparam \inst|inst1|inst2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y9_N1
cycloneii_lcell_ff \inst|inst1|inst2 (
	.clk(\inst|inst9~clkctrl_outclk ),
	.datain(\inst|inst1|inst2~feeder_combout ),
	.sdata(gnd),
	.aclr(\load~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst1|inst2~regout ));

// Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\input [0]));
// synopsys translate_off
defparam \input[0]~I .input_async_reset = "none";
defparam \input[0]~I .input_power_up = "low";
defparam \input[0]~I .input_register_mode = "none";
defparam \input[0]~I .input_sync_reset = "none";
defparam \input[0]~I .oe_async_reset = "none";
defparam \input[0]~I .oe_power_up = "low";
defparam \input[0]~I .oe_register_mode = "none";
defparam \input[0]~I .oe_sync_reset = "none";
defparam \input[0]~I .operation_mode = "input";
defparam \input[0]~I .output_async_reset = "none";
defparam \input[0]~I .output_power_up = "low";
defparam \input[0]~I .output_register_mode = "none";
defparam \input[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X10_Y1_N8
cycloneii_lcell_comb \inst|inst1|inst3678~feeder (
// Equation(s):
// \inst|inst1|inst3678~feeder_combout  = \input~combout [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [0]),
	.cin(gnd),
	.combout(\inst|inst1|inst3678~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|inst3678~feeder .lut_mask = 16'hFF00;
defparam \inst|inst1|inst3678~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y1_N9
cycloneii_lcell_ff \inst|inst1|inst3678 (
	.clk(\inst|inst9~clkctrl_outclk ),
	.datain(\inst|inst1|inst3678~feeder_combout ),
	.sdata(gnd),
	.aclr(\load~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst1|inst3678~regout ));

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_b[31]~I (
	.datain(\inst|inst84|inst~regout ),
	.oe(\out_en~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_b[31]));
// synopsys translate_off
defparam \out_b[31]~I .input_async_reset = "none";
defparam \out_b[31]~I .input_power_up = "low";
defparam \out_b[31]~I .input_register_mode = "none";
defparam \out_b[31]~I .input_sync_reset = "none";
defparam \out_b[31]~I .oe_async_reset = "none";
defparam \out_b[31]~I .oe_power_up = "low";
defparam \out_b[31]~I .oe_register_mode = "none";
defparam \out_b[31]~I .oe_sync_reset = "none";
defparam \out_b[31]~I .operation_mode = "output";
defparam \out_b[31]~I .output_async_reset = "none";
defparam \out_b[31]~I .output_power_up = "low";
defparam \out_b[31]~I .output_register_mode = "none";
defparam \out_b[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_b[30]~I (
	.datain(\inst|inst84|inst1~regout ),
	.oe(\out_en~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_b[30]));
// synopsys translate_off
defparam \out_b[30]~I .input_async_reset = "none";
defparam \out_b[30]~I .input_power_up = "low";
defparam \out_b[30]~I .input_register_mode = "none";
defparam \out_b[30]~I .input_sync_reset = "none";
defparam \out_b[30]~I .oe_async_reset = "none";
defparam \out_b[30]~I .oe_power_up = "low";
defparam \out_b[30]~I .oe_register_mode = "none";
defparam \out_b[30]~I .oe_sync_reset = "none";
defparam \out_b[30]~I .operation_mode = "output";
defparam \out_b[30]~I .output_async_reset = "none";
defparam \out_b[30]~I .output_power_up = "low";
defparam \out_b[30]~I .output_register_mode = "none";
defparam \out_b[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_b[29]~I (
	.datain(\inst|inst84|inst2~regout ),
	.oe(\out_en~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_b[29]));
// synopsys translate_off
defparam \out_b[29]~I .input_async_reset = "none";
defparam \out_b[29]~I .input_power_up = "low";
defparam \out_b[29]~I .input_register_mode = "none";
defparam \out_b[29]~I .input_sync_reset = "none";
defparam \out_b[29]~I .oe_async_reset = "none";
defparam \out_b[29]~I .oe_power_up = "low";
defparam \out_b[29]~I .oe_register_mode = "none";
defparam \out_b[29]~I .oe_sync_reset = "none";
defparam \out_b[29]~I .operation_mode = "output";
defparam \out_b[29]~I .output_async_reset = "none";
defparam \out_b[29]~I .output_power_up = "low";
defparam \out_b[29]~I .output_register_mode = "none";
defparam \out_b[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_b[28]~I (
	.datain(\inst|inst84|inst3678~regout ),
	.oe(\out_en~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_b[28]));
// synopsys translate_off
defparam \out_b[28]~I .input_async_reset = "none";
defparam \out_b[28]~I .input_power_up = "low";
defparam \out_b[28]~I .input_register_mode = "none";
defparam \out_b[28]~I .input_sync_reset = "none";
defparam \out_b[28]~I .oe_async_reset = "none";
defparam \out_b[28]~I .oe_power_up = "low";
defparam \out_b[28]~I .oe_register_mode = "none";
defparam \out_b[28]~I .oe_sync_reset = "none";
defparam \out_b[28]~I .operation_mode = "output";
defparam \out_b[28]~I .output_async_reset = "none";
defparam \out_b[28]~I .output_power_up = "low";
defparam \out_b[28]~I .output_register_mode = "none";
defparam \out_b[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_b[27]~I (
	.datain(\inst|inst4|inst~regout ),
	.oe(\out_en~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_b[27]));
// synopsys translate_off
defparam \out_b[27]~I .input_async_reset = "none";
defparam \out_b[27]~I .input_power_up = "low";
defparam \out_b[27]~I .input_register_mode = "none";
defparam \out_b[27]~I .input_sync_reset = "none";
defparam \out_b[27]~I .oe_async_reset = "none";
defparam \out_b[27]~I .oe_power_up = "low";
defparam \out_b[27]~I .oe_register_mode = "none";
defparam \out_b[27]~I .oe_sync_reset = "none";
defparam \out_b[27]~I .operation_mode = "output";
defparam \out_b[27]~I .output_async_reset = "none";
defparam \out_b[27]~I .output_power_up = "low";
defparam \out_b[27]~I .output_register_mode = "none";
defparam \out_b[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_b[26]~I (
	.datain(\inst|inst4|inst1~regout ),
	.oe(\out_en~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_b[26]));
// synopsys translate_off
defparam \out_b[26]~I .input_async_reset = "none";
defparam \out_b[26]~I .input_power_up = "low";
defparam \out_b[26]~I .input_register_mode = "none";
defparam \out_b[26]~I .input_sync_reset = "none";
defparam \out_b[26]~I .oe_async_reset = "none";
defparam \out_b[26]~I .oe_power_up = "low";
defparam \out_b[26]~I .oe_register_mode = "none";
defparam \out_b[26]~I .oe_sync_reset = "none";
defparam \out_b[26]~I .operation_mode = "output";
defparam \out_b[26]~I .output_async_reset = "none";
defparam \out_b[26]~I .output_power_up = "low";
defparam \out_b[26]~I .output_register_mode = "none";
defparam \out_b[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_b[25]~I (
	.datain(\inst|inst4|inst2~regout ),
	.oe(\out_en~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_b[25]));
// synopsys translate_off
defparam \out_b[25]~I .input_async_reset = "none";
defparam \out_b[25]~I .input_power_up = "low";
defparam \out_b[25]~I .input_register_mode = "none";
defparam \out_b[25]~I .input_sync_reset = "none";
defparam \out_b[25]~I .oe_async_reset = "none";
defparam \out_b[25]~I .oe_power_up = "low";
defparam \out_b[25]~I .oe_register_mode = "none";
defparam \out_b[25]~I .oe_sync_reset = "none";
defparam \out_b[25]~I .operation_mode = "output";
defparam \out_b[25]~I .output_async_reset = "none";
defparam \out_b[25]~I .output_power_up = "low";
defparam \out_b[25]~I .output_register_mode = "none";
defparam \out_b[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_b[24]~I (
	.datain(\inst|inst4|inst3678~regout ),
	.oe(\out_en~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_b[24]));
// synopsys translate_off
defparam \out_b[24]~I .input_async_reset = "none";
defparam \out_b[24]~I .input_power_up = "low";
defparam \out_b[24]~I .input_register_mode = "none";
defparam \out_b[24]~I .input_sync_reset = "none";
defparam \out_b[24]~I .oe_async_reset = "none";
defparam \out_b[24]~I .oe_power_up = "low";
defparam \out_b[24]~I .oe_register_mode = "none";
defparam \out_b[24]~I .oe_sync_reset = "none";
defparam \out_b[24]~I .operation_mode = "output";
defparam \out_b[24]~I .output_async_reset = "none";
defparam \out_b[24]~I .output_power_up = "low";
defparam \out_b[24]~I .output_register_mode = "none";
defparam \out_b[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_b[23]~I (
	.datain(\inst|inst7|inst~regout ),
	.oe(\out_en~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_b[23]));
// synopsys translate_off
defparam \out_b[23]~I .input_async_reset = "none";
defparam \out_b[23]~I .input_power_up = "low";
defparam \out_b[23]~I .input_register_mode = "none";
defparam \out_b[23]~I .input_sync_reset = "none";
defparam \out_b[23]~I .oe_async_reset = "none";
defparam \out_b[23]~I .oe_power_up = "low";
defparam \out_b[23]~I .oe_register_mode = "none";
defparam \out_b[23]~I .oe_sync_reset = "none";
defparam \out_b[23]~I .operation_mode = "output";
defparam \out_b[23]~I .output_async_reset = "none";
defparam \out_b[23]~I .output_power_up = "low";
defparam \out_b[23]~I .output_register_mode = "none";
defparam \out_b[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_b[22]~I (
	.datain(\inst|inst7|inst1~regout ),
	.oe(\out_en~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_b[22]));
// synopsys translate_off
defparam \out_b[22]~I .input_async_reset = "none";
defparam \out_b[22]~I .input_power_up = "low";
defparam \out_b[22]~I .input_register_mode = "none";
defparam \out_b[22]~I .input_sync_reset = "none";
defparam \out_b[22]~I .oe_async_reset = "none";
defparam \out_b[22]~I .oe_power_up = "low";
defparam \out_b[22]~I .oe_register_mode = "none";
defparam \out_b[22]~I .oe_sync_reset = "none";
defparam \out_b[22]~I .operation_mode = "output";
defparam \out_b[22]~I .output_async_reset = "none";
defparam \out_b[22]~I .output_power_up = "low";
defparam \out_b[22]~I .output_register_mode = "none";
defparam \out_b[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_b[21]~I (
	.datain(\inst|inst7|inst2~regout ),
	.oe(\out_en~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_b[21]));
// synopsys translate_off
defparam \out_b[21]~I .input_async_reset = "none";
defparam \out_b[21]~I .input_power_up = "low";
defparam \out_b[21]~I .input_register_mode = "none";
defparam \out_b[21]~I .input_sync_reset = "none";
defparam \out_b[21]~I .oe_async_reset = "none";
defparam \out_b[21]~I .oe_power_up = "low";
defparam \out_b[21]~I .oe_register_mode = "none";
defparam \out_b[21]~I .oe_sync_reset = "none";
defparam \out_b[21]~I .operation_mode = "output";
defparam \out_b[21]~I .output_async_reset = "none";
defparam \out_b[21]~I .output_power_up = "low";
defparam \out_b[21]~I .output_register_mode = "none";
defparam \out_b[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_b[20]~I (
	.datain(\inst|inst7|inst3678~regout ),
	.oe(\out_en~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_b[20]));
// synopsys translate_off
defparam \out_b[20]~I .input_async_reset = "none";
defparam \out_b[20]~I .input_power_up = "low";
defparam \out_b[20]~I .input_register_mode = "none";
defparam \out_b[20]~I .input_sync_reset = "none";
defparam \out_b[20]~I .oe_async_reset = "none";
defparam \out_b[20]~I .oe_power_up = "low";
defparam \out_b[20]~I .oe_register_mode = "none";
defparam \out_b[20]~I .oe_sync_reset = "none";
defparam \out_b[20]~I .operation_mode = "output";
defparam \out_b[20]~I .output_async_reset = "none";
defparam \out_b[20]~I .output_power_up = "low";
defparam \out_b[20]~I .output_register_mode = "none";
defparam \out_b[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_b[19]~I (
	.datain(\inst|inst3|inst~regout ),
	.oe(\out_en~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_b[19]));
// synopsys translate_off
defparam \out_b[19]~I .input_async_reset = "none";
defparam \out_b[19]~I .input_power_up = "low";
defparam \out_b[19]~I .input_register_mode = "none";
defparam \out_b[19]~I .input_sync_reset = "none";
defparam \out_b[19]~I .oe_async_reset = "none";
defparam \out_b[19]~I .oe_power_up = "low";
defparam \out_b[19]~I .oe_register_mode = "none";
defparam \out_b[19]~I .oe_sync_reset = "none";
defparam \out_b[19]~I .operation_mode = "output";
defparam \out_b[19]~I .output_async_reset = "none";
defparam \out_b[19]~I .output_power_up = "low";
defparam \out_b[19]~I .output_register_mode = "none";
defparam \out_b[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_b[18]~I (
	.datain(\inst|inst3|inst1~regout ),
	.oe(\out_en~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_b[18]));
// synopsys translate_off
defparam \out_b[18]~I .input_async_reset = "none";
defparam \out_b[18]~I .input_power_up = "low";
defparam \out_b[18]~I .input_register_mode = "none";
defparam \out_b[18]~I .input_sync_reset = "none";
defparam \out_b[18]~I .oe_async_reset = "none";
defparam \out_b[18]~I .oe_power_up = "low";
defparam \out_b[18]~I .oe_register_mode = "none";
defparam \out_b[18]~I .oe_sync_reset = "none";
defparam \out_b[18]~I .operation_mode = "output";
defparam \out_b[18]~I .output_async_reset = "none";
defparam \out_b[18]~I .output_power_up = "low";
defparam \out_b[18]~I .output_register_mode = "none";
defparam \out_b[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_b[17]~I (
	.datain(\inst|inst3|inst2~regout ),
	.oe(\out_en~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_b[17]));
// synopsys translate_off
defparam \out_b[17]~I .input_async_reset = "none";
defparam \out_b[17]~I .input_power_up = "low";
defparam \out_b[17]~I .input_register_mode = "none";
defparam \out_b[17]~I .input_sync_reset = "none";
defparam \out_b[17]~I .oe_async_reset = "none";
defparam \out_b[17]~I .oe_power_up = "low";
defparam \out_b[17]~I .oe_register_mode = "none";
defparam \out_b[17]~I .oe_sync_reset = "none";
defparam \out_b[17]~I .operation_mode = "output";
defparam \out_b[17]~I .output_async_reset = "none";
defparam \out_b[17]~I .output_power_up = "low";
defparam \out_b[17]~I .output_register_mode = "none";
defparam \out_b[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_b[16]~I (
	.datain(\inst|inst3|inst3678~regout ),
	.oe(\out_en~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_b[16]));
// synopsys translate_off
defparam \out_b[16]~I .input_async_reset = "none";
defparam \out_b[16]~I .input_power_up = "low";
defparam \out_b[16]~I .input_register_mode = "none";
defparam \out_b[16]~I .input_sync_reset = "none";
defparam \out_b[16]~I .oe_async_reset = "none";
defparam \out_b[16]~I .oe_power_up = "low";
defparam \out_b[16]~I .oe_register_mode = "none";
defparam \out_b[16]~I .oe_sync_reset = "none";
defparam \out_b[16]~I .operation_mode = "output";
defparam \out_b[16]~I .output_async_reset = "none";
defparam \out_b[16]~I .output_power_up = "low";
defparam \out_b[16]~I .output_register_mode = "none";
defparam \out_b[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_b[15]~I (
	.datain(\inst|inst6|inst~regout ),
	.oe(\out_en~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_b[15]));
// synopsys translate_off
defparam \out_b[15]~I .input_async_reset = "none";
defparam \out_b[15]~I .input_power_up = "low";
defparam \out_b[15]~I .input_register_mode = "none";
defparam \out_b[15]~I .input_sync_reset = "none";
defparam \out_b[15]~I .oe_async_reset = "none";
defparam \out_b[15]~I .oe_power_up = "low";
defparam \out_b[15]~I .oe_register_mode = "none";
defparam \out_b[15]~I .oe_sync_reset = "none";
defparam \out_b[15]~I .operation_mode = "output";
defparam \out_b[15]~I .output_async_reset = "none";
defparam \out_b[15]~I .output_power_up = "low";
defparam \out_b[15]~I .output_register_mode = "none";
defparam \out_b[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_b[14]~I (
	.datain(\inst|inst6|inst1~regout ),
	.oe(\out_en~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_b[14]));
// synopsys translate_off
defparam \out_b[14]~I .input_async_reset = "none";
defparam \out_b[14]~I .input_power_up = "low";
defparam \out_b[14]~I .input_register_mode = "none";
defparam \out_b[14]~I .input_sync_reset = "none";
defparam \out_b[14]~I .oe_async_reset = "none";
defparam \out_b[14]~I .oe_power_up = "low";
defparam \out_b[14]~I .oe_register_mode = "none";
defparam \out_b[14]~I .oe_sync_reset = "none";
defparam \out_b[14]~I .operation_mode = "output";
defparam \out_b[14]~I .output_async_reset = "none";
defparam \out_b[14]~I .output_power_up = "low";
defparam \out_b[14]~I .output_register_mode = "none";
defparam \out_b[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_b[13]~I (
	.datain(\inst|inst6|inst2~regout ),
	.oe(\out_en~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_b[13]));
// synopsys translate_off
defparam \out_b[13]~I .input_async_reset = "none";
defparam \out_b[13]~I .input_power_up = "low";
defparam \out_b[13]~I .input_register_mode = "none";
defparam \out_b[13]~I .input_sync_reset = "none";
defparam \out_b[13]~I .oe_async_reset = "none";
defparam \out_b[13]~I .oe_power_up = "low";
defparam \out_b[13]~I .oe_register_mode = "none";
defparam \out_b[13]~I .oe_sync_reset = "none";
defparam \out_b[13]~I .operation_mode = "output";
defparam \out_b[13]~I .output_async_reset = "none";
defparam \out_b[13]~I .output_power_up = "low";
defparam \out_b[13]~I .output_register_mode = "none";
defparam \out_b[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_b[12]~I (
	.datain(\inst|inst6|inst3678~regout ),
	.oe(\out_en~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_b[12]));
// synopsys translate_off
defparam \out_b[12]~I .input_async_reset = "none";
defparam \out_b[12]~I .input_power_up = "low";
defparam \out_b[12]~I .input_register_mode = "none";
defparam \out_b[12]~I .input_sync_reset = "none";
defparam \out_b[12]~I .oe_async_reset = "none";
defparam \out_b[12]~I .oe_power_up = "low";
defparam \out_b[12]~I .oe_register_mode = "none";
defparam \out_b[12]~I .oe_sync_reset = "none";
defparam \out_b[12]~I .operation_mode = "output";
defparam \out_b[12]~I .output_async_reset = "none";
defparam \out_b[12]~I .output_power_up = "low";
defparam \out_b[12]~I .output_register_mode = "none";
defparam \out_b[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_b[11]~I (
	.datain(\inst|inst2|inst~regout ),
	.oe(\out_en~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_b[11]));
// synopsys translate_off
defparam \out_b[11]~I .input_async_reset = "none";
defparam \out_b[11]~I .input_power_up = "low";
defparam \out_b[11]~I .input_register_mode = "none";
defparam \out_b[11]~I .input_sync_reset = "none";
defparam \out_b[11]~I .oe_async_reset = "none";
defparam \out_b[11]~I .oe_power_up = "low";
defparam \out_b[11]~I .oe_register_mode = "none";
defparam \out_b[11]~I .oe_sync_reset = "none";
defparam \out_b[11]~I .operation_mode = "output";
defparam \out_b[11]~I .output_async_reset = "none";
defparam \out_b[11]~I .output_power_up = "low";
defparam \out_b[11]~I .output_register_mode = "none";
defparam \out_b[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_b[10]~I (
	.datain(\inst|inst2|inst1~regout ),
	.oe(\out_en~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_b[10]));
// synopsys translate_off
defparam \out_b[10]~I .input_async_reset = "none";
defparam \out_b[10]~I .input_power_up = "low";
defparam \out_b[10]~I .input_register_mode = "none";
defparam \out_b[10]~I .input_sync_reset = "none";
defparam \out_b[10]~I .oe_async_reset = "none";
defparam \out_b[10]~I .oe_power_up = "low";
defparam \out_b[10]~I .oe_register_mode = "none";
defparam \out_b[10]~I .oe_sync_reset = "none";
defparam \out_b[10]~I .operation_mode = "output";
defparam \out_b[10]~I .output_async_reset = "none";
defparam \out_b[10]~I .output_power_up = "low";
defparam \out_b[10]~I .output_register_mode = "none";
defparam \out_b[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_b[9]~I (
	.datain(\inst|inst2|inst2~regout ),
	.oe(\out_en~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_b[9]));
// synopsys translate_off
defparam \out_b[9]~I .input_async_reset = "none";
defparam \out_b[9]~I .input_power_up = "low";
defparam \out_b[9]~I .input_register_mode = "none";
defparam \out_b[9]~I .input_sync_reset = "none";
defparam \out_b[9]~I .oe_async_reset = "none";
defparam \out_b[9]~I .oe_power_up = "low";
defparam \out_b[9]~I .oe_register_mode = "none";
defparam \out_b[9]~I .oe_sync_reset = "none";
defparam \out_b[9]~I .operation_mode = "output";
defparam \out_b[9]~I .output_async_reset = "none";
defparam \out_b[9]~I .output_power_up = "low";
defparam \out_b[9]~I .output_register_mode = "none";
defparam \out_b[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_b[8]~I (
	.datain(\inst|inst2|inst3678~regout ),
	.oe(\out_en~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_b[8]));
// synopsys translate_off
defparam \out_b[8]~I .input_async_reset = "none";
defparam \out_b[8]~I .input_power_up = "low";
defparam \out_b[8]~I .input_register_mode = "none";
defparam \out_b[8]~I .input_sync_reset = "none";
defparam \out_b[8]~I .oe_async_reset = "none";
defparam \out_b[8]~I .oe_power_up = "low";
defparam \out_b[8]~I .oe_register_mode = "none";
defparam \out_b[8]~I .oe_sync_reset = "none";
defparam \out_b[8]~I .operation_mode = "output";
defparam \out_b[8]~I .output_async_reset = "none";
defparam \out_b[8]~I .output_power_up = "low";
defparam \out_b[8]~I .output_register_mode = "none";
defparam \out_b[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_b[7]~I (
	.datain(\inst|inst5|inst~regout ),
	.oe(\out_en~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_b[7]));
// synopsys translate_off
defparam \out_b[7]~I .input_async_reset = "none";
defparam \out_b[7]~I .input_power_up = "low";
defparam \out_b[7]~I .input_register_mode = "none";
defparam \out_b[7]~I .input_sync_reset = "none";
defparam \out_b[7]~I .oe_async_reset = "none";
defparam \out_b[7]~I .oe_power_up = "low";
defparam \out_b[7]~I .oe_register_mode = "none";
defparam \out_b[7]~I .oe_sync_reset = "none";
defparam \out_b[7]~I .operation_mode = "output";
defparam \out_b[7]~I .output_async_reset = "none";
defparam \out_b[7]~I .output_power_up = "low";
defparam \out_b[7]~I .output_register_mode = "none";
defparam \out_b[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_b[6]~I (
	.datain(\inst|inst5|inst1~regout ),
	.oe(\out_en~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_b[6]));
// synopsys translate_off
defparam \out_b[6]~I .input_async_reset = "none";
defparam \out_b[6]~I .input_power_up = "low";
defparam \out_b[6]~I .input_register_mode = "none";
defparam \out_b[6]~I .input_sync_reset = "none";
defparam \out_b[6]~I .oe_async_reset = "none";
defparam \out_b[6]~I .oe_power_up = "low";
defparam \out_b[6]~I .oe_register_mode = "none";
defparam \out_b[6]~I .oe_sync_reset = "none";
defparam \out_b[6]~I .operation_mode = "output";
defparam \out_b[6]~I .output_async_reset = "none";
defparam \out_b[6]~I .output_power_up = "low";
defparam \out_b[6]~I .output_register_mode = "none";
defparam \out_b[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_b[5]~I (
	.datain(\inst|inst5|inst2~regout ),
	.oe(\out_en~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_b[5]));
// synopsys translate_off
defparam \out_b[5]~I .input_async_reset = "none";
defparam \out_b[5]~I .input_power_up = "low";
defparam \out_b[5]~I .input_register_mode = "none";
defparam \out_b[5]~I .input_sync_reset = "none";
defparam \out_b[5]~I .oe_async_reset = "none";
defparam \out_b[5]~I .oe_power_up = "low";
defparam \out_b[5]~I .oe_register_mode = "none";
defparam \out_b[5]~I .oe_sync_reset = "none";
defparam \out_b[5]~I .operation_mode = "output";
defparam \out_b[5]~I .output_async_reset = "none";
defparam \out_b[5]~I .output_power_up = "low";
defparam \out_b[5]~I .output_register_mode = "none";
defparam \out_b[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_b[4]~I (
	.datain(\inst|inst5|inst3678~regout ),
	.oe(\out_en~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_b[4]));
// synopsys translate_off
defparam \out_b[4]~I .input_async_reset = "none";
defparam \out_b[4]~I .input_power_up = "low";
defparam \out_b[4]~I .input_register_mode = "none";
defparam \out_b[4]~I .input_sync_reset = "none";
defparam \out_b[4]~I .oe_async_reset = "none";
defparam \out_b[4]~I .oe_power_up = "low";
defparam \out_b[4]~I .oe_register_mode = "none";
defparam \out_b[4]~I .oe_sync_reset = "none";
defparam \out_b[4]~I .operation_mode = "output";
defparam \out_b[4]~I .output_async_reset = "none";
defparam \out_b[4]~I .output_power_up = "low";
defparam \out_b[4]~I .output_register_mode = "none";
defparam \out_b[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_b[3]~I (
	.datain(\inst|inst1|inst~regout ),
	.oe(\out_en~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_b[3]));
// synopsys translate_off
defparam \out_b[3]~I .input_async_reset = "none";
defparam \out_b[3]~I .input_power_up = "low";
defparam \out_b[3]~I .input_register_mode = "none";
defparam \out_b[3]~I .input_sync_reset = "none";
defparam \out_b[3]~I .oe_async_reset = "none";
defparam \out_b[3]~I .oe_power_up = "low";
defparam \out_b[3]~I .oe_register_mode = "none";
defparam \out_b[3]~I .oe_sync_reset = "none";
defparam \out_b[3]~I .operation_mode = "output";
defparam \out_b[3]~I .output_async_reset = "none";
defparam \out_b[3]~I .output_power_up = "low";
defparam \out_b[3]~I .output_register_mode = "none";
defparam \out_b[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_b[2]~I (
	.datain(\inst|inst1|inst1~regout ),
	.oe(\out_en~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_b[2]));
// synopsys translate_off
defparam \out_b[2]~I .input_async_reset = "none";
defparam \out_b[2]~I .input_power_up = "low";
defparam \out_b[2]~I .input_register_mode = "none";
defparam \out_b[2]~I .input_sync_reset = "none";
defparam \out_b[2]~I .oe_async_reset = "none";
defparam \out_b[2]~I .oe_power_up = "low";
defparam \out_b[2]~I .oe_register_mode = "none";
defparam \out_b[2]~I .oe_sync_reset = "none";
defparam \out_b[2]~I .operation_mode = "output";
defparam \out_b[2]~I .output_async_reset = "none";
defparam \out_b[2]~I .output_power_up = "low";
defparam \out_b[2]~I .output_register_mode = "none";
defparam \out_b[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_b[1]~I (
	.datain(\inst|inst1|inst2~regout ),
	.oe(\out_en~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_b[1]));
// synopsys translate_off
defparam \out_b[1]~I .input_async_reset = "none";
defparam \out_b[1]~I .input_power_up = "low";
defparam \out_b[1]~I .input_register_mode = "none";
defparam \out_b[1]~I .input_sync_reset = "none";
defparam \out_b[1]~I .oe_async_reset = "none";
defparam \out_b[1]~I .oe_power_up = "low";
defparam \out_b[1]~I .oe_register_mode = "none";
defparam \out_b[1]~I .oe_sync_reset = "none";
defparam \out_b[1]~I .operation_mode = "output";
defparam \out_b[1]~I .output_async_reset = "none";
defparam \out_b[1]~I .output_power_up = "low";
defparam \out_b[1]~I .output_register_mode = "none";
defparam \out_b[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_b[0]~I (
	.datain(\inst|inst1|inst3678~regout ),
	.oe(\out_en~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_b[0]));
// synopsys translate_off
defparam \out_b[0]~I .input_async_reset = "none";
defparam \out_b[0]~I .input_power_up = "low";
defparam \out_b[0]~I .input_register_mode = "none";
defparam \out_b[0]~I .input_sync_reset = "none";
defparam \out_b[0]~I .oe_async_reset = "none";
defparam \out_b[0]~I .oe_power_up = "low";
defparam \out_b[0]~I .oe_register_mode = "none";
defparam \out_b[0]~I .oe_sync_reset = "none";
defparam \out_b[0]~I .operation_mode = "output";
defparam \out_b[0]~I .output_async_reset = "none";
defparam \out_b[0]~I .output_power_up = "low";
defparam \out_b[0]~I .output_register_mode = "none";
defparam \out_b[0]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
