{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525295370221 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525295370251 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 02 16:09:30 2018 " "Processing started: Wed May 02 16:09:30 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525295370251 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525295370251 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off snn -c snn " "Command: quartus_map --read_settings_files=on --write_settings_files=off snn -c snn" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525295370251 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1525295372751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_hidden_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_hidden_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_hidden_unit " "Found entity 1: ram_hidden_unit" {  } { { "ram_hidden_unit.sv" "" { Text "//userspace.cae.wisc.edu/people/k/kchua2/ece551/project/project/ram_hidden_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525295385052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525295385052 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tx TX uart_tx.sv(5) " "Verilog HDL Declaration information at uart_tx.sv(5): object \"tx\" differs only in case from object \"TX\" in the same scope" {  } { { "uart_tx.sv" "" { Text "//userspace.cae.wisc.edu/people/k/kchua2/ece551/project/project/uart_tx.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525295385052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.sv" "" { Text "//userspace.cae.wisc.edu/people/k/kchua2/ece551/project/project/uart_tx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525295385062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525295385062 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rx RX uart_rx.sv(2) " "Verilog HDL Declaration information at uart_rx.sv(2): object \"rx\" differs only in case from object \"RX\" in the same scope" {  } { { "uart_rx.sv" "" { Text "//userspace.cae.wisc.edu/people/k/kchua2/ece551/project/project/uart_rx.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525295385062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.sv" "" { Text "//userspace.cae.wisc.edu/people/k/kchua2/ece551/project/project/uart_rx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525295385062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525295385062 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE snn_core.sv(4) " "Verilog HDL Declaration information at snn_core.sv(4): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "snn_core.sv" "" { Text "//userspace.cae.wisc.edu/people/k/kchua2/ece551/project/project/snn_core.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525295385072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snn_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file snn_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 snn_core " "Found entity 1: snn_core" {  } { { "snn_core.sv" "" { Text "//userspace.cae.wisc.edu/people/k/kchua2/ece551/project/project/snn_core.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525295385072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525295385072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snn.sv 1 1 " "Found 1 design units, including 1 entities, in source file snn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 snn " "Found entity 1: snn" {  } { { "snn.sv" "" { Text "//userspace.cae.wisc.edu/people/k/kchua2/ece551/project/project/snn.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525295385072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525295385072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rst_synch.sv 1 1 " "Found 1 design units, including 1 entities, in source file rst_synch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rst_synch " "Found entity 1: rst_synch" {  } { { "rst_synch.sv" "" { Text "//userspace.cae.wisc.edu/people/k/kchua2/ece551/project/project/rst_synch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525295385082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525295385082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_output_weight.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_output_weight.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom_output_weight " "Found entity 1: rom_output_weight" {  } { { "rom_output_weight.sv" "" { Text "//userspace.cae.wisc.edu/people/k/kchua2/ece551/project/project/rom_output_weight.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525295385092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525295385092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_hidden_weight.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_hidden_weight.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom_hidden_weight " "Found entity 1: rom_hidden_weight" {  } { { "rom_hidden_weight.sv" "" { Text "//userspace.cae.wisc.edu/people/k/kchua2/ece551/project/project/rom_hidden_weight.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525295385092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525295385092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_act_func_lut.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_act_func_lut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom_act_func_lut " "Found entity 1: rom_act_func_lut" {  } { { "rom_act_func_lut.sv" "" { Text "//userspace.cae.wisc.edu/people/k/kchua2/ece551/project/project/rom_act_func_lut.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525295385092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525295385092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_output_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_output_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_output_unit " "Found entity 1: ram_output_unit" {  } { { "ram_output_unit.sv" "" { Text "//userspace.cae.wisc.edu/people/k/kchua2/ece551/project/project/ram_output_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525295385102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525295385102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_input_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_input_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_input_unit " "Found entity 1: ram_input_unit" {  } { { "ram_input_unit.sv" "" { Text "//userspace.cae.wisc.edu/people/k/kchua2/ece551/project/project/ram_input_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525295385112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525295385112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_test " "Found entity 1: ram_test" {  } { { "ram_test.sv" "" { Text "//userspace.cae.wisc.edu/people/k/kchua2/ece551/project/project/ram_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525295385112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525295385112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac.sv 1 1 " "Found 1 design units, including 1 entities, in source file mac.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mac " "Found entity 1: mac" {  } { { "mac.sv" "" { Text "//userspace.cae.wisc.edu/people/k/kchua2/ece551/project/project/mac.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525295385122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525295385122 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RIU_q snn.sv(54) " "Verilog HDL Implicit Net warning at snn.sv(54): created implicit net for \"RIU_q\"" {  } { { "snn.sv" "" { Text "//userspace.cae.wisc.edu/people/k/kchua2/ece551/project/project/snn.sv" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525295385122 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "start snn.sv(55) " "Verilog HDL Implicit Net warning at snn.sv(55): created implicit net for \"start\"" {  } { { "snn.sv" "" { Text "//userspace.cae.wisc.edu/people/k/kchua2/ece551/project/project/snn.sv" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525295385122 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "NE_full snn.sv(115) " "Verilog HDL Implicit Net warning at snn.sv(115): created implicit net for \"NE_full\"" {  } { { "snn.sv" "" { Text "//userspace.cae.wisc.edu/people/k/kchua2/ece551/project/project/snn.sv" 115 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525295385122 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "snn " "Elaborating entity \"snn\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1525295385403 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 snn.sv(93) " "Verilog HDL assignment warning at snn.sv(93): truncated value with size 32 to match size of target (4)" {  } { { "snn.sv" "" { Text "//userspace.cae.wisc.edu/people/k/kchua2/ece551/project/project/snn.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525295385403 "|snn"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 snn.sv(96) " "Verilog HDL assignment warning at snn.sv(96): truncated value with size 32 to match size of target (1)" {  } { { "snn.sv" "" { Text "//userspace.cae.wisc.edu/people/k/kchua2/ece551/project/project/snn.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525295385403 "|snn"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 snn.sv(108) " "Verilog HDL assignment warning at snn.sv(108): truncated value with size 32 to match size of target (7)" {  } { { "snn.sv" "" { Text "//userspace.cae.wisc.edu/people/k/kchua2/ece551/project/project/snn.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525295385403 "|snn"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 snn.sv(115) " "Verilog HDL assignment warning at snn.sv(115): truncated value with size 32 to match size of target (1)" {  } { { "snn.sv" "" { Text "//userspace.cae.wisc.edu/people/k/kchua2/ece551/project/project/snn.sv" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525295385403 "|snn"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "snn.sv(127) " "Verilog HDL Case Statement information at snn.sv(127): all case item expressions in this case statement are onehot" {  } { { "snn.sv" "" { Text "//userspace.cae.wisc.edu/people/k/kchua2/ece551/project/project/snn.sv" 127 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1525295385403 "|snn"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nxt_state snn.sv(121) " "Verilog HDL Always Construct warning at snn.sv(121): inferring latch(es) for variable \"nxt_state\", which holds its previous value in one or more paths through the always construct" {  } { { "snn.sv" "" { Text "//userspace.cae.wisc.edu/people/k/kchua2/ece551/project/project/snn.sv" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1525295385403 "|snn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_state.TX_WAIT snn.sv(121) " "Inferred latch for \"nxt_state.TX_WAIT\" at snn.sv(121)" {  } { { "snn.sv" "" { Text "//userspace.cae.wisc.edu/people/k/kchua2/ece551/project/project/snn.sv" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525295385403 "|snn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_state.SNN_CORE snn.sv(121) " "Inferred latch for \"nxt_state.SNN_CORE\" at snn.sv(121)" {  } { { "snn.sv" "" { Text "//userspace.cae.wisc.edu/people/k/kchua2/ece551/project/project/snn.sv" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525295385403 "|snn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_state.RAM_WRITE snn.sv(121) " "Inferred latch for \"nxt_state.RAM_WRITE\" at snn.sv(121)" {  } { { "snn.sv" "" { Text "//userspace.cae.wisc.edu/people/k/kchua2/ece551/project/project/snn.sv" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525295385403 "|snn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_state.RX_WAIT snn.sv(121) " "Inferred latch for \"nxt_state.RX_WAIT\" at snn.sv(121)" {  } { { "snn.sv" "" { Text "//userspace.cae.wisc.edu/people/k/kchua2/ece551/project/project/snn.sv" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525295385403 "|snn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_state.IDLE snn.sv(121) " "Inferred latch for \"nxt_state.IDLE\" at snn.sv(121)" {  } { { "snn.sv" "" { Text "//userspace.cae.wisc.edu/people/k/kchua2/ece551/project/project/snn.sv" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525295385403 "|snn"}
{ "Error" "EMSG_PDB_INVALID_PATH" "/ece551/project/project/db/snn.(0).cnf.cdb.wrk " "Can't find database file /ece551/project/project/db/snn.(0).cnf.cdb.wrk" {  } {  } 0 114005 "Can't find database file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525295385413 ""}
{ "Error" "EMSG_PDB_INVALID_PATH" "/ece551/project/project/db/snn.(0).cnf.cdb.wrk " "Can't find database file /ece551/project/project/db/snn.(0).cnf.cdb.wrk" {  } {  } 0 114005 "Can't find database file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525295385463 ""}
