

================================================================
== Vitis HLS Report for 'RNI_Pipeline_VITIS_LOOP_66_5'
================================================================
* Date:           Wed Apr  3 19:21:01 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        RNI
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.158 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_66_5  |        8|        8|         2|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.32>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%output_buffer_data = alloca i32 1"   --->   Operation 5 'alloca' 'output_buffer_data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %output_buffer_data"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body57"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [src/RNI.cpp:72]   --->   Operation 10 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 11 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.73ns)   --->   "%icmp_ln66 = icmp_eq  i4 %i_1, i4 8" [src/RNI.cpp:66]   --->   Operation 12 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.73ns)   --->   "%add_ln66 = add i4 %i_1, i4 1" [src/RNI.cpp:66]   --->   Operation 13 'add' 'add_ln66' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %icmp_ln66, void %for.body57.split_ifconv, void %for.end73.exitStub" [src/RNI.cpp:66]   --->   Operation 14 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_2_cast = zext i4 %i_1" [src/RNI.cpp:72]   --->   Operation 15 'zext' 'i_2_cast' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%output_list_addr = getelementptr i1 %output_list, i64 0, i64 %i_2_cast" [src/RNI.cpp:68]   --->   Operation 16 'getelementptr' 'output_list_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (2.32ns)   --->   "%output_list_load = load i3 %output_list_addr" [src/RNI.cpp:68]   --->   Operation 17 'load' 'output_list_load' <Predicate = (!icmp_ln66)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln72 = trunc i4 %i_1" [src/RNI.cpp:72]   --->   Operation 18 'trunc' 'trunc_ln72' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln66 = store i4 %add_ln66, i4 %i" [src/RNI.cpp:66]   --->   Operation 19 'store' 'store_ln66' <Predicate = (!icmp_ln66)> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%output_buffer_data_load_1 = load i8 %output_buffer_data"   --->   Operation 30 'load' 'output_buffer_data_load_1' <Predicate = (icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %output_buffer_data_out, i8 %output_buffer_data_load_1"   --->   Operation 31 'write' 'write_ln0' <Predicate = (icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 32 'ret' 'ret_ln0' <Predicate = (icmp_ln66)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.15>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%output_buffer_data_load = load i8 %output_buffer_data" [src/RNI.cpp:69]   --->   Operation 20 'load' 'output_buffer_data_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%speclooptripcount_ln64 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/RNI.cpp:64]   --->   Operation 21 'speclooptripcount' 'speclooptripcount_ln64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [src/RNI.cpp:66]   --->   Operation 22 'specloopname' 'specloopname_ln66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/2] (2.32ns)   --->   "%output_list_load = load i3 %output_list_addr" [src/RNI.cpp:68]   --->   Operation 23 'load' 'output_list_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i3 %trunc_ln72" [src/RNI.cpp:72]   --->   Operation 24 'zext' 'zext_ln72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.12ns)   --->   "%shl_ln72 = shl i8 1, i8 %zext_ln72" [src/RNI.cpp:72]   --->   Operation 25 'shl' 'shl_ln72' <Predicate = true> <Delay = 2.12> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node output_buffer_data_1)   --->   "%select_ln69 = select i1 %output_list_load, i8 %shl_ln72, i8 0" [src/RNI.cpp:69]   --->   Operation 26 'select' 'select_ln69' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.24ns) (out node of the LUT)   --->   "%output_buffer_data_1 = or i8 %select_ln69, i8 %output_buffer_data_load" [src/RNI.cpp:69]   --->   Operation 27 'or' 'output_buffer_data_1' <Predicate = true> <Delay = 1.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln66 = store i8 %output_buffer_data_1, i8 %output_buffer_data" [src/RNI.cpp:66]   --->   Operation 28 'store' 'store_ln66' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln66 = br void %for.body57" [src/RNI.cpp:66]   --->   Operation 29 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.323ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0.000 ns)
	'load' operation ('i', src/RNI.cpp:72) on local variable 'i' [9]  (0.000 ns)
	'add' operation ('add_ln66', src/RNI.cpp:66) [12]  (1.735 ns)
	'store' operation ('store_ln66', src/RNI.cpp:66) of variable 'add_ln66', src/RNI.cpp:66 on local variable 'i' [26]  (1.588 ns)

 <State 2>: 5.158ns
The critical path consists of the following:
	'load' operation ('output_list_load', src/RNI.cpp:68) on array 'output_list' [20]  (2.322 ns)
	'select' operation ('select_ln69', src/RNI.cpp:69) [24]  (0.000 ns)
	'or' operation ('output_buffer.data', src/RNI.cpp:69) [25]  (1.248 ns)
	'store' operation ('store_ln66', src/RNI.cpp:66) of variable 'output_buffer.data', src/RNI.cpp:69 on local variable 'output_buffer.data' [27]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
