# system info tiger on 2013.05.26.21:05:18
system_info:
name,value
DEVICE,EP2C35F672C6
DEVICE_FAMILY,Cyclone II
GENERATION_ID,1369616710
#
#
# Files generated for tiger on 2013.05.26.21:05:18
files:
filepath,kind,attributes,module,is_top
tiger/simulation/tiger.v,VERILOG,,tiger,true
tiger/simulation/submodules/tiger_sdram.v,VERILOG,,tiger_sdram,false
tiger/simulation/submodules/tiger_sdram_test_component.v,VERILOG,,tiger_sdram,false
tiger/simulation/submodules/tiger_jtag_to_ava_master_bridge.v,VERILOG,,tiger_jtag_to_ava_master_bridge,false
tiger/simulation/submodules/tiger_uart_0.v,VERILOG,,tiger_uart_0,false
tiger/simulation/submodules/tiger_top.v,VERILOG,,tiger_top,false
tiger/simulation/submodules/AddressHash.v,VERILOG,,tiger_top,false
tiger/simulation/submodules/AddressStack.v,VERILOG,,tiger_top,false
tiger/simulation/submodules/CounterStack.v,VERILOG,,tiger_top,false
tiger/simulation/submodules/CounterStorage.v,VERILOG,,tiger_top,false
tiger/simulation/submodules/CountingBlock.v,VERILOG,,tiger_top,false
tiger/simulation/submodules/IncCounter.v,VERILOG,,tiger_top,false
tiger/simulation/submodules/LeapProfiler.v,VERILOG,,tiger_top,false
tiger/simulation/submodules/OpDecode.v,VERILOG,,tiger_top,false
tiger/simulation/submodules/tiger_leap_slave_handler.v,VERILOG,,tiger_top,false
tiger/simulation/submodules/altera_avalon_mm_bridge.v,VERILOG,,altera_avalon_mm_bridge,false
tiger/simulation/submodules/data_cache.v,VERILOG,,tiger_data_cache_0,false
tiger/simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
tiger/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
tiger/simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
tiger/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
tiger/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
tiger/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
tiger/simulation/submodules/tiger_addr_router.sv,SYSTEM_VERILOG,,tiger_addr_router,false
tiger/simulation/submodules/tiger_addr_router_001.sv,SYSTEM_VERILOG,,tiger_addr_router_001,false
tiger/simulation/submodules/tiger_id_router.sv,SYSTEM_VERILOG,,tiger_id_router,false
tiger/simulation/submodules/tiger_id_router_001.sv,SYSTEM_VERILOG,,tiger_id_router_001,false
tiger/simulation/submodules/tiger_addr_router_002.sv,SYSTEM_VERILOG,,tiger_addr_router_002,false
tiger/simulation/submodules/tiger_id_router_002.sv,SYSTEM_VERILOG,,tiger_id_router_002,false
tiger/simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
tiger/simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
tiger/simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
tiger/simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
tiger/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
tiger/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
tiger/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
tiger/simulation/submodules/tiger_cmd_xbar_demux.sv,SYSTEM_VERILOG,,tiger_cmd_xbar_demux,false
tiger/simulation/submodules/tiger_cmd_xbar_demux_001.sv,SYSTEM_VERILOG,,tiger_cmd_xbar_demux_001,false
tiger/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,tiger_cmd_xbar_mux,false
tiger/simulation/submodules/tiger_cmd_xbar_mux.sv,SYSTEM_VERILOG,,tiger_cmd_xbar_mux,false
tiger/simulation/submodules/tiger_rsp_xbar_demux.sv,SYSTEM_VERILOG,,tiger_rsp_xbar_demux,false
tiger/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,tiger_rsp_xbar_mux,false
tiger/simulation/submodules/tiger_rsp_xbar_mux.sv,SYSTEM_VERILOG,,tiger_rsp_xbar_mux,false
tiger/simulation/submodules/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
tiger/simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
tiger/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
tiger/simulation/submodules/altera_avalon_st_jtag_interface.v,VERILOG,,altera_avalon_st_jtag_interface,false
tiger/simulation/submodules/altera_jtag_dc_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
tiger/simulation/submodules/altera_jtag_sld_node.v,VERILOG,,altera_avalon_st_jtag_interface,false
tiger/simulation/submodules/altera_jtag_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
tiger/simulation/submodules/altera_pli_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
tiger/simulation/submodules/altera_avalon_st_clock_crosser.v,VERILOG,,altera_avalon_st_jtag_interface,false
tiger/simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_avalon_st_jtag_interface,false
tiger/simulation/submodules/altera_avalon_st_idle_remover.v,VERILOG,,altera_avalon_st_jtag_interface,false
tiger/simulation/submodules/altera_avalon_st_idle_inserter.v,VERILOG,,altera_avalon_st_jtag_interface,false
tiger/simulation/submodules/tiger_jtag_to_ava_master_bridge_timing_adt.v,VERILOG,,tiger_jtag_to_ava_master_bridge_timing_adt,false
tiger/simulation/submodules/altera_avalon_st_bytes_to_packets.v,VERILOG,,altera_avalon_st_bytes_to_packets,false
tiger/simulation/submodules/altera_avalon_st_packets_to_bytes.v,VERILOG,,altera_avalon_st_packets_to_bytes,false
tiger/simulation/submodules/altera_avalon_packets_to_master.v,VERILOG,,altera_avalon_packets_to_master,false
tiger/simulation/submodules/tiger_jtag_to_ava_master_bridge_b2p_adapter.v,VERILOG,,tiger_jtag_to_ava_master_bridge_b2p_adapter,false
tiger/simulation/submodules/tiger_jtag_to_ava_master_bridge_p2b_adapter.v,VERILOG,,tiger_jtag_to_ava_master_bridge_p2b_adapter,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
tiger.sdram,tiger_sdram
tiger.jtag_to_ava_master_bridge,tiger_jtag_to_ava_master_bridge
tiger.jtag_to_ava_master_bridge.jtag_phy_embedded_in_jtag_master,altera_avalon_st_jtag_interface
tiger.jtag_to_ava_master_bridge.timing_adt,tiger_jtag_to_ava_master_bridge_timing_adt
tiger.jtag_to_ava_master_bridge.fifo,altera_avalon_sc_fifo
tiger.jtag_to_ava_master_bridge.b2p,altera_avalon_st_bytes_to_packets
tiger.jtag_to_ava_master_bridge.p2b,altera_avalon_st_packets_to_bytes
tiger.jtag_to_ava_master_bridge.transacto,altera_avalon_packets_to_master
tiger.jtag_to_ava_master_bridge.b2p_adapter,tiger_jtag_to_ava_master_bridge_b2p_adapter
tiger.jtag_to_ava_master_bridge.p2b_adapter,tiger_jtag_to_ava_master_bridge_p2b_adapter
tiger.jtag_to_ava_master_bridge.rst_controller,altera_reset_controller
tiger.uart_0,tiger_uart_0
tiger.tiger_top_0,tiger_top
tiger.pipeline_bridge_PERIPHERALS,altera_avalon_mm_bridge
tiger.pipeline_bridge_MEMORY,altera_avalon_mm_bridge
tiger.data_cache_0,tiger_data_cache_0
tiger.jtag_to_ava_master_bridge_master_translator,altera_merlin_master_translator
tiger.pipeline_bridge_MEMORY_m0_translator,altera_merlin_master_translator
tiger.tiger_top_0_procMaster_translator,altera_merlin_master_translator
tiger.pipeline_bridge_PERIPHERALS_m0_translator,altera_merlin_master_translator
tiger.tiger_top_0_instructionMaster_translator,altera_merlin_master_translator
tiger.data_cache_0_dataMaster0_translator,altera_merlin_master_translator
tiger.tiger_top_0_CACHE_translator,altera_merlin_master_translator
tiger.sdram_s1_translator,altera_merlin_slave_translator
tiger.tiger_top_0_leapSlave_translator,altera_merlin_slave_translator
tiger.pipeline_bridge_PERIPHERALS_s0_translator,altera_merlin_slave_translator
tiger.uart_0_s1_translator,altera_merlin_slave_translator
tiger.pipeline_bridge_MEMORY_s0_translator,altera_merlin_slave_translator
tiger.data_cache_0_CACHE0_translator,altera_merlin_slave_translator
tiger.jtag_to_ava_master_bridge_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
tiger.pipeline_bridge_MEMORY_m0_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
tiger.tiger_top_0_instructionMaster_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
tiger.data_cache_0_dataMaster0_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
tiger.sdram_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
tiger.tiger_top_0_leapSlave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
tiger.pipeline_bridge_MEMORY_s0_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
tiger.sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
tiger.sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo,altera_avalon_sc_fifo
tiger.tiger_top_0_leapSlave_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
tiger.pipeline_bridge_MEMORY_s0_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
tiger.addr_router,tiger_addr_router
tiger.addr_router_001,tiger_addr_router_001
tiger.id_router,tiger_id_router
tiger.id_router_001,tiger_id_router_001
tiger.addr_router_002,tiger_addr_router_002
tiger.addr_router_003,tiger_addr_router_002
tiger.id_router_002,tiger_id_router_002
tiger.limiter,altera_merlin_traffic_limiter
tiger.burst_adapter,altera_merlin_burst_adapter
tiger.rst_controller,altera_reset_controller
tiger.rst_controller_001,altera_reset_controller
tiger.cmd_xbar_demux,tiger_cmd_xbar_demux
tiger.cmd_xbar_demux_001,tiger_cmd_xbar_demux_001
tiger.rsp_xbar_demux_001,tiger_cmd_xbar_demux_001
tiger.cmd_xbar_demux_002,tiger_cmd_xbar_demux_001
tiger.cmd_xbar_demux_003,tiger_cmd_xbar_demux_001
tiger.cmd_xbar_mux,tiger_cmd_xbar_mux
tiger.cmd_xbar_mux_002,tiger_cmd_xbar_mux
tiger.rsp_xbar_demux,tiger_rsp_xbar_demux
tiger.rsp_xbar_demux_002,tiger_rsp_xbar_demux
tiger.rsp_xbar_mux,tiger_rsp_xbar_mux
tiger.width_adapter,altera_merlin_width_adapter
tiger.width_adapter_001,altera_merlin_width_adapter
