{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1367816795938 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1367816795939 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 05 22:06:35 2013 " "Processing started: Sun May 05 22:06:35 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1367816795939 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1367816795939 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ModExp -c ModExp " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ModExp -c ModExp" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1367816795940 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1367816800326 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ModExp EP2C50F484C6 " "Selected device EP2C50F484C6 for design \"ModExp\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1367816800909 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1367816800944 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1367816800944 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1367816802813 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1367816802835 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C6 " "Device EP2C15AF484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1367816804580 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20F484C6 " "Device EP2C20F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1367816804580 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C6 " "Device EP2C35F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1367816804580 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1367816804580 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 65627 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1367816804711 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 65628 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1367816804711 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS142p/nCEO~ W20 " "Pin ~LVDS142p/nCEO~ is reserved at location W20" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ~LVDS142p/nCEO~ } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS142p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 65629 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1367816804711 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1367816804711 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1367816805152 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367816811566 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367816811566 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1367816811566 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1367816811566 ""}
{ "Info" "ISTA_SDC_FOUND" "ModExp.sdc " "Reading SDC File: 'ModExp.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1367816811810 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1367816812651 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1367816812651 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1367816812651 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1367816812651 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000        clock " "   1.000        clock" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1367816812651 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1367816812651 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1367816817451 ""}  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { clk } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "ModExp.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/ModExp.v" 7 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 77 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1367816817451 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1367816817452 ""}  } { { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 64932 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1367816817452 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN M2 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node reset (placed in PIN M2 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1367816817452 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "z0\[0\]~0 " "Destination node z0\[0\]~0" {  } { { "ModExp.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/ModExp.v" 96 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { z0[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 30907 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817452 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~0 " "Destination node comb~0" {  } { { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 39621 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817452 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "addr_buf\[0\]~1 " "Destination node addr_buf\[0\]~1" {  } { { "ModExp.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/ModExp.v" 96 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_buf[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 43416 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817452 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "last_c0\[31\]~0 " "Destination node last_c0\[31\]~0" {  } { { "ModExp.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/ModExp.v" 96 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { last_c0[31]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 43485 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817452 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "x0\[0\] " "Destination node x0\[0\]" {  } { { "ModExp.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/ModExp.v" 96 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { x0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 18259 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817452 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "x0\[1\] " "Destination node x0\[1\]" {  } { { "ModExp.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/ModExp.v" 96 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { x0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 18258 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817452 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "x0\[2\] " "Destination node x0\[2\]" {  } { { "ModExp.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/ModExp.v" 96 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { x0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 18257 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817452 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "x0\[3\] " "Destination node x0\[3\]" {  } { { "ModExp.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/ModExp.v" 96 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { x0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 18256 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817452 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "x0\[4\] " "Destination node x0\[4\]" {  } { { "ModExp.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/ModExp.v" 96 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { x0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 18255 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817452 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "x0\[5\] " "Destination node x0\[5\]" {  } { { "ModExp.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/ModExp.v" 96 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { x0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 18254 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817452 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1367816817452 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1367816817452 ""}  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { reset } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "ModExp.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/ModExp.v" 8 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 78 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1367816817452 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1367816817454 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 335 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 65618 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817454 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1367816817454 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 335 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 65134 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1367816817454 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1367816817455 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1076 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 65410 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817455 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1076 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 65411 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817455 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1090 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 65619 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817455 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1367816817455 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1090 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 64957 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1367816817455 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[1\]\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[1\]\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1367816817456 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~1" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 340 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 65476 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817456 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "m_mem:m_mem0\|altsyncram:altsyncram_component\|altsyncram_1gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~1 " "Destination node m_mem:m_mem0\|altsyncram:altsyncram_component\|altsyncram_1gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~1" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 64 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { m_mem:m_mem0|altsyncram:altsyncram_component|altsyncram_1gg1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 28077 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817456 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "m_mem:m_mem0\|altsyncram:altsyncram_component\|altsyncram_1gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg~0 " "Destination node m_mem:m_mem0\|altsyncram:altsyncram_component\|altsyncram_1gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg~0" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 702 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { m_mem:m_mem0|altsyncram:altsyncram_component|altsyncram_1gg1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 30817 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817456 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "m_mem:m_mem0\|altsyncram:altsyncram_component\|altsyncram_1gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0 " "Destination node m_mem:m_mem0\|altsyncram:altsyncram_component\|altsyncram_1gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0" {  } { { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { m_mem:m_mem0|altsyncram:altsyncram_component|altsyncram_1gg1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 30818 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817456 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1367816817456 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 861 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 65028 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1367816817456 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[2\]\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[2\]\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1367816817458 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~10 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~10" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 340 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 65513 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817458 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~1 " "Destination node r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~1" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 64 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r_mem:r_mem0|altsyncram:altsyncram_component|altsyncram_bgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 28079 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817458 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg~0 " "Destination node r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg~0" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 702 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r_mem:r_mem0|altsyncram:altsyncram_component|altsyncram_bgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 30832 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817458 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0 " "Destination node r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0" {  } { { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r_mem:r_mem0|altsyncram:altsyncram_component|altsyncram_bgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 30833 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817458 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1367816817458 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 861 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 65021 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1367816817458 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[3\]\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[3\]\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1367816817458 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~17 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~17" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 340 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 65520 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817458 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "e_mem:e_mem0\|altsyncram:altsyncram_component\|altsyncram_hfg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~1 " "Destination node e_mem:e_mem0\|altsyncram:altsyncram_component\|altsyncram_hfg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~1" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 64 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { e_mem:e_mem0|altsyncram:altsyncram_component|altsyncram_hfg1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 28081 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817458 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "e_mem:e_mem0\|altsyncram:altsyncram_component\|altsyncram_hfg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg~0 " "Destination node e_mem:e_mem0\|altsyncram:altsyncram_component\|altsyncram_hfg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg~0" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 702 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { e_mem:e_mem0|altsyncram:altsyncram_component|altsyncram_hfg1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 30847 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817458 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "e_mem:e_mem0\|altsyncram:altsyncram_component\|altsyncram_hfg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0 " "Destination node e_mem:e_mem0\|altsyncram:altsyncram_component\|altsyncram_hfg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0" {  } { { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { e_mem:e_mem0|altsyncram:altsyncram_component|altsyncram_hfg1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 30848 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817458 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1367816817458 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 861 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 65014 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1367816817458 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[4\]\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[4\]\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1367816817459 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~24 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~24" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 340 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~24 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 65527 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817459 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~1 " "Destination node t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~1" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 64 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { t_mem:t_mem0|altsyncram:altsyncram_component|altsyncram_fgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 28083 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817459 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg~0 " "Destination node t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg~0" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 702 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { t_mem:t_mem0|altsyncram:altsyncram_component|altsyncram_fgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 30862 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817459 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0 " "Destination node t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0" {  } { { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { t_mem:t_mem0|altsyncram:altsyncram_component|altsyncram_fgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 30863 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817459 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1367816817459 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 861 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 65007 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1367816817459 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[6\]\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[6\]\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1367816817460 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~38 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~38" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 340 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~38 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 65541 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817460 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~1 " "Destination node n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~1" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 64 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { n_mem:n_mem0|altsyncram:altsyncram_component|altsyncram_3gg1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 28087 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817460 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg~0 " "Destination node n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg~0" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 702 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { n_mem:n_mem0|altsyncram:altsyncram_component|altsyncram_3gg1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 30892 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817460 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0 " "Destination node n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0" {  } { { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { n_mem:n_mem0|altsyncram:altsyncram_component|altsyncram_3gg1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 30893 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817460 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1367816817460 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 861 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 64993 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1367816817460 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[1\]\[3\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[1\]\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1367816817461 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~7 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~7" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 340 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 65486 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817461 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "m_mem:m_mem0\|altsyncram:altsyncram_component\|altsyncram_1gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~1 " "Destination node m_mem:m_mem0\|altsyncram:altsyncram_component\|altsyncram_1gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~1" {  } { { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { m_mem:m_mem0|altsyncram:altsyncram_component|altsyncram_1gg1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 30819 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817461 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "m_mem:m_mem0\|altsyncram:altsyncram_component\|altsyncram_1gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~0 " "Destination node m_mem:m_mem0\|altsyncram:altsyncram_component\|altsyncram_1gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~0" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { m_mem:m_mem0|altsyncram:altsyncram_component|altsyncram_1gg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 30827 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817461 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "m_mem:m_mem0\|altsyncram:altsyncram_component\|altsyncram_1gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[21\]~1 " "Destination node m_mem:m_mem0\|altsyncram:altsyncram_component\|altsyncram_1gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[21\]~1" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 407 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { m_mem:m_mem0|altsyncram:altsyncram_component|altsyncram_1gg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 30830 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817461 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "m_mem:m_mem0\|altsyncram:altsyncram_component\|altsyncram_1gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~3 " "Destination node m_mem:m_mem0\|altsyncram:altsyncram_component\|altsyncram_1gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~3" {  } { { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { m_mem:m_mem0|altsyncram:altsyncram_component|altsyncram_1gg1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 39285 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817461 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "m_mem:m_mem0\|altsyncram:altsyncram_component\|altsyncram_1gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~2 " "Destination node m_mem:m_mem0\|altsyncram:altsyncram_component\|altsyncram_1gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~2" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { m_mem:m_mem0|altsyncram:altsyncram_component|altsyncram_1gg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 39311 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817461 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "m_mem:m_mem0\|altsyncram:altsyncram_component\|altsyncram_1gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~3 " "Destination node m_mem:m_mem0\|altsyncram:altsyncram_component\|altsyncram_1gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~3" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { m_mem:m_mem0|altsyncram:altsyncram_component|altsyncram_1gg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 43428 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817461 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "m_mem:m_mem0\|altsyncram:altsyncram_component\|altsyncram_1gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~4 " "Destination node m_mem:m_mem0\|altsyncram:altsyncram_component\|altsyncram_1gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~4" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { m_mem:m_mem0|altsyncram:altsyncram_component|altsyncram_1gg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 47021 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817461 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "m_mem:m_mem0\|altsyncram:altsyncram_component\|altsyncram_1gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~5 " "Destination node m_mem:m_mem0\|altsyncram:altsyncram_component\|altsyncram_1gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~5" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { m_mem:m_mem0|altsyncram:altsyncram_component|altsyncram_1gg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 47342 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817461 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "m_mem:m_mem0\|altsyncram:altsyncram_component\|altsyncram_1gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~6 " "Destination node m_mem:m_mem0\|altsyncram:altsyncram_component\|altsyncram_1gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~6" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { m_mem:m_mem0|altsyncram:altsyncram_component|altsyncram_1gg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 56159 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817461 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1367816817461 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1367816817461 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 861 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 65025 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1367816817461 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[2\]\[3\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[2\]\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1367816817463 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~14 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~14" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 340 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 65517 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817463 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~1 " "Destination node r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~1" {  } { { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r_mem:r_mem0|altsyncram:altsyncram_component|altsyncram_bgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 30834 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817463 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~0 " "Destination node r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~0" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r_mem:r_mem0|altsyncram:altsyncram_component|altsyncram_bgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 30842 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817463 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[6\]~1 " "Destination node r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[6\]~1" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 407 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r_mem:r_mem0|altsyncram:altsyncram_component|altsyncram_bgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 30845 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817463 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~3 " "Destination node r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~3" {  } { { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r_mem:r_mem0|altsyncram:altsyncram_component|altsyncram_bgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 39332 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817463 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~2 " "Destination node r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~2" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r_mem:r_mem0|altsyncram:altsyncram_component|altsyncram_bgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 39358 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817463 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~3 " "Destination node r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~3" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r_mem:r_mem0|altsyncram:altsyncram_component|altsyncram_bgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 43437 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817463 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~4 " "Destination node r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~4" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r_mem:r_mem0|altsyncram:altsyncram_component|altsyncram_bgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 47024 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817463 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~5 " "Destination node r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~5" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r_mem:r_mem0|altsyncram:altsyncram_component|altsyncram_bgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 47088 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817463 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~6 " "Destination node r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~6" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r_mem:r_mem0|altsyncram:altsyncram_component|altsyncram_bgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 47098 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817463 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1367816817463 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1367816817463 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 861 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 65018 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1367816817463 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[3\]\[3\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[3\]\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1367816817465 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~21 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~21" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 340 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 65524 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817465 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "e_mem:e_mem0\|altsyncram:altsyncram_component\|altsyncram_hfg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~1 " "Destination node e_mem:e_mem0\|altsyncram:altsyncram_component\|altsyncram_hfg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~1" {  } { { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { e_mem:e_mem0|altsyncram:altsyncram_component|altsyncram_hfg1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 30849 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817465 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "e_mem:e_mem0\|altsyncram:altsyncram_component\|altsyncram_hfg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~0 " "Destination node e_mem:e_mem0\|altsyncram:altsyncram_component\|altsyncram_hfg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~0" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { e_mem:e_mem0|altsyncram:altsyncram_component|altsyncram_hfg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 30857 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817465 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "e_mem:e_mem0\|altsyncram:altsyncram_component\|altsyncram_hfg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[9\]~1 " "Destination node e_mem:e_mem0\|altsyncram:altsyncram_component\|altsyncram_hfg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[9\]~1" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 407 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { e_mem:e_mem0|altsyncram:altsyncram_component|altsyncram_hfg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 30860 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817465 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "e_mem:e_mem0\|altsyncram:altsyncram_component\|altsyncram_hfg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~3 " "Destination node e_mem:e_mem0\|altsyncram:altsyncram_component\|altsyncram_hfg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~3" {  } { { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { e_mem:e_mem0|altsyncram:altsyncram_component|altsyncram_hfg1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 39379 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817465 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "e_mem:e_mem0\|altsyncram:altsyncram_component\|altsyncram_hfg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~2 " "Destination node e_mem:e_mem0\|altsyncram:altsyncram_component\|altsyncram_hfg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~2" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { e_mem:e_mem0|altsyncram:altsyncram_component|altsyncram_hfg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 39406 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817465 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "e_mem:e_mem0\|altsyncram:altsyncram_component\|altsyncram_hfg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~3 " "Destination node e_mem:e_mem0\|altsyncram:altsyncram_component\|altsyncram_hfg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~3" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { e_mem:e_mem0|altsyncram:altsyncram_component|altsyncram_hfg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 43446 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817465 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "e_mem:e_mem0\|altsyncram:altsyncram_component\|altsyncram_hfg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~4 " "Destination node e_mem:e_mem0\|altsyncram:altsyncram_component\|altsyncram_hfg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~4" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { e_mem:e_mem0|altsyncram:altsyncram_component|altsyncram_hfg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 47027 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817465 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "e_mem:e_mem0\|altsyncram:altsyncram_component\|altsyncram_hfg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~5 " "Destination node e_mem:e_mem0\|altsyncram:altsyncram_component\|altsyncram_hfg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~5" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { e_mem:e_mem0|altsyncram:altsyncram_component|altsyncram_hfg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 47343 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817465 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "e_mem:e_mem0\|altsyncram:altsyncram_component\|altsyncram_hfg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~6 " "Destination node e_mem:e_mem0\|altsyncram:altsyncram_component\|altsyncram_hfg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~6" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { e_mem:e_mem0|altsyncram:altsyncram_component|altsyncram_hfg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 52296 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817465 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1367816817465 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1367816817465 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 861 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 65011 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1367816817465 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[4\]\[3\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[4\]\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1367816817466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~28 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~28" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 340 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~28 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 65531 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~1 " "Destination node t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~1" {  } { { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { t_mem:t_mem0|altsyncram:altsyncram_component|altsyncram_fgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 30864 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~0 " "Destination node t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~0" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { t_mem:t_mem0|altsyncram:altsyncram_component|altsyncram_fgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 30872 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[21\]~1 " "Destination node t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[21\]~1" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 407 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { t_mem:t_mem0|altsyncram:altsyncram_component|altsyncram_fgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 30875 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~3 " "Destination node t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~3" {  } { { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { t_mem:t_mem0|altsyncram:altsyncram_component|altsyncram_fgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 39427 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~2 " "Destination node t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~2" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { t_mem:t_mem0|altsyncram:altsyncram_component|altsyncram_fgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 39453 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~3 " "Destination node t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~3" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { t_mem:t_mem0|altsyncram:altsyncram_component|altsyncram_fgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 43455 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~4 " "Destination node t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~4" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { t_mem:t_mem0|altsyncram:altsyncram_component|altsyncram_fgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 47030 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~5 " "Destination node t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~5" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { t_mem:t_mem0|altsyncram:altsyncram_component|altsyncram_fgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 47344 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~6 " "Destination node t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~6" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { t_mem:t_mem0|altsyncram:altsyncram_component|altsyncram_fgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 56160 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1367816817466 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1367816817466 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 861 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 65004 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1367816817466 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[5\]\[3\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[5\]\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1367816817468 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~35 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~35" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 340 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~35 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 65538 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817468 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nprime0_mem:nprime0_mem0\|altsyncram:altsyncram_component\|altsyncram_nfh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ir_loaded_address_reg\[0\]~0 " "Destination node nprime0_mem:nprime0_mem0\|altsyncram:altsyncram_component\|altsyncram_nfh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ir_loaded_address_reg\[0\]~0" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 553 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nprime0_mem:nprime0_mem0|altsyncram:altsyncram_component|altsyncram_nfh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 30878 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817468 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nprime0_mem:nprime0_mem0\|altsyncram:altsyncram_component\|altsyncram_nfh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~0 " "Destination node nprime0_mem:nprime0_mem0\|altsyncram:altsyncram_component\|altsyncram_nfh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~0" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nprime0_mem:nprime0_mem0|altsyncram:altsyncram_component|altsyncram_nfh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 30887 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817468 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nprime0_mem:nprime0_mem0\|altsyncram:altsyncram_component\|altsyncram_nfh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[10\]~1 " "Destination node nprime0_mem:nprime0_mem0\|altsyncram:altsyncram_component\|altsyncram_nfh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[10\]~1" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 407 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nprime0_mem:nprime0_mem0|altsyncram:altsyncram_component|altsyncram_nfh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 30890 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817468 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nprime0_mem:nprime0_mem0\|altsyncram:altsyncram_component\|altsyncram_nfh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg~0 " "Destination node nprime0_mem:nprime0_mem0\|altsyncram:altsyncram_component\|altsyncram_nfh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg~0" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 157 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nprime0_mem:nprime0_mem0|altsyncram:altsyncram_component|altsyncram_nfh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 39472 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817468 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nprime0_mem:nprime0_mem0\|altsyncram:altsyncram_component\|altsyncram_nfh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~2 " "Destination node nprime0_mem:nprime0_mem0\|altsyncram:altsyncram_component\|altsyncram_nfh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~2" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nprime0_mem:nprime0_mem0|altsyncram:altsyncram_component|altsyncram_nfh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 39494 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817468 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nprime0_mem:nprime0_mem0\|altsyncram:altsyncram_component\|altsyncram_nfh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~3 " "Destination node nprime0_mem:nprime0_mem0\|altsyncram:altsyncram_component\|altsyncram_nfh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~3" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nprime0_mem:nprime0_mem0|altsyncram:altsyncram_component|altsyncram_nfh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 43460 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817468 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nprime0_mem:nprime0_mem0\|altsyncram:altsyncram_component\|altsyncram_nfh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~4 " "Destination node nprime0_mem:nprime0_mem0\|altsyncram:altsyncram_component\|altsyncram_nfh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~4" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nprime0_mem:nprime0_mem0|altsyncram:altsyncram_component|altsyncram_nfh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 47034 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817468 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nprime0_mem:nprime0_mem0\|altsyncram:altsyncram_component\|altsyncram_nfh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~5 " "Destination node nprime0_mem:nprime0_mem0\|altsyncram:altsyncram_component\|altsyncram_nfh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~5" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nprime0_mem:nprime0_mem0|altsyncram:altsyncram_component|altsyncram_nfh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 47345 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817468 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nprime0_mem:nprime0_mem0\|altsyncram:altsyncram_component\|altsyncram_nfh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~6 " "Destination node nprime0_mem:nprime0_mem0\|altsyncram:altsyncram_component\|altsyncram_nfh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~6" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nprime0_mem:nprime0_mem0|altsyncram:altsyncram_component|altsyncram_nfh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 56161 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817468 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1367816817468 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1367816817468 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 861 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 64997 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1367816817468 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[6\]\[3\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[6\]\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1367816817470 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~42 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~42" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 340 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~42 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 65545 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817470 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~1 " "Destination node n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~1" {  } { { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { n_mem:n_mem0|altsyncram:altsyncram_component|altsyncram_3gg1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 30894 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817470 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~0 " "Destination node n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~0" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { n_mem:n_mem0|altsyncram:altsyncram_component|altsyncram_3gg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 30900 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817470 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[12\]~1 " "Destination node n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[12\]~1" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 407 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { n_mem:n_mem0|altsyncram:altsyncram_component|altsyncram_3gg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 30903 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817470 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~3 " "Destination node n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~3" {  } { { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { n_mem:n_mem0|altsyncram:altsyncram_component|altsyncram_3gg1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 39515 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817470 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~2 " "Destination node n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~2" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { n_mem:n_mem0|altsyncram:altsyncram_component|altsyncram_3gg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 39529 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817470 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~3 " "Destination node n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~3" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { n_mem:n_mem0|altsyncram:altsyncram_component|altsyncram_3gg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 43482 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817470 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~4 " "Destination node n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~4" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { n_mem:n_mem0|altsyncram:altsyncram_component|altsyncram_3gg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 47038 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817470 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~5 " "Destination node n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~5" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { n_mem:n_mem0|altsyncram:altsyncram_component|altsyncram_3gg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 47346 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817470 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~6 " "Destination node n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~6" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { n_mem:n_mem0|altsyncram:altsyncram_component|altsyncram_3gg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 56162 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367816817470 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1367816817470 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1367816817470 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 861 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 64990 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1367816817470 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1367816824416 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1367816824532 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1367816824537 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1367816824654 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1367816824802 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1367816824915 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1367816828570 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "128 Embedded multiplier block " "Packed 128 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1367816834016 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "128 " "Created 128 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "" 0 -1 1367816834016 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1367816834016 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0 -1 1367816835057 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "automatic asynchronous signal pipelining " "Starting physical synthesis algorithm automatic asynchronous signal pipelining" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1367816851545 ""}
{ "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_INFO" "" "Automatic asynchronous signal pipelining - Evaluation Phase" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ModExp\|reset~clkctrl " "Asynchronous signal \|ModExp\|reset~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1367816852138 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1367816852138 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ModExp\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[1\]\[0\]~clkctrl " "Asynchronous signal \|ModExp\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[1\]\[0\]~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1367816852138 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1367816852138 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ModExp\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[2\]\[0\]~clkctrl " "Asynchronous signal \|ModExp\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[2\]\[0\]~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1367816852138 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1367816852138 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ModExp\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[3\]\[0\]~clkctrl " "Asynchronous signal \|ModExp\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[3\]\[0\]~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1367816852138 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1367816852138 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ModExp\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[4\]\[0\]~clkctrl " "Asynchronous signal \|ModExp\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[4\]\[0\]~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1367816852138 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1367816852138 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ModExp\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[6\]\[0\]~clkctrl " "Asynchronous signal \|ModExp\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[6\]\[0\]~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1367816852138 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1367816852138 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ModExp\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~clkctrl " "Asynchronous signal \|ModExp\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1367816852138 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1367816852138 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ModExp\|m_mem:m_mem0\|altsyncram:altsyncram_component\|altsyncram_1gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0 " "Asynchronous signal \|ModExp\|m_mem:m_mem0\|altsyncram:altsyncram_component\|altsyncram_1gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1367816852138 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1367816852138 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ModExp\|r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0 " "Asynchronous signal \|ModExp\|r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1367816852138 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1367816852138 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ModExp\|e_mem:e_mem0\|altsyncram:altsyncram_component\|altsyncram_hfg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0 " "Asynchronous signal \|ModExp\|e_mem:e_mem0\|altsyncram:altsyncram_component\|altsyncram_hfg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1367816852138 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1367816852138 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ModExp\|t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0 " "Asynchronous signal \|ModExp\|t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1367816852138 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1367816852138 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ModExp\|nprime0_mem:nprime0_mem0\|altsyncram:altsyncram_component\|altsyncram_nfh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0 " "Asynchronous signal \|ModExp\|nprime0_mem:nprime0_mem0\|altsyncram:altsyncram_component\|altsyncram_nfh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1367816852138 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1367816852138 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ModExp\|n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0 " "Asynchronous signal \|ModExp\|n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1367816852138 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1367816852138 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ModExp\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[1\]\[3\]~clkctrl " "Asynchronous signal \|ModExp\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[1\]\[3\]~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1367816852138 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1367816852138 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ModExp\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[2\]\[3\]~clkctrl " "Asynchronous signal \|ModExp\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[2\]\[3\]~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1367816852138 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1367816852138 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ModExp\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[3\]\[3\]~clkctrl " "Asynchronous signal \|ModExp\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[3\]\[3\]~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1367816852138 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1367816852138 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ModExp\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[4\]\[3\]~clkctrl " "Asynchronous signal \|ModExp\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[4\]\[3\]~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1367816852138 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1367816852138 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ModExp\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[5\]\[0\] " "Asynchronous signal \|ModExp\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[5\]\[0\]" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1367816852138 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1367816852138 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ModExp\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[5\]\[3\]~clkctrl " "Asynchronous signal \|ModExp\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[5\]\[3\]~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1367816852138 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1367816852138 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ModExp\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[6\]\[3\]~clkctrl " "Asynchronous signal \|ModExp\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[6\]\[3\]~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1367816852138 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1367816852138 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ModExp\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[8\] " "Asynchronous signal \|ModExp\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[8\]" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1367816852138 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1367816852138 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ModExp\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~clkctrl " "Asynchronous signal \|ModExp\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1367816852138 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1367816852138 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ModExp\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|virtual_ir_scan_reg " "Asynchronous signal \|ModExp\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|virtual_ir_scan_reg" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1367816852138 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1367816852138 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_FOUND_SIGNALS" "23 0 " "Found 23 asynchronous signals of which 0 will be pipelined" {  } {  } 0 128018 "Found %1!d! asynchronous signals of which %2!d! will be pipelined" 0 0 "" 0 -1 1367816852138 ""}  } {  } 0 128016 "Automatic asynchronous signal pipelining - Evaluation Phase" 0 0 "" 0 -1 1367816852138 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SHORT" "automatic asynchronous signal pipelining " "Physical synthesis algorithm automatic asynchronous signal pipelining complete" {  } {  } 0 128005 "Physical synthesis algorithm %1!s! complete" 0 0 "" 0 -1 1367816852189 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1367816852808 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1 1367816865700 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1367816865740 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 151 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 151 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1 1367816903320 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1367816903321 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 708 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 708 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1 1367816924734 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:01:36 " "Physical synthesis optimizations for speed complete: elapsed CPU time is 00:01:36" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed CPU time is %2!s!" 0 0 "" 0 -1 1367816931385 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:02:08 " "Fitter preparation operations ending: elapsed time is 00:02:08" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1367816932109 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1367816940915 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:54 " "Fitter placement preparation operations ending: elapsed time is 00:00:54" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1367816994460 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1367816994907 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1367817251072 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:04:16 " "Fitter placement operations ending: elapsed time is 00:04:16" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1367817251072 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0 -1 1367817251124 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "automatic asynchronous signal pipelining " "Starting physical synthesis algorithm automatic asynchronous signal pipelining" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1367817260302 ""}
{ "Info" "ICSYN_FSYN_LATE_FSYN_ASYNC_PIPELINING_INFO" "" "Automatic asynchronous signal pipelining - Execution Phase" {  } {  } 0 128027 "Automatic asynchronous signal pipelining - Execution Phase" 0 0 "" 0 -1 1367817261064 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SHORT" "automatic asynchronous signal pipelining " "Physical synthesis algorithm automatic asynchronous signal pipelining complete" {  } {  } 0 128005 "Physical synthesis algorithm %1!s! complete" 0 0 "" 0 -1 1367817261067 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1367817261068 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1 1367817300079 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1367817300116 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1 1367817319660 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "logic and register replication " "Starting physical synthesis algorithm logic and register replication" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1367817319661 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "logic and register replication 860 " "Physical synthesis algorithm logic and register replication complete: estimated slack improvement of 860 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1 1367817631743 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "fanout splitting " "Starting physical synthesis algorithm fanout splitting" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1367817631751 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "fanout splitting 0 " "Physical synthesis algorithm fanout splitting complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1 1367817832614 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:09:50 " "Physical synthesis optimizations for speed complete: elapsed CPU time is 00:09:50" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed CPU time is %2!s!" 0 0 "" 0 -1 1367817841970 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1367817850613 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "47 " "Router estimated average interconnect usage is 47% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "79 X23_Y11 X33_Y21 " "Router estimated peak interconnect usage is 79% of the available device resources in the region that extends from location X23_Y11 to location X33_Y21" {  } { { "loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 1 { 0 "Router estimated peak interconnect usage is 79% of the available device resources in the region that extends from location X23_Y11 to location X33_Y21"} { { 11 { 0 "Router estimated peak interconnect usage is 79% of the available device resources in the region that extends from location X23_Y11 to location X33_Y21"} 23 11 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1367817898524 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1367817898524 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:03:22 " "Fitter routing operations ending: elapsed time is 00:03:22" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1367818055652 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_NOT_USED" "" "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." {  } {  } 0 170202 "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." 0 0 "" 0 -1 1367818055677 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1367818057453 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "32 " "Found 32 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[0\] 0 " "Pin \"res_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367818059128 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[1\] 0 " "Pin \"res_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367818059128 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[2\] 0 " "Pin \"res_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367818059128 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[3\] 0 " "Pin \"res_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367818059128 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[4\] 0 " "Pin \"res_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367818059128 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[5\] 0 " "Pin \"res_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367818059128 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[6\] 0 " "Pin \"res_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367818059128 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[7\] 0 " "Pin \"res_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367818059128 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[8\] 0 " "Pin \"res_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367818059128 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[9\] 0 " "Pin \"res_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367818059128 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[10\] 0 " "Pin \"res_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367818059128 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[11\] 0 " "Pin \"res_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367818059128 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[12\] 0 " "Pin \"res_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367818059128 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[13\] 0 " "Pin \"res_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367818059128 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[14\] 0 " "Pin \"res_out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367818059128 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[15\] 0 " "Pin \"res_out\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367818059128 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[16\] 0 " "Pin \"res_out\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367818059128 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[17\] 0 " "Pin \"res_out\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367818059128 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[18\] 0 " "Pin \"res_out\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367818059128 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[19\] 0 " "Pin \"res_out\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367818059128 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[20\] 0 " "Pin \"res_out\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367818059128 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[21\] 0 " "Pin \"res_out\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367818059128 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[22\] 0 " "Pin \"res_out\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367818059128 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[23\] 0 " "Pin \"res_out\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367818059128 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[24\] 0 " "Pin \"res_out\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367818059128 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[25\] 0 " "Pin \"res_out\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367818059128 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[26\] 0 " "Pin \"res_out\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367818059128 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[27\] 0 " "Pin \"res_out\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367818059128 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[28\] 0 " "Pin \"res_out\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367818059128 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[29\] 0 " "Pin \"res_out\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367818059128 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[30\] 0 " "Pin \"res_out\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367818059128 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[31\] 0 " "Pin \"res_out\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367818059128 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1367818059128 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1367818076023 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1367818080428 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1367818099722 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:45 " "Fitter post-fit operations ending: elapsed time is 00:00:45" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1367818102763 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1367818103737 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1367818104743 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/12.1sp1/ModExp with M4K 2/output_files/ModExp.fit.smsg " "Generated suppressed messages file C:/altera/12.1sp1/ModExp with M4K 2/output_files/ModExp.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1367818109730 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1130 " "Peak virtual memory: 1130 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1367818121610 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 05 22:28:41 2013 " "Processing ended: Sun May 05 22:28:41 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1367818121610 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:22:06 " "Elapsed time: 00:22:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1367818121610 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:22:01 " "Total CPU time (on all processors): 00:22:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1367818121610 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1367818121610 ""}
