{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1643645272286 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "processor EP4CGX22CF19C6 " "Automatically selected device EP4CGX22CF19C6 for design processor" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1643645272428 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1643645272428 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1643645272463 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1643645272463 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1643645272535 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1643645272545 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30CF19C6 " "Device EP4CGX30CF19C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1643645272761 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1643645272761 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ R6 " "Pin ~ALTERA_NCEO~ is reserved at location R6" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 289 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1643645272763 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A4 " "Pin ~ALTERA_DATA0~ is reserved at location A4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 291 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1643645272763 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B4 " "Pin ~ALTERA_ASDO~ is reserved at location B4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 293 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1643645272763 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 295 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1643645272763 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ D5 " "Pin ~ALTERA_DCLK~ is reserved at location D5" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 297 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1643645272763 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1643645272763 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1643645272763 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "101 101 " "No exact pin location assignment(s) for 101 pins of 101 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DISP_TEMPO_P\[0\] " "Pin DISP_TEMPO_P\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DISP_TEMPO_P[0] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DISP_TEMPO_P[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DISP_TEMPO_P\[1\] " "Pin DISP_TEMPO_P\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DISP_TEMPO_P[1] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DISP_TEMPO_P[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DISP_TEMPO_P\[2\] " "Pin DISP_TEMPO_P\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DISP_TEMPO_P[2] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DISP_TEMPO_P[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DISP_TEMPO_P\[3\] " "Pin DISP_TEMPO_P\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DISP_TEMPO_P[3] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DISP_TEMPO_P[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DISP_TEMPO_P\[4\] " "Pin DISP_TEMPO_P\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DISP_TEMPO_P[4] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DISP_TEMPO_P[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DISP_TEMPO_P\[5\] " "Pin DISP_TEMPO_P\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DISP_TEMPO_P[5] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DISP_TEMPO_P[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DISP_TEMPO_P\[6\] " "Pin DISP_TEMPO_P\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DISP_TEMPO_P[6] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DISP_TEMPO_P[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DISP_TEMPO_P\[7\] " "Pin DISP_TEMPO_P\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DISP_TEMPO_P[7] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DISP_TEMPO_P[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DISP_TEMPO_P\[8\] " "Pin DISP_TEMPO_P\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DISP_TEMPO_P[8] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DISP_TEMPO_P[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DISP_TEMPO_P\[9\] " "Pin DISP_TEMPO_P\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DISP_TEMPO_P[9] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DISP_TEMPO_P[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DISP_TEMPO_P\[10\] " "Pin DISP_TEMPO_P\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DISP_TEMPO_P[10] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DISP_TEMPO_P[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DISP_TEMPO_P\[11\] " "Pin DISP_TEMPO_P\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DISP_TEMPO_P[11] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DISP_TEMPO_P[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DISP_TEMPO_P\[12\] " "Pin DISP_TEMPO_P\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DISP_TEMPO_P[12] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DISP_TEMPO_P[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DISP_TEMPO_P\[13\] " "Pin DISP_TEMPO_P\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DISP_TEMPO_P[13] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DISP_TEMPO_P[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DISP_TEMPO_P\[14\] " "Pin DISP_TEMPO_P\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DISP_TEMPO_P[14] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DISP_TEMPO_P[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DISP_TEMPO_P\[15\] " "Pin DISP_TEMPO_P\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DISP_TEMPO_P[15] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DISP_TEMPO_P[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DISP_TEMP_P\[0\] " "Pin DISP_TEMP_P\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DISP_TEMP_P[0] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DISP_TEMP_P[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DISP_TEMP_P\[1\] " "Pin DISP_TEMP_P\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DISP_TEMP_P[1] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DISP_TEMP_P[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DISP_TEMP_P\[2\] " "Pin DISP_TEMP_P\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DISP_TEMP_P[2] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DISP_TEMP_P[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DISP_TEMP_P\[3\] " "Pin DISP_TEMP_P\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DISP_TEMP_P[3] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DISP_TEMP_P[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DISP_TEMP_P\[4\] " "Pin DISP_TEMP_P\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DISP_TEMP_P[4] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DISP_TEMP_P[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DISP_TEMP_P\[5\] " "Pin DISP_TEMP_P\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DISP_TEMP_P[5] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DISP_TEMP_P[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DISP_TEMP_P\[6\] " "Pin DISP_TEMP_P\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DISP_TEMP_P[6] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DISP_TEMP_P[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DISP_TEMP_P\[7\] " "Pin DISP_TEMP_P\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DISP_TEMP_P[7] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DISP_TEMP_P[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DISP_TEMP_P\[8\] " "Pin DISP_TEMP_P\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DISP_TEMP_P[8] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DISP_TEMP_P[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DISP_TEMP_P\[9\] " "Pin DISP_TEMP_P\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DISP_TEMP_P[9] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DISP_TEMP_P[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DISP_TEMP_P\[10\] " "Pin DISP_TEMP_P\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DISP_TEMP_P[10] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DISP_TEMP_P[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DISP_TEMP_P\[11\] " "Pin DISP_TEMP_P\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DISP_TEMP_P[11] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DISP_TEMP_P[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DISP_TEMP_P\[12\] " "Pin DISP_TEMP_P\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DISP_TEMP_P[12] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DISP_TEMP_P[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DISP_TEMP_P\[13\] " "Pin DISP_TEMP_P\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DISP_TEMP_P[13] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DISP_TEMP_P[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DISP_TEMP_P\[14\] " "Pin DISP_TEMP_P\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DISP_TEMP_P[14] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DISP_TEMP_P[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DISP_TEMP_P\[15\] " "Pin DISP_TEMP_P\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DISP_TEMP_P[15] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DISP_TEMP_P[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DISP_UMID_P\[0\] " "Pin DISP_UMID_P\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DISP_UMID_P[0] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DISP_UMID_P[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DISP_UMID_P\[1\] " "Pin DISP_UMID_P\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DISP_UMID_P[1] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DISP_UMID_P[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DISP_UMID_P\[2\] " "Pin DISP_UMID_P\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DISP_UMID_P[2] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DISP_UMID_P[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DISP_UMID_P\[3\] " "Pin DISP_UMID_P\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DISP_UMID_P[3] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DISP_UMID_P[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DISP_UMID_P\[4\] " "Pin DISP_UMID_P\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DISP_UMID_P[4] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DISP_UMID_P[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DISP_UMID_P\[5\] " "Pin DISP_UMID_P\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DISP_UMID_P[5] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DISP_UMID_P[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DISP_UMID_P\[6\] " "Pin DISP_UMID_P\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DISP_UMID_P[6] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DISP_UMID_P[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DISP_UMID_P\[7\] " "Pin DISP_UMID_P\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DISP_UMID_P[7] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DISP_UMID_P[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DISP_UMID_P\[8\] " "Pin DISP_UMID_P\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DISP_UMID_P[8] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DISP_UMID_P[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DISP_UMID_P\[9\] " "Pin DISP_UMID_P\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DISP_UMID_P[9] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DISP_UMID_P[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DISP_UMID_P\[10\] " "Pin DISP_UMID_P\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DISP_UMID_P[10] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DISP_UMID_P[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DISP_UMID_P\[11\] " "Pin DISP_UMID_P\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DISP_UMID_P[11] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DISP_UMID_P[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DISP_UMID_P\[12\] " "Pin DISP_UMID_P\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DISP_UMID_P[12] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DISP_UMID_P[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DISP_UMID_P\[13\] " "Pin DISP_UMID_P\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DISP_UMID_P[13] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DISP_UMID_P[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DISP_UMID_P\[14\] " "Pin DISP_UMID_P\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DISP_UMID_P[14] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DISP_UMID_P[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DISP_UMID_P\[15\] " "Pin DISP_UMID_P\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DISP_UMID_P[15] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DISP_UMID_P[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALARME_P " "Pin ALARME_P not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALARME_P } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALARME_P } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRRIGA_P " "Pin IRRIGA_P not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IRRIGA_P } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRRIGA_P } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ERROR_P " "Pin ERROR_P not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ERROR_P } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ERROR_P } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "E_P " "Pin E_P not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { E_P } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { E_P } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLOCK_P " "Pin CLOCK_P not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK_P } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_P } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DT_UMID_P\[0\] " "Pin DT_UMID_P\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_UMID_P[0] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_UMID_P[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DT_UMID_P\[1\] " "Pin DT_UMID_P\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_UMID_P[1] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_UMID_P[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DT_UMID_P\[2\] " "Pin DT_UMID_P\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_UMID_P[2] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_UMID_P[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DT_UMID_P\[3\] " "Pin DT_UMID_P\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_UMID_P[3] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_UMID_P[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DT_UMID_P\[4\] " "Pin DT_UMID_P\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_UMID_P[4] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_UMID_P[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DT_UMID_P\[5\] " "Pin DT_UMID_P\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_UMID_P[5] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_UMID_P[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DT_UMID_P\[6\] " "Pin DT_UMID_P\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_UMID_P[6] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_UMID_P[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DT_UMID_P\[7\] " "Pin DT_UMID_P\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_UMID_P[7] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_UMID_P[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DT_UMID_P\[8\] " "Pin DT_UMID_P\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_UMID_P[8] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_UMID_P[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DT_UMID_P\[9\] " "Pin DT_UMID_P\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_UMID_P[9] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_UMID_P[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DT_UMID_P\[10\] " "Pin DT_UMID_P\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_UMID_P[10] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_UMID_P[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DT_UMID_P\[11\] " "Pin DT_UMID_P\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_UMID_P[11] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_UMID_P[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DT_UMID_P\[12\] " "Pin DT_UMID_P\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_UMID_P[12] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_UMID_P[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DT_UMID_P\[13\] " "Pin DT_UMID_P\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_UMID_P[13] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_UMID_P[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DT_UMID_P\[14\] " "Pin DT_UMID_P\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_UMID_P[14] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_UMID_P[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DT_UMID_P\[15\] " "Pin DT_UMID_P\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_UMID_P[15] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_UMID_P[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DT_TEMP_P\[0\] " "Pin DT_TEMP_P\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_TEMP_P[0] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_TEMP_P[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DT_TEMP_P\[1\] " "Pin DT_TEMP_P\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_TEMP_P[1] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_TEMP_P[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DT_TEMP_P\[2\] " "Pin DT_TEMP_P\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_TEMP_P[2] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_TEMP_P[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DT_TEMP_P\[3\] " "Pin DT_TEMP_P\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_TEMP_P[3] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_TEMP_P[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DT_TEMP_P\[4\] " "Pin DT_TEMP_P\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_TEMP_P[4] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_TEMP_P[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DT_TEMP_P\[5\] " "Pin DT_TEMP_P\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_TEMP_P[5] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_TEMP_P[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DT_TEMP_P\[6\] " "Pin DT_TEMP_P\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_TEMP_P[6] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_TEMP_P[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DT_TEMP_P\[7\] " "Pin DT_TEMP_P\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_TEMP_P[7] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_TEMP_P[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DT_TEMP_P\[8\] " "Pin DT_TEMP_P\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_TEMP_P[8] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_TEMP_P[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DT_TEMP_P\[9\] " "Pin DT_TEMP_P\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_TEMP_P[9] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_TEMP_P[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DT_TEMP_P\[10\] " "Pin DT_TEMP_P\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_TEMP_P[10] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_TEMP_P[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DT_TEMP_P\[11\] " "Pin DT_TEMP_P\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_TEMP_P[11] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_TEMP_P[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DT_TEMP_P\[12\] " "Pin DT_TEMP_P\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_TEMP_P[12] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_TEMP_P[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DT_TEMP_P\[13\] " "Pin DT_TEMP_P\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_TEMP_P[13] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_TEMP_P[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DT_TEMP_P\[14\] " "Pin DT_TEMP_P\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_TEMP_P[14] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_TEMP_P[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DT_TEMP_P\[15\] " "Pin DT_TEMP_P\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_TEMP_P[15] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_TEMP_P[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DT_TEMPO_P\[0\] " "Pin DT_TEMPO_P\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_TEMPO_P[0] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_TEMPO_P[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DT_TEMPO_P\[1\] " "Pin DT_TEMPO_P\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_TEMPO_P[1] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_TEMPO_P[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DT_TEMPO_P\[2\] " "Pin DT_TEMPO_P\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_TEMPO_P[2] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_TEMPO_P[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DT_TEMPO_P\[3\] " "Pin DT_TEMPO_P\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_TEMPO_P[3] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_TEMPO_P[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DT_TEMPO_P\[4\] " "Pin DT_TEMPO_P\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_TEMPO_P[4] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_TEMPO_P[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DT_TEMPO_P\[5\] " "Pin DT_TEMPO_P\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_TEMPO_P[5] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_TEMPO_P[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DT_TEMPO_P\[6\] " "Pin DT_TEMPO_P\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_TEMPO_P[6] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_TEMPO_P[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DT_TEMPO_P\[7\] " "Pin DT_TEMPO_P\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_TEMPO_P[7] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_TEMPO_P[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DT_TEMPO_P\[8\] " "Pin DT_TEMPO_P\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_TEMPO_P[8] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_TEMPO_P[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DT_TEMPO_P\[9\] " "Pin DT_TEMPO_P\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_TEMPO_P[9] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_TEMPO_P[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DT_TEMPO_P\[10\] " "Pin DT_TEMPO_P\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_TEMPO_P[10] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_TEMPO_P[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DT_TEMPO_P\[11\] " "Pin DT_TEMPO_P\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_TEMPO_P[11] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_TEMPO_P[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DT_TEMPO_P\[12\] " "Pin DT_TEMPO_P\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_TEMPO_P[12] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_TEMPO_P[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DT_TEMPO_P\[13\] " "Pin DT_TEMPO_P\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_TEMPO_P[13] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_TEMPO_P[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DT_TEMPO_P\[14\] " "Pin DT_TEMPO_P\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_TEMPO_P[14] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_TEMPO_P[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DT_TEMPO_P\[15\] " "Pin DT_TEMPO_P\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_TEMPO_P[15] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_TEMPO_P[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1643645273110 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1643645273110 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processor.sdc " "Synopsys Design Constraints File file not found: 'processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1643645273583 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1643645273583 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1643645273584 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1643645273584 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1643645273584 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1643645273585 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1643645273585 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1643645273586 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1643645273587 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1643645273587 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1643645273587 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1643645273588 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1643645273588 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1643645273588 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1643645273588 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1643645273589 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1643645273589 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1643645273589 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "101 unused 2.5V 2 51 48 " "Number of I/O pins in group: 101 (unused VREF, 2.5V VCCIO, 2 input, 51 output, 48 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1643645273591 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1643645273591 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1643645273591 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1643645273592 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1643645273592 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 0 2 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1643645273592 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 28 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1643645273592 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 20 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1643645273592 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 18 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1643645273592 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 28 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1643645273592 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1643645273592 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 23 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1643645273592 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1643645273592 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1643645273592 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1643645273592 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643645273646 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1643645275292 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643645275336 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1643645275342 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1643645275492 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643645275492 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1643645276085 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y21 X12_Y30 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y21 to location X12_Y30" {  } { { "loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y21 to location X12_Y30"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y21 to location X12_Y30"} 0 21 13 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1643645276679 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1643645276679 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643645276763 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1643645276763 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1643645276763 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1643645276763 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.03 " "Total time spent on timing analysis during the Fitter is 0.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1643645276768 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1643645276837 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1643645277108 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1643645277161 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1643645277413 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643645277942 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "48 " "Following 48 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DT_UMID_P\[0\] a permanently disabled " "Pin DT_UMID_P\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_UMID_P[0] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_UMID_P[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1643645278250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DT_UMID_P\[1\] a permanently disabled " "Pin DT_UMID_P\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_UMID_P[1] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_UMID_P[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1643645278250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DT_UMID_P\[2\] a permanently disabled " "Pin DT_UMID_P\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_UMID_P[2] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_UMID_P[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1643645278250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DT_UMID_P\[3\] a permanently disabled " "Pin DT_UMID_P\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_UMID_P[3] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_UMID_P[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1643645278250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DT_UMID_P\[4\] a permanently disabled " "Pin DT_UMID_P\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_UMID_P[4] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_UMID_P[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1643645278250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DT_UMID_P\[5\] a permanently disabled " "Pin DT_UMID_P\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_UMID_P[5] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_UMID_P[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1643645278250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DT_UMID_P\[6\] a permanently disabled " "Pin DT_UMID_P\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_UMID_P[6] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_UMID_P[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1643645278250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DT_UMID_P\[7\] a permanently disabled " "Pin DT_UMID_P\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_UMID_P[7] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_UMID_P[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1643645278250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DT_UMID_P\[8\] a permanently disabled " "Pin DT_UMID_P\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_UMID_P[8] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_UMID_P[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1643645278250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DT_UMID_P\[9\] a permanently disabled " "Pin DT_UMID_P\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_UMID_P[9] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_UMID_P[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1643645278250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DT_UMID_P\[10\] a permanently disabled " "Pin DT_UMID_P\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_UMID_P[10] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_UMID_P[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1643645278250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DT_UMID_P\[11\] a permanently disabled " "Pin DT_UMID_P\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_UMID_P[11] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_UMID_P[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1643645278250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DT_UMID_P\[12\] a permanently disabled " "Pin DT_UMID_P\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_UMID_P[12] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_UMID_P[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1643645278250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DT_UMID_P\[13\] a permanently disabled " "Pin DT_UMID_P\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_UMID_P[13] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_UMID_P[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1643645278250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DT_UMID_P\[14\] a permanently disabled " "Pin DT_UMID_P\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_UMID_P[14] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_UMID_P[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1643645278250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DT_UMID_P\[15\] a permanently disabled " "Pin DT_UMID_P\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_UMID_P[15] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_UMID_P[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1643645278250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DT_TEMP_P\[0\] a permanently disabled " "Pin DT_TEMP_P\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_TEMP_P[0] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_TEMP_P[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1643645278250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DT_TEMP_P\[1\] a permanently disabled " "Pin DT_TEMP_P\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_TEMP_P[1] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_TEMP_P[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1643645278250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DT_TEMP_P\[2\] a permanently disabled " "Pin DT_TEMP_P\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_TEMP_P[2] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_TEMP_P[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1643645278250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DT_TEMP_P\[3\] a permanently disabled " "Pin DT_TEMP_P\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_TEMP_P[3] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_TEMP_P[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1643645278250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DT_TEMP_P\[4\] a permanently disabled " "Pin DT_TEMP_P\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_TEMP_P[4] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_TEMP_P[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1643645278250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DT_TEMP_P\[5\] a permanently disabled " "Pin DT_TEMP_P\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_TEMP_P[5] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_TEMP_P[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1643645278250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DT_TEMP_P\[6\] a permanently disabled " "Pin DT_TEMP_P\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_TEMP_P[6] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_TEMP_P[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1643645278250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DT_TEMP_P\[7\] a permanently disabled " "Pin DT_TEMP_P\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_TEMP_P[7] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_TEMP_P[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1643645278250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DT_TEMP_P\[8\] a permanently disabled " "Pin DT_TEMP_P\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_TEMP_P[8] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_TEMP_P[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1643645278250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DT_TEMP_P\[9\] a permanently disabled " "Pin DT_TEMP_P\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_TEMP_P[9] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_TEMP_P[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1643645278250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DT_TEMP_P\[10\] a permanently disabled " "Pin DT_TEMP_P\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_TEMP_P[10] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_TEMP_P[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1643645278250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DT_TEMP_P\[11\] a permanently disabled " "Pin DT_TEMP_P\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_TEMP_P[11] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_TEMP_P[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1643645278250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DT_TEMP_P\[12\] a permanently disabled " "Pin DT_TEMP_P\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_TEMP_P[12] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_TEMP_P[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1643645278250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DT_TEMP_P\[13\] a permanently disabled " "Pin DT_TEMP_P\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_TEMP_P[13] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_TEMP_P[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1643645278250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DT_TEMP_P\[14\] a permanently disabled " "Pin DT_TEMP_P\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_TEMP_P[14] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_TEMP_P[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1643645278250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DT_TEMP_P\[15\] a permanently disabled " "Pin DT_TEMP_P\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_TEMP_P[15] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_TEMP_P[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1643645278250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DT_TEMPO_P\[0\] a permanently disabled " "Pin DT_TEMPO_P\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_TEMPO_P[0] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_TEMPO_P[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1643645278250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DT_TEMPO_P\[1\] a permanently disabled " "Pin DT_TEMPO_P\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_TEMPO_P[1] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_TEMPO_P[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1643645278250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DT_TEMPO_P\[2\] a permanently disabled " "Pin DT_TEMPO_P\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_TEMPO_P[2] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_TEMPO_P[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1643645278250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DT_TEMPO_P\[3\] a permanently disabled " "Pin DT_TEMPO_P\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_TEMPO_P[3] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_TEMPO_P[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1643645278250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DT_TEMPO_P\[4\] a permanently disabled " "Pin DT_TEMPO_P\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_TEMPO_P[4] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_TEMPO_P[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1643645278250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DT_TEMPO_P\[5\] a permanently disabled " "Pin DT_TEMPO_P\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_TEMPO_P[5] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_TEMPO_P[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1643645278250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DT_TEMPO_P\[6\] a permanently disabled " "Pin DT_TEMPO_P\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_TEMPO_P[6] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_TEMPO_P[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1643645278250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DT_TEMPO_P\[7\] a permanently disabled " "Pin DT_TEMPO_P\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_TEMPO_P[7] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_TEMPO_P[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1643645278250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DT_TEMPO_P\[8\] a permanently disabled " "Pin DT_TEMPO_P\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_TEMPO_P[8] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_TEMPO_P[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1643645278250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DT_TEMPO_P\[9\] a permanently disabled " "Pin DT_TEMPO_P\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_TEMPO_P[9] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_TEMPO_P[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1643645278250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DT_TEMPO_P\[10\] a permanently disabled " "Pin DT_TEMPO_P\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_TEMPO_P[10] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_TEMPO_P[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1643645278250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DT_TEMPO_P\[11\] a permanently disabled " "Pin DT_TEMPO_P\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_TEMPO_P[11] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_TEMPO_P[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1643645278250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DT_TEMPO_P\[12\] a permanently disabled " "Pin DT_TEMPO_P\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_TEMPO_P[12] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_TEMPO_P[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1643645278250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DT_TEMPO_P\[13\] a permanently disabled " "Pin DT_TEMPO_P\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_TEMPO_P[13] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_TEMPO_P[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1643645278250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DT_TEMPO_P\[14\] a permanently disabled " "Pin DT_TEMPO_P\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_TEMPO_P[14] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_TEMPO_P[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1643645278250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DT_TEMPO_P\[15\] a permanently disabled " "Pin DT_TEMPO_P\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DT_TEMPO_P[15] } } } { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DT_TEMPO_P[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1643645278250 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1643645278250 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.fit.smsg " "Generated suppressed messages file C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1643645278330 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4947 " "Peak virtual memory: 4947 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1643645278600 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 31 13:07:58 2022 " "Processing ended: Mon Jan 31 13:07:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1643645278600 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1643645278600 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1643645278600 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1643645278600 ""}
