{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 12 18:26:26 2019 " "Info: Processing started: Wed Jun 12 18:26:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_CONST_EVENT_EXPR" "final_project.v(42) " "Warning (10262): Verilog HDL Event Control warning at final_project.v(42): event expression is a constant" {  } { { "final_project.v" "" { Text "C:/altera/91/quartus/final_project/final_project.v" 42 0 0 } }  } 0 10262 "Verilog HDL Event Control warning at %1!s!: event expression is a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_CONST_EVENT_EXPR" "final_project.v(51) " "Warning (10262): Verilog HDL Event Control warning at final_project.v(51): event expression is a constant" {  } { { "final_project.v" "" { Text "C:/altera/91/quartus/final_project/final_project.v" 51 0 0 } }  } 0 10262 "Verilog HDL Event Control warning at %1!s!: event expression is a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_CONST_EVENT_EXPR" "final_project.v(60) " "Warning (10262): Verilog HDL Event Control warning at final_project.v(60): event expression is a constant" {  } { { "final_project.v" "" { Text "C:/altera/91/quartus/final_project/final_project.v" 60 0 0 } }  } 0 10262 "Verilog HDL Event Control warning at %1!s!: event expression is a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "final_project.v(109) " "Warning (10261): Verilog HDL Event Control warning at final_project.v(109): Event Control contains a complex event expression" {  } { { "final_project.v" "" { Text "C:/altera/91/quartus/final_project/final_project.v" 109 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file final_project.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project " "Info: Found entity 1: final_project" {  } { { "final_project.v" "" { Text "C:/altera/91/quartus/final_project/final_project.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "final_project " "Info: Elaborating entity \"final_project\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "init final_project.v(19) " "Warning (10036): Verilog HDL or VHDL warning at final_project.v(19): object \"init\" assigned a value but never read" {  } { { "final_project.v" "" { Text "C:/altera/91/quartus/final_project/final_project.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "final_project.v(26) " "Warning (10270): Verilog HDL Case Statement warning at final_project.v(26): incomplete case statement has no default case item" {  } { { "final_project.v" "" { Text "C:/altera/91/quartus/final_project/final_project.v" 26 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "out print_four final_project.v(23) " "Warning (10776): Verilog HDL warning at final_project.v(23): variable out in static task or function print_four may have unintended latch behavior" {  } { { "final_project.v" "" { Text "C:/altera/91/quartus/final_project/final_project.v" 23 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 final_project.v(95) " "Warning (10230): Verilog HDL assignment warning at final_project.v(95): truncated value with size 32 to match size of target (4)" {  } { { "final_project.v" "" { Text "C:/altera/91/quartus/final_project/final_project.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 final_project.v(96) " "Warning (10230): Verilog HDL assignment warning at final_project.v(96): truncated value with size 32 to match size of target (4)" {  } { { "final_project.v" "" { Text "C:/altera/91/quartus/final_project/final_project.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 final_project.v(97) " "Warning (10230): Verilog HDL assignment warning at final_project.v(97): truncated value with size 32 to match size of target (4)" {  } { { "final_project.v" "" { Text "C:/altera/91/quartus/final_project/final_project.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result_hex1 final_project.v(60) " "Warning (10240): Verilog HDL Always Construct warning at final_project.v(60): inferring latch(es) for variable \"result_hex1\", which holds its previous value in one or more paths through the always construct" {  } { { "final_project.v" "" { Text "C:/altera/91/quartus/final_project/final_project.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result_hex2 final_project.v(60) " "Warning (10240): Verilog HDL Always Construct warning at final_project.v(60): inferring latch(es) for variable \"result_hex2\", which holds its previous value in one or more paths through the always construct" {  } { { "final_project.v" "" { Text "C:/altera/91/quartus/final_project/final_project.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result_hex3 final_project.v(60) " "Warning (10240): Verilog HDL Always Construct warning at final_project.v(60): inferring latch(es) for variable \"result_hex3\", which holds its previous value in one or more paths through the always construct" {  } { { "final_project.v" "" { Text "C:/altera/91/quartus/final_project/final_project.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 final_project.v(118) " "Warning (10230): Verilog HDL assignment warning at final_project.v(118): truncated value with size 32 to match size of target (4)" {  } { { "final_project.v" "" { Text "C:/altera/91/quartus/final_project/final_project.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 final_project.v(119) " "Warning (10230): Verilog HDL assignment warning at final_project.v(119): truncated value with size 32 to match size of target (4)" {  } { { "final_project.v" "" { Text "C:/altera/91/quartus/final_project/final_project.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 final_project.v(120) " "Warning (10230): Verilog HDL assignment warning at final_project.v(120): truncated value with size 32 to match size of target (4)" {  } { { "final_project.v" "" { Text "C:/altera/91/quartus/final_project/final_project.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 final_project.v(124) " "Warning (10230): Verilog HDL assignment warning at final_project.v(124): truncated value with size 32 to match size of target (4)" {  } { { "final_project.v" "" { Text "C:/altera/91/quartus/final_project/final_project.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 final_project.v(125) " "Warning (10230): Verilog HDL assignment warning at final_project.v(125): truncated value with size 32 to match size of target (4)" {  } { { "final_project.v" "" { Text "C:/altera/91/quartus/final_project/final_project.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 final_project.v(129) " "Warning (10230): Verilog HDL assignment warning at final_project.v(129): truncated value with size 32 to match size of target (4)" {  } { { "final_project.v" "" { Text "C:/altera/91/quartus/final_project/final_project.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 final_project.v(138) " "Warning (10230): Verilog HDL assignment warning at final_project.v(138): truncated value with size 32 to match size of target (4)" {  } { { "final_project.v" "" { Text "C:/altera/91/quartus/final_project/final_project.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 final_project.v(143) " "Warning (10230): Verilog HDL assignment warning at final_project.v(143): truncated value with size 32 to match size of target (4)" {  } { { "final_project.v" "" { Text "C:/altera/91/quartus/final_project/final_project.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 final_project.v(147) " "Warning (10230): Verilog HDL assignment warning at final_project.v(147): truncated value with size 32 to match size of target (4)" {  } { { "final_project.v" "" { Text "C:/altera/91/quartus/final_project/final_project.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "print_four.out 0 final_project.v(23) " "Warning (10030): Net \"print_four.out\" at final_project.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "final_project.v" "" { Text "C:/altera/91/quartus/final_project/final_project.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_hex3\[0\] final_project.v(81) " "Info (10041): Inferred latch for \"result_hex3\[0\]\" at final_project.v(81)" {  } { { "final_project.v" "" { Text "C:/altera/91/quartus/final_project/final_project.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_hex3\[1\] final_project.v(81) " "Info (10041): Inferred latch for \"result_hex3\[1\]\" at final_project.v(81)" {  } { { "final_project.v" "" { Text "C:/altera/91/quartus/final_project/final_project.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_hex3\[2\] final_project.v(81) " "Info (10041): Inferred latch for \"result_hex3\[2\]\" at final_project.v(81)" {  } { { "final_project.v" "" { Text "C:/altera/91/quartus/final_project/final_project.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_hex3\[3\] final_project.v(81) " "Info (10041): Inferred latch for \"result_hex3\[3\]\" at final_project.v(81)" {  } { { "final_project.v" "" { Text "C:/altera/91/quartus/final_project/final_project.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_hex2\[0\] final_project.v(81) " "Info (10041): Inferred latch for \"result_hex2\[0\]\" at final_project.v(81)" {  } { { "final_project.v" "" { Text "C:/altera/91/quartus/final_project/final_project.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_hex2\[1\] final_project.v(81) " "Info (10041): Inferred latch for \"result_hex2\[1\]\" at final_project.v(81)" {  } { { "final_project.v" "" { Text "C:/altera/91/quartus/final_project/final_project.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_hex2\[2\] final_project.v(81) " "Info (10041): Inferred latch for \"result_hex2\[2\]\" at final_project.v(81)" {  } { { "final_project.v" "" { Text "C:/altera/91/quartus/final_project/final_project.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_hex2\[3\] final_project.v(81) " "Info (10041): Inferred latch for \"result_hex2\[3\]\" at final_project.v(81)" {  } { { "final_project.v" "" { Text "C:/altera/91/quartus/final_project/final_project.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_hex1\[0\] final_project.v(81) " "Info (10041): Inferred latch for \"result_hex1\[0\]\" at final_project.v(81)" {  } { { "final_project.v" "" { Text "C:/altera/91/quartus/final_project/final_project.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_hex1\[1\] final_project.v(81) " "Info (10041): Inferred latch for \"result_hex1\[1\]\" at final_project.v(81)" {  } { { "final_project.v" "" { Text "C:/altera/91/quartus/final_project/final_project.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_hex1\[2\] final_project.v(81) " "Info (10041): Inferred latch for \"result_hex1\[2\]\" at final_project.v(81)" {  } { { "final_project.v" "" { Text "C:/altera/91/quartus/final_project/final_project.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_hex1\[3\] final_project.v(81) " "Info (10041): Inferred latch for \"result_hex1\[3\]\" at final_project.v(81)" {  } { { "final_project.v" "" { Text "C:/altera/91/quartus/final_project/final_project.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Info: Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "final_project.v" "Mod0" { Text "C:/altera/91/quartus/final_project/final_project.v" 95 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "final_project.v" "Mod1" { Text "C:/altera/91/quartus/final_project/final_project.v" 96 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "final_project.v" "Mod2" { Text "C:/altera/91/quartus/final_project/final_project.v" 97 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "final_project.v" "" { Text "C:/altera/91/quartus/final_project/final_project.v" 95 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Info: Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Info: Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "final_project.v" "" { Text "C:/altera/91/quartus/final_project/final_project.v" 95 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_98m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_98m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_98m " "Info: Found entity 1: lpm_divide_98m" {  } { { "db/lpm_divide_98m.tdf" "" { Text "C:/altera/91/quartus/final_project/db/lpm_divide_98m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Info: Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "C:/altera/91/quartus/final_project/db/sign_div_unsign_7kh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_p2f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_p2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_p2f " "Info: Found entity 1: alt_u_div_p2f" {  } { { "db/alt_u_div_p2f.tdf" "" { Text "C:/altera/91/quartus/final_project/db/alt_u_div_p2f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Info: Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "C:/altera/91/quartus/final_project/db/add_sub_unc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Info: Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "C:/altera/91/quartus/final_project/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/91/quartus/final_project/final_project.map.smsg " "Info: Generated suppressed messages file C:/altera/91/quartus/final_project/final_project.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Warning: Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button0 " "Warning (15610): No output dependent on input pin \"button0\"" {  } { { "final_project.v" "" { Text "C:/altera/91/quartus/final_project/final_project.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button1 " "Warning (15610): No output dependent on input pin \"button1\"" {  } { { "final_project.v" "" { Text "C:/altera/91/quartus/final_project/final_project.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "229 " "Info: Implemented 229 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Info: Implemented 7 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Info: Implemented 28 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "194 " "Info: Implemented 194 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "251 " "Info: Peak virtual memory: 251 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 12 18:26:29 2019 " "Info: Processing ended: Wed Jun 12 18:26:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
