ila_0.v,verilog,xil_defaultlib,../../../../uart_api.gen/sources_1/ip/ila_0_2/sim/ila_0.v,incdir="../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef"incdir="../../../../uart_api.gen/sources_1/ip/ila_0_2/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
