WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500777 heartbeat IPC: 3.999 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 23 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5000777 heartbeat IPC: 4 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 46 sec)
Warmup finished CPU 0 instructions: 25000003 cycles: 6250778 cumulative IPC: 4 (Simulation time: 00 hr 00 min 57 sec)
Warmup complete CPU 0 instructions: 25000003 cycles: 6250778 cumulative IPC: 4 (Simulation time: 00 hr 00 min 57 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 14208599 heartbeat IPC: 1.086 cumulative IPC: 0.6283 (Simulation time: 00 hr 01 min 29 sec)
Heartbeat CPU 0 instructions: 40000000 cycles: 30242211 heartbeat IPC: 0.6237 cumulative IPC: 0.6252 (Simulation time: 00 hr 02 min 33 sec)
Heartbeat CPU 0 instructions: 50000003 cycles: 45816225 heartbeat IPC: 0.6421 cumulative IPC: 0.6319 (Simulation time: 00 hr 03 min 35 sec)
Heartbeat CPU 0 instructions: 60000003 cycles: 61659872 heartbeat IPC: 0.6312 cumulative IPC: 0.6317 (Simulation time: 00 hr 04 min 38 sec)
Heartbeat CPU 0 instructions: 70000002 cycles: 77234724 heartbeat IPC: 0.6421 cumulative IPC: 0.6339 (Simulation time: 00 hr 05 min 40 sec)
Heartbeat CPU 0 instructions: 80000000 cycles: 93306034 heartbeat IPC: 0.6222 cumulative IPC: 0.6318 (Simulation time: 00 hr 06 min 44 sec)
Heartbeat CPU 0 instructions: 90000002 cycles: 109026792 heartbeat IPC: 0.6361 cumulative IPC: 0.6324 (Simulation time: 00 hr 07 min 47 sec)
Heartbeat CPU 0 instructions: 100000000 cycles: 125056138 heartbeat IPC: 0.6239 cumulative IPC: 0.6313 (Simulation time: 00 hr 08 min 51 sec)
*** Reached end of trace: (0, "../traces/secret_traces/srv/srv351.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000000 cycles: 140824022 heartbeat IPC: 0.6342 cumulative IPC: 0.6316 (Simulation time: 00 hr 09 min 54 sec)
Heartbeat CPU 0 instructions: 120000002 cycles: 157080118 heartbeat IPC: 0.6152 cumulative IPC: 0.6299 (Simulation time: 00 hr 10 min 58 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 158719815 cumulative IPC: 0.63 (Simulation time: 00 hr 11 min 30 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 158719815 cumulative IPC: 0.63 (Simulation time: 00 hr 11 min 30 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/srv/srv351.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.63 instructions: 100000003 cycles: 158719815
CPU 0 Branch Prediction Accuracy: 70.71% MPKI: 51.7 Average ROB Occupancy at Mispredict: 4.324
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.809
BRANCH_INDIRECT: 35.1
BRANCH_CONDITIONAL: 10.1
BRANCH_DIRECT_CALL: 2.23
BRANCH_INDIRECT_CALL: 2.13
BRANCH_RETURN: 1.39

L1D TOTAL        ACCESS:   33996177 HIT:   30830070 MISS:    3166107
L1D LOAD         ACCESS:   20845933 HIT:   19103936 MISS:    1741997
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   13144984 HIT:   11725860 MISS:    1419124
L1D TRANSLATION  ACCESS:       5260 HIT:        274 MISS:       4986
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 12.67 cycles
L1I TOTAL        ACCESS:   11262209 HIT:    4731833 MISS:    6530376
L1I LOAD         ACCESS:   11262209 HIT:    4731833 MISS:    6530376
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 9.419 cycles
L2C TOTAL        ACCESS:    8018818 HIT:    7192748 MISS:     826070
L2C LOAD         ACCESS:    6661551 HIT:    5966678 MISS:     694873
L2C RFO          ACCESS:     508563 HIT:     422562 MISS:      86001
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     843719 HIT:     802570 MISS:      41149
L2C TRANSLATION  ACCESS:       4985 HIT:        938 MISS:       4047
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 38.96 cycles
LLC TOTAL        ACCESS:     906558 HIT:     833367 MISS:      73191
LLC LOAD         ACCESS:     694873 HIT:     666355 MISS:      28518
LLC RFO          ACCESS:      86001 HIT:      50362 MISS:      35639
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     121637 HIT:     113955 MISS:       7682
LLC TRANSLATION  ACCESS:       4047 HIT:       2695 MISS:       1352
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 224.3 cycles
cpu0_DTLB TOTAL        ACCESS:   27130708 HIT:   26040860 MISS:    1089848
cpu0_DTLB LOAD         ACCESS:   27130708 HIT:   26040860 MISS:    1089848
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.625 cycles
cpu0_ITLB TOTAL        ACCESS:   10039896 HIT:    8292440 MISS:    1747456
cpu0_ITLB LOAD         ACCESS:   10039896 HIT:    8292440 MISS:    1747456
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 3.13 cycles
cpu0_STLB TOTAL        ACCESS:    1759694 HIT:    1754810 MISS:       4884
cpu0_STLB LOAD         ACCESS:    1759694 HIT:    1754810 MISS:       4884
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 120.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      30519
  ROW_BUFFER_MISS:      34967
 AVG DBUS CONGESTED CYCLE: 3.965
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1502
  FULL:      26522
