

================================================================
== Vitis HLS Report for 'hls_linear_combination'
================================================================
* Date:           Thu Jun 23 18:38:08 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        hls_linear_combination
* Solution:       base (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.868 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_LC1_LOOP_LC12  |        ?|        ?|         4|          1|          1|     ?|       yes|
        |- LOOP_LC2            |     2340|     2340|        39|          -|          -|    60|        no|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    168|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     394|    238|    -|
|Memory           |        2|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    275|    -|
|Register         |        -|    -|     253|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    1|     647|    713|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|   ~0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+--------------------------+---------+----+-----+-----+-----+
    |           Instance          |          Module          | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------+--------------------------+---------+----+-----+-----+-----+
    |urem_32ns_6ns_8_36_seq_1_U1  |urem_32ns_6ns_8_36_seq_1  |        0|   0|  394|  238|    0|
    +-----------------------------+--------------------------+---------+----+-----+-----+-----+
    |Total                        |                          |        0|   0|  394|  238|    0|
    +-----------------------------+--------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +-----------------------------------+--------------------------------+--------------+
    |              Instance             |             Module             |  Expression  |
    +-----------------------------------+--------------------------------+--------------+
    |mac_muladd_8ns_8ns_32ns_32_4_1_U2  |mac_muladd_8ns_8ns_32ns_32_4_1  |  i0 + i1 * i2|
    +-----------------------------------+--------------------------------+--------------+

    * Memory: 
    +----------------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |    Module    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |accumulators_U  |accumulators  |        2|  0|   0|    0|    60|   32|     1|         1920|
    +----------------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |              |        2|  0|   0|    0|    60|   32|     1|         1920|
    +----------------+--------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln12_fu_191_p2       |         +|   0|  0|  45|          38|           1|
    |add_ln14_fu_229_p2       |         +|   0|  0|  14|           6|           1|
    |add_ln19_fu_235_p2       |         +|   0|  0|  14|           6|           1|
    |bound_fu_185_p2          |         -|   0|  0|  45|          38|          38|
    |icmp_ln12_fu_197_p2      |      icmp|   0|  0|  20|          38|          38|
    |icmp_ln14_fu_210_p2      |      icmp|   0|  0|  10|           6|           4|
    |icmp_ln19_fu_246_p2      |      icmp|   0|  0|  10|           6|           4|
    |select_ln12_fu_216_p3    |    select|   0|  0|   6|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |       xor|   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 168|         142|          91|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+-----+-----------+-----+-----------+
    |            Name            | LUT | Input Size| Bits| Total Bits|
    +----------------------------+-----+-----------+-----+-----------+
    |accumulators_address0       |   14|          3|    6|         18|
    |ap_NS_fsm                   |  189|         43|    1|         43|
    |ap_enable_reg_pp0_iter1     |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3     |    9|          2|    1|          2|
    |ap_phi_mux_j_phi_fu_141_p4  |    9|          2|    6|         12|
    |i_reg_149                   |    9|          2|    6|         12|
    |indvar_flatten_reg_126      |    9|          2|   38|         76|
    |j_reg_137                   |    9|          2|    6|         12|
    |out_r_o                     |    9|          2|    8|         16|
    |reg_160                     |    9|          2|   32|         64|
    +----------------------------+-----+-----------+-----+-----------+
    |Total                       |  275|         62|  105|        257|
    +----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |accumulators_addr_1_reg_296                |   6|   0|    6|          0|
    |accumulators_addr_1_reg_296_pp0_iter2_reg  |   6|   0|    6|          0|
    |add_ln14_reg_302                           |   6|   0|    6|          0|
    |add_ln19_reg_307                           |   6|   0|    6|          0|
    |ap_CS_fsm                                  |  42|   0|   42|          0|
    |ap_enable_reg_pp0_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |bound_reg_272                              |  36|   0|   38|          2|
    |i_reg_149                                  |   6|   0|    6|          0|
    |icmp_ln12_reg_282                          |   1|   0|    1|          0|
    |indvar_flatten_reg_126                     |  38|   0|   38|          0|
    |j_reg_137                                  |   6|   0|    6|          0|
    |reg_160                                    |  32|   0|   32|          0|
    |icmp_ln12_reg_282                          |  64|  32|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 253|  32|  192|          2|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+----------------+-----+-----+------------+------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  hls_linear_combination|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  hls_linear_combination|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  hls_linear_combination|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  hls_linear_combination|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  hls_linear_combination|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  hls_linear_combination|  return value|
|vecs            |   in|    8|     ap_none|                    vecs|       pointer|
|coeffs          |   in|    8|     ap_none|                  coeffs|       pointer|
|len             |   in|   32|     ap_none|                     len|        scalar|
|out_r_i         |   in|    8|     ap_ovld|                   out_r|       pointer|
|out_r_o         |  out|    8|     ap_ovld|                   out_r|       pointer|
|out_r_o_ap_vld  |  out|    1|     ap_ovld|                   out_r|       pointer|
+----------------+-----+-----+------------+------------------------+--------------+

