INFO: [HLS 200-10] Running '/home/tingyuan/Softwares/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tingyuan' on host 'tingyuan-MYSERVER' (Linux_x86_64 version 5.3.0-53-generic) on Fri Jun 05 20:26:34 CST 2020
INFO: [HLS 200-10] On os Ubuntu 18.04.4 LTS
INFO: [HLS 200-10] In directory '/home/tingyuan/Dropbox/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation_dataflow'
Sourcing Tcl script '/home/tingyuan/Dropbox/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation_dataflow/bigtest/solution1/csynth.tcl'
INFO: [HLS 200-10] Opening project '/home/tingyuan/Dropbox/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation_dataflow/bigtest'.
INFO: [HLS 200-10] Adding design file 'multest.cc' to the project
INFO: [HLS 200-10] Adding design file 'BigIntegerHLS.h' to the project
INFO: [HLS 200-10] Adding test bench file 'multest.cc' to the project
INFO: [HLS 200-10] Adding test bench file 'BigIntegerHLS.h' to the project
INFO: [HLS 200-10] Opening solution '/home/tingyuan/Dropbox/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation_dataflow/bigtest/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.375ns.
INFO: [HLS 200-10] Setting target device to 'xcvu095-ffva2104-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'multest.cc' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:390:70
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:390:74
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:390:78
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:390:89
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:390:100
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:391:70
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:391:74
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:391:78
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:391:89
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:391:100
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: multest.cc:412:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: multest.cc:425:2
WARNING: [HLS 200-471] Dataflow form checks found 12 issue(s) in file multest.cc
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 19739 ; free virtual = 27430
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 19739 ; free virtual = 27430
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 19691 ; free virtual = 27418
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 64>' into 'karastuba_mul_template_z1<16, 64>' (multest.cc:241) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 64>' into 'karastuba_mul_MUL_stage<16, 64>' (multest.cc:290) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 19675 ; free virtual = 27409
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:75) in function 'sub_I_O<Bignum<64, 64>, Bignum<64, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:75) in function 'sub_I_O<Bignum<32, 64>, Bignum<32, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:75) in function 'sub_I_O<Bignum<16, 64>, Bignum<16, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:51) in function 'add_I_O<Bignum<8, 64>, Bignum<8, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:51) in function 'add_I_O<Bignum<64, 64>, Bignum<64, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:51) in function 'add_I_O<Bignum<32, 64>, Bignum<32, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:51) in function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:75) in function 'sub_I_O<Bignum<64, 64>, Bignum<64, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:75) in function 'sub_I_O<Bignum<32, 64>, Bignum<32, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:75) in function 'sub_I_O<Bignum<16, 64>, Bignum<16, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:51) in function 'add_I_O<Bignum<8, 64>, Bignum<8, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:51) in function 'add_I_O<Bignum<64, 64>, Bignum<64, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:51) in function 'add_I_O<Bignum<32, 64>, Bignum<32, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:51) in function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' completely with a factor of 0.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<8, 64>, Bignum<8, 64> >' into 'karastuba_mul_template_z1<16, 64>' (multest.cc:238) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 64>' into 'karastuba_mul_template_z1<16, 64>' (multest.cc:241) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 64>' into 'karastuba_mul_MUL_stage<16, 64>' (multest.cc:290) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' into 'karastuba_mul_ADD_SUB_CAT_stage<16, 64>' (multest.cc:329) automatically.
INFO: [XFORM 203-602] Inlining function 'sub_I_O<Bignum<16, 64>, Bignum<16, 64> >' into 'karastuba_mul_ADD_SUB_CAT_stage<16, 64>' (multest.cc:330) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<32, 64>, Bignum<32, 64> >' into 'karastuba_mul_ADD_SUB_CAT_stage<32, 64>' (multest.cc:329) automatically.
INFO: [XFORM 203-602] Inlining function 'sub_I_O<Bignum<32, 64>, Bignum<32, 64> >' into 'karastuba_mul_ADD_SUB_CAT_stage<32, 64>' (multest.cc:330) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<64, 64>, Bignum<64, 64> >' into 'karastuba_mul_ADD_SUB_CAT_stage<64, 64>' (multest.cc:329) automatically.
INFO: [XFORM 203-602] Inlining function 'sub_I_O<Bignum<64, 64>, Bignum<64, 64> >' into 'karastuba_mul_ADD_SUB_CAT_stage<64, 64>' (multest.cc:330) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (multest.cc:412) to a process function for dataflow in function 'karastuba_mul'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (multest.cc:425) to a process function for dataflow in function 'karastuba_mul'.
WARNING: [XFORM 203-713] All the elements of global array 'lhs.digits.data.V'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'rhs.digits.data.V'  should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'karastuba_mul_template<16, 64>', detected/extracted 2 process function(s): 
	 'karastuba_mul_MUL_stage<16, 64>'
	 'karastuba_mul_ADD_SUB_CAT_stage<16, 64>'.
INFO: [XFORM 203-712] Applying dataflow to function 'karastuba_mul_template<32, 64>', detected/extracted 2 process function(s): 
	 'karastuba_mul_MUL_stage<32, 64>'
	 'karastuba_mul_ADD_SUB_CAT_stage<32, 64>'.
INFO: [XFORM 203-712] Applying dataflow to function 'karastuba_mul_template<64, 64>', detected/extracted 2 process function(s): 
	 'karastuba_mul_MUL_stage<64, 64>'
	 'karastuba_mul_ADD_SUB_CAT_stage<64, 64>'.
INFO: [XFORM 203-712] Applying dataflow to function 'karastuba_mul', detected/extracted 3 process function(s): 
	 'Loop_1_proc'
	 'karastuba_mul_template<64, 64>'
	 'Loop_2_proc'.
WARNING: [XFORM 203-124] Array  'hs_input.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' into 'karastuba_mul_template_z1<32, 64>' (multest.cc:238) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<32, 64>, Bignum<32, 64> >' into 'karastuba_mul_template_z1<64, 64>' (multest.cc:238) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 19620 ; free virtual = 27368
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (multest.cc:108:10) in function 'mul_I_O<Bignum<8, 64>, Bignum<16, 64> >' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-631] Renaming function 'mul_I_O<Bignum<8, 64>, Bignum<16, 64> >' to 'mul_I_O' (multest.cc:105:48)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template_z1<64, 64>' to 'karastuba_mul_templa' (multest.cc:54:32)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template_z1<32, 64>' to 'karastuba_mul_templa.1' (multest.cc:54:32)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template_z1<16, 64>' to 'karastuba_mul_templa.2' (multest.cc:54:32)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<64, 64>' to 'karastuba_mul_templa.3' (multest.cc:382:5)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<32, 64>' to 'karastuba_mul_templa.4' (multest.cc:382:5)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<16, 64>' to 'karastuba_mul_templa.5' (multest.cc:382:5)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_MUL_stage<64, 64>' to 'karastuba_mul_MUL_st' (multest.cc:258:37)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_MUL_stage<32, 64>' to 'karastuba_mul_MUL_st.1' (multest.cc:258:37)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_MUL_stage<16, 64>' to 'karastuba_mul_MUL_st.2' (multest.cc:220:37)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_ADD_SUB_CAT_stage<64, 64>' to 'karastuba_mul_ADD_SU' (multest.cc:54:31)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_ADD_SUB_CAT_stage<32, 64>' to 'karastuba_mul_ADD_SU.1' (multest.cc:54:50)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_ADD_SUB_CAT_stage<16, 64>' to 'karastuba_mul_ADD_SU.2' (multest.cc:54:50)
WARNING: [XFORM 203-631] Renaming function 'CAT_I_I_I_O<Bignum<64, 64>, Bignum<64, 64>, Bignum<64, 64>, Bignum<128, 64> >' to 'CAT_I_I_I_O' (multest.cc:168:33)
WARNING: [XFORM 203-631] Renaming function 'CAT_I_I_I_O<Bignum<32, 64>, Bignum<32, 64>, Bignum<32, 64>, Bignum<64, 64> >' to 'CAT_I_I_I_O.1' (multest.cc:168:33)
WARNING: [XFORM 203-631] Renaming function 'CAT_I_I_I_O<Bignum<16, 64>, Bignum<16, 64>, Bignum<16, 64>, Bignum<32, 64> >' to 'CAT_I_I_I_O.2' (multest.cc:168:33)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:105:40)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:117:17)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:124:17)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:138:13)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:152:13)
INFO: [HLS 200-472] Inferring partial write operation for 'add0.digits.data.V' (multest.cc:61:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add1.digits.data.V' (multest.cc:61:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add0.digits.data.V' (multest.cc:61:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add1.digits.data.V' (multest.cc:61:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add0.digits.data.V' (multest.cc:61:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add1.digits.data.V' (multest.cc:61:9)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_lhs.digits.data.V' (multest.cc:265:46)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_lhs.digits.data.V' (multest.cc:270:46)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_rhs.digits.data.V' (multest.cc:275:46)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_rhs.digits.data.V' (multest.cc:280:46)
INFO: [HLS 200-472] Inferring partial write operation for 'z0.digits.data.V' (multest.cc:297:2)
INFO: [HLS 200-472] Inferring partial write operation for 'z2.digits.data.V' (multest.cc:303:2)
INFO: [HLS 200-472] Inferring partial write operation for 'cross_mul.digits.data.V' (multest.cc:309:2)
INFO: [HLS 200-472] Inferring partial write operation for 'add2.digits.data.V' (multest.cc:61:9)
INFO: [HLS 200-472] Inferring partial write operation for 'z1.digits.data.V' (multest.cc:89:4)
INFO: [HLS 200-472] Inferring partial write operation for '_res.digits.data.V' (multest.cc:343:13)
INFO: [HLS 200-472] Inferring partial write operation for '_res.digits.data.V' (multest.cc:357:13)
INFO: [HLS 200-472] Inferring partial write operation for 'res.digits.data.V' (multest.cc:367:2)
INFO: [HLS 200-472] Inferring partial write operation for 'add2.digits.data.V' (multest.cc:61:9)
INFO: [HLS 200-472] Inferring partial write operation for 'z1.digits.data.V' (multest.cc:89:4)
INFO: [HLS 200-472] Inferring partial write operation for '_res.digits.data.V' (multest.cc:343:13)
INFO: [HLS 200-472] Inferring partial write operation for '_res.digits.data.V' (multest.cc:357:13)
INFO: [HLS 200-472] Inferring partial write operation for 'res.digits.data.V' (multest.cc:367:2)
INFO: [HLS 200-472] Inferring partial write operation for 'add2.digits.data.V' (multest.cc:61:9)
INFO: [HLS 200-472] Inferring partial write operation for 'z1.digits.data.V' (multest.cc:89:4)
INFO: [HLS 200-472] Inferring partial write operation for 'res.digits.data.V' (multest.cc:367:2)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs.digits.data.V' (multest.cc:417:4)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs.digits.data.V' (multest.cc:419:4)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:168:48)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:170:35)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:182:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:186:41)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:198:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:168:48)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:170:35)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:182:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:186:41)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:198:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:168:48)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:170:35)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:182:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:186:41)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:198:9)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_lhs.digits.dat' (multest.cc:265:46)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_lhs.digits.dat' (multest.cc:270:46)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_rhs.digits.dat' (multest.cc:275:46)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_rhs.digits.dat' (multest.cc:280:46)
INFO: [HLS 200-472] Inferring partial write operation for 'z0.digits.data.V' (multest.cc:297:2)
INFO: [HLS 200-472] Inferring partial write operation for 'z2.digits.data.V' (multest.cc:303:2)
INFO: [HLS 200-472] Inferring partial write operation for 'cross_mul.digits.dat' (multest.cc:309:2)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_lhs.digits.dat' (multest.cc:265:46)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_lhs.digits.dat' (multest.cc:270:46)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_rhs.digits.dat' (multest.cc:275:46)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_rhs.digits.dat' (multest.cc:280:46)
INFO: [HLS 200-472] Inferring partial write operation for 'z0.digits.data.V' (multest.cc:297:2)
INFO: [HLS 200-472] Inferring partial write operation for 'z2.digits.data.V' (multest.cc:303:2)
INFO: [HLS 200-472] Inferring partial write operation for 'cross_mul.digits.dat' (multest.cc:309:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1088.539 ; gain = 654.059 ; free physical = 19467 ; free virtual = 27207
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'karastuba_mul' ...
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.2' to 'karastuba_mul_templa_2'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_MUL_st.2' to 'karastuba_mul_MUL_st_2'.
WARNING: [SYN 201-103] Legalizing function name 'CAT_I_I_I_O.2' to 'CAT_I_I_I_O_2'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_ADD_SU.2' to 'karastuba_mul_ADD_SU_2'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.5' to 'karastuba_mul_templa_5'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.1' to 'karastuba_mul_templa_1'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_MUL_st.1' to 'karastuba_mul_MUL_st_1'.
WARNING: [SYN 201-103] Legalizing function name 'CAT_I_I_I_O.1' to 'CAT_I_I_I_O_1'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_ADD_SU.1' to 'karastuba_mul_ADD_SU_1'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.4' to 'karastuba_mul_templa_4'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.3' to 'karastuba_mul_templa_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.79 seconds; current allocated memory: 323.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 323.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 2.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('k.V', multest.cc:116) and 'add' operation ('add_ln700', multest.cc:116).
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 2.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('w_digits_data_V_addr_1_write_ln117', multest.cc:117) of variable 'add_ln209_1', multest.cc:117 on array 'w_digits_data_V' and 'load' operation ('w_digits_data_V_load_1', multest.cc:116) on array 'w_digits_data_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 2.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('w_digits_data_V_addr_1_write_ln117', multest.cc:117) of variable 'add_ln209_1', multest.cc:117 on array 'w_digits_data_V' and 'load' operation ('w_digits_data_V_load_1', multest.cc:116) on array 'w_digits_data_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:137) and 'add' operation ('tmp_V_4', multest.cc:136).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:151) and 'add' operation ('tmp_V_5', multest.cc:150).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 324.354 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 324.911 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_templa_2' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:60->multest.cc:238) and 'add' operation ('add_ln700', multest.cc:59->multest.cc:238).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_templa_2' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:60->multest.cc:239) and 'add' operation ('add_ln700_7', multest.cc:59->multest.cc:239).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 325.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 325.490 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_MUL_st_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 326.014 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 326.642 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CAT_I_I_I_O_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'CAT_I_I_I_O_2' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:181) and 'add' operation ('tmp_V_30', multest.cc:180).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] The II Violation in module 'CAT_I_I_I_O_2' (Loop: Loop 4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:197) and 'add' operation ('tmp_V_31', multest.cc:196).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 327.096 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 327.454 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_ADD_SU_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_ADD_SU_2' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:60->multest.cc:329) and 'add' operation ('add_ln700', multest.cc:59->multest.cc:329).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_ADD_SU_2' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:342) and 'add' operation ('tmp_V_15', multest.cc:341).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_ADD_SU_2' (Loop: Loop 4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:356) and 'add' operation ('tmp_V_16', multest.cc:355).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 328.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 328.705 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 328.861 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 329.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_templa_1' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:60->multest.cc:238) and 'add' operation ('add_ln700', multest.cc:59->multest.cc:238).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_templa_1' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:60->multest.cc:239) and 'add' operation ('add_ln700_10', multest.cc:59->multest.cc:239).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 329.472 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 329.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_MUL_st_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 330.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 331.298 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CAT_I_I_I_O_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'CAT_I_I_I_O_1' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:181) and 'add' operation ('tmp_V_35', multest.cc:180).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] The II Violation in module 'CAT_I_I_I_O_1' (Loop: Loop 4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:197) and 'add' operation ('tmp_V_36', multest.cc:196).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.09 seconds; current allocated memory: 332.104 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 332.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_ADD_SU_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_ADD_SU_1' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:60->multest.cc:329) and 'add' operation ('add_ln700', multest.cc:59->multest.cc:329).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_ADD_SU_1' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:342) and 'add' operation ('tmp_V_23', multest.cc:341).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_ADD_SU_1' (Loop: Loop 4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:356) and 'add' operation ('tmp_V_24', multest.cc:355).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 333.007 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 333.708 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 333.904 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 334.322 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_templa' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:60->multest.cc:238) and 'add' operation ('add_ln700', multest.cc:59->multest.cc:238).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_templa' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:60->multest.cc:239) and 'add' operation ('add_ln700_7', multest.cc:59->multest.cc:239).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.12 seconds; current allocated memory: 335.093 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 335.510 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_MUL_st' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.29 seconds; current allocated memory: 336.542 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.99 seconds; current allocated memory: 337.967 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CAT_I_I_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'CAT_I_I_I_O' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:181) and 'add' operation ('tmp_V_40', multest.cc:180).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] The II Violation in module 'CAT_I_I_I_O' (Loop: Loop 4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:197) and 'add' operation ('tmp_V_41', multest.cc:196).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.45 seconds; current allocated memory: 339.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 340.243 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_ADD_SU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_ADD_SU' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:60->multest.cc:329) and 'add' operation ('add_ln700', multest.cc:59->multest.cc:329).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 340.524 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 340.908 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 341.041 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.23 seconds; current allocated memory: 342.151 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.41 seconds; current allocated memory: 343.835 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 343.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 344.003 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.36 seconds; current allocated memory: 345.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc'.
INFO: [HLS 200-111]  Elapsed time: 3.39 seconds; current allocated memory: 347.083 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_mul_64ns_64ns_128_6_1' to 'karastuba_mul_mulbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'karastuba_mul_mulbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_I_O'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 348.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_2_add0_digits_data_V' to 'karastuba_mul_temcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_2_add1_digits_data_V' to 'karastuba_mul_temdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_2'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 351.696 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_MUL_st_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_2_lhs0_digits_data_V' to 'karastuba_mul_MULeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_2_lhs1_digits_data_V' to 'karastuba_mul_MULfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_2_rhs0_digits_data_V' to 'karastuba_mul_MULg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_2_rhs1_digits_data_V' to 'karastuba_mul_MULhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_2_lhs0_tmp_digits_data' to 'karastuba_mul_MULibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_2_lhs1_tmp_digits_data' to 'karastuba_mul_MULjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_2_rhs0_tmp_digits_data' to 'karastuba_mul_MULkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_2_rhs1_tmp_digits_data' to 'karastuba_mul_MULlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_2_res_digits_data_V_as' to 'karastuba_mul_MULmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_2_res_digits_data_V_as_1' to 'karastuba_mul_MULncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_2_p_cross_mul_digits_da' to 'karastuba_mul_MULocq' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_MUL_st_2'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 354.407 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CAT_I_I_I_O_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CAT_I_I_I_O_2'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 357.748 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_ADD_SU_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_ADD_SU_2_add2_digits_data_V' to 'karastuba_mul_ADDpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_ADD_SU_2_z1_digits_data_V' to 'karastuba_mul_ADDqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_ADD_SU_2_p_res_digits_data_V' to 'karastuba_mul_ADDrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_mul_32s_32s_32_5_1' to 'karastuba_mul_mulsc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'karastuba_mul_mulsc4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_ADD_SU_2'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 360.694 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_z0_digits_data_V' to 'karastuba_mul_temtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_z2_digits_data_V' to 'karastuba_mul_temudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_cross_mul_digits_dat' to 'karastuba_mul_temvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_inter_lhs_digits_dat' to 'karastuba_mul_temwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_inter_rhs_digits_dat' to 'karastuba_mul_temxdS' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_5'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 364.311 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_add0_digits_data_V' to 'karastuba_mul_temyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_add1_digits_data_V' to 'karastuba_mul_temzec' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_1'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 365.928 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_MUL_st_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_1_lhs0_digits_data_V' to 'karastuba_mul_MULAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_1_lhs1_digits_data_V' to 'karastuba_mul_MULBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_1_rhs0_digits_data_V' to 'karastuba_mul_MULCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_1_rhs1_digits_data_V' to 'karastuba_mul_MULDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_1_lhs0_tmp_digits_data' to 'karastuba_mul_MULEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_1_lhs1_tmp_digits_data' to 'karastuba_mul_MULFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_1_rhs0_tmp_digits_data' to 'karastuba_mul_MULGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_1_rhs1_tmp_digits_data' to 'karastuba_mul_MULHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_1_p_z0_digits_data_V_i' to 'karastuba_mul_MULIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_1_p_z2_digits_data_V_i' to 'karastuba_mul_MULJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_1_p_cross_mul_digits_da' to 'karastuba_mul_MULKfY' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_MUL_st_1'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 368.959 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CAT_I_I_I_O_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CAT_I_I_I_O_1'.
INFO: [HLS 200-111]  Elapsed time: 1.45 seconds; current allocated memory: 372.800 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_ADD_SU_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_ADD_SU_1_add2_digits_data_V' to 'karastuba_mul_ADDLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_ADD_SU_1_z1_digits_data_V' to 'karastuba_mul_ADDMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_ADD_SU_1_p_res_digits_data_V' to 'karastuba_mul_ADDNgs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'karastuba_mul_mulsc4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_ADD_SU_1'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 375.716 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_z0_digits_data_V' to 'karastuba_mul_temOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_z2_digits_data_V' to 'karastuba_mul_temPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_cross_mul_digits_dat' to 'karastuba_mul_temQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_inter_lhs_digits_dat' to 'karastuba_mul_temRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_inter_rhs_digits_dat' to 'karastuba_mul_temShg' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_4'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 379.382 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_add0_digits_data_V' to 'karastuba_mul_temThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_add1_digits_data_V' to 'karastuba_mul_temUhA' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa'.
INFO: [HLS 200-111]  Elapsed time: 1.34 seconds; current allocated memory: 381.339 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_MUL_st' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_lhs0_digits_data_V' to 'karastuba_mul_MULVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_lhs1_digits_data_V' to 'karastuba_mul_MULWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_rhs0_digits_data_V' to 'karastuba_mul_MULXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_rhs1_digits_data_V' to 'karastuba_mul_MULYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_lhs0_tmp_digits_data' to 'karastuba_mul_MULZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_lhs1_tmp_digits_data' to 'karastuba_mul_MUL0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_rhs0_tmp_digits_data' to 'karastuba_mul_MUL1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_rhs1_tmp_digits_data' to 'karastuba_mul_MUL2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_p_z0_digits_data_V' to 'karastuba_mul_MUL3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_p_z2_digits_data_V' to 'karastuba_mul_MUL4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_p_cross_mul_digits_da' to 'karastuba_mul_MUL5jm' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_MUL_st'.
INFO: [HLS 200-111]  Elapsed time: 1.45 seconds; current allocated memory: 384.661 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CAT_I_I_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CAT_I_I_I_O'.
INFO: [HLS 200-111]  Elapsed time: 3.73 seconds; current allocated memory: 389.459 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_ADD_SU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_ADD_SU_add2_digits_data_V' to 'karastuba_mul_ADD6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_ADD_SU_z1_digits_data_V' to 'karastuba_mul_ADD7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_ADD_SU_p_res_digits_data_V' to 'karastuba_mul_ADD8jQ' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_ADD_SU'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 391.854 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_3_z0_digits_data_V' to 'karastuba_mul_tem9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_3_z2_digits_data_V' to 'karastuba_mul_tembak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_3_cross_mul_digits_dat' to 'karastuba_mul_tembbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_3_inter_lhs_digits_dat' to 'karastuba_mul_tembck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_3_inter_rhs_digits_dat' to 'karastuba_mul_tembdk' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_3'.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 394.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_2_proc'.
INFO: [HLS 200-111]  Elapsed time: 3.58 seconds; current allocated memory: 396.436 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'karastuba_mul/hs_input_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'karastuba_mul/res_output_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'karastuba_mul' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_lhs_digits_data_V' to 'karastuba_mul_lhsbek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_rhs_digits_data_V' to 'karastuba_mul_rhsbfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_res_digits_data_V' to 'karastuba_mul_resbgk' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 397.440 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 382.26 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'karastuba_mul_mulbkb_MulnS_0'
INFO: [RTMG 210-278] Implementing memory 'karastuba_mul_temcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'karastuba_mul_MULmb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'karastuba_mul_mulsc4_MulnS_1'
INFO: [RTMG 210-278] Implementing memory 'karastuba_mul_ADDrcU_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO karastuba_mul_temtde_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'karastuba_mul_temtde_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'z0_tmp_bits_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'z2_tmp_bits_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cross_mul_tmp_bits_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inter_lhs_tmp_bits_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inter_rhs_tmp_bits_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'karastuba_mul_ADDNgs_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO karastuba_mul_temOgC_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'karastuba_mul_temOgC_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'z0_tmp_bits_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'z2_tmp_bits_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cross_mul_tmp_bits_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inter_lhs_tmp_bits_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inter_rhs_tmp_bits_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'karastuba_mul_ADD8jQ_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO karastuba_mul_tem9j0_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'karastuba_mul_tem9j0_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'karastuba_mul_tembck_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'z0_tmp_bits_U(fifo_w32_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'z2_tmp_bits_U(fifo_w32_d2_A_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cross_mul_tmp_bits_U(fifo_w32_d2_A_x0)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO karastuba_mul_lhsbek_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'karastuba_mul_lhsbek_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO karastuba_mul_resbgk_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'karastuba_mul_resbgk_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO karastuba_mul_temtde_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO karastuba_mul_temOgC_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO karastuba_mul_tem9j0_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO karastuba_mul_lhsbek_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO karastuba_mul_resbgk_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO karastuba_mul_temtde_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO karastuba_mul_temOgC_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO karastuba_mul_tem9j0_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO karastuba_mul_lhsbek_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO karastuba_mul_resbgk_memcore using a single memory for all blocks
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:02 ; elapsed = 00:01:15 . Memory (MB): peak = 1216.539 ; gain = 782.059 ; free physical = 19270 ; free virtual = 27073
INFO: [VHDL 208-304] Generating VHDL RTL for karastuba_mul.
INFO: [VLOG 209-307] Generating Verilog RTL for karastuba_mul.
INFO: [HLS 200-112] Total elapsed time: 75.14 seconds; peak allocated memory: 397.440 MB.
