<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: static function test
rc: 1 (means success: 0)
tags: 13.4.2
incdirs: /tmpfs/src/github/sv-tests/tests/chapter-13
top_module: 
type: parsing
mode: parsing
files: <a href="../../../tests/chapter-13/13.4.2--function-static.sv.html" target="file-frame">tests/chapter-13/13.4.2--function-static.sv</a>
defines: 
time_elapsed: 1.020s
ram usage: 45008 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpu10f3zjb/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/tests/chapter-13 <a href="../../../tests/chapter-13/13.4.2--function-static.sv.html" target="file-frame">tests/chapter-13/13.4.2--function-static.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../tests/chapter-13/13.4.2--function-static.sv.html#l-6" target="file-frame">tests/chapter-13/13.4.2--function-static.sv:6</a>: No timescale set for &#34;top&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../tests/chapter-13/13.4.2--function-static.sv.html#l-6" target="file-frame">tests/chapter-13/13.4.2--function-static.sv:6</a>: Compile module &#34;work@top&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../tests/chapter-13/13.4.2--function-static.sv.html#l-6" target="file-frame">tests/chapter-13/13.4.2--function-static.sv:6</a>: Top level module &#34;work@top&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpu10f3zjb/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_top
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpu10f3zjb/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpu10f3zjb/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@top)
 |vpiName:work@top
 |uhdmallPackages:
 \_package: builtin, parent:work@top
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@top, file:<a href="../../../tests/chapter-13/13.4.2--function-static.sv.html" target="file-frame">tests/chapter-13/13.4.2--function-static.sv</a>, line:6, parent:work@top
   |vpiDefName:work@top
   |vpiFullName:work@top
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:15
       |vpiFullName:work@top
       |vpiStmt:
       \_sys_func_call: ($display), line:16
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:16
           |vpiConstType:6
           |vpiDecompile:&#34;:assert: (%d == 5)&#34;
           |vpiSize:20
           |STRING:&#34;:assert: (%d == 5)&#34;
         |vpiArgument:
         \_func_call: (add), line:16
           |vpiName:add
           |vpiArgument:
           \_constant: , line:16
             |vpiConstType:7
             |vpiDecompile:5
             |vpiSize:32
             |INT:5
       |vpiStmt:
       \_sys_func_call: ($display), line:17
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:17
           |vpiConstType:6
           |vpiDecompile:&#34;:assert: (%d == 10)&#34;
           |vpiSize:21
           |STRING:&#34;:assert: (%d == 10)&#34;
         |vpiArgument:
         \_func_call: (add), line:17
           |vpiName:add
           |vpiArgument:
           \_constant: , line:17
             |vpiConstType:7
             |vpiDecompile:5
             |vpiSize:32
             |INT:5
       |vpiStmt:
       \_sys_func_call: ($display), line:18
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:18
           |vpiConstType:6
           |vpiDecompile:&#34;:assert: (%d == 15)&#34;
           |vpiSize:21
           |STRING:&#34;:assert: (%d == 15)&#34;
         |vpiArgument:
         \_func_call: (add), line:18
           |vpiName:add
           |vpiArgument:
           \_constant: , line:18
             |vpiConstType:7
             |vpiDecompile:5
             |vpiSize:32
             |INT:5
       |vpiStmt:
       \_sys_func_call: ($display), line:19
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:19
           |vpiConstType:6
           |vpiDecompile:&#34;:assert: (%d == 20)&#34;
           |vpiSize:21
           |STRING:&#34;:assert: (%d == 20)&#34;
         |vpiArgument:
         \_func_call: (add), line:19
           |vpiName:add
           |vpiArgument:
           \_constant: , line:19
             |vpiConstType:7
             |vpiDecompile:5
             |vpiSize:32
             |INT:5
   |vpiTaskFunc:
   \_function: , line:8
     |vpiFullName:work@top
     |vpiStmt:
     \_begin: 
       |vpiFullName:work@top
   |vpiNet:
   \_logic_net: (a), line:9
     |vpiName:a
     |vpiFullName:work@top.a
 |uhdmtopModules:
 \_module: work@top (work@top), file:<a href="../../../tests/chapter-13/13.4.2--function-static.sv.html" target="file-frame">tests/chapter-13/13.4.2--function-static.sv</a>, line:6
   |vpiDefName:work@top
   |vpiName:work@top
   |vpiNet:
   \_logic_net: (a), line:9, parent:work@top
     |vpiName:a
     |vpiFullName:work@top.a
Object: \work_top of type 3000
Object: \work_top of type 32
Object: \a of type 36
Object: \work_top of type 32
Object:  of type 24
Object:  of type 4
Object: \$display of type 56
Object:  of type 7
Object: \add of type 19
Object:  of type 7
Object: \$display of type 56
Object:  of type 7
Object: \add of type 19
Object:  of type 7
Object: \$display of type 56
Object:  of type 7
Object: \add of type 19
Object:  of type 7
Object: \$display of type 56
Object:  of type 7
Object: \add of type 19
Object:  of type 7
Object: \a of type 36
Object:  of type 20
Object:  of type 4
Object: \builtin of type 600
Generating RTLIL representation for module `\work_top&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25c4640] str=&#39;\work_top&#39;
      AST_WIRE &lt;<a href="../../../tests/chapter-13/13.4.2--function-static.sv.html#l-9" target="file-frame">tests/chapter-13/13.4.2--function-static.sv:9</a>.0-9.0&gt; [0x25d0940] str=&#39;\a&#39;
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25d0d10]
        AST_BLOCK &lt;<a href="../../../tests/chapter-13/13.4.2--function-static.sv.html#l-15" target="file-frame">tests/chapter-13/13.4.2--function-static.sv:15</a>.0-15.0&gt; [0x25d8e30]
          AST_TCALL &lt;<a href="../../../tests/chapter-13/13.4.2--function-static.sv.html#l-16" target="file-frame">tests/chapter-13/13.4.2--function-static.sv:16</a>.0-16.0&gt; [0x25d91b0] str=&#39;$display&#39;
            AST_CONSTANT &lt;<a href="../../../tests/chapter-13/13.4.2--function-static.sv.html#l-16" target="file-frame">tests/chapter-13/13.4.2--function-static.sv:16</a>.0-16.0&gt; [0x25d9840] str=&#39;&#34;:assert: (%d == 5)&#34;&#39; bits=&#39;0010001000111010011000010111001101110011011001010111001001110100001110100010000000101000001001010110010000100000001111010011110100100000001101010010100100100010&#39;(160) range=[159:0] int=540354850
            AST_FCALL &lt;<a href="../../../tests/chapter-13/13.4.2--function-static.sv.html#l-16" target="file-frame">tests/chapter-13/13.4.2--function-static.sv:16</a>.0-16.0&gt; [0x25d9590] str=&#39;\add&#39;
              AST_CONSTANT &lt;<a href="../../../tests/chapter-13/13.4.2--function-static.sv.html#l-16" target="file-frame">tests/chapter-13/13.4.2--function-static.sv:16</a>.0-16.0&gt; [0x25d9e20] bits=&#39;00000000000000000000000000000101&#39;(32) range=[31:0] int=5
          AST_TCALL &lt;<a href="../../../tests/chapter-13/13.4.2--function-static.sv.html#l-17" target="file-frame">tests/chapter-13/13.4.2--function-static.sv:17</a>.0-17.0&gt; [0x25d9c60] str=&#39;$display&#39;
            AST_CONSTANT &lt;<a href="../../../tests/chapter-13/13.4.2--function-static.sv.html#l-17" target="file-frame">tests/chapter-13/13.4.2--function-static.sv:17</a>.0-17.0&gt; [0x25da220] str=&#39;&#34;:assert: (%d == 10)&#34;&#39; bits=&#39;001000100011101001100001011100110111001101100101011100100111010000111010001000000010100000100101011001000010000000111101001111010010000000110001001100000010100100100010&#39;(168) range=[167:0] int=825239842
            AST_FCALL &lt;<a href="../../../tests/chapter-13/13.4.2--function-static.sv.html#l-17" target="file-frame">tests/chapter-13/13.4.2--function-static.sv:17</a>.0-17.0&gt; [0x25da000] str=&#39;\add&#39;
              AST_CONSTANT &lt;<a href="../../../tests/chapter-13/13.4.2--function-static.sv.html#l-17" target="file-frame">tests/chapter-13/13.4.2--function-static.sv:17</a>.0-17.0&gt; [0x25da580] bits=&#39;00000000000000000000000000000101&#39;(32) range=[31:0] int=5
          AST_TCALL &lt;<a href="../../../tests/chapter-13/13.4.2--function-static.sv.html#l-18" target="file-frame">tests/chapter-13/13.4.2--function-static.sv:18</a>.0-18.0&gt; [0x25da3f0] str=&#39;$display&#39;
            AST_CONSTANT &lt;<a href="../../../tests/chapter-13/13.4.2--function-static.sv.html#l-18" target="file-frame">tests/chapter-13/13.4.2--function-static.sv:18</a>.0-18.0&gt; [0x25da950] str=&#39;&#34;:assert: (%d == 15)&#34;&#39; bits=&#39;001000100011101001100001011100110111001101100101011100100111010000111010001000000010100000100101011001000010000000111101001111010010000000110001001101010010100100100010&#39;(168) range=[167:0] int=825567522
            AST_FCALL &lt;<a href="../../../tests/chapter-13/13.4.2--function-static.sv.html#l-18" target="file-frame">tests/chapter-13/13.4.2--function-static.sv:18</a>.0-18.0&gt; [0x25da730] str=&#39;\add&#39;
              AST_CONSTANT &lt;<a href="../../../tests/chapter-13/13.4.2--function-static.sv.html#l-18" target="file-frame">tests/chapter-13/13.4.2--function-static.sv:18</a>.0-18.0&gt; [0x25dac90] bits=&#39;00000000000000000000000000000101&#39;(32) range=[31:0] int=5
          AST_TCALL &lt;<a href="../../../tests/chapter-13/13.4.2--function-static.sv.html#l-19" target="file-frame">tests/chapter-13/13.4.2--function-static.sv:19</a>.0-19.0&gt; [0x25dab20] str=&#39;$display&#39;
            AST_CONSTANT &lt;<a href="../../../tests/chapter-13/13.4.2--function-static.sv.html#l-19" target="file-frame">tests/chapter-13/13.4.2--function-static.sv:19</a>.0-19.0&gt; [0x25db060] str=&#39;&#34;:assert: (%d == 20)&#34;&#39; bits=&#39;001000100011101001100001011100110111001101100101011100100111010000111010001000000010100000100101011001000010000000111101001111010010000000110010001100000010100100100010&#39;(168) range=[167:0] int=842017058
            AST_FCALL &lt;<a href="../../../tests/chapter-13/13.4.2--function-static.sv.html#l-19" target="file-frame">tests/chapter-13/13.4.2--function-static.sv:19</a>.0-19.0&gt; [0x25dae40] str=&#39;\add&#39;
              AST_CONSTANT &lt;<a href="../../../tests/chapter-13/13.4.2--function-static.sv.html#l-19" target="file-frame">tests/chapter-13/13.4.2--function-static.sv:19</a>.0-19.0&gt; [0x25db3c0] bits=&#39;00000000000000000000000000000101&#39;(32) range=[31:0] int=5
      AST_FUNCTION &lt;<a href="../../../tests/chapter-13/13.4.2--function-static.sv.html#l-8" target="file-frame">tests/chapter-13/13.4.2--function-static.sv:8</a>.0-8.0&gt; [0x25db230]
        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25db5c0]
<a href="../../../tests/chapter-13/13.4.2--function-static.sv.html#l-16" target="file-frame">tests/chapter-13/13.4.2--function-static.sv:16</a>: ERROR: Can&#39;t resolve function name `\add&#39;.

</pre>
</body>