// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="x_stages_x_stages,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu280-fsvh2892-2L-e,HLS_INPUT_CLOCK=3.330000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.423250,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=8,HLS_SYN_DSP=0,HLS_SYN_FF=12761,HLS_SYN_LUT=17973,HLS_VERSION=2023_2}" *)

module x_stages (
        ap_clk,
        ap_rst_n,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_streams_0_dout,
        input_streams_0_empty_n,
        input_streams_0_read,
        input_streams_1_dout,
        input_streams_1_empty_n,
        input_streams_1_read,
        input_streams_2_dout,
        input_streams_2_empty_n,
        input_streams_2_read,
        input_streams_3_dout,
        input_streams_3_empty_n,
        input_streams_3_read,
        input_streams_peek_0_dout,
        input_streams_peek_0_empty_n,
        input_streams_peek_0_read,
        input_streams_peek_1_dout,
        input_streams_peek_1_empty_n,
        input_streams_peek_1_read,
        input_streams_peek_2_dout,
        input_streams_peek_2_empty_n,
        input_streams_peek_2_read,
        input_streams_peek_3_dout,
        input_streams_peek_3_empty_n,
        input_streams_peek_3_read,
        output_streams_0_din,
        output_streams_0_full_n,
        output_streams_0_write,
        output_streams_1_din,
        output_streams_1_full_n,
        output_streams_1_write,
        output_streams_2_din,
        output_streams_2_full_n,
        output_streams_2_write,
        output_streams_3_din,
        output_streams_3_full_n,
        output_streams_3_write,
        output_streams_peek_0,
        output_streams_peek_1,
        output_streams_peek_2,
        output_streams_peek_3
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_state2 = 3'd2;
parameter    ap_ST_fsm_state3 = 3'd4;

input   ap_clk;
input   ap_rst_n;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [64:0] input_streams_0_dout;
input   input_streams_0_empty_n;
output   input_streams_0_read;
input  [64:0] input_streams_1_dout;
input   input_streams_1_empty_n;
output   input_streams_1_read;
input  [64:0] input_streams_2_dout;
input   input_streams_2_empty_n;
output   input_streams_2_read;
input  [64:0] input_streams_3_dout;
input   input_streams_3_empty_n;
output   input_streams_3_read;
input  [64:0] input_streams_peek_0_dout;
input   input_streams_peek_0_empty_n;
output   input_streams_peek_0_read;
input  [64:0] input_streams_peek_1_dout;
input   input_streams_peek_1_empty_n;
output   input_streams_peek_1_read;
input  [64:0] input_streams_peek_2_dout;
input   input_streams_peek_2_empty_n;
output   input_streams_peek_2_read;
input  [64:0] input_streams_peek_3_dout;
input   input_streams_peek_3_empty_n;
output   input_streams_peek_3_read;
output  [64:0] output_streams_0_din;
input   output_streams_0_full_n;
output   output_streams_0_write;
output  [64:0] output_streams_1_din;
input   output_streams_1_full_n;
output   output_streams_1_write;
output  [64:0] output_streams_2_din;
input   output_streams_2_full_n;
output   output_streams_2_write;
output  [64:0] output_streams_3_din;
input   output_streams_3_full_n;
output   output_streams_3_write;
input  [64:0] output_streams_peek_0;
input  [64:0] output_streams_peek_1;
input  [64:0] output_streams_peek_2;
input  [64:0] output_streams_peek_3;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg input_streams_0_read;
reg input_streams_1_read;
reg input_streams_2_read;
reg input_streams_3_read;
reg output_streams_0_write;
reg output_streams_1_write;
reg output_streams_2_write;
reg output_streams_3_write;

 reg    ap_rst_n_inv;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    grp_x_stages_Pipeline_NTT_SPATIAL_LOOP_fu_164_ap_start;
wire    grp_x_stages_Pipeline_NTT_SPATIAL_LOOP_fu_164_ap_done;
wire    grp_x_stages_Pipeline_NTT_SPATIAL_LOOP_fu_164_ap_idle;
wire    grp_x_stages_Pipeline_NTT_SPATIAL_LOOP_fu_164_ap_ready;
wire    grp_x_stages_Pipeline_NTT_SPATIAL_LOOP_fu_164_input_streams_0_read;
wire    grp_x_stages_Pipeline_NTT_SPATIAL_LOOP_fu_164_input_streams_1_read;
wire    grp_x_stages_Pipeline_NTT_SPATIAL_LOOP_fu_164_input_streams_2_read;
wire    grp_x_stages_Pipeline_NTT_SPATIAL_LOOP_fu_164_input_streams_3_read;
wire   [64:0] grp_x_stages_Pipeline_NTT_SPATIAL_LOOP_fu_164_output_streams_0_din;
wire    grp_x_stages_Pipeline_NTT_SPATIAL_LOOP_fu_164_output_streams_0_write;
wire   [64:0] grp_x_stages_Pipeline_NTT_SPATIAL_LOOP_fu_164_output_streams_1_din;
wire    grp_x_stages_Pipeline_NTT_SPATIAL_LOOP_fu_164_output_streams_1_write;
wire   [64:0] grp_x_stages_Pipeline_NTT_SPATIAL_LOOP_fu_164_output_streams_2_din;
wire    grp_x_stages_Pipeline_NTT_SPATIAL_LOOP_fu_164_output_streams_2_write;
wire   [64:0] grp_x_stages_Pipeline_NTT_SPATIAL_LOOP_fu_164_output_streams_3_din;
wire    grp_x_stages_Pipeline_NTT_SPATIAL_LOOP_fu_164_output_streams_3_write;
reg    grp_x_stages_Pipeline_NTT_SPATIAL_LOOP_fu_164_ap_start_reg;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
reg   [2:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 grp_x_stages_Pipeline_NTT_SPATIAL_LOOP_fu_164_ap_start_reg = 1'b0;
end

x_stages_x_stages_Pipeline_NTT_SPATIAL_LOOP grp_x_stages_Pipeline_NTT_SPATIAL_LOOP_fu_164(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_x_stages_Pipeline_NTT_SPATIAL_LOOP_fu_164_ap_start),
    .ap_done(grp_x_stages_Pipeline_NTT_SPATIAL_LOOP_fu_164_ap_done),
    .ap_idle(grp_x_stages_Pipeline_NTT_SPATIAL_LOOP_fu_164_ap_idle),
    .ap_ready(grp_x_stages_Pipeline_NTT_SPATIAL_LOOP_fu_164_ap_ready),
    .input_streams_0_dout(input_streams_0_dout),
    .input_streams_0_empty_n(input_streams_0_empty_n),
    .input_streams_0_read(grp_x_stages_Pipeline_NTT_SPATIAL_LOOP_fu_164_input_streams_0_read),
    .input_streams_1_dout(input_streams_1_dout),
    .input_streams_1_empty_n(input_streams_1_empty_n),
    .input_streams_1_read(grp_x_stages_Pipeline_NTT_SPATIAL_LOOP_fu_164_input_streams_1_read),
    .input_streams_2_dout(input_streams_2_dout),
    .input_streams_2_empty_n(input_streams_2_empty_n),
    .input_streams_2_read(grp_x_stages_Pipeline_NTT_SPATIAL_LOOP_fu_164_input_streams_2_read),
    .input_streams_3_dout(input_streams_3_dout),
    .input_streams_3_empty_n(input_streams_3_empty_n),
    .input_streams_3_read(grp_x_stages_Pipeline_NTT_SPATIAL_LOOP_fu_164_input_streams_3_read),
    .output_streams_0_din(grp_x_stages_Pipeline_NTT_SPATIAL_LOOP_fu_164_output_streams_0_din),
    .output_streams_0_full_n(output_streams_0_full_n),
    .output_streams_0_write(grp_x_stages_Pipeline_NTT_SPATIAL_LOOP_fu_164_output_streams_0_write),
    .output_streams_1_din(grp_x_stages_Pipeline_NTT_SPATIAL_LOOP_fu_164_output_streams_1_din),
    .output_streams_1_full_n(output_streams_1_full_n),
    .output_streams_1_write(grp_x_stages_Pipeline_NTT_SPATIAL_LOOP_fu_164_output_streams_1_write),
    .output_streams_2_din(grp_x_stages_Pipeline_NTT_SPATIAL_LOOP_fu_164_output_streams_2_din),
    .output_streams_2_full_n(output_streams_2_full_n),
    .output_streams_2_write(grp_x_stages_Pipeline_NTT_SPATIAL_LOOP_fu_164_output_streams_2_write),
    .output_streams_3_din(grp_x_stages_Pipeline_NTT_SPATIAL_LOOP_fu_164_output_streams_3_din),
    .output_streams_3_full_n(output_streams_3_full_n),
    .output_streams_3_write(grp_x_stages_Pipeline_NTT_SPATIAL_LOOP_fu_164_output_streams_3_write)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_x_stages_Pipeline_NTT_SPATIAL_LOOP_fu_164_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_x_stages_Pipeline_NTT_SPATIAL_LOOP_fu_164_ap_start_reg <= 1'b1;
        end else if ((grp_x_stages_Pipeline_NTT_SPATIAL_LOOP_fu_164_ap_ready == 1'b1)) begin
            grp_x_stages_Pipeline_NTT_SPATIAL_LOOP_fu_164_ap_start_reg <= 1'b0;
        end
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_x_stages_Pipeline_NTT_SPATIAL_LOOP_fu_164_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if (((grp_x_stages_Pipeline_NTT_SPATIAL_LOOP_fu_164_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_x_stages_Pipeline_NTT_SPATIAL_LOOP_fu_164_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        input_streams_0_read = grp_x_stages_Pipeline_NTT_SPATIAL_LOOP_fu_164_input_streams_0_read;
    end else begin
        input_streams_0_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        input_streams_1_read = grp_x_stages_Pipeline_NTT_SPATIAL_LOOP_fu_164_input_streams_1_read;
    end else begin
        input_streams_1_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        input_streams_2_read = grp_x_stages_Pipeline_NTT_SPATIAL_LOOP_fu_164_input_streams_2_read;
    end else begin
        input_streams_2_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        input_streams_3_read = grp_x_stages_Pipeline_NTT_SPATIAL_LOOP_fu_164_input_streams_3_read;
    end else begin
        input_streams_3_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        output_streams_0_write = grp_x_stages_Pipeline_NTT_SPATIAL_LOOP_fu_164_output_streams_0_write;
    end else begin
        output_streams_0_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        output_streams_1_write = grp_x_stages_Pipeline_NTT_SPATIAL_LOOP_fu_164_output_streams_1_write;
    end else begin
        output_streams_1_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        output_streams_2_write = grp_x_stages_Pipeline_NTT_SPATIAL_LOOP_fu_164_output_streams_2_write;
    end else begin
        output_streams_2_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        output_streams_3_write = grp_x_stages_Pipeline_NTT_SPATIAL_LOOP_fu_164_output_streams_3_write;
    end else begin
        output_streams_3_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((grp_x_stages_Pipeline_NTT_SPATIAL_LOOP_fu_164_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign grp_x_stages_Pipeline_NTT_SPATIAL_LOOP_fu_164_ap_start = grp_x_stages_Pipeline_NTT_SPATIAL_LOOP_fu_164_ap_start_reg;

assign input_streams_peek_0_read = 1'b0;

assign input_streams_peek_1_read = 1'b0;

assign input_streams_peek_2_read = 1'b0;

assign input_streams_peek_3_read = 1'b0;

assign output_streams_0_din = grp_x_stages_Pipeline_NTT_SPATIAL_LOOP_fu_164_output_streams_0_din;

assign output_streams_1_din = grp_x_stages_Pipeline_NTT_SPATIAL_LOOP_fu_164_output_streams_1_din;

assign output_streams_2_din = grp_x_stages_Pipeline_NTT_SPATIAL_LOOP_fu_164_output_streams_2_din;

assign output_streams_3_din = grp_x_stages_Pipeline_NTT_SPATIAL_LOOP_fu_164_output_streams_3_din;

endmodule //x_stages
