<!doctype html>
<html lang="zh-Hans" dir="ltr" class="docs-wrapper plugin-docs plugin-id-default docs-version-current docs-doc-page docs-doc-id-SystemVerilog/代码技巧/Verilog中如何模拟多个Monitor" data-has-hydrated="false">
<head>
<meta charset="UTF-8">
<meta name="generator" content="Docusaurus v3.7.0">
<title data-rh="true">Verilog中如何模拟多个Monitor | 杨云召的知识库</title><meta data-rh="true" name="viewport" content="width=device-width,initial-scale=1"><meta data-rh="true" name="twitter:card" content="summary_large_image"><meta data-rh="true" property="og:image" content="https://note.znmlr.cn/img/docusaurus-social-card.jpg"><meta data-rh="true" name="twitter:image" content="https://note.znmlr.cn/img/docusaurus-social-card.jpg"><meta data-rh="true" property="og:url" content="https://note.znmlr.cn/docs/SystemVerilog/代码技巧/Verilog中如何模拟多个Monitor"><meta data-rh="true" property="og:locale" content="zh_Hans"><meta data-rh="true" name="docusaurus_locale" content="zh-Hans"><meta data-rh="true" name="docsearch:language" content="zh-Hans"><meta data-rh="true" name="docusaurus_version" content="current"><meta data-rh="true" name="docusaurus_tag" content="docs-default-current"><meta data-rh="true" name="docsearch:version" content="current"><meta data-rh="true" name="docsearch:docusaurus_tag" content="docs-default-current"><meta data-rh="true" property="og:title" content="Verilog中如何模拟多个Monitor | 杨云召的知识库"><meta data-rh="true" name="description" content="Verilog 多模块监控的几种实现方法"><meta data-rh="true" property="og:description" content="Verilog 多模块监控的几种实现方法"><link data-rh="true" rel="icon" href="/img/favicon.ico"><link data-rh="true" rel="canonical" href="https://note.znmlr.cn/docs/SystemVerilog/代码技巧/Verilog中如何模拟多个Monitor"><link data-rh="true" rel="alternate" href="https://note.znmlr.cn/docs/SystemVerilog/代码技巧/Verilog中如何模拟多个Monitor" hreflang="zh-Hans"><link data-rh="true" rel="alternate" href="https://note.znmlr.cn/docs/SystemVerilog/代码技巧/Verilog中如何模拟多个Monitor" hreflang="x-default"><link rel="alternate" type="application/rss+xml" href="/blog/rss.xml" title="杨云召的知识库 RSS Feed">
<link rel="alternate" type="application/atom+xml" href="/blog/atom.xml" title="杨云召的知识库 Atom Feed"><link rel="stylesheet" href="/assets/css/styles.5e991dcb.css">
<script src="/assets/js/runtime~main.ac88ab36.js" defer="defer"></script>
<script src="/assets/js/main.1cc472b0.js" defer="defer"></script>
</head>
<body class="navigation-with-keyboard">
<script>!function(){function t(t){document.documentElement.setAttribute("data-theme",t)}var e=function(){try{return new URLSearchParams(window.location.search).get("docusaurus-theme")}catch(t){}}()||function(){try{return window.localStorage.getItem("theme")}catch(t){}}();t(null!==e?e:"light")}(),function(){try{const n=new URLSearchParams(window.location.search).entries();for(var[t,e]of n)if(t.startsWith("docusaurus-data-")){var a=t.replace("docusaurus-data-","data-");document.documentElement.setAttribute(a,e)}}catch(t){}}()</script><div id="__docusaurus"><div role="region" aria-label="跳到主要内容"><a class="skipToContent_fXgn" href="#__docusaurus_skipToContent_fallback">跳到主要内容</a></div><nav aria-label="主导航" class="navbar navbar--fixed-top"><div class="navbar__inner"><div class="navbar__items"><button aria-label="切换导航栏" aria-expanded="false" class="navbar__toggle clean-btn" type="button"><svg width="30" height="30" viewBox="0 0 30 30" aria-hidden="true"><path stroke="currentColor" stroke-linecap="round" stroke-miterlimit="10" stroke-width="2" d="M4 7h22M4 15h22M4 23h22"></path></svg></button><a class="navbar__brand" href="/"><div class="navbar__logo"><img src="/img/logo.svg" alt="My Site Logo" class="themedComponent_mlkZ themedComponent--light_NVdE"><img src="/img/logo.svg" alt="My Site Logo" class="themedComponent_mlkZ themedComponent--dark_xIcU"></div><b class="navbar__title text--truncate">知识库</b></a><a class="navbar__item navbar__link" href="/docs/C++杂谈/CPU眼里的C++/CPU眼里的：函数调用、返回">C++杂谈</a><a aria-current="page" class="navbar__item navbar__link navbar__link--active" href="/docs/SystemVerilog/代码技巧/Verilog中如何模拟多个Monitor">SystemVerilog</a><a class="navbar__item navbar__link" href="/docs/Python/小工具/使用Python脚本监控进程的CPU和内存使用">Python</a><a class="navbar__item navbar__link" href="/docs/编译原理/C++相关/性能翻倍！揭秘编译器如何偷偷加速你的C++代码 - RVONRVO详解">编译原理</a><a class="navbar__item navbar__link" href="/docs/代码片段/C++/奇淫巧计/限制单线程调用">代码片段</a><a class="navbar__item navbar__link" href="/docs/计算机基础/操作系统/Linux 内存文件系统 ramfs 与 tmpfs">计算机基础</a><a class="navbar__item navbar__link" href="/docs/开源推荐/C++/OpenMP">开源推荐</a><a class="navbar__item navbar__link" href="/docs/常见问题/Linux/ubuntu中创建root账户，并远程登录">常见问题</a><a class="navbar__item navbar__link" href="/docs/读书笔记/C++/Effective Modern C++">读书笔记</a><a class="navbar__item navbar__link" href="/docs/善用佳软/娱乐/ffmpeg">善用佳软</a><a class="navbar__item navbar__link" href="/blog">博客</a></div><div class="navbar__items navbar__items--right"><a href="https://github.com/facebook/docusaurus" target="_blank" rel="noopener noreferrer" class="navbar__item navbar__link">GitHub<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a><div class="toggle_vylO colorModeToggle_DEke"><button class="clean-btn toggleButton_gllP toggleButtonDisabled_aARS" type="button" disabled="" title="切换浅色/暗黑模式（当前为浅色模式）" aria-label="切换浅色/暗黑模式（当前为浅色模式）" aria-live="polite" aria-pressed="false"><svg viewBox="0 0 24 24" width="24" height="24" class="lightToggleIcon_pyhR"><path fill="currentColor" d="M12,9c1.65,0,3,1.35,3,3s-1.35,3-3,3s-3-1.35-3-3S10.35,9,12,9 M12,7c-2.76,0-5,2.24-5,5s2.24,5,5,5s5-2.24,5-5 S14.76,7,12,7L12,7z M2,13l2,0c0.55,0,1-0.45,1-1s-0.45-1-1-1l-2,0c-0.55,0-1,0.45-1,1S1.45,13,2,13z M20,13l2,0c0.55,0,1-0.45,1-1 s-0.45-1-1-1l-2,0c-0.55,0-1,0.45-1,1S19.45,13,20,13z M11,2v2c0,0.55,0.45,1,1,1s1-0.45,1-1V2c0-0.55-0.45-1-1-1S11,1.45,11,2z M11,20v2c0,0.55,0.45,1,1,1s1-0.45,1-1v-2c0-0.55-0.45-1-1-1C11.45,19,11,19.45,11,20z M5.99,4.58c-0.39-0.39-1.03-0.39-1.41,0 c-0.39,0.39-0.39,1.03,0,1.41l1.06,1.06c0.39,0.39,1.03,0.39,1.41,0s0.39-1.03,0-1.41L5.99,4.58z M18.36,16.95 c-0.39-0.39-1.03-0.39-1.41,0c-0.39,0.39-0.39,1.03,0,1.41l1.06,1.06c0.39,0.39,1.03,0.39,1.41,0c0.39-0.39,0.39-1.03,0-1.41 L18.36,16.95z M19.42,5.99c0.39-0.39,0.39-1.03,0-1.41c-0.39-0.39-1.03-0.39-1.41,0l-1.06,1.06c-0.39,0.39-0.39,1.03,0,1.41 s1.03,0.39,1.41,0L19.42,5.99z M7.05,18.36c0.39-0.39,0.39-1.03,0-1.41c-0.39-0.39-1.03-0.39-1.41,0l-1.06,1.06 c-0.39,0.39-0.39,1.03,0,1.41s1.03,0.39,1.41,0L7.05,18.36z"></path></svg><svg viewBox="0 0 24 24" width="24" height="24" class="darkToggleIcon_wfgR"><path fill="currentColor" d="M9.37,5.51C9.19,6.15,9.1,6.82,9.1,7.5c0,4.08,3.32,7.4,7.4,7.4c0.68,0,1.35-0.09,1.99-0.27C17.45,17.19,14.93,19,12,19 c-3.86,0-7-3.14-7-7C5,9.07,6.81,6.55,9.37,5.51z M12,3c-4.97,0-9,4.03-9,9s4.03,9,9,9s9-4.03,9-9c0-0.46-0.04-0.92-0.1-1.36 c-0.98,1.37-2.58,2.26-4.4,2.26c-2.98,0-5.4-2.42-5.4-5.4c0-1.81,0.89-3.42,2.26-4.4C12.92,3.04,12.46,3,12,3L12,3z"></path></svg></button></div><div class="navbarSearchContainer_Bca1"></div></div></div><div role="presentation" class="navbar-sidebar__backdrop"></div></nav><div id="__docusaurus_skipToContent_fallback" class="main-wrapper mainWrapper_z2l0"><div class="docsWrapper_hBAB"><button aria-label="回到顶部" class="clean-btn theme-back-to-top-button backToTopButton_sjWU" type="button"></button><div class="docRoot_UBD9"><aside class="theme-doc-sidebar-container docSidebarContainer_YfHR"><div class="sidebarViewport_aRkj"><div class="sidebar_njMd"><nav aria-label="文档侧边栏" class="menu thin-scrollbar menu_SIkG"><ul class="theme-doc-sidebar-menu menu__list"><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret menu__link--active" role="button" aria-expanded="true" href="/docs/SystemVerilog/代码技巧/Verilog中如何模拟多个Monitor">代码技巧</a></div><ul style="display:block;overflow:visible;height:auto" class="menu__list"><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link menu__link--active" aria-current="page" tabindex="0" href="/docs/SystemVerilog/代码技巧/Verilog中如何模拟多个Monitor">Verilog中如何模拟多个Monitor</a></li></ul></li></ul></nav></div></div></aside><main class="docMainContainer_TBSr"><div class="container padding-top--md padding-bottom--lg"><div class="row"><div class="col docItemCol_VOVn"><div class="docItemContainer_Djhp"><article><nav class="theme-doc-breadcrumbs breadcrumbsContainer_Z_bl" aria-label="页面路径"><ul class="breadcrumbs" itemscope="" itemtype="https://schema.org/BreadcrumbList"><li class="breadcrumbs__item"><a aria-label="主页面" class="breadcrumbs__link" href="/"><svg viewBox="0 0 24 24" class="breadcrumbHomeIcon_YNFT"><path d="M10 19v-5h4v5c0 .55.45 1 1 1h3c.55 0 1-.45 1-1v-7h1.7c.46 0 .68-.57.33-.87L12.67 3.6c-.38-.34-.96-.34-1.34 0l-8.36 7.53c-.34.3-.13.87.33.87H5v7c0 .55.45 1 1 1h3c.55 0 1-.45 1-1z" fill="currentColor"></path></svg></a></li><li class="breadcrumbs__item"><span class="breadcrumbs__link">代码技巧</span><meta itemprop="position" content="1"></li><li itemscope="" itemprop="itemListElement" itemtype="https://schema.org/ListItem" class="breadcrumbs__item breadcrumbs__item--active"><span class="breadcrumbs__link" itemprop="name">Verilog中如何模拟多个Monitor</span><meta itemprop="position" content="2"></li></ul></nav><div class="tocCollapsible_ETCw theme-doc-toc-mobile tocMobile_ITEo"><button type="button" class="clean-btn tocCollapsibleButton_TO0P">本页总览</button></div><div class="theme-doc-markdown markdown"><header><h1>Verilog中如何模拟多个Monitor</h1></header>
<blockquote>
<p><strong>Verilog 多模块监控的几种实现方法</strong></p>
</blockquote>
<p>在 Verilog 中，<code>monitor</code> 通常指通过 <code>$monitor</code> 任务实现的功能，用于监视信号值的变化并在发生变化时输出信息。然而，<code>$monitor</code> 的一个局限性是它是全局唯一的，整个仿真环境中只能有一个 <code>$monitor</code> 实例生效。如果在多个模块中调用 <code>$monitor</code>，只有最后一个调用会生效，之前的会被覆盖。</p>
<p>为了应对需要对多个模块进行独立监控的情况，我们可以通过其他方式模拟 <code>$monitor</code> 的行为，从而实现类似的多模块监控功能。本文将介绍几种替代方案。</p>
<h2 class="anchor anchorWithStickyNavbar_LWe7" id="1-monitor-的基本使用与局限性">1. <code>$monitor</code> 的基本使用与局限性<a href="#1-monitor-的基本使用与局限性" class="hash-link" aria-label="1-monitor-的基本使用与局限性的直接链接" title="1-monitor-的基本使用与局限性的直接链接">​</a></h2>
<h3 class="anchor anchorWithStickyNavbar_LWe7" id="monitor-的使用示例"><code>$monitor</code> 的使用示例<a href="#monitor-的使用示例" class="hash-link" aria-label="monitor-的使用示例的直接链接" title="monitor-的使用示例的直接链接">​</a></h3>
<p>以下是一个简单的 <code>$monitor</code> 使用示例：</p>
<div class="language-verilog codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#393A34;--prism-background-color:#f6f8fa"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-verilog codeBlock_bY9V thin-scrollbar" style="color:#393A34;background-color:#f6f8fa"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#393A34"><span class="token plain">module simple_monitor;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">  reg clk;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">  reg [3:0] a, b;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">  initial begin</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    clk = 0;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    a = 4&#x27;b0000;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    b = 4&#x27;b1111;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    $monitor(&quot;Time: %0t, clk: %b, a: %b, b: %b&quot;, $time, clk, a, b);</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    #10 a = 4&#x27;b1010;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    #10 b = 4&#x27;b0101;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    #10 $finish;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">  end</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">  always #5 clk = ~clk;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">endmodule</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="复制代码到剪贴板" title="复制" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg viewBox="0 0 24 24" class="copyButtonIcon_y97N"><path fill="currentColor" d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg viewBox="0 0 24 24" class="copyButtonSuccessIcon_LjdS"><path fill="currentColor" d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div>
<h3 class="anchor anchorWithStickyNavbar_LWe7" id="monitoron-和-monitoroff"><code>$monitoron</code> 和 <code>$monitoroff</code><a href="#monitoron-和-monitoroff" class="hash-link" aria-label="monitoron-和-monitoroff的直接链接" title="monitoron-和-monitoroff的直接链接">​</a></h3>
<p><code>$monitoron</code> 和 <code>$monitoroff</code> 是两个系统任务，可以用来控制 <code>$monitor</code> 的启用与关闭。这两个任务通常在 <code>initial</code> 块中使用。例如：</p>
<div class="language-verilog codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#393A34;--prism-background-color:#f6f8fa"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-verilog codeBlock_bY9V thin-scrollbar" style="color:#393A34;background-color:#f6f8fa"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#393A34"><span class="token plain">initial begin</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">  $monitor(&quot;Time: %0t, a: %0d&quot;, $time, a);</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">  $monitoroff; // 暂时关闭监控</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">  #20 $monitoron; // 重新开启监控</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">end</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="复制代码到剪贴板" title="复制" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg viewBox="0 0 24 24" class="copyButtonIcon_y97N"><path fill="currentColor" d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg viewBox="0 0 24 24" class="copyButtonSuccessIcon_LjdS"><path fill="currentColor" d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div>
<p>这些任务虽然可以控制 <code>$monitor</code> 的输出，但它们依然受到 <code>$monitor</code> 全局唯一的限制。</p>
<hr>
<h2 class="anchor anchorWithStickyNavbar_LWe7" id="2-使用-display-和-always-块">2. 使用 <code>$display</code> 和 <code>always</code> 块<a href="#2-使用-display-和-always-块" class="hash-link" aria-label="2-使用-display-和-always-块的直接链接" title="2-使用-display-和-always-块的直接链接">​</a></h2>
<p>可以使用 <code>always</code> 块结合 <code>$display</code> 任务，创建自己的监控逻辑。这样，每个模块都可以有独立的监控行为。</p>
<h3 class="anchor anchorWithStickyNavbar_LWe7" id="示例代码">示例代码<a href="#示例代码" class="hash-link" aria-label="示例代码的直接链接" title="示例代码的直接链接">​</a></h3>
<div class="language-verilog codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#393A34;--prism-background-color:#f6f8fa"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-verilog codeBlock_bY9V thin-scrollbar" style="color:#393A34;background-color:#f6f8fa"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#393A34"><span class="token plain">`timescale 1ns / 1ps</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">module my_module(input wire clk, input wire [3:0] a, input wire [3:0] b);</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">  always @(posedge clk) begin</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    // 当信号 `a` 或 `b` 发生变化时打印监控信息</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    $display(&quot;Time: %0t, my_module: a = %0d, b = %0d&quot;, $time, a, b);</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">  end</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">endmodule</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="复制代码到剪贴板" title="复制" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg viewBox="0 0 24 24" class="copyButtonIcon_y97N"><path fill="currentColor" d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg viewBox="0 0 24 24" class="copyButtonSuccessIcon_LjdS"><path fill="currentColor" d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div>
<p>通过这种方式，可以对多个模块进行并行监控，而不受 <code>$monitor</code> 全局唯一的限制。</p>
<hr>
<h2 class="anchor anchorWithStickyNavbar_LWe7" id="3-使用-initial-块和事件控制符">3. 使用 <code>initial</code> 块和事件控制符<a href="#3-使用-initial-块和事件控制符" class="hash-link" aria-label="3-使用-initial-块和事件控制符的直接链接" title="3-使用-initial-块和事件控制符的直接链接">​</a></h2>
<p>如果希望减少不必要的打印，可以结合 <code>initial</code> 块和事件控制符 <code>@()</code> 来精确触发监控逻辑。</p>
<h3 class="anchor anchorWithStickyNavbar_LWe7" id="示例代码-1">示例代码<a href="#示例代码-1" class="hash-link" aria-label="示例代码的直接链接" title="示例代码的直接链接">​</a></h3>
<div class="language-verilog codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#393A34;--prism-background-color:#f6f8fa"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-verilog codeBlock_bY9V thin-scrollbar" style="color:#393A34;background-color:#f6f8fa"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#393A34"><span class="token plain">`timescale 1ns / 1ps</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">module my_monitor_module(input wire [3:0] signal);</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">  initial begin</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    forever begin</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">      @(signal)  // 监听 `signal` 的变化</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">      $display(&quot;Time: %0t, signal value changed to: %0d&quot;, $time, signal);</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    end</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">  end</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">endmodule</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="复制代码到剪贴板" title="复制" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg viewBox="0 0 24 24" class="copyButtonIcon_y97N"><path fill="currentColor" d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg viewBox="0 0 24 24" class="copyButtonSuccessIcon_LjdS"><path fill="currentColor" d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div>
<p>这种方法可以更高效地监控信号，仅在信号发生变化时输出监控信息。</p>
<hr>
<h2 class="anchor anchorWithStickyNavbar_LWe7" id="4-自定义-monitor-模块">4. 自定义 Monitor 模块<a href="#4-自定义-monitor-模块" class="hash-link" aria-label="4. 自定义 Monitor 模块的直接链接" title="4. 自定义 Monitor 模块的直接链接">​</a></h2>
<p>可以通过创建一个通用的 Monitor 模块，然后在需要监控的地方实例化这个模块。</p>
<h3 class="anchor anchorWithStickyNavbar_LWe7" id="示例代码-2">示例代码<a href="#示例代码-2" class="hash-link" aria-label="示例代码的直接链接" title="示例代码的直接链接">​</a></h3>
<p>定义一个通用的监控模块：</p>
<div class="language-verilog codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#393A34;--prism-background-color:#f6f8fa"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-verilog codeBlock_bY9V thin-scrollbar" style="color:#393A34;background-color:#f6f8fa"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#393A34"><span class="token plain">`timescale 1ns / 1ps</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">module monitor #(parameter WIDTH = 1) (</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    input wire clk,</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    input wire [WIDTH-1:0] signal,</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    input wire [31:0] monitor_id</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">  );</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">  always @(posedge clk) begin</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    $display(&quot;Monitor ID: %0d, Time: %0t, Signal Value: %b&quot;, monitor_id, $time, signal);</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">  end</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">endmodule</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="复制代码到剪贴板" title="复制" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg viewBox="0 0 24 24" class="copyButtonIcon_y97N"><path fill="currentColor" d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg viewBox="0 0 24 24" class="copyButtonSuccessIcon_LjdS"><path fill="currentColor" d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div>
<p>在顶 层模块中实例化多个监控器：</p>
<div class="language-verilog codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#393A34;--prism-background-color:#f6f8fa"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-verilog codeBlock_bY9V thin-scrollbar" style="color:#393A34;background-color:#f6f8fa"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#393A34"><span class="token plain">`timescale 1ns / 1ps</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">module top;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">  reg clk;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">  reg [3:0] signal_a;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">  reg [7:0] signal_b;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">  // 时钟生成</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">  always #5 clk = ~clk;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">  // 实例化监控模块</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">  monitor #(4) monitor_a (.clk(clk), .signal(signal_a), .monitor_id(1));</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">  monitor #(8) monitor_b (.clk(clk), .signal(signal_b), .monitor_id(2));</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">  initial begin</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    clk = 0;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    signal_a = 0;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    signal_b = 0;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    #10 signal_a = 4&#x27;b1010;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    #10 signal_b = 8&#x27;b11110000;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    #20 $finish;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">  end</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">endmodule</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="复制代码到剪贴板" title="复制" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg viewBox="0 0 24 24" class="copyButtonIcon_y97N"><path fill="currentColor" d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg viewBox="0 0 24 24" class="copyButtonSuccessIcon_LjdS"><path fill="currentColor" d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div>
<p>这种方法具有高度的可重用性和灵活性，可以通过参数化轻松适应不同的信号宽度和监控需求。</p>
<hr>
<h2 class="anchor anchorWithStickyNavbar_LWe7" id="5-使用-systemverilog-的-assertions断言">5. 使用 SystemVerilog 的 Assertions（断言）<a href="#5-使用-systemverilog-的-assertions断言" class="hash-link" aria-label="5. 使用 SystemVerilog 的 Assertions（断言）的直接 链接" title="5. 使用 SystemVerilog 的 Assertions（断言）的直接链接">​</a></h2>
<p>如果工具链支持 SystemVerilog，可以利用 <code>assertion</code> 和 <code>cover</code> 来实现类似监控的功能。</p>
<h3 class="anchor anchorWithStickyNavbar_LWe7" id="示例代码-3">示例代码<a href="#示例代码-3" class="hash-link" aria-label="示例代码的直接链接" title="示例代码的直接链接">​</a></h3>
<div class="language-systemverilog codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#393A34;--prism-background-color:#f6f8fa"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-systemverilog codeBlock_bY9V thin-scrollbar" style="color:#393A34;background-color:#f6f8fa"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#393A34"><span class="token plain">`timescale 1ns / 1ps</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">module my_module(input wire clk, input wire [3:0] a);</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">  always_ff @(posedge clk) begin</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    // 断言信号 `a` 不为未知值</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    assert (a !== &#x27;x) else $fatal(&quot;Signal &#x27;a&#x27; has an unknown value at time %0t&quot;, $time);</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">  end</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">endmodule</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="复制代码到剪贴板" title="复制" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg viewBox="0 0 24 24" class="copyButtonIcon_y97N"><path fill="currentColor" d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg viewBox="0 0 24 24" class="copyButtonSuccessIcon_LjdS"><path fill="currentColor" d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div>
<p><code>assertion</code> 是 SystemVerilog 中强大的验证工具，可以监控信号的变化并执行特定操作。</p>
<hr>
<h2 class="anchor anchorWithStickyNavbar_LWe7" id="6-将监控输出写入文件">6. 将监控输出写入文件<a href="#6-将监控输出写入文件" class="hash-link" aria-label="6. 将监控输出写入文件的直接链接" title="6. 将监控输出写入文件的直接链接">​</a></h2>
<p>如果输出信息过多，可以考虑将监控数据写入文件，方便后续分析。</p>
<h3 class="anchor anchorWithStickyNavbar_LWe7" id="示例代码-4">示例代码<a href="#示例代码-4" class="hash-link" aria-label="示例代码的直接链接" title="示例代码的直接链接">​</a></h3>
<div class="language-verilog codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#393A34;--prism-background-color:#f6f8fa"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-verilog codeBlock_bY9V thin-scrollbar" style="color:#393A34;background-color:#f6f8fa"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#393A34"><span class="token plain">`timescale 1ns / 1ps</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">integer monitor_file;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">initial begin</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">  monitor_file = $fopen(&quot;monitor_output.log&quot;, &quot;w&quot;);</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">end</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">final begin</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">  $fclose(monitor_file);</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">end</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">always @(posedge clk) begin</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">  $fwrite(monitor_file, &quot;Time: %0t, signal_a = %0d, signal_b = %0d\n&quot;, $time, signal_a, signal_b);</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">end</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="复制代码到剪贴板" title="复制" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg viewBox="0 0 24 24" class="copyButtonIcon_y97N"><path fill="currentColor" d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg viewBox="0 0 24 24" class="copyButtonSuccessIcon_LjdS"><path fill="currentColor" d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div>
<p>通过将数据写入文件，可以集中记录多模块的监控信息，并在仿真结束时使用 <code>$fclose</code> 关闭文件。</p>
<hr>
<h2 class="anchor anchorWithStickyNavbar_LWe7" id="7-使用-uvm-框架">7. 使用 UVM 框架<a href="#7-使用-uvm-框架" class="hash-link" aria-label="7. 使用 UVM 框架的直接链接" title="7. 使用 UVM 框架的直接链接">​</a></h2>
<p>对于更复杂的监控需求，可以使用 UVM（Universal Verification Methodology）。UVM 提供了丰富的验证组件，可以灵活地监控多个模块的信号状态。</p>
<h3 class="anchor anchorWithStickyNavbar_LWe7" id="uvm-中的-monitor-和-scoreboard">UVM 中的 Monitor 和 Scoreboard<a href="#uvm-中的-monitor-和-scoreboard" class="hash-link" aria-label="UVM 中的 Monitor 和 Scoreboard的直接链接" title="UVM 中的 Monitor 和 Scoreboard的直接链接">​</a></h3>
<p>在 UVM 中，<code>monitor</code> 组件用于捕获和传输感兴趣的信号状态，而 <code>scoreboard</code> 用于比较期望值和实际值。以下是 UVM 中监控的基本结构：</p>
<ul>
<li>
<p><strong>Monitor</strong>：</p>
<ul>
<li>捕获 DUT（Design Under Test）的信号。</li>
<li>将捕获的数据发送到其他验证组件。</li>
</ul>
</li>
<li>
<p><strong>Scoreboard</strong>：</p>
<ul>
<li>接收 Monitor 发送的数据。</li>
<li>与参考模型的期望输出进行比较。</li>
</ul>
</li>
</ul>
<p>UVM 是适合大型设计的全面验证框架，可以有效提高验证效率。</p>
<hr>
<h2 class="anchor anchorWithStickyNavbar_LWe7" id="8-实际应用场景">8. 实际应用场景<a href="#8-实际应用场景" class="hash-link" aria-label="8. 实际应用场景的直接链接" title="8. 实际应用场景的直接链接">​</a></h2>
<h3 class="anchor anchorWithStickyNavbar_LWe7" id="模块级验证">模块级验证<a href="#模块级验证" class="hash-link" aria-label="模块级验证的直接链接" title="模块级验证的直接链接">​</a></h3>
<p>对于单一模块的验证，可以使用 <code>$display</code> 和 <code>always</code> 块进行简单的监控，便于快速定位问题。</p>
<h3 class="anchor anchorWithStickyNavbar_LWe7" id="芯片级验证">芯片级验证<a href="#芯片级验证" class="hash-link" aria-label="芯片级验证的直接链接" title="芯片级验证的直接链接">​</a></h3>
<p>在更复杂的设计中，可以使用自定义 Monitor 模块或者 UVM 框架来处理大量信号监控需求，提升验证的可扩展性。</p>
<hr>
<h2 class="anchor anchorWithStickyNavbar_LWe7" id="总结">总结<a href="#总结" class="hash-link" aria-label="总结的直接链接" title="总结的直接链接">​</a></h2>
<p>虽然 Verilog 的 <code>$monitor</code> 是全局唯一的，但我们可以通过以下方法实现多模块监控：</p>
<ol>
<li><strong>使用 <code>$monitoron</code> 和 <code>$monitoroff</code></strong>：控制 <code>$monitor</code> 的启用和关闭。</li>
<li><strong>使用 <code>$display</code> 和 <code>always</code> 块</strong>：为每个模块定义独立的监控逻辑。</li>
<li><strong>使用 <code>initial</code> 块和事件控制符</strong>：在信号变化时触发监控逻辑。</li>
<li><strong>自定义 Monitor 模块</strong>：通过参数化监控模块，实现灵活的多模块监控。</li>
<li><strong>利用 SystemVerilog 的断言</strong>：高效监控信号并记录异常情况。</li>
<li><strong>将输出写入文件</strong>：便于管理和分析。</li>
<li><strong>使用 UVM 框架</strong>：适合复杂设计的全面验证。</li>
</ol>
<p>根据设计需求和复杂度，可以选择适合的方法来实现对多个模块的监控。对于简单的监控需求，推荐使用 <code>$display</code> 和 <code>always</code> 块，或者自定义 Monitor 模块；对于复杂的监控需求，推荐使用 SystemVerilog 断言或 UVM 框架。</p></div><footer class="theme-doc-footer docusaurus-mt-lg"><div class="row margin-top--sm theme-doc-footer-edit-meta-row"><div class="col"><a href="https://github.com/facebook/docusaurus/tree/main/packages/create-docusaurus/templates/shared/docs/SystemVerilog/代码技巧/Verilog中如何模拟多个Monitor.md" target="_blank" rel="noopener noreferrer" class="theme-edit-this-page"><svg fill="currentColor" height="20" width="20" viewBox="0 0 40 40" class="iconEdit_Z9Sw" aria-hidden="true"><g><path d="m34.5 11.7l-3 3.1-6.3-6.3 3.1-3q0.5-0.5 1.2-0.5t1.1 0.5l3.9 3.9q0.5 0.4 0.5 1.1t-0.5 1.2z m-29.5 17.1l18.4-18.5 6.3 6.3-18.4 18.4h-6.3v-6.2z"></path></g></svg>编辑此页</a></div><div class="col lastUpdated_JAkA"></div></div></footer></article><nav class="pagination-nav docusaurus-mt-lg" aria-label="文件选项卡"></nav></div></div><div class="col col--3"><div class="tableOfContents_bqdL thin-scrollbar theme-doc-toc-desktop"><ul class="table-of-contents table-of-contents__left-border"><li><a href="#1-monitor-的基本使用与局限性" class="table-of-contents__link toc-highlight">1. <code>$monitor</code> 的基本使用与局限性</a><ul><li><a href="#monitor-的使用示例" class="table-of-contents__link toc-highlight"><code>$monitor</code> 的使用示例</a></li><li><a href="#monitoron-和-monitoroff" class="table-of-contents__link toc-highlight"><code>$monitoron</code> 和 <code>$monitoroff</code></a></li></ul></li><li><a href="#2-使用-display-和-always-块" class="table-of-contents__link toc-highlight">2. 使用 <code>$display</code> 和 <code>always</code> 块</a><ul><li><a href="#示例代码" class="table-of-contents__link toc-highlight">示例代码</a></li></ul></li><li><a href="#3-使用-initial-块和事件控制符" class="table-of-contents__link toc-highlight">3. 使用 <code>initial</code> 块和事件控制符</a><ul><li><a href="#示例代码-1" class="table-of-contents__link toc-highlight">示例代码</a></li></ul></li><li><a href="#4-自定义-monitor-模块" class="table-of-contents__link toc-highlight">4. 自定义 Monitor 模块</a><ul><li><a href="#示例代码-2" class="table-of-contents__link toc-highlight">示例代码</a></li></ul></li><li><a href="#5-使用-systemverilog-的-assertions断言" class="table-of-contents__link toc-highlight">5. 使用 SystemVerilog 的 Assertions（断言）</a><ul><li><a href="#示例代码-3" class="table-of-contents__link toc-highlight">示例代码</a></li></ul></li><li><a href="#6-将监控输出写入文件" class="table-of-contents__link toc-highlight">6. 将监控输出写入文件</a><ul><li><a href="#示例代码-4" class="table-of-contents__link toc-highlight">示例代码</a></li></ul></li><li><a href="#7-使用-uvm-框架" class="table-of-contents__link toc-highlight">7. 使用 UVM 框架</a><ul><li><a href="#uvm-中的-monitor-和-scoreboard" class="table-of-contents__link toc-highlight">UVM 中的 Monitor 和 Scoreboard</a></li></ul></li><li><a href="#8-实际应用场景" class="table-of-contents__link toc-highlight">8. 实际应用场景</a><ul><li><a href="#模块级验证" class="table-of-contents__link toc-highlight">模块级验证</a></li><li><a href="#芯片级验证" class="table-of-contents__link toc-highlight">芯片级验证</a></li></ul></li><li><a href="#总结" class="table-of-contents__link toc-highlight">总结</a></li></ul></div></div></div></div></main></div></div></div><footer class="footer footer--dark"><div class="container container-fluid"><div class="row footer__links"><div class="col footer__col"><div class="footer__title">文档</div><ul class="footer__items clean-list"><li class="footer__item"><a class="footer__link-item" href="/docs/C++杂谈/语法特性/内联变量——保证变量唯一性的利器">Tutorial</a></li></ul></div><div class="col footer__col"><div class="footer__title">社区</div><ul class="footer__items clean-list"><li class="footer__item"><a href="https://stackoverflow.com/questions/tagged/docusaurus" target="_blank" rel="noopener noreferrer" class="footer__link-item">Stack Overflow<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li><li class="footer__item"><a href="https://discordapp.com/invite/docusaurus" target="_blank" rel="noopener noreferrer" class="footer__link-item">Discord<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li><li class="footer__item"><a href="https://twitter.com/docusaurus" target="_blank" rel="noopener noreferrer" class="footer__link-item">Twitter<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li></ul></div><div class="col footer__col"><div class="footer__title">更多</div><ul class="footer__items clean-list"><li class="footer__item"><a class="footer__link-item" href="/blog">博客</a></li><li class="footer__item"><a href="https://github.com/yangyunzhao" target="_blank" rel="noopener noreferrer" class="footer__link-item">GitHub<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li></ul></div></div><div class="footer__bottom text--center"><div class="footer__copyright">Copyright © 2025 杨云召的知识库</div></div></div></footer></div>
</body>
</html>