Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot wave_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.wave_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'Xout' [C:/Users/kirte/App Software/Vivado Projects/CORDIC/Cordic sine/Cordic sine.srcs/sources_1/new/sine_wave_gen.v:35]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sine
Compiling module xil_defaultlib.sine_gen
Compiling module xil_defaultlib.sine_wave_gen
Compiling module xil_defaultlib.wave_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot wave_tb_time_impl
