{"vcs1":{"timestamp_begin":1680402434.657450590, "rt":0.85, "ut":0.28, "st":0.13}}
{"vcselab":{"timestamp_begin":1680402435.534093284, "rt":0.85, "ut":0.21, "st":0.07}}
{"link":{"timestamp_begin":1680402436.402432393, "rt":0.43, "ut":0.05, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680402434.380303752}
{"VCS_COMP_START_TIME": 1680402434.380303752}
{"VCS_COMP_END_TIME": 1680402438.433352009}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339664}}
{"stitch_vcselab": {"peak_mem": 239012}}
