#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Jul 25 15:06:03 2018
# Process ID: 11460
# Current directory: C:/Users/mloui/Documents/ROIC/data_collector_adc_fifo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5028 C:\Users\mloui\Documents\ROIC\data_collector_adc_fifo\adc.xpr
# Log file: C:/Users/mloui/Documents/ROIC/data_collector_adc_fifo/vivado.log
# Journal file: C:/Users/mloui/Documents/ROIC/data_collector_adc_fifo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/mloui/Documents/ROIC/data_collector_adc_fifo/adc.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/mloui/Documents/ROIC/adc' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/XilinxV/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 850.469 ; gain = 155.863
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mloui/Documents/ROIC/data_collector_adc_fifo/adc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/XilinxV/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/mloui/Documents/ROIC/data_collector_adc_fifo/adc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'data_collector_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mloui/Documents/ROIC/data_collector_adc_fifo/adc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj data_collector_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mloui/Documents/ROIC/data_collector_adc_fifo/adc.srcs/sources_1/ip/axis_data_fifo_0/sim/axis_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mloui/Documents/ROIC/data_collector_adc_fifo/adc.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj data_collector_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mloui/Documents/ROIC/data_collector_adc_fifo/adc.srcs/sources_1/new/Data_Collector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Data_Collector
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mloui/Documents/ROIC/data_collector_adc_fifo/adc.srcs/sources_1/new/adc_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adc_interface
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mloui/Documents/ROIC/data_collector_adc_fifo/adc.srcs/sim_1/new/data_collector_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity data_collector_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mloui/Documents/ROIC/data_collector_adc_fifo/adc.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxV/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 63cee170e5864e9c8efdc07b9c427e40 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L fifo_generator_v13_2_1 -L axis_data_fifo_v1_1_16 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot data_collector_sim_behav xil_defaultlib.data_collector_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-597] element index -1 into num_read_words_dc is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:5399]
WARNING: [VRFC 10-597] element index -1 into num_write_words_dc is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:5449]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture rtl of entity xil_defaultlib.adc_interface [adc_interface_default]
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=2)
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_sync_stag...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_a...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_p...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_DATA_CO...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_data_fifo_v1_1_16.axis_data_fifo_v1_1_16_axis_data...
Compiling module xil_defaultlib.axis_data_fifo_0
Compiling architecture behavioral of entity xil_defaultlib.Data_Collector [data_collector_default]
Compiling architecture behavioral of entity xil_defaultlib.data_collector_sim
Built simulation snapshot data_collector_sim_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/mloui/Documents/ROIC/data_collector_adc_fifo/adc.sim/sim_1/behav/xsim/xsim.dir/data_collector_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/mloui/Documents/ROIC/data_collector_adc_fifo/adc.sim/sim_1/behav/xsim/xsim.dir/data_collector_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jul 25 15:27:30 2018. For additional details about this file, please refer to the WebTalk help file at C:/XilinxV/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jul 25 15:27:30 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 855.949 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mloui/Documents/ROIC/data_collector_adc_fifo/adc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "data_collector_sim_behav -key {Behavioral:sim_1:Functional:data_collector_sim} -tclbatch {data_collector_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source data_collector_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'data_collector_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 857.938 ; gain = 1.988
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 891.961 ; gain = 16.656
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jul 26 09:21:39 2018...
