---
layout: archive
title: "Publications"
permalink: /publications/
author_profile: true
---

Journal 
=================
[J8] Zhong Gao, Jingchu He, Martin Fritz, Jiang Gong, Yiyu Shen, Zhirui Zong, Peng Chen, Gerd Spalink, Ben Eitel, Morteza S Alavi, Robert Bogdan Staszewski, Masoud Babaie, “A Low-Spur Fractional-N PLL Based on a Time-Mode Arithmetic Unit,” IEEE Journal of Solid-State Circuits (**JSSC**), vol. 58, no. 6, pp. 1552-1571, June 2023. ([Link](https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9917492))

[J7] Yiming Yu, Jiahong Zhu, Zhirui Zong, Pan Tang, Huihua Liu, Chenxi Zhao, Yunqiu Wu, Kai Kang, "A 21-to-41-GHz High-Gain Low Noise Amplifier With Triple-Coupled Technique for Multiband Wireless Applications," IEEE Transactions on Circuits and Systems II: Express Briefs (TCAS-II), vol. 68, no. 6, pp. 1857-1861, June 2021. ([Link](https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9309377))

[J6] Yiming Yu, Jia Cao, Zhirui Zong, Pan Tang, Kai Yi, Chenxi Zhao, Huihua Liu, Yunqiu Wu, Wen-Yan Yin, Kai Kang, "A 68.5~90 GHz High-Gain Power Amplifier With Capacitive Stability Enhancement Technique in 0.13 μm SiGe BiCMOS," IEEE Transactions on Microwave Theory and Techniques (TMTT), vol. 68, no. 12, pp. 5359-5370, Dec. 2020. ([Link](https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9194042))

[J5] Peng Chen, Feifei Zhang, Zhirui Zong, Suoping Hu, Teerachot Siriburanon, Robert Bogdan Staszewski, "A 31-uW, 148-fs Step, 9-bit Capacitor-DAC-Based Constant-Slope Digital-to-Time Converter in 28-nm CMOS," IEEE Journal of Solid-State Circuits (**JSSC**), vol. 54, no. 10, pp. 5359-5370, Nov. 2019. ([Link](https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8850049))

[J4] Zhirui Zong, Peng Chen, Robert Bogdan Staszewski, "A Low-Noise Fractional-N Digital Frequency Synthesizer With Implicit Frequency Tripling for mm-Wave Applications," IEEE Journal of Solid-State Circuits (**JSSC**), vol. 54, no. 3, pp. 755-767, Mar. 2019. ([Link](https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8594572))

[J3] Yue Chen, Yao-Hong Liu, Zhirui Zong, Johan Dijkhuis, Guido Dolmans, Robert Bogdan Staszewski, Masoud Babaie, "A Supply Pushing Reduction Technique for LC Oscillators Based on Ripple Replication and Cancellation," IEEE Journal of Solid-State Circuits (**JSSC**), vol. 54, no. 1, pp. 240-252, Jan. 2019. ([Link](https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8486740))

[J2] Zhirui Zong, Masoud Babaie, Robert Bogdan Staszewski, "A 60 GHz frequency generator based on a 20 GHz oscillator and an implicit multiplier," IEEE Journal of Solid-State Circuits (**JSSC**), vol. 51, no. 5, pp. 1261-1273, May 2016. ([Link](https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7433939))

[J1] Kai Kang, Zhirui Zong, Zongzhi Gao, Yong-Ling Ban, Bogdan Staszewski, Wen-Yan Yin, "Characterization and modeling of multiple coupled inductors based on on-chip four-port measurement," IEEE Transactions on Components, Packaging and Manufacturing Technology (TCPMT), vol. 4, no. 10, pp. 1696-1704, October 2014. ([Link](https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6891283))


Conference 
==================
[5] Xiaolong Liu, Zhiqiang Huang, Jun Yin, Howard C Luong, “Magnetic-Tuning Millimeter-Wave CMOS Oscillators,” IEEE Custom Integrated Circuits Conference (CICC), April 2019  

[4] Zhiqiang Huang , Howard C. Luong, “An 82-to-108GHz -181dB-FOMT ADPLL Employing a DCO with Split-Transformer and Dual-Path Switched-Capacitor Ladder and a Clock-Skew-Sampling Delta-Sigma TDC,” IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers,  Feb. 2018  

[3] Zhiqiang Huang , Bingwei Jiang, Lianming Li, Howard C. Luong, “A 4.2μs-Settling-Time 3rd-Order 2.1GHz Phase-Noise-Rejection PLL Using a Cascaded Time-Amplified Clock-Skew Sub-Sampling DLL,” IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2016 

[2] Zhiqiang Huang , Howard C. Luong, “A Dithering-Less 54.79-to-63.16GHz DCO with 4-Hz Frequency Resolution Using An Exponentially-Scaling C-2C Switched-Capacitor Ladder,” IEEE Symposium on VLSI Circuits (VLSI), June 2015 

[1] Zhiqiang Huang , Howard C. Luong, Baoyong Chi, Zhihua Wang and Haikun Jia, “A 70.5-to-85.5GHz 65nm Phase-Locked Loop with Passive Scaling of Loop Filter,” IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2015 
