

Microchip MPLAB XC8 Assembler V2.32 build 20210201212658 
                                                                                               Wed Dec 29 23:13:32 2021

Microchip MPLAB XC8 C Compiler v2.32 (Free license) build 20210201212658 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.20
    14                           ; Generated 12/02/2020 GMT
    15                           ; 
    16                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4550 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47  0000                     _ADRESL	set	4035
    48  0000                     _ADCON0bits	set	4034
    49  0000                     _TRISD	set	3989
    50  0000                     _LATD	set	3980
    51  0000                     _PORTD	set	3971
    52  0000                     _ADCON2	set	4032
    53  0000                     _ADCON0	set	4034
    54  0000                     _ADCON1	set	4033
    55  0000                     _TRISAbits	set	3986
    56                           
    57                           ; #config settings
    58                           
    59                           	psect	cinit
    60  007FAE                     __pcinit:
    61                           	callstack 0
    62  007FAE                     start_initialization:
    63                           	callstack 0
    64  007FAE                     __initialization:
    65                           	callstack 0
    66  007FAE                     end_of_initialization:
    67                           	callstack 0
    68  007FAE                     __end_of__initialization:
    69                           	callstack 0
    70  007FAE  0100               	movlb	0
    71  007FB0  EFDA  F03F         	goto	_main	;jump to C main() function
    72                           
    73                           	psect	cstackCOMRAM
    74  000001                     __pcstackCOMRAM:
    75                           	callstack 0
    76  000001                     ??_main:
    77                           
    78                           ; 1 bytes @ 0x0
    79  000001                     	ds	2
    80                           
    81 ;;
    82 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    83 ;;
    84 ;; *************** function _main *****************
    85 ;; Defined at:
    86 ;;		line 14 in file "main.c"
    87 ;; Parameters:    Size  Location     Type
    88 ;;		None
    89 ;; Auto vars:     Size  Location     Type
    90 ;;		None
    91 ;; Return value:  Size  Location     Type
    92 ;;                  1    wreg      void 
    93 ;; Registers used:
    94 ;;		wreg, status,2
    95 ;; Tracked objects:
    96 ;;		On entry : 0/0
    97 ;;		On exit  : 0/0
    98 ;;		Unchanged: 0/0
    99 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   100 ;;      Params:         0       0       0       0       0       0       0       0       0
   101 ;;      Locals:         0       0       0       0       0       0       0       0       0
   102 ;;      Temps:          2       0       0       0       0       0       0       0       0
   103 ;;      Totals:         2       0       0       0       0       0       0       0       0
   104 ;;Total ram usage:        2 bytes
   105 ;; This function calls:
   106 ;;		Nothing
   107 ;; This function is called by:
   108 ;;		Startup code after reset
   109 ;; This function uses a non-reentrant model
   110 ;;
   111                           
   112                           	psect	text0
   113  007FB4                     __ptext0:
   114                           	callstack 0
   115  007FB4                     _main:
   116                           	callstack 31
   117  007FB4                     
   118                           ;main.c: 20:     TRISAbits.RA0 = 1;
   119  007FB4  8092               	bsf	146,0,c	;volatile
   120  007FB6                     
   121                           ;main.c: 21:     ADCON1 = 0b00001110;
   122  007FB6  0E0E               	movlw	14
   123  007FB8  6EC1               	movwf	193,c	;volatile
   124                           
   125                           ;main.c: 22:     ADCON0 = 0b00000001;
   126  007FBA  0E01               	movlw	1
   127  007FBC  6EC2               	movwf	194,c	;volatile
   128                           
   129                           ;main.c: 23:     ADCON2 = 0b00010101;
   130  007FBE  0E15               	movlw	21
   131  007FC0  6EC0               	movwf	192,c	;volatile
   132                           
   133                           ;main.c: 26:     PORTD = 0x00;
   134  007FC2  0E00               	movlw	0
   135  007FC4  6E83               	movwf	131,c	;volatile
   136                           
   137                           ;main.c: 27:     LATD = 0x00;
   138  007FC6  0E00               	movlw	0
   139  007FC8  6E8C               	movwf	140,c	;volatile
   140                           
   141                           ;main.c: 28:     TRISD = 0b00000000;
   142  007FCA  0E00               	movlw	0
   143  007FCC  6E95               	movwf	149,c	;volatile
   144  007FCE                     l711:
   145                           
   146                           ;main.c: 31:         ADCON0bits.GO_DONE = 1;
   147  007FCE  82C2               	bsf	194,1,c	;volatile
   148  007FD0                     l26:
   149  007FD0  B2C2               	btfsc	194,1,c	;volatile
   150  007FD2  EFED  F03F         	goto	u11
   151  007FD6  EFEF  F03F         	goto	u10
   152  007FDA                     u11:
   153  007FDA  EFE8  F03F         	goto	l26
   154  007FDE                     u10:
   155  007FDE                     
   156                           ;main.c: 33:         PORTD = ADRESL;
   157  007FDE  CFC3 FF83          	movff	4035,3971	;volatile
   158  007FE2                     
   159                           ;main.c: 34:         _delay((unsigned long)((250)*(20000000/4000.0)));
   160  007FE2  0E07               	movlw	7
   161  007FE4  6E02               	movwf	(??_main+1)^0,c
   162  007FE6  0E58               	movlw	88
   163  007FE8  6E01               	movwf	??_main^0,c
   164  007FEA  0E5A               	movlw	90
   165  007FEC                     u27:
   166  007FEC  2EE8               	decfsz	wreg,f,c
   167  007FEE  D7FE               	bra	u27
   168  007FF0  2E01               	decfsz	??_main^0,f,c
   169  007FF2  D7FC               	bra	u27
   170  007FF4  2E02               	decfsz	(??_main+1)^0,f,c
   171  007FF6  D7FA               	bra	u27
   172  007FF8  EFE7  F03F         	goto	l711
   173  007FFC  EF00  F000         	goto	start
   174  008000                     __end_of_main:
   175                           	callstack 0
   176  0000                     
   177                           	psect	rparam
   178  0000                     
   179                           	psect	idloc
   180                           
   181                           ;Config register IDLOC0 @ 0x200000
   182                           ;	unspecified, using default values
   183  200000                     	org	2097152
   184  200000  FF                 	db	255
   185                           
   186                           ;Config register IDLOC1 @ 0x200001
   187                           ;	unspecified, using default values
   188  200001                     	org	2097153
   189  200001  FF                 	db	255
   190                           
   191                           ;Config register IDLOC2 @ 0x200002
   192                           ;	unspecified, using default values
   193  200002                     	org	2097154
   194  200002  FF                 	db	255
   195                           
   196                           ;Config register IDLOC3 @ 0x200003
   197                           ;	unspecified, using default values
   198  200003                     	org	2097155
   199  200003  FF                 	db	255
   200                           
   201                           ;Config register IDLOC4 @ 0x200004
   202                           ;	unspecified, using default values
   203  200004                     	org	2097156
   204  200004  FF                 	db	255
   205                           
   206                           ;Config register IDLOC5 @ 0x200005
   207                           ;	unspecified, using default values
   208  200005                     	org	2097157
   209  200005  FF                 	db	255
   210                           
   211                           ;Config register IDLOC6 @ 0x200006
   212                           ;	unspecified, using default values
   213  200006                     	org	2097158
   214  200006  FF                 	db	255
   215                           
   216                           ;Config register IDLOC7 @ 0x200007
   217                           ;	unspecified, using default values
   218  200007                     	org	2097159
   219  200007  FF                 	db	255
   220                           
   221                           	psect	config
   222                           
   223                           ;Config register CONFIG1L @ 0x300000
   224                           ;	PLL Prescaler Selection bits
   225                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   226                           ;	System Clock Postscaler Selection bits
   227                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   228                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   229                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   230  300000                     	org	3145728
   231  300000  00                 	db	0
   232                           
   233                           ;Config register CONFIG1H @ 0x300001
   234                           ;	Oscillator Selection bits
   235                           ;	FOSC = HS, HS oscillator (HS)
   236                           ;	Fail-Safe Clock Monitor Enable bit
   237                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   238                           ;	Internal/External Oscillator Switchover bit
   239                           ;	IESO = OFF, Oscillator Switchover mode disabled
   240  300001                     	org	3145729
   241  300001  0C                 	db	12
   242                           
   243                           ;Config register CONFIG2L @ 0x300002
   244                           ;	Power-up Timer Enable bit
   245                           ;	PWRT = OFF, PWRT disabled
   246                           ;	Brown-out Reset Enable bits
   247                           ;	BOR = ON, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   248                           ;	Brown-out Reset Voltage bits
   249                           ;	BORV = 3, Minimum setting 2.05V
   250                           ;	USB Voltage Regulator Enable bit
   251                           ;	VREGEN = OFF, USB voltage regulator disabled
   252  300002                     	org	3145730
   253  300002  1F                 	db	31
   254                           
   255                           ;Config register CONFIG2H @ 0x300003
   256                           ;	Watchdog Timer Enable bit
   257                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   258                           ;	Watchdog Timer Postscale Select bits
   259                           ;	WDTPS = 32768, 1:32768
   260  300003                     	org	3145731
   261  300003  1E                 	db	30
   262                           
   263                           ; Padding undefined space
   264  300004                     	org	3145732
   265  300004  FF                 	db	255
   266                           
   267                           ;Config register CONFIG3H @ 0x300005
   268                           ;	CCP2 MUX bit
   269                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   270                           ;	PORTB A/D Enable bit
   271                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   272                           ;	Low-Power Timer 1 Oscillator Enable bit
   273                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   274                           ;	MCLR Pin Enable bit
   275                           ;	MCLRE = OFF, RE3 input pin enabled; MCLR pin disabled
   276  300005                     	org	3145733
   277  300005  01                 	db	1
   278                           
   279                           ;Config register CONFIG4L @ 0x300006
   280                           ;	Stack Full/Underflow Reset Enable bit
   281                           ;	STVREN = ON, Stack full/underflow will cause Reset
   282                           ;	Single-Supply ICSP Enable bit
   283                           ;	LVP = ON, Single-Supply ICSP enabled
   284                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   285                           ;	ICPRT = OFF, ICPORT disabled
   286                           ;	Extended Instruction Set Enable bit
   287                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   288                           ;	Background Debugger Enable bit
   289                           ;	DEBUG = 0x1, unprogrammed default
   290  300006                     	org	3145734
   291  300006  85                 	db	133
   292                           
   293                           ; Padding undefined space
   294  300007                     	org	3145735
   295  300007  FF                 	db	255
   296                           
   297                           ;Config register CONFIG5L @ 0x300008
   298                           ;	Code Protection bit
   299                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   300                           ;	Code Protection bit
   301                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   302                           ;	Code Protection bit
   303                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   304                           ;	Code Protection bit
   305                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   306  300008                     	org	3145736
   307  300008  0F                 	db	15
   308                           
   309                           ;Config register CONFIG5H @ 0x300009
   310                           ;	Boot Block Code Protection bit
   311                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   312                           ;	Data EEPROM Code Protection bit
   313                           ;	CPD = OFF, Data EEPROM is not code-protected
   314  300009                     	org	3145737
   315  300009  C0                 	db	192
   316                           
   317                           ;Config register CONFIG6L @ 0x30000A
   318                           ;	Write Protection bit
   319                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   320                           ;	Write Protection bit
   321                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   322                           ;	Write Protection bit
   323                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   324                           ;	Write Protection bit
   325                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   326  30000A                     	org	3145738
   327  30000A  0F                 	db	15
   328                           
   329                           ;Config register CONFIG6H @ 0x30000B
   330                           ;	Configuration Register Write Protection bit
   331                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   332                           ;	Boot Block Write Protection bit
   333                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   334                           ;	Data EEPROM Write Protection bit
   335                           ;	WRTD = OFF, Data EEPROM is not write-protected
   336  30000B                     	org	3145739
   337  30000B  E0                 	db	224
   338                           
   339                           ;Config register CONFIG7L @ 0x30000C
   340                           ;	Table Read Protection bit
   341                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   342                           ;	Table Read Protection bit
   343                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   344                           ;	Table Read Protection bit
   345                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   346                           ;	Table Read Protection bit
   347                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   348  30000C                     	org	3145740
   349  30000C  0F                 	db	15
   350                           
   351                           ;Config register CONFIG7H @ 0x30000D
   352                           ;	Boot Block Table Read Protection bit
   353                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   354  30000D                     	org	3145741
   355  30000D  40                 	db	64
   356                           tosu	equ	0xFFF
   357                           tosh	equ	0xFFE
   358                           tosl	equ	0xFFD
   359                           stkptr	equ	0xFFC
   360                           pclatu	equ	0xFFB
   361                           pclath	equ	0xFFA
   362                           pcl	equ	0xFF9
   363                           tblptru	equ	0xFF8
   364                           tblptrh	equ	0xFF7
   365                           tblptrl	equ	0xFF6
   366                           tablat	equ	0xFF5
   367                           prodh	equ	0xFF4
   368                           prodl	equ	0xFF3
   369                           indf0	equ	0xFEF
   370                           postinc0	equ	0xFEE
   371                           postdec0	equ	0xFED
   372                           preinc0	equ	0xFEC
   373                           plusw0	equ	0xFEB
   374                           fsr0h	equ	0xFEA
   375                           fsr0l	equ	0xFE9
   376                           wreg	equ	0xFE8
   377                           indf1	equ	0xFE7
   378                           postinc1	equ	0xFE6
   379                           postdec1	equ	0xFE5
   380                           preinc1	equ	0xFE4
   381                           plusw1	equ	0xFE3
   382                           fsr1h	equ	0xFE2
   383                           fsr1l	equ	0xFE1
   384                           bsr	equ	0xFE0
   385                           indf2	equ	0xFDF
   386                           postinc2	equ	0xFDE
   387                           postdec2	equ	0xFDD
   388                           preinc2	equ	0xFDC
   389                           plusw2	equ	0xFDB
   390                           fsr2h	equ	0xFDA
   391                           fsr2l	equ	0xFD9
   392                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
ABS                  0      0       0      20        0.0%
BIGRAM             7FF      0       0      21        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.32 build 20210201212658 
Symbol Table                                                                                   Wed Dec 29 23:13:32 2021

                     l26 7FD0                       l28 7FDE                       u10 7FDE  
                     u11 7FDA                       u27 7FEC                      l711 7FCE  
                    l713 7FE2                      l707 7FB4                      l709 7FB6  
                    wreg 000FE8                     _LATD 000F8C                     _main 7FB4  
                   start 0000             ___param_bank 000000                    ?_main 0001  
                  _PORTD 000F83                    _TRISD 000F95          __initialization 7FAE  
           __end_of_main 8000                   ??_main 0001            __activetblptr 000000  
                 _ADCON0 000FC2                   _ADCON1 000FC1                   _ADCON2 000FC0  
                 _ADRESL 000FC3                   isa$std 000001               __accesstop 0060  
__end_of__initialization 7FAE            ___rparam_used 000001           __pcstackCOMRAM 0001  
                __Hparam 0000                  __Lparam 0000                  __pcinit 7FAE  
                __ramtop 0800                  __ptext0 7FB4     end_of_initialization 7FAE  
              _TRISAbits 000F92      start_initialization 7FAE               _ADCON0bits 000FC2  
               __Hrparam 0000                 __Lrparam 0000            __size_of_main 004C  
               isa$xinst 000000  
