Unroll h & w by 8

================================================================
== Vitis HLS Report for 'kernel_cnn'
================================================================
* Date:           Thu May 22 17:33:32 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        cnn.prj
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  107637202|  107637202|  0.431 sec|  0.431 sec|  107637203|  107637203|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        +-----------------+-------+-----------+-----------+-----------+-----------+-----------+-----------+---------+
        |                 |       |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
        |     Instance    | Module|    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
        +-----------------+-------+-----------+-----------+-----------+-----------+-----------+-----------+---------+
        |grp_cnn_fu_1012  |cnn    |  107637201|  107637201|  0.431 sec|  0.431 sec|  107637201|  107637201|       no|
        +-----------------+-------+-----------+-----------+-----------+-----------+-----------+-----------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       40|  8005|   874649|   494156|    0|
|Memory               |     1744|     -|        0|        0|   25|
|Multiplexer          |        -|     -|        -|      104|    -|
|Register             |        -|     -|      199|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |     1784|  8005|   874848|   494262|   25|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |      123|   351|      110|      125|    7|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       41|   117|       36|       41|    2|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+---------------------+---------+------+--------+--------+-----+
    |        Instance       |        Module       | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
    +-----------------------+---------------------+---------+------+--------+--------+-----+
    |grp_cnn_fu_1012        |cnn                  |        0|  8005|  869005|  489200|    0|
    |control_s_axi_U        |control_s_axi        |        0|     0|     246|     424|    0|
    |kernel_input_m_axi_U   |kernel_input_m_axi   |        8|     0|    1181|    1117|    0|
    |kernel_output_m_axi_U  |kernel_output_m_axi  |       30|     0|    3521|    2695|    0|
    |kernel_weight_m_axi_U  |kernel_weight_m_axi  |        2|     0|     696|     720|    0|
    +-----------------------+---------------------+---------+------+--------+--------+-----+
    |Total                  |                     |       40|  8005|  874649|  494156|    0|
    +-----------------------+---------------------+---------+------+--------+--------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |    Memory   |        Module        | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |input_U      |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_1_U    |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_2_U    |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_3_U    |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_4_U    |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_5_U    |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_6_U    |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_7_U    |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_8_U    |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_9_U    |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_10_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_11_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_12_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_13_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_14_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_15_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_16_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_17_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_18_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_19_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_20_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_21_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_22_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_23_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_24_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_25_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_26_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_27_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_28_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_29_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_30_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_31_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_32_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_33_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_34_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_35_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_36_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_37_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_38_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_39_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_40_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_41_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_42_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_43_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_44_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_45_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_46_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_47_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_48_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_49_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_50_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_51_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_52_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_53_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_54_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_55_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_56_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_57_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_58_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_59_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_60_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_61_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_62_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_63_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_64_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_65_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_66_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_67_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_68_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_69_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_70_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_71_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_72_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_73_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_74_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_75_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_76_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_77_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_78_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_79_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_80_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_81_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_82_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_83_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_84_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_85_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_86_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_87_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_88_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_89_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_90_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_91_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_92_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_93_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_94_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_95_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_96_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_97_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_98_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_99_U   |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_100_U  |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_101_U  |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_102_U  |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_103_U  |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_104_U  |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_105_U  |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_106_U  |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_107_U  |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_108_U  |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_109_U  |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_110_U  |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_111_U  |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_112_U  |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_113_U  |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_114_U  |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_115_U  |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_116_U  |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_117_U  |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_118_U  |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_119_U  |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_120_U  |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_121_U  |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_122_U  |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_123_U  |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_124_U  |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_125_U  |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_126_U  |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_127_U  |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_128_U  |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_129_U  |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_130_U  |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_131_U  |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_132_U  |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_133_U  |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_134_U  |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_135_U  |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_136_U  |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_137_U  |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_138_U  |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_139_U  |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_140_U  |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_141_U  |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_142_U  |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |input_143_U  |input_RAM_AUTO_1R1W   |        1|  0|   0|    0|    361|   32|     1|        11552|
    |output_U     |output_RAM_AUTO_1R1W  |       25|  0|   0|    0|  12544|   32|     1|       401408|
    |output_1_U   |output_RAM_AUTO_1R1W  |       25|  0|   0|    0|  12544|   32|     1|       401408|
    |output_2_U   |output_RAM_AUTO_1R1W  |       25|  0|   0|    0|  12544|   32|     1|       401408|
    |output_3_U   |output_RAM_AUTO_1R1W  |       25|  0|   0|    0|  12544|   32|     1|       401408|
    |output_4_U   |output_RAM_AUTO_1R1W  |       25|  0|   0|    0|  12544|   32|     1|       401408|
    |output_5_U   |output_RAM_AUTO_1R1W  |       25|  0|   0|    0|  12544|   32|     1|       401408|
    |output_6_U   |output_RAM_AUTO_1R1W  |       25|  0|   0|    0|  12544|   32|     1|       401408|
    |output_7_U   |output_RAM_AUTO_1R1W  |       25|  0|   0|    0|  12544|   32|     1|       401408|
    |output_8_U   |output_RAM_AUTO_1R1W  |       25|  0|   0|    0|  12544|   32|     1|       401408|
    |output_9_U   |output_RAM_AUTO_1R1W  |       25|  0|   0|    0|  12544|   32|     1|       401408|
    |output_10_U  |output_RAM_AUTO_1R1W  |       25|  0|   0|    0|  12544|   32|     1|       401408|
    |output_11_U  |output_RAM_AUTO_1R1W  |       25|  0|   0|    0|  12544|   32|     1|       401408|
    |output_12_U  |output_RAM_AUTO_1R1W  |       25|  0|   0|    0|  12544|   32|     1|       401408|
    |output_13_U  |output_RAM_AUTO_1R1W  |       25|  0|   0|    0|  12544|   32|     1|       401408|
    |output_14_U  |output_RAM_AUTO_1R1W  |       25|  0|   0|    0|  12544|   32|     1|       401408|
    |output_15_U  |output_RAM_AUTO_1R1W  |       25|  0|   0|    0|  12544|   32|     1|       401408|
    |output_16_U  |output_RAM_AUTO_1R1W  |       25|  0|   0|    0|  12544|   32|     1|       401408|
    |output_17_U  |output_RAM_AUTO_1R1W  |       25|  0|   0|    0|  12544|   32|     1|       401408|
    |output_18_U  |output_RAM_AUTO_1R1W  |       25|  0|   0|    0|  12544|   32|     1|       401408|
    |output_19_U  |output_RAM_AUTO_1R1W  |       25|  0|   0|    0|  12544|   32|     1|       401408|
    |output_20_U  |output_RAM_AUTO_1R1W  |       25|  0|   0|    0|  12544|   32|     1|       401408|
    |output_21_U  |output_RAM_AUTO_1R1W  |       25|  0|   0|    0|  12544|   32|     1|       401408|
    |output_22_U  |output_RAM_AUTO_1R1W  |       25|  0|   0|    0|  12544|   32|     1|       401408|
    |output_23_U  |output_RAM_AUTO_1R1W  |       25|  0|   0|    0|  12544|   32|     1|       401408|
    |output_24_U  |output_RAM_AUTO_1R1W  |       25|  0|   0|    0|  12544|   32|     1|       401408|
    |output_25_U  |output_RAM_AUTO_1R1W  |       25|  0|   0|    0|  12544|   32|     1|       401408|
    |output_26_U  |output_RAM_AUTO_1R1W  |       25|  0|   0|    0|  12544|   32|     1|       401408|
    |output_27_U  |output_RAM_AUTO_1R1W  |       25|  0|   0|    0|  12544|   32|     1|       401408|
    |output_28_U  |output_RAM_AUTO_1R1W  |       25|  0|   0|    0|  12544|   32|     1|       401408|
    |output_29_U  |output_RAM_AUTO_1R1W  |       25|  0|   0|    0|  12544|   32|     1|       401408|
    |output_30_U  |output_RAM_AUTO_1R1W  |       25|  0|   0|    0|  12544|   32|     1|       401408|
    |output_31_U  |output_RAM_AUTO_1R1W  |       25|  0|   0|    0|  12544|   32|     1|       401408|
    |output_32_U  |output_RAM_AUTO_1R1W  |       25|  0|   0|    0|  12544|   32|     1|       401408|
    |output_33_U  |output_RAM_AUTO_1R1W  |       25|  0|   0|    0|  12544|   32|     1|       401408|
    |output_34_U  |output_RAM_AUTO_1R1W  |       25|  0|   0|    0|  12544|   32|     1|       401408|
    |output_35_U  |output_RAM_AUTO_1R1W  |       25|  0|   0|    0|  12544|   32|     1|       401408|
    |output_36_U  |output_RAM_AUTO_1R1W  |       25|  0|   0|    0|  12544|   32|     1|       401408|
    |output_37_U  |output_RAM_AUTO_1R1W  |       25|  0|   0|    0|  12544|   32|     1|       401408|
    |output_38_U  |output_RAM_AUTO_1R1W  |       25|  0|   0|    0|  12544|   32|     1|       401408|
    |output_39_U  |output_RAM_AUTO_1R1W  |       25|  0|   0|    0|  12544|   32|     1|       401408|
    |output_40_U  |output_RAM_AUTO_1R1W  |       25|  0|   0|    0|  12544|   32|     1|       401408|
    |output_41_U  |output_RAM_AUTO_1R1W  |       25|  0|   0|    0|  12544|   32|     1|       401408|
    |output_42_U  |output_RAM_AUTO_1R1W  |       25|  0|   0|    0|  12544|   32|     1|       401408|
    |output_43_U  |output_RAM_AUTO_1R1W  |       25|  0|   0|    0|  12544|   32|     1|       401408|
    |output_44_U  |output_RAM_AUTO_1R1W  |       25|  0|   0|    0|  12544|   32|     1|       401408|
    |output_45_U  |output_RAM_AUTO_1R1W  |       25|  0|   0|    0|  12544|   32|     1|       401408|
    |output_46_U  |output_RAM_AUTO_1R1W  |       25|  0|   0|    0|  12544|   32|     1|       401408|
    |output_47_U  |output_RAM_AUTO_1R1W  |       25|  0|   0|    0|  12544|   32|     1|       401408|
    |output_48_U  |output_RAM_AUTO_1R1W  |       25|  0|   0|    0|  12544|   32|     1|       401408|
    |output_49_U  |output_RAM_AUTO_1R1W  |       25|  0|   0|    0|  12544|   32|     1|       401408|
    |output_50_U  |output_RAM_AUTO_1R1W  |       25|  0|   0|    0|  12544|   32|     1|       401408|
    |output_51_U  |output_RAM_AUTO_1R1W  |       25|  0|   0|    0|  12544|   32|     1|       401408|
    |output_52_U  |output_RAM_AUTO_1R1W  |       25|  0|   0|    0|  12544|   32|     1|       401408|
    |output_53_U  |output_RAM_AUTO_1R1W  |       25|  0|   0|    0|  12544|   32|     1|       401408|
    |output_54_U  |output_RAM_AUTO_1R1W  |       25|  0|   0|    0|  12544|   32|     1|       401408|
    |output_55_U  |output_RAM_AUTO_1R1W  |       25|  0|   0|    0|  12544|   32|     1|       401408|
    |output_56_U  |output_RAM_AUTO_1R1W  |       25|  0|   0|    0|  12544|   32|     1|       401408|
    |output_57_U  |output_RAM_AUTO_1R1W  |       25|  0|   0|    0|  12544|   32|     1|       401408|
    |output_58_U  |output_RAM_AUTO_1R1W  |       25|  0|   0|    0|  12544|   32|     1|       401408|
    |output_59_U  |output_RAM_AUTO_1R1W  |       25|  0|   0|    0|  12544|   32|     1|       401408|
    |output_60_U  |output_RAM_AUTO_1R1W  |       25|  0|   0|    0|  12544|   32|     1|       401408|
    |output_61_U  |output_RAM_AUTO_1R1W  |       25|  0|   0|    0|  12544|   32|     1|       401408|
    |output_62_U  |output_RAM_AUTO_1R1W  |       25|  0|   0|    0|  12544|   32|     1|       401408|
    |output_63_U  |output_RAM_AUTO_1R1W  |       25|  0|   0|    0|  12544|   32|     1|       401408|
    |weight_U     |weight_RAM_AUTO_1R1W  |        0|  0|   0|    1|   4096|   32|     1|       131072|
    |weight_1_U   |weight_RAM_AUTO_1R1W  |        0|  0|   0|    1|   4096|   32|     1|       131072|
    |weight_2_U   |weight_RAM_AUTO_1R1W  |        0|  0|   0|    1|   4096|   32|     1|       131072|
    |weight_3_U   |weight_RAM_AUTO_1R1W  |        0|  0|   0|    1|   4096|   32|     1|       131072|
    |weight_4_U   |weight_RAM_AUTO_1R1W  |        0|  0|   0|    1|   4096|   32|     1|       131072|
    |weight_5_U   |weight_RAM_AUTO_1R1W  |        0|  0|   0|    1|   4096|   32|     1|       131072|
    |weight_6_U   |weight_RAM_AUTO_1R1W  |        0|  0|   0|    1|   4096|   32|     1|       131072|
    |weight_7_U   |weight_RAM_AUTO_1R1W  |        0|  0|   0|    1|   4096|   32|     1|       131072|
    |weight_8_U   |weight_RAM_AUTO_1R1W  |        0|  0|   0|    1|   4096|   32|     1|       131072|
    |weight_9_U   |weight_RAM_AUTO_1R1W  |        0|  0|   0|    1|   4096|   32|     1|       131072|
    |weight_10_U  |weight_RAM_AUTO_1R1W  |        0|  0|   0|    1|   4096|   32|     1|       131072|
    |weight_11_U  |weight_RAM_AUTO_1R1W  |        0|  0|   0|    1|   4096|   32|     1|       131072|
    |weight_12_U  |weight_RAM_AUTO_1R1W  |        0|  0|   0|    1|   4096|   32|     1|       131072|
    |weight_13_U  |weight_RAM_AUTO_1R1W  |        0|  0|   0|    1|   4096|   32|     1|       131072|
    |weight_14_U  |weight_RAM_AUTO_1R1W  |        0|  0|   0|    1|   4096|   32|     1|       131072|
    |weight_15_U  |weight_RAM_AUTO_1R1W  |        0|  0|   0|    1|   4096|   32|     1|       131072|
    |weight_16_U  |weight_RAM_AUTO_1R1W  |        0|  0|   0|    1|   4096|   32|     1|       131072|
    |weight_17_U  |weight_RAM_AUTO_1R1W  |        0|  0|   0|    1|   4096|   32|     1|       131072|
    |weight_18_U  |weight_RAM_AUTO_1R1W  |        0|  0|   0|    1|   4096|   32|     1|       131072|
    |weight_19_U  |weight_RAM_AUTO_1R1W  |        0|  0|   0|    1|   4096|   32|     1|       131072|
    |weight_20_U  |weight_RAM_AUTO_1R1W  |        0|  0|   0|    1|   4096|   32|     1|       131072|
    |weight_21_U  |weight_RAM_AUTO_1R1W  |        0|  0|   0|    1|   4096|   32|     1|       131072|
    |weight_22_U  |weight_RAM_AUTO_1R1W  |        0|  0|   0|    1|   4096|   32|     1|       131072|
    |weight_23_U  |weight_RAM_AUTO_1R1W  |        0|  0|   0|    1|   4096|   32|     1|       131072|
    |weight_24_U  |weight_RAM_AUTO_1R1W  |        0|  0|   0|    1|   4096|   32|     1|       131072|
    +-------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total        |                      |     1744|  0|   0|   25| 957200| 7456|   233|     30630400|
    +-------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  14|          3|    1|          3|
    |ap_done                |   9|          2|    1|          2|
    |kernel_input_ARVALID   |   9|          2|    1|          2|
    |kernel_input_RREADY    |   9|          2|    1|          2|
    |kernel_output_ARVALID  |   9|          2|    1|          2|
    |kernel_output_AWVALID  |   9|          2|    1|          2|
    |kernel_output_BREADY   |   9|          2|    1|          2|
    |kernel_output_RREADY   |   9|          2|    1|          2|
    |kernel_output_WVALID   |   9|          2|    1|          2|
    |kernel_weight_ARVALID  |   9|          2|    1|          2|
    |kernel_weight_RREADY   |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 104|         23|   11|         23|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |   2|   0|    2|          0|
    |ap_done_reg                   |   1|   0|    1|          0|
    |ap_rst_n_inv                  |   1|   0|    1|          0|
    |ap_rst_reg_1                  |   1|   0|    1|          0|
    |ap_rst_reg_2                  |   1|   0|    1|          0|
    |grp_cnn_fu_1012_ap_start_reg  |   1|   0|    1|          0|
    |vinput_read_reg_1504          |  64|   0|   64|          0|
    |voutput_read_reg_1494         |  64|   0|   64|          0|
    |vweight_read_reg_1499         |  64|   0|   64|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 199|   0|  199|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+---------------+---------------+--------------+
|           RTL Ports          | Dir | Bits|    Protocol   | Source Object |    C Type    |
+------------------------------+-----+-----+---------------+---------------+--------------+
|s_axi_control_AWVALID         |   in|    1|          s_axi|        control|        scalar|
|s_axi_control_AWREADY         |  out|    1|          s_axi|        control|        scalar|
|s_axi_control_AWADDR          |   in|    6|          s_axi|        control|        scalar|
|s_axi_control_WVALID          |   in|    1|          s_axi|        control|        scalar|
|s_axi_control_WREADY          |  out|    1|          s_axi|        control|        scalar|
|s_axi_control_WDATA           |   in|   32|          s_axi|        control|        scalar|
|s_axi_control_WSTRB           |   in|    4|          s_axi|        control|        scalar|
|s_axi_control_ARVALID         |   in|    1|          s_axi|        control|        scalar|
|s_axi_control_ARREADY         |  out|    1|          s_axi|        control|        scalar|
|s_axi_control_ARADDR          |   in|    6|          s_axi|        control|        scalar|
|s_axi_control_RVALID          |  out|    1|          s_axi|        control|        scalar|
|s_axi_control_RREADY          |   in|    1|          s_axi|        control|        scalar|
|s_axi_control_RDATA           |  out|   32|          s_axi|        control|        scalar|
|s_axi_control_RRESP           |  out|    2|          s_axi|        control|        scalar|
|s_axi_control_BVALID          |  out|    1|          s_axi|        control|        scalar|
|s_axi_control_BREADY          |   in|    1|          s_axi|        control|        scalar|
|s_axi_control_BRESP           |  out|    2|          s_axi|        control|        scalar|
|ap_clk                        |   in|    1|  ap_ctrl_chain|     kernel_cnn|  return value|
|ap_rst_n                      |   in|    1|  ap_ctrl_chain|     kernel_cnn|  return value|
|interrupt                     |  out|    1|  ap_ctrl_chain|     kernel_cnn|  return value|
|m_axi_kernel_input_AWVALID    |  out|    1|          m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_AWREADY    |   in|    1|          m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_AWADDR     |  out|   64|          m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_AWID       |  out|    1|          m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_AWLEN      |  out|    8|          m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_AWSIZE     |  out|    3|          m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_AWBURST    |  out|    2|          m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_AWLOCK     |  out|    2|          m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_AWCACHE    |  out|    4|          m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_AWPROT     |  out|    3|          m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_AWQOS      |  out|    4|          m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_AWREGION   |  out|    4|          m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_AWUSER     |  out|    1|          m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_WVALID     |  out|    1|          m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_WREADY     |   in|    1|          m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_WDATA      |  out|  128|          m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_WSTRB      |  out|   16|          m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_WLAST      |  out|    1|          m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_WID        |  out|    1|          m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_WUSER      |  out|    1|          m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARVALID    |  out|    1|          m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARREADY    |   in|    1|          m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARADDR     |  out|   64|          m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARID       |  out|    1|          m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARLEN      |  out|    8|          m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARSIZE     |  out|    3|          m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARBURST    |  out|    2|          m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARLOCK     |  out|    2|          m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARCACHE    |  out|    4|          m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARPROT     |  out|    3|          m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARQOS      |  out|    4|          m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARREGION   |  out|    4|          m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARUSER     |  out|    1|          m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_RVALID     |   in|    1|          m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_RREADY     |  out|    1|          m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_RDATA      |   in|  128|          m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_RLAST      |   in|    1|          m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_RID        |   in|    1|          m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_RUSER      |   in|    1|          m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_RRESP      |   in|    2|          m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_BVALID     |   in|    1|          m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_BREADY     |  out|    1|          m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_BRESP      |   in|    2|          m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_BID        |   in|    1|          m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_BUSER      |   in|    1|          m_axi|   kernel_input|       pointer|
|m_axi_kernel_weight_AWVALID   |  out|    1|          m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_AWREADY   |   in|    1|          m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_AWADDR    |  out|   64|          m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_AWID      |  out|    1|          m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_AWLEN     |  out|    8|          m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_AWSIZE    |  out|    3|          m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_AWBURST   |  out|    2|          m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_AWLOCK    |  out|    2|          m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_AWCACHE   |  out|    4|          m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_AWPROT    |  out|    3|          m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_AWQOS     |  out|    4|          m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_AWREGION  |  out|    4|          m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_AWUSER    |  out|    1|          m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_WVALID    |  out|    1|          m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_WREADY    |   in|    1|          m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_WDATA     |  out|   32|          m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_WSTRB     |  out|    4|          m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_WLAST     |  out|    1|          m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_WID       |  out|    1|          m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_WUSER     |  out|    1|          m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_ARVALID   |  out|    1|          m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_ARREADY   |   in|    1|          m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_ARADDR    |  out|   64|          m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_ARID      |  out|    1|          m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_ARLEN     |  out|    8|          m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_ARSIZE    |  out|    3|          m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_ARBURST   |  out|    2|          m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_ARLOCK    |  out|    2|          m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_ARCACHE   |  out|    4|          m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_ARPROT    |  out|    3|          m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_ARQOS     |  out|    4|          m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_ARREGION  |  out|    4|          m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_ARUSER    |  out|    1|          m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_RVALID    |   in|    1|          m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_RREADY    |  out|    1|          m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_RDATA     |   in|   32|          m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_RLAST     |   in|    1|          m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_RID       |   in|    1|          m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_RUSER     |   in|    1|          m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_RRESP     |   in|    2|          m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_BVALID    |   in|    1|          m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_BREADY    |  out|    1|          m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_BRESP     |   in|    2|          m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_BID       |   in|    1|          m_axi|  kernel_weight|       pointer|
|m_axi_kernel_weight_BUSER     |   in|    1|          m_axi|  kernel_weight|       pointer|
|m_axi_kernel_output_AWVALID   |  out|    1|          m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_AWREADY   |   in|    1|          m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_AWADDR    |  out|   64|          m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_AWID      |  out|    1|          m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_AWLEN     |  out|    8|          m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_AWSIZE    |  out|    3|          m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_AWBURST   |  out|    2|          m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_AWLOCK    |  out|    2|          m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_AWCACHE   |  out|    4|          m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_AWPROT    |  out|    3|          m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_AWQOS     |  out|    4|          m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_AWREGION  |  out|    4|          m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_AWUSER    |  out|    1|          m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_WVALID    |  out|    1|          m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_WREADY    |   in|    1|          m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_WDATA     |  out|  512|          m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_WSTRB     |  out|   64|          m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_WLAST     |  out|    1|          m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_WID       |  out|    1|          m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_WUSER     |  out|    1|          m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_ARVALID   |  out|    1|          m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_ARREADY   |   in|    1|          m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_ARADDR    |  out|   64|          m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_ARID      |  out|    1|          m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_ARLEN     |  out|    8|          m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_ARSIZE    |  out|    3|          m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_ARBURST   |  out|    2|          m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_ARLOCK    |  out|    2|          m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_ARCACHE   |  out|    4|          m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_ARPROT    |  out|    3|          m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_ARQOS     |  out|    4|          m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_ARREGION  |  out|    4|          m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_ARUSER    |  out|    1|          m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_RVALID    |   in|    1|          m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_RREADY    |  out|    1|          m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_RDATA     |   in|  512|          m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_RLAST     |   in|    1|          m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_RID       |   in|    1|          m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_RUSER     |   in|    1|          m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_RRESP     |   in|    2|          m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_BVALID    |   in|    1|          m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_BREADY    |  out|    1|          m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_BRESP     |   in|    2|          m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_BID       |   in|    1|          m_axi|  kernel_output|       pointer|
|m_axi_kernel_output_BUSER     |   in|    1|          m_axi|  kernel_output|       pointer|
+------------------------------+-----+-----+---------------+---------------+--------------+

