<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_60654C11-87D3-4A0B-9A3E-4D556E1B9D56"><title>VCCRTC_PCH</title><body><section id="SECTION_2F22ECC8-149E-47EA-A33E-EF9A04F88702" /><section id="SECTION_Power_Integrity_PCH_Power_Rails_60654C11-87D3-4A0B-9A3E-4D556E1B9D56_2F22ECC8-149E-47EA-A33E-EF9A04F88702_Settings"><table id="TABLE_Power_Integrity_PCH_Power_Rails_60654C11-87D3-4A0B-9A3E-4D556E1B9D56_2F22ECC8-149E-47EA-A33E-EF9A04F88702_Settings_1"><title>Reference Layout Design</title><tgroup cols="3"><thead><row><entry>Index</entry><entry>Design Note</entry><entry>Reference Design</entry></row></thead><tbody><row><entry><p>1</p></entry><entry><p>Require minimum power plane width of 1 mm for VCCRTC_PCH.</p></entry><entry><p>VCCRTC_PCH_1</p></entry></row><row><entry><p>2</p></entry><entry><p>Require immediate GND reference.</p><p /></entry><entry><p /></entry></row></tbody></tgroup></table><fig id="FIG_vccrtc_pch_1_1"><title>VCCRTC_PCH_1</title><image href="FIG_vccrtc_pch_1_1.png" scalefit="yes" id="IMG_vccrtc_pch_1_1_png" /></fig><table id="TABLE_Power_Integrity_PCH_Power_Rails_60654C11-87D3-4A0B-9A3E-4D556E1B9D56_2F22ECC8-149E-47EA-A33E-EF9A04F88702_Settings_2" scale="60"><title>Decoupling Solution And Filter Recommendation</title><tgroup cols="5"><thead><row valign="top"><entry outputclass="rotate90">Component Placement</entry><entry outputclass="rotate90">Form Factor</entry><entry outputclass="rotate90">Value</entry><entry outputclass="rotate90">Note</entry><entry outputclass="rotate90">Reference Design</entry></row></thead><tbody><row><entry><p>Primary / Secondary side</p></entry><entry><p>0201 / 0402</p></entry><entry><p>0.1 uF</p></entry><entry><p>Place the capacitor &lt;5 mm away from the package edge. The capacitor can be placed either at primary or secondary side. However, when placed at secondary side, VCC and VSS vias need to be adjacent to each other.</p></entry><entry><p>VCCRTC_PCH_1</p></entry></row><row><entry><p>Primary / Secondary side</p></entry><entry><p>0201 / 0402</p></entry><entry><p>1 uF</p></entry><entry><p>Place the capacitor &lt;5 mm away from the package edge. The capacitor can be placed either at primary or secondary side. However, when placed at secondary side, VCC and VSS vias need to be adjacent to each other.</p></entry><entry><p>VCCRTC_PCH_1</p></entry></row></tbody></tgroup></table></section></body></topic>