INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gte0002/lab8_mod/project_8_5/project_8_5.srcs/sources_1/new/Lab8_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab7_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gte0002/lab8_mod/project_8_5/project_8_5.srcs/sim_1/new/Lab8_5_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab7_5_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gte0002/lab8_mod/project_8_5/project_8_5.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
