Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: ALU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ALU.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ALU"
Output Format                      : NGC
Target Device                      : xc7z010-2-clg400

---- Source Options
Top Module Name                    : ALU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Cho_Hyunsuh\Downloads\project\ALU.v" into library work
Parsing module <ALU>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <ALU>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ALU>.
    Related source file is "C:\Users\Cho_Hyunsuh\Downloads\project\ALU.v".
        add = 3'b000
        sub = 3'b001
        div = 3'b010
        mul = 3'b011
        or_ = 3'b100
        not_ = 3'b101
        shift_l = 3'b110
        shift_r = 3'b111
    Found 9-bit subtractor for signal <GND_1_o_GND_1_o_sub_6_OUT> created at line 48.
    Found 9-bit adder for signal <n0043> created at line 42.
    Found 8x8-bit multiplier for signal <OperandA[7]_OperandB[7]_MuLt_10_OUT> created at line 61.
    Found 16-bit shifter logical left for signal <tempReg[15]_OperandB[7]_shift_left_13_OUT> created at line 76
    Found 16-bit shifter logical right for signal <tempReg[15]_OperandB[7]_shift_right_14_OUT> created at line 82
    Found 16-bit 8-to-1 multiplexer for signal <Result> created at line 31.
WARNING:Xst:737 - Found 1-bit latch for signal <overflow<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 8-bit comparator greater for signal <OperandA[7]_OperandB[7]_LessThan_7_o> created at line 49
    Summary:
	inferred   1 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Latch(s).
	inferred   1 Comparator(s).
	inferred   5 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <ALU> synthesized.

Synthesizing Unit <div_8u_8u>.
    Related source file is "".
    Found 16-bit adder for signal <n0292> created at line 0.
    Found 16-bit adder for signal <GND_2_o_b[7]_add_1_OUT> created at line 0.
    Found 15-bit adder for signal <n0296> created at line 0.
    Found 15-bit adder for signal <GND_2_o_b[7]_add_3_OUT> created at line 0.
    Found 14-bit adder for signal <n0300> created at line 0.
    Found 14-bit adder for signal <GND_2_o_b[7]_add_5_OUT> created at line 0.
    Found 13-bit adder for signal <n0304> created at line 0.
    Found 13-bit adder for signal <GND_2_o_b[7]_add_7_OUT> created at line 0.
    Found 12-bit adder for signal <n0308> created at line 0.
    Found 12-bit adder for signal <GND_2_o_b[7]_add_9_OUT> created at line 0.
    Found 11-bit adder for signal <n0312> created at line 0.
    Found 11-bit adder for signal <GND_2_o_b[7]_add_11_OUT> created at line 0.
    Found 10-bit adder for signal <n0316> created at line 0.
    Found 10-bit adder for signal <GND_2_o_b[7]_add_13_OUT> created at line 0.
    Found 9-bit adder for signal <n0320> created at line 0.
    Found 9-bit adder for signal <GND_2_o_b[7]_add_15_OUT> created at line 0.
    Found 16-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0009> created at line 0
    Summary:
	inferred  16 Adder/Subtractor(s).
	inferred   9 Comparator(s).
	inferred  57 Multiplexer(s).
Unit <div_8u_8u> synthesized.

Synthesizing Unit <mod_8u_8u>.
    Related source file is "".
    Found 16-bit adder for signal <n0292> created at line 0.
    Found 16-bit adder for signal <GND_3_o_b[7]_add_1_OUT> created at line 0.
    Found 15-bit adder for signal <n0296> created at line 0.
    Found 15-bit adder for signal <GND_3_o_b[7]_add_3_OUT> created at line 0.
    Found 14-bit adder for signal <n0300> created at line 0.
    Found 14-bit adder for signal <GND_3_o_b[7]_add_5_OUT> created at line 0.
    Found 13-bit adder for signal <n0304> created at line 0.
    Found 13-bit adder for signal <GND_3_o_b[7]_add_7_OUT> created at line 0.
    Found 12-bit adder for signal <n0308> created at line 0.
    Found 12-bit adder for signal <GND_3_o_b[7]_add_9_OUT> created at line 0.
    Found 11-bit adder for signal <n0312> created at line 0.
    Found 11-bit adder for signal <GND_3_o_b[7]_add_11_OUT> created at line 0.
    Found 10-bit adder for signal <n0316> created at line 0.
    Found 10-bit adder for signal <GND_3_o_b[7]_add_13_OUT> created at line 0.
    Found 9-bit adder for signal <n0320> created at line 0.
    Found 9-bit adder for signal <GND_3_o_b[7]_add_15_OUT> created at line 0.
    Found 8-bit adder for signal <n0324> created at line 0.
    Found 8-bit adder for signal <a[7]_b[7]_add_17_OUT[7:0]> created at line 0.
    Found 16-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0009> created at line 0
    Summary:
	inferred  18 Adder/Subtractor(s).
	inferred   9 Comparator(s).
	inferred  58 Multiplexer(s).
Unit <mod_8u_8u> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 36
 10-bit adder                                          : 4
 11-bit adder                                          : 4
 12-bit adder                                          : 4
 13-bit adder                                          : 4
 14-bit adder                                          : 4
 15-bit adder                                          : 4
 16-bit adder                                          : 4
 8-bit adder                                           : 2
 9-bit adder                                           : 5
 9-bit subtractor                                      : 1
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 19
 10-bit comparator lessequal                           : 2
 11-bit comparator lessequal                           : 2
 12-bit comparator lessequal                           : 2
 13-bit comparator lessequal                           : 2
 14-bit comparator lessequal                           : 2
 15-bit comparator lessequal                           : 2
 16-bit comparator lessequal                           : 2
 8-bit comparator greater                              : 1
 8-bit comparator lessequal                            : 2
 9-bit comparator lessequal                            : 2
# Multiplexers                                         : 120
 1-bit 2-to-1 multiplexer                              : 112
 16-bit 2-to-1 multiplexer                             : 4
 16-bit 8-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 3
# Logic shifters                                       : 2
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 19
 8-bit adder carry in                                  : 17
 9-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Comparators                                          : 19
 10-bit comparator lessequal                           : 2
 11-bit comparator lessequal                           : 2
 12-bit comparator lessequal                           : 2
 13-bit comparator lessequal                           : 2
 14-bit comparator lessequal                           : 2
 15-bit comparator lessequal                           : 2
 16-bit comparator lessequal                           : 2
 8-bit comparator greater                              : 1
 8-bit comparator lessequal                            : 2
 9-bit comparator lessequal                            : 2
# Multiplexers                                         : 120
 1-bit 2-to-1 multiplexer                              : 112
 16-bit 2-to-1 multiplexer                             : 4
 16-bit 8-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 3
# Logic shifters                                       : 2
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ALU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ALU, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ALU.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 327
#      GND                         : 1
#      LUT2                        : 36
#      LUT3                        : 32
#      LUT4                        : 20
#      LUT5                        : 49
#      LUT6                        : 85
#      MUXCY                       : 45
#      MUXF7                       : 7
#      VCC                         : 1
#      XORCY                       : 51
# FlipFlops/Latches                : 1
#      LD                          : 1
# IO Buffers                       : 35
#      IBUF                        : 19
#      OBUF                        : 16
# DSPs                             : 1
#      DSP48E1                     : 1

Device utilization summary:
---------------------------

Selected Device : 7z010clg400-2 


Slice Logic Utilization: 
 Number of Slice Registers:               1  out of  35200     0%  
 Number of Slice LUTs:                  222  out of  17600     1%  
    Number used as Logic:               222  out of  17600     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    223
   Number with an unused Flip Flop:     222  out of    223    99%  
   Number with an unused LUT:             1  out of    223     0%  
   Number of fully used LUT-FF pairs:     0  out of    223     0%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          35
 Number of bonded IOBs:                  35  out of    100    35%  

Specific Feature Utilization:
 Number of DSP48E1s:                      1  out of     80     1%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Mmux_Result326(Mmux_Result3261:O)  | NONE(*)(overflow_8)    | 1     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: No path found
   Minimum input arrival time before clock: 1.023ns
   Maximum output required time after clock: 2.066ns
   Maximum combinational path delay: 15.366ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Mmux_Result326'
  Total number of paths / destination ports: 24 / 1
-------------------------------------------------------------------------
Offset:              1.023ns (Levels of Logic = 10)
  Source:            OperandA<0> (PAD)
  Destination:       overflow_8 (LATCH)
  Destination Clock: Mmux_Result326 falling

  Data Path: OperandA<0> to overflow_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   0.000   0.495  OperandA_0_IBUF (OperandA_0_IBUF)
     LUT2:I0->O            1   0.043   0.000  Madd_n0043_lut<0> (Madd_n0043_lut<0>)
     MUXCY:S->O            1   0.238   0.000  Madd_n0043_cy<0> (Madd_n0043_cy<0>)
     MUXCY:CI->O           1   0.014   0.000  Madd_n0043_cy<1> (Madd_n0043_cy<1>)
     MUXCY:CI->O           1   0.014   0.000  Madd_n0043_cy<2> (Madd_n0043_cy<2>)
     MUXCY:CI->O           1   0.014   0.000  Madd_n0043_cy<3> (Madd_n0043_cy<3>)
     MUXCY:CI->O           1   0.014   0.000  Madd_n0043_cy<4> (Madd_n0043_cy<4>)
     MUXCY:CI->O           1   0.014   0.000  Madd_n0043_cy<5> (Madd_n0043_cy<5>)
     MUXCY:CI->O           1   0.014   0.000  Madd_n0043_cy<6> (Madd_n0043_cy<6>)
     MUXCY:CI->O           2   0.166   0.000  Madd_n0043_cy<7> (Madd_n0043_cy<7>)
     LD:D                     -0.034          overflow_8
    ----------------------------------------
    Total                      1.023ns (0.527ns logic, 0.495ns route)
                                       (51.6% logic, 48.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Mmux_Result326'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              2.066ns (Levels of Logic = 4)
  Source:            overflow_8 (LATCH)
  Destination:       Result<8> (PAD)
  Source Clock:      Mmux_Result326 falling

  Data Path: overflow_8 to Result<8>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               9   0.330   0.567  overflow_8 (overflow_8)
     LUT6:I2->O            1   0.043   0.350  Mmux_Result322 (Mmux_Result321)
     LUT6:I5->O            1   0.043   0.350  Mmux_Result323 (Mmux_Result327)
     LUT5:I4->O            1   0.043   0.339  Mmux_Result324 (Result_8_OBUF)
     OBUF:I->O                 0.000          Result_8_OBUF (Result<8>)
    ----------------------------------------
    Total                      2.066ns (0.459ns logic, 1.607ns route)
                                       (22.2% logic, 77.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 19945836 / 16
-------------------------------------------------------------------------
Delay:               15.366ns (Levels of Logic = 29)
  Source:            OperandB<5> (PAD)
  Destination:       Result<0> (PAD)

  Data Path: OperandB<5> to Result<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            20   0.000   0.601  OperandB_5_IBUF (OperandB_5_IBUF)
     LUT3:I0->O            2   0.043   0.618  OperandA[7]_OperandB[7]_div_8_OUT<3>131 (OperandA[7]_OperandB[7]_div_8_OUT<3>13)
     LUT6:I0->O            2   0.043   0.500  OperandA[7]_OperandB[7]_div_8_OUT<7>1 (OperandA[7]_OperandB[7]_div_8_OUT<7>)
     LUT3:I0->O            2   0.043   0.500  OperandA[7]_OperandB[7]_div_8/a[7]_GND_2_o_MUX_79_o1 (OperandA[7]_OperandB[7]_div_8/a[7]_GND_2_o_MUX_79_o)
     LUT6:I3->O            4   0.043   0.422  OperandA[7]_OperandB[7]_div_8_OUT<6>11 (OperandA[7]_OperandB[7]_div_8_OUT<6>)
     LUT5:I3->O            1   0.043   0.350  OperandA[7]_OperandB[7]_div_8_OUT<5>_SW0 (N31)
     LUT5:I4->O            5   0.043   0.636  OperandA[7]_OperandB[7]_div_8_OUT<5> (OperandA[7]_OperandB[7]_div_8_OUT<5>)
     LUT6:I0->O            2   0.043   0.618  OperandA[7]_OperandB[7]_mod_9/Mmux_a[0]_GND_3_o_MUX_290_o161 (OperandA[7]_OperandB[7]_mod_9/a[6]_GND_3_o_MUX_284_o)
     LUT6:I0->O            3   0.043   0.417  OperandA[7]_OperandB[7]_div_8_OUT<4>1 (OperandA[7]_OperandB[7]_div_8/Madd_GND_2_o_b[7]_add_9_OUT_Madd_Madd_cy<6>)
     LUT4:I2->O            3   0.043   0.625  OperandA[7]_OperandB[7]_div_8_OUT<4>11 (OperandA[7]_OperandB[7]_div_8_OUT<4>)
     LUT6:I0->O            2   0.043   0.618  OperandA[7]_OperandB[7]_div_8/a[5]_GND_2_o_MUX_159_o1 (OperandA[7]_OperandB[7]_div_8/a[5]_GND_2_o_MUX_159_o)
     LUT6:I0->O            7   0.043   0.529  OperandA[7]_OperandB[7]_div_8_OUT<3>1 (OperandA[7]_OperandB[7]_div_8/Madd_GND_2_o_b[7]_add_11_OUT_Madd_Madd_cy<5>)
     LUT6:I3->O           20   0.043   0.709  OperandA[7]_OperandB[7]_div_8_OUT<3>11 (OperandA[7]_OperandB[7]_div_8_OUT<3>)
     LUT5:I0->O            3   0.043   0.625  OperandA[7]_OperandB[7]_div_8/Mmux_a[0]_GND_2_o_MUX_186_o141 (OperandA[7]_OperandB[7]_div_8/a[4]_GND_2_o_MUX_182_o)
     LUT6:I0->O            1   0.043   0.405  OperandA[7]_OperandB[7]_div_8_OUT<2>1 (OperandA[7]_OperandB[7]_div_8_OUT<2>1)
     LUT5:I3->O            2   0.043   0.355  OperandA[7]_OperandB[7]_div_8_OUT<2>24_SW0 (N35)
     LUT5:I4->O           25   0.043   0.732  OperandA[7]_OperandB[7]_div_8_OUT<2>24 (OperandA[7]_OperandB[7]_div_8_OUT<2>)
     LUT5:I0->O            2   0.043   0.618  OperandA[7]_OperandB[7]_div_8/Mmux_a[0]_GND_2_o_MUX_206_o131 (OperandA[7]_OperandB[7]_div_8/a[3]_GND_2_o_MUX_203_o)
     LUT6:I0->O            1   0.043   0.350  OperandA[7]_OperandB[7]_div_8_OUT<1>2 (OperandA[7]_OperandB[7]_div_8_OUT<1>1)
     LUT3:I2->O            1   0.043   0.495  OperandA[7]_OperandB[7]_div_8_OUT<1>1_SW2 (N39)
     LUT5:I2->O            4   0.043   0.422  OperandA[7]_OperandB[7]_div_8_OUT<1>1 (OperandA[7]_OperandB[7]_div_8_OUT<1>2)
     LUT4:I2->O            3   0.043   0.351  OperandA[7]_OperandB[7]_div_8_OUT<1>21 (OperandA[7]_OperandB[7]_div_8_OUT<1>)
     MUXF7:S->O            1   0.234   0.405  OperandA[7]_OperandB[7]_div_8_OUT<0>5 (OperandA[7]_OperandB[7]_div_8_OUT<0>1)
     LUT3:I1->O            1   0.043   0.495  OperandA[7]_OperandB[7]_div_8_OUT<0>14_SW0 (N43)
     LUT5:I2->O            2   0.043   0.618  OperandA[7]_OperandB[7]_div_8_OUT<0>14 (OperandA[7]_OperandB[7]_div_8_OUT<0>2)
     LUT6:I0->O            1   0.043   0.000  Mmux_Result39_G (N58)
     MUXF7:I1->O           1   0.178   0.522  Mmux_Result39 (Mmux_Result310)
     LUT6:I2->O            1   0.043   0.339  Mmux_Result310 (Result_0_OBUF)
     OBUF:I->O                 0.000          Result_0_OBUF (Result<0>)
    ----------------------------------------
    Total                     15.366ns (1.487ns logic, 13.879ns route)
                                       (9.7% logic, 90.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 16.00 secs
Total CPU time to Xst completion: 15.41 secs
 
--> 

Total memory usage is 4643316 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    1 (   0 filtered)

