{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1493055184117 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1493055184133 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 24 14:33:03 2017 " "Processing started: Mon Apr 24 14:33:03 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1493055184133 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493055184133 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fsm_u_som -c fsm_u_som " "Command: quartus_map --read_settings_files=on --write_settings_files=off fsm_u_som -c fsm_u_som" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493055184133 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1493055185191 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1493055185191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_u_som.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_u_som.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_u_som-HARDWARE " "Found design unit 1: fsm_u_som-HARDWARE" {  } { { "fsm_u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/03_HCSR04/01_FSM/fsm_u_som.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493055206003 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_u_som " "Found entity 1: fsm_u_som" {  } { { "fsm_u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/03_HCSR04/01_FSM/fsm_u_som.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493055206003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493055206003 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fsm_u_som " "Elaborating entity \"fsm_u_som\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1493055206066 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RST fsm_u_som.vhd(63) " "VHDL Process Statement warning at fsm_u_som.vhd(63): signal \"RST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm_u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/03_HCSR04/01_FSM/fsm_u_som.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493055206066 "|fsm_u_som"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RST fsm_u_som.vhd(65) " "VHDL Process Statement warning at fsm_u_som.vhd(65): signal \"RST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm_u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/03_HCSR04/01_FSM/fsm_u_som.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493055206066 "|fsm_u_som"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E_SINAL_TRIG fsm_u_som.vhd(74) " "VHDL Process Statement warning at fsm_u_som.vhd(74): signal \"E_SINAL_TRIG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm_u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/03_HCSR04/01_FSM/fsm_u_som.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493055206066 "|fsm_u_som"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E_SINAL_TRIG fsm_u_som.vhd(76) " "VHDL Process Statement warning at fsm_u_som.vhd(76): signal \"E_SINAL_TRIG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm_u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/03_HCSR04/01_FSM/fsm_u_som.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493055206066 "|fsm_u_som"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E_SINAL_TRIG fsm_u_som.vhd(84) " "VHDL Process Statement warning at fsm_u_som.vhd(84): signal \"E_SINAL_TRIG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm_u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/03_HCSR04/01_FSM/fsm_u_som.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493055206066 "|fsm_u_som"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E_SINAL_TRIG fsm_u_som.vhd(86) " "VHDL Process Statement warning at fsm_u_som.vhd(86): signal \"E_SINAL_TRIG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm_u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/03_HCSR04/01_FSM/fsm_u_som.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493055206066 "|fsm_u_som"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E_SINAL_ECHO fsm_u_som.vhd(95) " "VHDL Process Statement warning at fsm_u_som.vhd(95): signal \"E_SINAL_ECHO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm_u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/03_HCSR04/01_FSM/fsm_u_som.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493055206066 "|fsm_u_som"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E_SINAL_ECHO fsm_u_som.vhd(97) " "VHDL Process Statement warning at fsm_u_som.vhd(97): signal \"E_SINAL_ECHO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm_u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/03_HCSR04/01_FSM/fsm_u_som.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493055206066 "|fsm_u_som"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E_SINAL_ECHO fsm_u_som.vhd(106) " "VHDL Process Statement warning at fsm_u_som.vhd(106): signal \"E_SINAL_ECHO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm_u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/03_HCSR04/01_FSM/fsm_u_som.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493055206066 "|fsm_u_som"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E_SINAL_ECHO fsm_u_som.vhd(108) " "VHDL Process Statement warning at fsm_u_som.vhd(108): signal \"E_SINAL_ECHO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm_u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/03_HCSR04/01_FSM/fsm_u_som.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493055206066 "|fsm_u_som"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E_SINAL_DELAY fsm_u_som.vhd(117) " "VHDL Process Statement warning at fsm_u_som.vhd(117): signal \"E_SINAL_DELAY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm_u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/03_HCSR04/01_FSM/fsm_u_som.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493055206066 "|fsm_u_som"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E_SINAL_DELAY fsm_u_som.vhd(119) " "VHDL Process Statement warning at fsm_u_som.vhd(119): signal \"E_SINAL_DELAY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm_u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/03_HCSR04/01_FSM/fsm_u_som.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493055206066 "|fsm_u_som"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E_SINAL_DELAY fsm_u_som.vhd(126) " "VHDL Process Statement warning at fsm_u_som.vhd(126): signal \"E_SINAL_DELAY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm_u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/03_HCSR04/01_FSM/fsm_u_som.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493055206066 "|fsm_u_som"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E_SINAL_DELAY fsm_u_som.vhd(128) " "VHDL Process Statement warning at fsm_u_som.vhd(128): signal \"E_SINAL_DELAY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm_u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/03_HCSR04/01_FSM/fsm_u_som.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493055206066 "|fsm_u_som"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S_EN_TRIG fsm_u_som.vhd(53) " "VHDL Process Statement warning at fsm_u_som.vhd(53): inferring latch(es) for signal or variable \"S_EN_TRIG\", which holds its previous value in one or more paths through the process" {  } { { "fsm_u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/03_HCSR04/01_FSM/fsm_u_som.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1493055206066 "|fsm_u_som"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S_RST_ECHO fsm_u_som.vhd(53) " "VHDL Process Statement warning at fsm_u_som.vhd(53): inferring latch(es) for signal or variable \"S_RST_ECHO\", which holds its previous value in one or more paths through the process" {  } { { "fsm_u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/03_HCSR04/01_FSM/fsm_u_som.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1493055206066 "|fsm_u_som"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S_EN_DELAY fsm_u_som.vhd(53) " "VHDL Process Statement warning at fsm_u_som.vhd(53): inferring latch(es) for signal or variable \"S_EN_DELAY\", which holds its previous value in one or more paths through the process" {  } { { "fsm_u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/03_HCSR04/01_FSM/fsm_u_som.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1493055206066 "|fsm_u_som"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nx_state fsm_u_som.vhd(53) " "VHDL Process Statement warning at fsm_u_som.vhd(53): inferring latch(es) for signal or variable \"nx_state\", which holds its previous value in one or more paths through the process" {  } { { "fsm_u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/03_HCSR04/01_FSM/fsm_u_som.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1493055206066 "|fsm_u_som"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.delay fsm_u_som.vhd(53) " "Inferred latch for \"nx_state.delay\" at fsm_u_som.vhd(53)" {  } { { "fsm_u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/03_HCSR04/01_FSM/fsm_u_som.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493055206066 "|fsm_u_som"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.inicia_delay fsm_u_som.vhd(53) " "Inferred latch for \"nx_state.inicia_delay\" at fsm_u_som.vhd(53)" {  } { { "fsm_u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/03_HCSR04/01_FSM/fsm_u_som.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493055206066 "|fsm_u_som"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.mede_echo fsm_u_som.vhd(53) " "Inferred latch for \"nx_state.mede_echo\" at fsm_u_som.vhd(53)" {  } { { "fsm_u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/03_HCSR04/01_FSM/fsm_u_som.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493055206066 "|fsm_u_som"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.espera_echo fsm_u_som.vhd(53) " "Inferred latch for \"nx_state.espera_echo\" at fsm_u_som.vhd(53)" {  } { { "fsm_u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/03_HCSR04/01_FSM/fsm_u_som.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493055206066 "|fsm_u_som"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.gera_trig fsm_u_som.vhd(53) " "Inferred latch for \"nx_state.gera_trig\" at fsm_u_som.vhd(53)" {  } { { "fsm_u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/03_HCSR04/01_FSM/fsm_u_som.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493055206066 "|fsm_u_som"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.inicia_trig fsm_u_som.vhd(53) " "Inferred latch for \"nx_state.inicia_trig\" at fsm_u_som.vhd(53)" {  } { { "fsm_u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/03_HCSR04/01_FSM/fsm_u_som.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493055206066 "|fsm_u_som"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state.inicio fsm_u_som.vhd(53) " "Inferred latch for \"nx_state.inicio\" at fsm_u_som.vhd(53)" {  } { { "fsm_u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/03_HCSR04/01_FSM/fsm_u_som.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493055206066 "|fsm_u_som"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_EN_DELAY fsm_u_som.vhd(53) " "Inferred latch for \"S_EN_DELAY\" at fsm_u_som.vhd(53)" {  } { { "fsm_u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/03_HCSR04/01_FSM/fsm_u_som.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493055206082 "|fsm_u_som"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_RST_ECHO fsm_u_som.vhd(53) " "Inferred latch for \"S_RST_ECHO\" at fsm_u_som.vhd(53)" {  } { { "fsm_u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/03_HCSR04/01_FSM/fsm_u_som.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493055206082 "|fsm_u_som"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_EN_TRIG fsm_u_som.vhd(53) " "Inferred latch for \"S_EN_TRIG\" at fsm_u_som.vhd(53)" {  } { { "fsm_u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/03_HCSR04/01_FSM/fsm_u_som.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493055206082 "|fsm_u_som"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S_EN_TRIG\$latch " "Latch S_EN_TRIG\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pr_state.inicia_trig " "Ports D and ENA on the latch are fed by the same signal pr_state.inicia_trig" {  } { { "fsm_u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/03_HCSR04/01_FSM/fsm_u_som.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493055207116 ""}  } { { "fsm_u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/03_HCSR04/01_FSM/fsm_u_som.vhd" 53 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493055207116 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S_RST_ECHO\$latch " "Latch S_RST_ECHO\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pr_state.espera_echo " "Ports D and ENA on the latch are fed by the same signal pr_state.espera_echo" {  } { { "fsm_u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/03_HCSR04/01_FSM/fsm_u_som.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493055207116 ""}  } { { "fsm_u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/03_HCSR04/01_FSM/fsm_u_som.vhd" 53 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493055207116 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S_EN_DELAY\$latch " "Latch S_EN_DELAY\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pr_state.inicia_delay " "Ports D and ENA on the latch are fed by the same signal pr_state.inicia_delay" {  } { { "fsm_u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/03_HCSR04/01_FSM/fsm_u_som.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493055207116 ""}  } { { "fsm_u_som.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/03_HCSR04/01_FSM/fsm_u_som.vhd" 53 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493055207116 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1493055207372 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1493055208391 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493055208391 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21 " "Implemented 21 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1493055208548 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1493055208548 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13 " "Implemented 13 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1493055208548 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1493055208548 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "643 " "Peak virtual memory: 643 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1493055208610 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 24 14:33:28 2017 " "Processing ended: Mon Apr 24 14:33:28 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1493055208610 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1493055208610 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1493055208610 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1493055208610 ""}
