set ::env(PROJECT_NAME) main_loop_synth
set ::env(DESIGN_TOP) main_loop
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/ql_design/main_loop_synth/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/ql_design/main_loop_synth/rtl/main_loop_synth.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design
