-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity array_mult is
generic (
    C_S_AXI_CTRL_ADDR_WIDTH : INTEGER := 4;
    C_S_AXI_CTRL_DATA_WIDTH : INTEGER := 32;
    C_S_AXI_DATA_IN_B_ADDR_WIDTH : INTEGER := 7;
    C_S_AXI_DATA_IN_B_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    in_a_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    in_a_TVALID : IN STD_LOGIC;
    in_a_TREADY : OUT STD_LOGIC;
    in_a_TKEEP : IN STD_LOGIC_VECTOR (1 downto 0);
    in_a_TSTRB : IN STD_LOGIC_VECTOR (1 downto 0);
    in_a_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    result_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    result_TVALID : OUT STD_LOGIC;
    result_TREADY : IN STD_LOGIC;
    result_TKEEP : OUT STD_LOGIC_VECTOR (1 downto 0);
    result_TSTRB : OUT STD_LOGIC_VECTOR (1 downto 0);
    result_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    s_axi_CTRL_AWVALID : IN STD_LOGIC;
    s_axi_CTRL_AWREADY : OUT STD_LOGIC;
    s_axi_CTRL_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_ADDR_WIDTH-1 downto 0);
    s_axi_CTRL_WVALID : IN STD_LOGIC;
    s_axi_CTRL_WREADY : OUT STD_LOGIC;
    s_axi_CTRL_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH-1 downto 0);
    s_axi_CTRL_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH/8-1 downto 0);
    s_axi_CTRL_ARVALID : IN STD_LOGIC;
    s_axi_CTRL_ARREADY : OUT STD_LOGIC;
    s_axi_CTRL_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_ADDR_WIDTH-1 downto 0);
    s_axi_CTRL_RVALID : OUT STD_LOGIC;
    s_axi_CTRL_RREADY : IN STD_LOGIC;
    s_axi_CTRL_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH-1 downto 0);
    s_axi_CTRL_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_CTRL_BVALID : OUT STD_LOGIC;
    s_axi_CTRL_BREADY : IN STD_LOGIC;
    s_axi_CTRL_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC;
    s_axi_DATA_IN_B_AWVALID : IN STD_LOGIC;
    s_axi_DATA_IN_B_AWREADY : OUT STD_LOGIC;
    s_axi_DATA_IN_B_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_IN_B_ADDR_WIDTH-1 downto 0);
    s_axi_DATA_IN_B_WVALID : IN STD_LOGIC;
    s_axi_DATA_IN_B_WREADY : OUT STD_LOGIC;
    s_axi_DATA_IN_B_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_IN_B_DATA_WIDTH-1 downto 0);
    s_axi_DATA_IN_B_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_IN_B_DATA_WIDTH/8-1 downto 0);
    s_axi_DATA_IN_B_ARVALID : IN STD_LOGIC;
    s_axi_DATA_IN_B_ARREADY : OUT STD_LOGIC;
    s_axi_DATA_IN_B_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_IN_B_ADDR_WIDTH-1 downto 0);
    s_axi_DATA_IN_B_RVALID : OUT STD_LOGIC;
    s_axi_DATA_IN_B_RREADY : IN STD_LOGIC;
    s_axi_DATA_IN_B_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_IN_B_DATA_WIDTH-1 downto 0);
    s_axi_DATA_IN_B_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_DATA_IN_B_BVALID : OUT STD_LOGIC;
    s_axi_DATA_IN_B_BREADY : IN STD_LOGIC;
    s_axi_DATA_IN_B_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0) );
end;


architecture behav of array_mult is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "array_mult_array_mult,hls_ip_2024_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.146000,HLS_SYN_LAT=610,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=847,HLS_SYN_LUT=2539,HLS_VERSION=2024_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (43 downto 0) := "00000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (43 downto 0) := "00000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (43 downto 0) := "00000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (43 downto 0) := "00000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (43 downto 0) := "00000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (43 downto 0) := "00000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (43 downto 0) := "00001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (43 downto 0) := "00010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (43 downto 0) := "00100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (43 downto 0) := "01000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (43 downto 0) := "10000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant C_S_AXI_DATA_WIDTH : INTEGER := 32;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv64_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv64_9 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv64_E : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001110";
    constant ap_const_lv64_13 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010011";
    constant ap_const_lv64_18 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv16_5 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000101";
    constant ap_const_lv16_4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000100";
    constant ap_const_lv16_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000010";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal in_b_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal in_b_ce0 : STD_LOGIC;
    signal in_b_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal result_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal ap_CS_fsm_state40 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state40 : signal is "none";
    signal ap_CS_fsm_state41 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state41 : signal is "none";
    signal ap_CS_fsm_state43 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state43 : signal is "none";
    signal ap_CS_fsm_state44 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state44 : signal is "none";
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal ap_CS_fsm_state36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal reg_468 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal ap_CS_fsm_state37 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state37 : signal is "none";
    signal reg_473 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal in_a_store_last_load_reg_980 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_19_fu_486_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal empty_19_reg_988 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal icmp_ln32_fu_509_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln32_reg_993 : STD_LOGIC_VECTOR (0 downto 0);
    signal mult_acc_last_fu_524_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln_fu_539_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln_reg_1005 : STD_LOGIC_VECTOR (4 downto 0);
    signal in_a_store_last_load_1_reg_1035 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_20_fu_570_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal empty_20_reg_1043 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal icmp_ln32_1_fu_593_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln32_1_reg_1048 : STD_LOGIC_VECTOR (0 downto 0);
    signal mult_acc_last_1_fu_608_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln36_1_fu_623_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln36_1_reg_1060 : STD_LOGIC_VECTOR (4 downto 0);
    signal in_a_store_last_load_2_reg_1090 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_21_fu_654_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal empty_21_reg_1098 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal icmp_ln32_2_fu_677_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln32_2_reg_1103 : STD_LOGIC_VECTOR (0 downto 0);
    signal mult_acc_last_2_fu_692_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln36_2_fu_707_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln36_2_reg_1115 : STD_LOGIC_VECTOR (4 downto 0);
    signal in_a_store_last_load_3_reg_1145 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_22_fu_738_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal empty_22_reg_1153 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal mult_acc_last_3_fu_749_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal mult_acc_last_3_reg_1158 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln32_3_fu_772_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln32_3_reg_1163 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln36_3_fu_791_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln36_3_reg_1170 : STD_LOGIC_VECTOR (4 downto 0);
    signal in_a_store_last_load_4_reg_1200 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_23_fu_822_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal empty_23_reg_1208 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state38 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state38 : signal is "none";
    signal icmp_ln32_4_fu_845_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln32_4_reg_1213 : STD_LOGIC_VECTOR (0 downto 0);
    signal mult_acc_last_4_fu_860_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln36_4_fu_875_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln36_4_reg_1225 : STD_LOGIC_VECTOR (4 downto 0);
    signal in_a_store_data_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal in_a_store_data_ce0 : STD_LOGIC;
    signal in_a_store_data_we0 : STD_LOGIC;
    signal in_a_store_data_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal in_a_store_keep_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal in_a_store_keep_ce0 : STD_LOGIC;
    signal in_a_store_keep_we0 : STD_LOGIC;
    signal in_a_store_keep_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal in_a_store_strb_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal in_a_store_strb_ce0 : STD_LOGIC;
    signal in_a_store_strb_we0 : STD_LOGIC;
    signal in_a_store_strb_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal in_a_store_last_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal in_a_store_last_ce0 : STD_LOGIC;
    signal in_a_store_last_we0 : STD_LOGIC;
    signal in_a_store_last_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_ap_start : STD_LOGIC;
    signal grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_ap_done : STD_LOGIC;
    signal grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_ap_idle : STD_LOGIC;
    signal grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_ap_ready : STD_LOGIC;
    signal grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_in_a_store_data_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_in_a_store_data_ce0 : STD_LOGIC;
    signal grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_in_a_store_data_we0 : STD_LOGIC;
    signal grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_in_a_store_data_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_in_a_store_keep_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_in_a_store_keep_ce0 : STD_LOGIC;
    signal grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_in_a_store_keep_we0 : STD_LOGIC;
    signal grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_in_a_store_keep_d0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_in_a_store_strb_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_in_a_store_strb_ce0 : STD_LOGIC;
    signal grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_in_a_store_strb_we0 : STD_LOGIC;
    signal grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_in_a_store_strb_d0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_in_a_store_last_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_in_a_store_last_ce0 : STD_LOGIC;
    signal grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_in_a_store_last_we0 : STD_LOGIC;
    signal grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_in_a_store_last_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_in_a_TREADY : STD_LOGIC;
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378_ap_start : STD_LOGIC;
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378_ap_done : STD_LOGIC;
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378_ap_idle : STD_LOGIC;
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378_ap_ready : STD_LOGIC;
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378_in_a_store_data_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378_in_a_store_data_ce0 : STD_LOGIC;
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378_in_b_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378_in_b_ce0 : STD_LOGIC;
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378_mult_acc_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378_mult_acc_data_out_ap_vld : STD_LOGIC;
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP1_fu_387_ap_start : STD_LOGIC;
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP1_fu_387_ap_done : STD_LOGIC;
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP1_fu_387_ap_idle : STD_LOGIC;
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP1_fu_387_ap_ready : STD_LOGIC;
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP1_fu_387_in_a_store_data_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP1_fu_387_in_a_store_data_ce0 : STD_LOGIC;
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP1_fu_387_in_b_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP1_fu_387_in_b_ce0 : STD_LOGIC;
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP1_fu_387_mult_acc_data_2_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP1_fu_387_mult_acc_data_2_out_ap_vld : STD_LOGIC;
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396_ap_start : STD_LOGIC;
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396_ap_done : STD_LOGIC;
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396_ap_idle : STD_LOGIC;
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396_ap_ready : STD_LOGIC;
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396_in_a_store_data_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396_in_a_store_data_ce0 : STD_LOGIC;
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396_in_b_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396_in_b_ce0 : STD_LOGIC;
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396_mult_acc_data_4_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396_mult_acc_data_4_out_ap_vld : STD_LOGIC;
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405_ap_start : STD_LOGIC;
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405_ap_done : STD_LOGIC;
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405_ap_idle : STD_LOGIC;
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405_ap_ready : STD_LOGIC;
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405_in_a_store_data_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405_in_a_store_data_ce0 : STD_LOGIC;
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405_in_b_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405_in_b_ce0 : STD_LOGIC;
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405_mult_acc_data_6_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405_mult_acc_data_6_out_ap_vld : STD_LOGIC;
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP4_fu_414_ap_start : STD_LOGIC;
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP4_fu_414_ap_done : STD_LOGIC;
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP4_fu_414_ap_idle : STD_LOGIC;
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP4_fu_414_ap_ready : STD_LOGIC;
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP4_fu_414_in_a_store_data_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP4_fu_414_in_a_store_data_ce0 : STD_LOGIC;
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP4_fu_414_in_b_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP4_fu_414_in_b_ce0 : STD_LOGIC;
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP4_fu_414_mult_acc_data_8_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP4_fu_414_mult_acc_data_8_out_ap_vld : STD_LOGIC;
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP5_fu_423_ap_start : STD_LOGIC;
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP5_fu_423_ap_done : STD_LOGIC;
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP5_fu_423_ap_idle : STD_LOGIC;
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP5_fu_423_ap_ready : STD_LOGIC;
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP5_fu_423_in_a_store_data_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP5_fu_423_in_a_store_data_ce0 : STD_LOGIC;
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP5_fu_423_in_b_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP5_fu_423_in_b_ce0 : STD_LOGIC;
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP5_fu_423_mult_acc_data_10_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP5_fu_423_mult_acc_data_10_out_ap_vld : STD_LOGIC;
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP6_fu_432_ap_start : STD_LOGIC;
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP6_fu_432_ap_done : STD_LOGIC;
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP6_fu_432_ap_idle : STD_LOGIC;
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP6_fu_432_ap_ready : STD_LOGIC;
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP6_fu_432_in_a_store_data_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP6_fu_432_in_a_store_data_ce0 : STD_LOGIC;
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP6_fu_432_in_b_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP6_fu_432_in_b_ce0 : STD_LOGIC;
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP6_fu_432_mult_acc_data_12_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP6_fu_432_mult_acc_data_12_out_ap_vld : STD_LOGIC;
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP7_fu_441_ap_start : STD_LOGIC;
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP7_fu_441_ap_done : STD_LOGIC;
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP7_fu_441_ap_idle : STD_LOGIC;
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP7_fu_441_ap_ready : STD_LOGIC;
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP7_fu_441_in_a_store_data_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP7_fu_441_in_a_store_data_ce0 : STD_LOGIC;
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP7_fu_441_in_b_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP7_fu_441_in_b_ce0 : STD_LOGIC;
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP7_fu_441_mult_acc_data_14_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP7_fu_441_mult_acc_data_14_out_ap_vld : STD_LOGIC;
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450_ap_start : STD_LOGIC;
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450_ap_done : STD_LOGIC;
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450_ap_idle : STD_LOGIC;
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450_ap_ready : STD_LOGIC;
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450_in_a_store_data_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450_in_a_store_data_ce0 : STD_LOGIC;
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450_in_b_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450_in_b_ce0 : STD_LOGIC;
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450_mult_acc_data_16_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450_mult_acc_data_16_out_ap_vld : STD_LOGIC;
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459_ap_start : STD_LOGIC;
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459_ap_done : STD_LOGIC;
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459_ap_idle : STD_LOGIC;
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459_ap_ready : STD_LOGIC;
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459_in_a_store_data_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459_in_a_store_data_ce0 : STD_LOGIC;
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459_in_b_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459_in_b_ce0 : STD_LOGIC;
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459_mult_acc_data_18_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459_mult_acc_data_18_out_ap_vld : STD_LOGIC;
    signal grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP1_fu_387_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP4_fu_414_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP5_fu_423_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP6_fu_432_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP7_fu_441_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state39 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state39 : signal is "none";
    signal grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459_ap_start_reg : STD_LOGIC := '0';
    signal regslice_both_result_V_data_V_U_apdone_blk : STD_LOGIC;
    signal ap_block_state41_ignore_call2 : BOOLEAN;
    signal ap_CS_fsm_state42 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state42 : signal is "none";
    signal j_fu_134 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal j_16_fu_548_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal j_2_fu_194 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal j_18_fu_632_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal j_5_fu_198 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal j_20_fu_716_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal j_8_fu_202 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal j_23_fu_800_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal j_11_fu_206 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal j_26_fu_884_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state41 : BOOLEAN;
    signal in_a_store_last_ce0_local : STD_LOGIC;
    signal in_a_store_last_address0_local : STD_LOGIC_VECTOR (4 downto 0);
    signal in_a_store_keep_ce0_local : STD_LOGIC;
    signal in_a_store_keep_address0_local : STD_LOGIC_VECTOR (4 downto 0);
    signal in_a_store_strb_ce0_local : STD_LOGIC;
    signal in_a_store_strb_address0_local : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_fu_491_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal j_1_fu_501_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal cmp_i_i_0_fu_519_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_fu_530_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_575_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal j_4_fu_585_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal cmp_i_i_1_0_fu_603_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_614_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_4_fu_659_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal j_7_fu_669_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal cmp_i_i_2_0_fu_687_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_fu_698_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal cmp_i_i_3_0_fu_743_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_fu_754_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal j_22_fu_764_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_7_fu_782_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_8_fu_827_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal j_25_fu_837_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal cmp_i_i_4_0_fu_855_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_866_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (43 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_ST_fsm_state43_blk : STD_LOGIC;
    signal ap_ST_fsm_state44_blk : STD_LOGIC;
    signal regslice_both_in_a_V_data_V_U_apdone_blk : STD_LOGIC;
    signal in_a_TDATA_int_regslice : STD_LOGIC_VECTOR (15 downto 0);
    signal in_a_TVALID_int_regslice : STD_LOGIC;
    signal in_a_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_in_a_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_a_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal in_a_TKEEP_int_regslice : STD_LOGIC_VECTOR (1 downto 0);
    signal regslice_both_in_a_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_a_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_a_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal in_a_TSTRB_int_regslice : STD_LOGIC_VECTOR (1 downto 0);
    signal regslice_both_in_a_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_a_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_a_V_last_V_U_apdone_blk : STD_LOGIC;
    signal in_a_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_in_a_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_a_V_last_V_U_ack_in : STD_LOGIC;
    signal result_TDATA_int_regslice : STD_LOGIC_VECTOR (15 downto 0);
    signal result_TVALID_int_regslice : STD_LOGIC;
    signal result_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_result_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_result_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_result_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_result_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_result_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_result_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_result_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_result_V_last_V_U_apdone_blk : STD_LOGIC;
    signal result_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_result_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_result_V_last_V_U_vld_out : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component array_mult_array_mult_Pipeline_VITIS_LOOP_26_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_a_TVALID : IN STD_LOGIC;
        in_a_store_data_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_a_store_data_ce0 : OUT STD_LOGIC;
        in_a_store_data_we0 : OUT STD_LOGIC;
        in_a_store_data_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_a_store_keep_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_a_store_keep_ce0 : OUT STD_LOGIC;
        in_a_store_keep_we0 : OUT STD_LOGIC;
        in_a_store_keep_d0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_a_store_strb_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_a_store_strb_ce0 : OUT STD_LOGIC;
        in_a_store_strb_we0 : OUT STD_LOGIC;
        in_a_store_strb_d0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_a_store_last_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_a_store_last_ce0 : OUT STD_LOGIC;
        in_a_store_last_we0 : OUT STD_LOGIC;
        in_a_store_last_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        in_a_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        in_a_TREADY : OUT STD_LOGIC;
        in_a_TKEEP : IN STD_LOGIC_VECTOR (1 downto 0);
        in_a_TSTRB : IN STD_LOGIC_VECTOR (1 downto 0);
        in_a_TLAST : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component array_mult_array_mult_Pipeline_MULT_ACC_LOOP IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        j : IN STD_LOGIC_VECTOR (4 downto 0);
        in_a_store_data_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_a_store_data_ce0 : OUT STD_LOGIC;
        in_a_store_data_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        in_b_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_b_ce0 : OUT STD_LOGIC;
        in_b_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        mult_acc_data_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        mult_acc_data_out_ap_vld : OUT STD_LOGIC );
    end component;


    component array_mult_array_mult_Pipeline_MULT_ACC_LOOP1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        or_ln : IN STD_LOGIC_VECTOR (4 downto 0);
        in_a_store_data_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_a_store_data_ce0 : OUT STD_LOGIC;
        in_a_store_data_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        in_b_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_b_ce0 : OUT STD_LOGIC;
        in_b_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        mult_acc_data_2_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        mult_acc_data_2_out_ap_vld : OUT STD_LOGIC );
    end component;


    component array_mult_array_mult_Pipeline_MULT_ACC_LOOP2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        j_2 : IN STD_LOGIC_VECTOR (4 downto 0);
        in_a_store_data_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_a_store_data_ce0 : OUT STD_LOGIC;
        in_a_store_data_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        in_b_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_b_ce0 : OUT STD_LOGIC;
        in_b_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        mult_acc_data_4_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        mult_acc_data_4_out_ap_vld : OUT STD_LOGIC );
    end component;


    component array_mult_array_mult_Pipeline_MULT_ACC_LOOP3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        or_ln36_1 : IN STD_LOGIC_VECTOR (4 downto 0);
        in_a_store_data_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_a_store_data_ce0 : OUT STD_LOGIC;
        in_a_store_data_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        in_b_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_b_ce0 : OUT STD_LOGIC;
        in_b_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        mult_acc_data_6_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        mult_acc_data_6_out_ap_vld : OUT STD_LOGIC );
    end component;


    component array_mult_array_mult_Pipeline_MULT_ACC_LOOP4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        j_5 : IN STD_LOGIC_VECTOR (4 downto 0);
        in_a_store_data_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_a_store_data_ce0 : OUT STD_LOGIC;
        in_a_store_data_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        in_b_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_b_ce0 : OUT STD_LOGIC;
        in_b_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        mult_acc_data_8_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        mult_acc_data_8_out_ap_vld : OUT STD_LOGIC );
    end component;


    component array_mult_array_mult_Pipeline_MULT_ACC_LOOP5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        or_ln36_2 : IN STD_LOGIC_VECTOR (4 downto 0);
        in_a_store_data_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_a_store_data_ce0 : OUT STD_LOGIC;
        in_a_store_data_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        in_b_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_b_ce0 : OUT STD_LOGIC;
        in_b_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        mult_acc_data_10_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        mult_acc_data_10_out_ap_vld : OUT STD_LOGIC );
    end component;


    component array_mult_array_mult_Pipeline_MULT_ACC_LOOP6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        j_8 : IN STD_LOGIC_VECTOR (4 downto 0);
        in_a_store_data_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_a_store_data_ce0 : OUT STD_LOGIC;
        in_a_store_data_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        in_b_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_b_ce0 : OUT STD_LOGIC;
        in_b_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        mult_acc_data_12_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        mult_acc_data_12_out_ap_vld : OUT STD_LOGIC );
    end component;


    component array_mult_array_mult_Pipeline_MULT_ACC_LOOP7 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        or_ln36_3 : IN STD_LOGIC_VECTOR (4 downto 0);
        in_a_store_data_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_a_store_data_ce0 : OUT STD_LOGIC;
        in_a_store_data_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        in_b_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_b_ce0 : OUT STD_LOGIC;
        in_b_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        mult_acc_data_14_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        mult_acc_data_14_out_ap_vld : OUT STD_LOGIC );
    end component;


    component array_mult_array_mult_Pipeline_MULT_ACC_LOOP8 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        j_11 : IN STD_LOGIC_VECTOR (4 downto 0);
        in_a_store_data_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_a_store_data_ce0 : OUT STD_LOGIC;
        in_a_store_data_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        in_b_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_b_ce0 : OUT STD_LOGIC;
        in_b_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        mult_acc_data_16_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        mult_acc_data_16_out_ap_vld : OUT STD_LOGIC );
    end component;


    component array_mult_array_mult_Pipeline_MULT_ACC_LOOP9 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        or_ln36_4 : IN STD_LOGIC_VECTOR (4 downto 0);
        in_a_store_data_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_a_store_data_ce0 : OUT STD_LOGIC;
        in_a_store_data_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        in_b_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        in_b_ce0 : OUT STD_LOGIC;
        in_b_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        mult_acc_data_18_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        mult_acc_data_18_out_ap_vld : OUT STD_LOGIC );
    end component;


    component array_mult_in_a_store_data_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component array_mult_in_a_store_keep_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (1 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component array_mult_in_a_store_last_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (0 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component array_mult_CTRL_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component array_mult_DATA_IN_B_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        in_b_address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        in_b_ce0 : IN STD_LOGIC;
        in_b_q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component array_mult_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    in_a_store_data_U : component array_mult_in_a_store_data_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 25,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => in_a_store_data_address0,
        ce0 => in_a_store_data_ce0,
        we0 => in_a_store_data_we0,
        d0 => grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_in_a_store_data_d0,
        q0 => in_a_store_data_q0);

    in_a_store_keep_U : component array_mult_in_a_store_keep_RAM_AUTO_1R1W
    generic map (
        DataWidth => 2,
        AddressRange => 25,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => in_a_store_keep_address0,
        ce0 => in_a_store_keep_ce0,
        we0 => in_a_store_keep_we0,
        d0 => grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_in_a_store_keep_d0,
        q0 => in_a_store_keep_q0);

    in_a_store_strb_U : component array_mult_in_a_store_keep_RAM_AUTO_1R1W
    generic map (
        DataWidth => 2,
        AddressRange => 25,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => in_a_store_strb_address0,
        ce0 => in_a_store_strb_ce0,
        we0 => in_a_store_strb_we0,
        d0 => grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_in_a_store_strb_d0,
        q0 => in_a_store_strb_q0);

    in_a_store_last_U : component array_mult_in_a_store_last_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 25,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => in_a_store_last_address0,
        ce0 => in_a_store_last_ce0,
        we0 => in_a_store_last_we0,
        d0 => grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_in_a_store_last_d0,
        q0 => in_a_store_last_q0);

    grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362 : component array_mult_array_mult_Pipeline_VITIS_LOOP_26_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_ap_start,
        ap_done => grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_ap_done,
        ap_idle => grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_ap_idle,
        ap_ready => grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_ap_ready,
        in_a_TVALID => in_a_TVALID_int_regslice,
        in_a_store_data_address0 => grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_in_a_store_data_address0,
        in_a_store_data_ce0 => grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_in_a_store_data_ce0,
        in_a_store_data_we0 => grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_in_a_store_data_we0,
        in_a_store_data_d0 => grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_in_a_store_data_d0,
        in_a_store_keep_address0 => grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_in_a_store_keep_address0,
        in_a_store_keep_ce0 => grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_in_a_store_keep_ce0,
        in_a_store_keep_we0 => grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_in_a_store_keep_we0,
        in_a_store_keep_d0 => grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_in_a_store_keep_d0,
        in_a_store_strb_address0 => grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_in_a_store_strb_address0,
        in_a_store_strb_ce0 => grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_in_a_store_strb_ce0,
        in_a_store_strb_we0 => grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_in_a_store_strb_we0,
        in_a_store_strb_d0 => grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_in_a_store_strb_d0,
        in_a_store_last_address0 => grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_in_a_store_last_address0,
        in_a_store_last_ce0 => grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_in_a_store_last_ce0,
        in_a_store_last_we0 => grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_in_a_store_last_we0,
        in_a_store_last_d0 => grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_in_a_store_last_d0,
        in_a_TDATA => in_a_TDATA_int_regslice,
        in_a_TREADY => grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_in_a_TREADY,
        in_a_TKEEP => in_a_TKEEP_int_regslice,
        in_a_TSTRB => in_a_TSTRB_int_regslice,
        in_a_TLAST => in_a_TLAST_int_regslice);

    grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378 : component array_mult_array_mult_Pipeline_MULT_ACC_LOOP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378_ap_start,
        ap_done => grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378_ap_done,
        ap_idle => grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378_ap_idle,
        ap_ready => grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378_ap_ready,
        j => empty_19_reg_988,
        in_a_store_data_address0 => grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378_in_a_store_data_address0,
        in_a_store_data_ce0 => grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378_in_a_store_data_ce0,
        in_a_store_data_q0 => in_a_store_data_q0,
        in_b_address0 => grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378_in_b_address0,
        in_b_ce0 => grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378_in_b_ce0,
        in_b_q0 => in_b_q0,
        mult_acc_data_out => grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378_mult_acc_data_out,
        mult_acc_data_out_ap_vld => grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378_mult_acc_data_out_ap_vld);

    grp_array_mult_Pipeline_MULT_ACC_LOOP1_fu_387 : component array_mult_array_mult_Pipeline_MULT_ACC_LOOP1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_array_mult_Pipeline_MULT_ACC_LOOP1_fu_387_ap_start,
        ap_done => grp_array_mult_Pipeline_MULT_ACC_LOOP1_fu_387_ap_done,
        ap_idle => grp_array_mult_Pipeline_MULT_ACC_LOOP1_fu_387_ap_idle,
        ap_ready => grp_array_mult_Pipeline_MULT_ACC_LOOP1_fu_387_ap_ready,
        or_ln => or_ln_reg_1005,
        in_a_store_data_address0 => grp_array_mult_Pipeline_MULT_ACC_LOOP1_fu_387_in_a_store_data_address0,
        in_a_store_data_ce0 => grp_array_mult_Pipeline_MULT_ACC_LOOP1_fu_387_in_a_store_data_ce0,
        in_a_store_data_q0 => in_a_store_data_q0,
        in_b_address0 => grp_array_mult_Pipeline_MULT_ACC_LOOP1_fu_387_in_b_address0,
        in_b_ce0 => grp_array_mult_Pipeline_MULT_ACC_LOOP1_fu_387_in_b_ce0,
        in_b_q0 => in_b_q0,
        mult_acc_data_2_out => grp_array_mult_Pipeline_MULT_ACC_LOOP1_fu_387_mult_acc_data_2_out,
        mult_acc_data_2_out_ap_vld => grp_array_mult_Pipeline_MULT_ACC_LOOP1_fu_387_mult_acc_data_2_out_ap_vld);

    grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396 : component array_mult_array_mult_Pipeline_MULT_ACC_LOOP2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396_ap_start,
        ap_done => grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396_ap_done,
        ap_idle => grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396_ap_idle,
        ap_ready => grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396_ap_ready,
        j_2 => empty_20_reg_1043,
        in_a_store_data_address0 => grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396_in_a_store_data_address0,
        in_a_store_data_ce0 => grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396_in_a_store_data_ce0,
        in_a_store_data_q0 => in_a_store_data_q0,
        in_b_address0 => grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396_in_b_address0,
        in_b_ce0 => grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396_in_b_ce0,
        in_b_q0 => in_b_q0,
        mult_acc_data_4_out => grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396_mult_acc_data_4_out,
        mult_acc_data_4_out_ap_vld => grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396_mult_acc_data_4_out_ap_vld);

    grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405 : component array_mult_array_mult_Pipeline_MULT_ACC_LOOP3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405_ap_start,
        ap_done => grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405_ap_done,
        ap_idle => grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405_ap_idle,
        ap_ready => grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405_ap_ready,
        or_ln36_1 => or_ln36_1_reg_1060,
        in_a_store_data_address0 => grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405_in_a_store_data_address0,
        in_a_store_data_ce0 => grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405_in_a_store_data_ce0,
        in_a_store_data_q0 => in_a_store_data_q0,
        in_b_address0 => grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405_in_b_address0,
        in_b_ce0 => grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405_in_b_ce0,
        in_b_q0 => in_b_q0,
        mult_acc_data_6_out => grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405_mult_acc_data_6_out,
        mult_acc_data_6_out_ap_vld => grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405_mult_acc_data_6_out_ap_vld);

    grp_array_mult_Pipeline_MULT_ACC_LOOP4_fu_414 : component array_mult_array_mult_Pipeline_MULT_ACC_LOOP4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_array_mult_Pipeline_MULT_ACC_LOOP4_fu_414_ap_start,
        ap_done => grp_array_mult_Pipeline_MULT_ACC_LOOP4_fu_414_ap_done,
        ap_idle => grp_array_mult_Pipeline_MULT_ACC_LOOP4_fu_414_ap_idle,
        ap_ready => grp_array_mult_Pipeline_MULT_ACC_LOOP4_fu_414_ap_ready,
        j_5 => empty_21_reg_1098,
        in_a_store_data_address0 => grp_array_mult_Pipeline_MULT_ACC_LOOP4_fu_414_in_a_store_data_address0,
        in_a_store_data_ce0 => grp_array_mult_Pipeline_MULT_ACC_LOOP4_fu_414_in_a_store_data_ce0,
        in_a_store_data_q0 => in_a_store_data_q0,
        in_b_address0 => grp_array_mult_Pipeline_MULT_ACC_LOOP4_fu_414_in_b_address0,
        in_b_ce0 => grp_array_mult_Pipeline_MULT_ACC_LOOP4_fu_414_in_b_ce0,
        in_b_q0 => in_b_q0,
        mult_acc_data_8_out => grp_array_mult_Pipeline_MULT_ACC_LOOP4_fu_414_mult_acc_data_8_out,
        mult_acc_data_8_out_ap_vld => grp_array_mult_Pipeline_MULT_ACC_LOOP4_fu_414_mult_acc_data_8_out_ap_vld);

    grp_array_mult_Pipeline_MULT_ACC_LOOP5_fu_423 : component array_mult_array_mult_Pipeline_MULT_ACC_LOOP5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_array_mult_Pipeline_MULT_ACC_LOOP5_fu_423_ap_start,
        ap_done => grp_array_mult_Pipeline_MULT_ACC_LOOP5_fu_423_ap_done,
        ap_idle => grp_array_mult_Pipeline_MULT_ACC_LOOP5_fu_423_ap_idle,
        ap_ready => grp_array_mult_Pipeline_MULT_ACC_LOOP5_fu_423_ap_ready,
        or_ln36_2 => or_ln36_2_reg_1115,
        in_a_store_data_address0 => grp_array_mult_Pipeline_MULT_ACC_LOOP5_fu_423_in_a_store_data_address0,
        in_a_store_data_ce0 => grp_array_mult_Pipeline_MULT_ACC_LOOP5_fu_423_in_a_store_data_ce0,
        in_a_store_data_q0 => in_a_store_data_q0,
        in_b_address0 => grp_array_mult_Pipeline_MULT_ACC_LOOP5_fu_423_in_b_address0,
        in_b_ce0 => grp_array_mult_Pipeline_MULT_ACC_LOOP5_fu_423_in_b_ce0,
        in_b_q0 => in_b_q0,
        mult_acc_data_10_out => grp_array_mult_Pipeline_MULT_ACC_LOOP5_fu_423_mult_acc_data_10_out,
        mult_acc_data_10_out_ap_vld => grp_array_mult_Pipeline_MULT_ACC_LOOP5_fu_423_mult_acc_data_10_out_ap_vld);

    grp_array_mult_Pipeline_MULT_ACC_LOOP6_fu_432 : component array_mult_array_mult_Pipeline_MULT_ACC_LOOP6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_array_mult_Pipeline_MULT_ACC_LOOP6_fu_432_ap_start,
        ap_done => grp_array_mult_Pipeline_MULT_ACC_LOOP6_fu_432_ap_done,
        ap_idle => grp_array_mult_Pipeline_MULT_ACC_LOOP6_fu_432_ap_idle,
        ap_ready => grp_array_mult_Pipeline_MULT_ACC_LOOP6_fu_432_ap_ready,
        j_8 => empty_22_reg_1153,
        in_a_store_data_address0 => grp_array_mult_Pipeline_MULT_ACC_LOOP6_fu_432_in_a_store_data_address0,
        in_a_store_data_ce0 => grp_array_mult_Pipeline_MULT_ACC_LOOP6_fu_432_in_a_store_data_ce0,
        in_a_store_data_q0 => in_a_store_data_q0,
        in_b_address0 => grp_array_mult_Pipeline_MULT_ACC_LOOP6_fu_432_in_b_address0,
        in_b_ce0 => grp_array_mult_Pipeline_MULT_ACC_LOOP6_fu_432_in_b_ce0,
        in_b_q0 => in_b_q0,
        mult_acc_data_12_out => grp_array_mult_Pipeline_MULT_ACC_LOOP6_fu_432_mult_acc_data_12_out,
        mult_acc_data_12_out_ap_vld => grp_array_mult_Pipeline_MULT_ACC_LOOP6_fu_432_mult_acc_data_12_out_ap_vld);

    grp_array_mult_Pipeline_MULT_ACC_LOOP7_fu_441 : component array_mult_array_mult_Pipeline_MULT_ACC_LOOP7
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_array_mult_Pipeline_MULT_ACC_LOOP7_fu_441_ap_start,
        ap_done => grp_array_mult_Pipeline_MULT_ACC_LOOP7_fu_441_ap_done,
        ap_idle => grp_array_mult_Pipeline_MULT_ACC_LOOP7_fu_441_ap_idle,
        ap_ready => grp_array_mult_Pipeline_MULT_ACC_LOOP7_fu_441_ap_ready,
        or_ln36_3 => or_ln36_3_reg_1170,
        in_a_store_data_address0 => grp_array_mult_Pipeline_MULT_ACC_LOOP7_fu_441_in_a_store_data_address0,
        in_a_store_data_ce0 => grp_array_mult_Pipeline_MULT_ACC_LOOP7_fu_441_in_a_store_data_ce0,
        in_a_store_data_q0 => in_a_store_data_q0,
        in_b_address0 => grp_array_mult_Pipeline_MULT_ACC_LOOP7_fu_441_in_b_address0,
        in_b_ce0 => grp_array_mult_Pipeline_MULT_ACC_LOOP7_fu_441_in_b_ce0,
        in_b_q0 => in_b_q0,
        mult_acc_data_14_out => grp_array_mult_Pipeline_MULT_ACC_LOOP7_fu_441_mult_acc_data_14_out,
        mult_acc_data_14_out_ap_vld => grp_array_mult_Pipeline_MULT_ACC_LOOP7_fu_441_mult_acc_data_14_out_ap_vld);

    grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450 : component array_mult_array_mult_Pipeline_MULT_ACC_LOOP8
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450_ap_start,
        ap_done => grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450_ap_done,
        ap_idle => grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450_ap_idle,
        ap_ready => grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450_ap_ready,
        j_11 => empty_23_reg_1208,
        in_a_store_data_address0 => grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450_in_a_store_data_address0,
        in_a_store_data_ce0 => grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450_in_a_store_data_ce0,
        in_a_store_data_q0 => in_a_store_data_q0,
        in_b_address0 => grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450_in_b_address0,
        in_b_ce0 => grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450_in_b_ce0,
        in_b_q0 => in_b_q0,
        mult_acc_data_16_out => grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450_mult_acc_data_16_out,
        mult_acc_data_16_out_ap_vld => grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450_mult_acc_data_16_out_ap_vld);

    grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459 : component array_mult_array_mult_Pipeline_MULT_ACC_LOOP9
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459_ap_start,
        ap_done => grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459_ap_done,
        ap_idle => grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459_ap_idle,
        ap_ready => grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459_ap_ready,
        or_ln36_4 => or_ln36_4_reg_1225,
        in_a_store_data_address0 => grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459_in_a_store_data_address0,
        in_a_store_data_ce0 => grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459_in_a_store_data_ce0,
        in_a_store_data_q0 => in_a_store_data_q0,
        in_b_address0 => grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459_in_b_address0,
        in_b_ce0 => grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459_in_b_ce0,
        in_b_q0 => in_b_q0,
        mult_acc_data_18_out => grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459_mult_acc_data_18_out,
        mult_acc_data_18_out_ap_vld => grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459_mult_acc_data_18_out_ap_vld);

    CTRL_s_axi_U : component array_mult_CTRL_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CTRL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CTRL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_CTRL_AWVALID,
        AWREADY => s_axi_CTRL_AWREADY,
        AWADDR => s_axi_CTRL_AWADDR,
        WVALID => s_axi_CTRL_WVALID,
        WREADY => s_axi_CTRL_WREADY,
        WDATA => s_axi_CTRL_WDATA,
        WSTRB => s_axi_CTRL_WSTRB,
        ARVALID => s_axi_CTRL_ARVALID,
        ARREADY => s_axi_CTRL_ARREADY,
        ARADDR => s_axi_CTRL_ARADDR,
        RVALID => s_axi_CTRL_RVALID,
        RREADY => s_axi_CTRL_RREADY,
        RDATA => s_axi_CTRL_RDATA,
        RRESP => s_axi_CTRL_RRESP,
        BVALID => s_axi_CTRL_BVALID,
        BREADY => s_axi_CTRL_BREADY,
        BRESP => s_axi_CTRL_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    DATA_IN_B_s_axi_U : component array_mult_DATA_IN_B_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_DATA_IN_B_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_DATA_IN_B_DATA_WIDTH)
    port map (
        AWVALID => s_axi_DATA_IN_B_AWVALID,
        AWREADY => s_axi_DATA_IN_B_AWREADY,
        AWADDR => s_axi_DATA_IN_B_AWADDR,
        WVALID => s_axi_DATA_IN_B_WVALID,
        WREADY => s_axi_DATA_IN_B_WREADY,
        WDATA => s_axi_DATA_IN_B_WDATA,
        WSTRB => s_axi_DATA_IN_B_WSTRB,
        ARVALID => s_axi_DATA_IN_B_ARVALID,
        ARREADY => s_axi_DATA_IN_B_ARREADY,
        ARADDR => s_axi_DATA_IN_B_ARADDR,
        RVALID => s_axi_DATA_IN_B_RVALID,
        RREADY => s_axi_DATA_IN_B_RREADY,
        RDATA => s_axi_DATA_IN_B_RDATA,
        RRESP => s_axi_DATA_IN_B_RRESP,
        BVALID => s_axi_DATA_IN_B_BVALID,
        BREADY => s_axi_DATA_IN_B_BREADY,
        BRESP => s_axi_DATA_IN_B_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        in_b_address0 => in_b_address0,
        in_b_ce0 => in_b_ce0,
        in_b_q0 => in_b_q0);

    regslice_both_in_a_V_data_V_U : component array_mult_regslice_both
    generic map (
        DataWidth => 16)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_a_TDATA,
        vld_in => in_a_TVALID,
        ack_in => regslice_both_in_a_V_data_V_U_ack_in,
        data_out => in_a_TDATA_int_regslice,
        vld_out => in_a_TVALID_int_regslice,
        ack_out => in_a_TREADY_int_regslice,
        apdone_blk => regslice_both_in_a_V_data_V_U_apdone_blk);

    regslice_both_in_a_V_keep_V_U : component array_mult_regslice_both
    generic map (
        DataWidth => 2)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_a_TKEEP,
        vld_in => in_a_TVALID,
        ack_in => regslice_both_in_a_V_keep_V_U_ack_in,
        data_out => in_a_TKEEP_int_regslice,
        vld_out => regslice_both_in_a_V_keep_V_U_vld_out,
        ack_out => in_a_TREADY_int_regslice,
        apdone_blk => regslice_both_in_a_V_keep_V_U_apdone_blk);

    regslice_both_in_a_V_strb_V_U : component array_mult_regslice_both
    generic map (
        DataWidth => 2)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_a_TSTRB,
        vld_in => in_a_TVALID,
        ack_in => regslice_both_in_a_V_strb_V_U_ack_in,
        data_out => in_a_TSTRB_int_regslice,
        vld_out => regslice_both_in_a_V_strb_V_U_vld_out,
        ack_out => in_a_TREADY_int_regslice,
        apdone_blk => regslice_both_in_a_V_strb_V_U_apdone_blk);

    regslice_both_in_a_V_last_V_U : component array_mult_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_a_TLAST,
        vld_in => in_a_TVALID,
        ack_in => regslice_both_in_a_V_last_V_U_ack_in,
        data_out => in_a_TLAST_int_regslice,
        vld_out => regslice_both_in_a_V_last_V_U_vld_out,
        ack_out => in_a_TREADY_int_regslice,
        apdone_blk => regslice_both_in_a_V_last_V_U_apdone_blk);

    regslice_both_result_V_data_V_U : component array_mult_regslice_both
    generic map (
        DataWidth => 16)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => result_TDATA_int_regslice,
        vld_in => result_TVALID_int_regslice,
        ack_in => result_TREADY_int_regslice,
        data_out => result_TDATA,
        vld_out => regslice_both_result_V_data_V_U_vld_out,
        ack_out => result_TREADY,
        apdone_blk => regslice_both_result_V_data_V_U_apdone_blk);

    regslice_both_result_V_keep_V_U : component array_mult_regslice_both
    generic map (
        DataWidth => 2)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => reg_468,
        vld_in => result_TVALID_int_regslice,
        ack_in => regslice_both_result_V_keep_V_U_ack_in_dummy,
        data_out => result_TKEEP,
        vld_out => regslice_both_result_V_keep_V_U_vld_out,
        ack_out => result_TREADY,
        apdone_blk => regslice_both_result_V_keep_V_U_apdone_blk);

    regslice_both_result_V_strb_V_U : component array_mult_regslice_both
    generic map (
        DataWidth => 2)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => reg_473,
        vld_in => result_TVALID_int_regslice,
        ack_in => regslice_both_result_V_strb_V_U_ack_in_dummy,
        data_out => result_TSTRB,
        vld_out => regslice_both_result_V_strb_V_U_vld_out,
        ack_out => result_TREADY,
        apdone_blk => regslice_both_result_V_strb_V_U_apdone_blk);

    regslice_both_result_V_last_V_U : component array_mult_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => result_TLAST_int_regslice,
        vld_in => result_TVALID_int_regslice,
        ack_in => regslice_both_result_V_last_V_U_ack_in_dummy,
        data_out => result_TLAST,
        vld_out => regslice_both_result_V_last_V_U_vld_out,
        ack_out => result_TREADY,
        apdone_blk => regslice_both_result_V_last_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_array_mult_Pipeline_MULT_ACC_LOOP1_fu_387_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_array_mult_Pipeline_MULT_ACC_LOOP1_fu_387_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln32_reg_993 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9) and (result_TREADY_int_regslice = ap_const_logic_1))) then 
                    grp_array_mult_Pipeline_MULT_ACC_LOOP1_fu_387_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_array_mult_Pipeline_MULT_ACC_LOOP1_fu_387_ap_ready = ap_const_logic_1)) then 
                    grp_array_mult_Pipeline_MULT_ACC_LOOP1_fu_387_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                    grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396_ap_ready = ap_const_logic_1)) then 
                    grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln32_1_reg_1048 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17) and (result_TREADY_int_regslice = ap_const_logic_1))) then 
                    grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405_ap_ready = ap_const_logic_1)) then 
                    grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_array_mult_Pipeline_MULT_ACC_LOOP4_fu_414_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_array_mult_Pipeline_MULT_ACC_LOOP4_fu_414_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
                    grp_array_mult_Pipeline_MULT_ACC_LOOP4_fu_414_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_array_mult_Pipeline_MULT_ACC_LOOP4_fu_414_ap_ready = ap_const_logic_1)) then 
                    grp_array_mult_Pipeline_MULT_ACC_LOOP4_fu_414_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_array_mult_Pipeline_MULT_ACC_LOOP5_fu_423_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_array_mult_Pipeline_MULT_ACC_LOOP5_fu_423_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln32_2_reg_1103 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state25) and (result_TREADY_int_regslice = ap_const_logic_1))) then 
                    grp_array_mult_Pipeline_MULT_ACC_LOOP5_fu_423_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_array_mult_Pipeline_MULT_ACC_LOOP5_fu_423_ap_ready = ap_const_logic_1)) then 
                    grp_array_mult_Pipeline_MULT_ACC_LOOP5_fu_423_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_array_mult_Pipeline_MULT_ACC_LOOP6_fu_432_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_array_mult_Pipeline_MULT_ACC_LOOP6_fu_432_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
                    grp_array_mult_Pipeline_MULT_ACC_LOOP6_fu_432_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_array_mult_Pipeline_MULT_ACC_LOOP6_fu_432_ap_ready = ap_const_logic_1)) then 
                    grp_array_mult_Pipeline_MULT_ACC_LOOP6_fu_432_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_array_mult_Pipeline_MULT_ACC_LOOP7_fu_441_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_array_mult_Pipeline_MULT_ACC_LOOP7_fu_441_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln32_3_reg_1163 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state33) and (result_TREADY_int_regslice = ap_const_logic_1))) then 
                    grp_array_mult_Pipeline_MULT_ACC_LOOP7_fu_441_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_array_mult_Pipeline_MULT_ACC_LOOP7_fu_441_ap_ready = ap_const_logic_1)) then 
                    grp_array_mult_Pipeline_MULT_ACC_LOOP7_fu_441_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
                    grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450_ap_ready = ap_const_logic_1)) then 
                    grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459_ap_start_reg <= ap_const_logic_0;
            else
                if ((not(((ap_const_boolean_1 = ap_block_state41_ignore_call2) or (result_TREADY_int_regslice = ap_const_logic_0))) and (icmp_ln32_4_reg_1213 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state41))) then 
                    grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459_ap_ready = ap_const_logic_1)) then 
                    grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378_ap_ready = ap_const_logic_1)) then 
                    grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_ap_ready = ap_const_logic_1)) then 
                    grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    j_11_fu_206_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln32_3_reg_1163 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state33) and (result_TREADY_int_regslice = ap_const_logic_1))) then 
                j_11_fu_206 <= ap_const_lv16_0;
            elsif ((not(((ap_const_boolean_1 = ap_block_state41) or (result_TREADY_int_regslice = ap_const_logic_0))) and (icmp_ln32_4_reg_1213 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state41))) then 
                j_11_fu_206 <= j_26_fu_884_p2;
            end if; 
        end if;
    end process;

    j_2_fu_194_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((result_TREADY_int_regslice = ap_const_logic_1)) then
                if (((icmp_ln32_reg_993 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                    j_2_fu_194 <= ap_const_lv16_0;
                elsif (((icmp_ln32_1_reg_1048 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                    j_2_fu_194 <= j_18_fu_632_p2;
                end if;
            end if; 
        end if;
    end process;

    j_5_fu_198_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((result_TREADY_int_regslice = ap_const_logic_1)) then
                if (((icmp_ln32_1_reg_1048 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                    j_5_fu_198 <= ap_const_lv16_0;
                elsif (((icmp_ln32_2_reg_1103 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
                    j_5_fu_198 <= j_20_fu_716_p2;
                end if;
            end if; 
        end if;
    end process;

    j_8_fu_202_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((result_TREADY_int_regslice = ap_const_logic_1)) then
                if (((icmp_ln32_2_reg_1103 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
                    j_8_fu_202 <= ap_const_lv16_0;
                elsif (((icmp_ln32_3_reg_1163 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
                    j_8_fu_202 <= j_23_fu_800_p2;
                end if;
            end if; 
        end if;
    end process;

    j_fu_134_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                j_fu_134 <= ap_const_lv16_0;
            elsif (((icmp_ln32_reg_993 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9) and (result_TREADY_int_regslice = ap_const_logic_1))) then 
                j_fu_134 <= j_16_fu_548_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                empty_19_reg_988 <= empty_19_fu_486_p1;
                icmp_ln32_reg_993 <= icmp_ln32_fu_509_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                empty_20_reg_1043 <= empty_20_fu_570_p1;
                icmp_ln32_1_reg_1048 <= icmp_ln32_1_fu_593_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state22)) then
                empty_21_reg_1098 <= empty_21_fu_654_p1;
                icmp_ln32_2_reg_1103 <= icmp_ln32_2_fu_677_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state30)) then
                empty_22_reg_1153 <= empty_22_fu_738_p1;
                icmp_ln32_3_reg_1163 <= icmp_ln32_3_fu_772_p2;
                mult_acc_last_3_reg_1158 <= mult_acc_last_3_fu_749_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state38)) then
                empty_23_reg_1208 <= empty_23_fu_822_p1;
                icmp_ln32_4_reg_1213 <= icmp_ln32_4_fu_845_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                in_a_store_last_load_1_reg_1035 <= in_a_store_last_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state21)) then
                in_a_store_last_load_2_reg_1090 <= in_a_store_last_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state29)) then
                in_a_store_last_load_3_reg_1145 <= in_a_store_last_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state37)) then
                in_a_store_last_load_4_reg_1200 <= in_a_store_last_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                in_a_store_last_load_reg_980 <= in_a_store_last_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then
                    or_ln36_1_reg_1060(4 downto 1) <= or_ln36_1_fu_623_p3(4 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state25)) then
                    or_ln36_2_reg_1115(4 downto 1) <= or_ln36_2_fu_707_p3(4 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state33)) then
                    or_ln36_3_reg_1170(4 downto 1) <= or_ln36_3_fu_791_p3(4 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state41)) then
                    or_ln36_4_reg_1225(4 downto 1) <= or_ln36_4_fu_875_p3(4 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                    or_ln_reg_1005(4 downto 1) <= or_ln_fu_539_p3(4 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state5))) then
                reg_468 <= in_a_store_keep_q0;
                reg_473 <= in_a_store_strb_q0;
            end if;
        end if;
    end process;
    or_ln_reg_1005(0) <= '1';
    or_ln36_1_reg_1060(0) <= '1';
    or_ln36_2_reg_1115(0) <= '1';
    or_ln36_3_reg_1170(0) <= '1';
    or_ln36_4_reg_1225(0) <= '1';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state40, ap_CS_fsm_state41, ap_CS_fsm_state43, ap_CS_fsm_state44, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state11, ap_CS_fsm_state12, icmp_ln32_reg_993, icmp_ln32_1_reg_1048, icmp_ln32_2_reg_1103, icmp_ln32_3_reg_1163, icmp_ln32_4_reg_1213, grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_ap_done, grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378_ap_done, grp_array_mult_Pipeline_MULT_ACC_LOOP1_fu_387_ap_done, grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396_ap_done, grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405_ap_done, grp_array_mult_Pipeline_MULT_ACC_LOOP4_fu_414_ap_done, grp_array_mult_Pipeline_MULT_ACC_LOOP5_fu_423_ap_done, grp_array_mult_Pipeline_MULT_ACC_LOOP6_fu_432_ap_done, grp_array_mult_Pipeline_MULT_ACC_LOOP7_fu_441_ap_done, grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450_ap_done, grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459_ap_done, ap_CS_fsm_state3, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state15, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state26, ap_CS_fsm_state31, ap_CS_fsm_state34, ap_CS_fsm_state39, ap_CS_fsm_state42, ap_block_state41, result_TREADY_int_regslice)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (result_TREADY_int_regslice = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                if (((icmp_ln32_reg_993 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9) and (result_TREADY_int_regslice = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                elsif (((icmp_ln32_reg_993 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9) and (result_TREADY_int_regslice = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                if (((grp_array_mult_Pipeline_MULT_ACC_LOOP1_fu_387_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state11) and (result_TREADY_int_regslice = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state12) and (result_TREADY_int_regslice = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                if (((grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state16 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state16) and (result_TREADY_int_regslice = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state17 => 
                if (((icmp_ln32_1_reg_1048 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state17) and (result_TREADY_int_regslice = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state21;
                elsif (((icmp_ln32_1_reg_1048 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17) and (result_TREADY_int_regslice = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when ap_ST_fsm_state18 => 
                if (((grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when ap_ST_fsm_state19 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state19) and (result_TREADY_int_regslice = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state20;
                else
                    ap_NS_fsm <= ap_ST_fsm_state19;
                end if;
            when ap_ST_fsm_state20 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state20) and (result_TREADY_int_regslice = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state20;
                end if;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                if (((grp_array_mult_Pipeline_MULT_ACC_LOOP4_fu_414_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state23))) then
                    ap_NS_fsm <= ap_ST_fsm_state24;
                else
                    ap_NS_fsm <= ap_ST_fsm_state23;
                end if;
            when ap_ST_fsm_state24 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state24) and (result_TREADY_int_regslice = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state25;
                else
                    ap_NS_fsm <= ap_ST_fsm_state24;
                end if;
            when ap_ST_fsm_state25 => 
                if (((icmp_ln32_2_reg_1103 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state25) and (result_TREADY_int_regslice = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state29;
                elsif (((icmp_ln32_2_reg_1103 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state25) and (result_TREADY_int_regslice = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state26;
                else
                    ap_NS_fsm <= ap_ST_fsm_state25;
                end if;
            when ap_ST_fsm_state26 => 
                if (((grp_array_mult_Pipeline_MULT_ACC_LOOP5_fu_423_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state26))) then
                    ap_NS_fsm <= ap_ST_fsm_state27;
                else
                    ap_NS_fsm <= ap_ST_fsm_state26;
                end if;
            when ap_ST_fsm_state27 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state27) and (result_TREADY_int_regslice = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state28;
                else
                    ap_NS_fsm <= ap_ST_fsm_state27;
                end if;
            when ap_ST_fsm_state28 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state28) and (result_TREADY_int_regslice = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state22;
                else
                    ap_NS_fsm <= ap_ST_fsm_state28;
                end if;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                if (((grp_array_mult_Pipeline_MULT_ACC_LOOP6_fu_432_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state31))) then
                    ap_NS_fsm <= ap_ST_fsm_state32;
                else
                    ap_NS_fsm <= ap_ST_fsm_state31;
                end if;
            when ap_ST_fsm_state32 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state32) and (result_TREADY_int_regslice = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state33;
                else
                    ap_NS_fsm <= ap_ST_fsm_state32;
                end if;
            when ap_ST_fsm_state33 => 
                if (((icmp_ln32_3_reg_1163 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state33) and (result_TREADY_int_regslice = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state37;
                elsif (((icmp_ln32_3_reg_1163 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state33) and (result_TREADY_int_regslice = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state34;
                else
                    ap_NS_fsm <= ap_ST_fsm_state33;
                end if;
            when ap_ST_fsm_state34 => 
                if (((grp_array_mult_Pipeline_MULT_ACC_LOOP7_fu_441_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state34))) then
                    ap_NS_fsm <= ap_ST_fsm_state35;
                else
                    ap_NS_fsm <= ap_ST_fsm_state34;
                end if;
            when ap_ST_fsm_state35 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state35) and (result_TREADY_int_regslice = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state36;
                else
                    ap_NS_fsm <= ap_ST_fsm_state35;
                end if;
            when ap_ST_fsm_state36 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state36) and (result_TREADY_int_regslice = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state30;
                else
                    ap_NS_fsm <= ap_ST_fsm_state36;
                end if;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                if (((grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state39))) then
                    ap_NS_fsm <= ap_ST_fsm_state40;
                else
                    ap_NS_fsm <= ap_ST_fsm_state39;
                end if;
            when ap_ST_fsm_state40 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state40) and (result_TREADY_int_regslice = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state41;
                else
                    ap_NS_fsm <= ap_ST_fsm_state40;
                end if;
            when ap_ST_fsm_state41 => 
                if ((not(((ap_const_boolean_1 = ap_block_state41) or (result_TREADY_int_regslice = ap_const_logic_0))) and (icmp_ln32_4_reg_1213 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state41))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                elsif ((not(((ap_const_boolean_1 = ap_block_state41) or (result_TREADY_int_regslice = ap_const_logic_0))) and (icmp_ln32_4_reg_1213 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state41))) then
                    ap_NS_fsm <= ap_ST_fsm_state42;
                else
                    ap_NS_fsm <= ap_ST_fsm_state41;
                end if;
            when ap_ST_fsm_state42 => 
                if (((grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state42))) then
                    ap_NS_fsm <= ap_ST_fsm_state43;
                else
                    ap_NS_fsm <= ap_ST_fsm_state42;
                end if;
            when ap_ST_fsm_state43 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state43) and (result_TREADY_int_regslice = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state44;
                else
                    ap_NS_fsm <= ap_ST_fsm_state43;
                end if;
            when ap_ST_fsm_state44 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state44) and (result_TREADY_int_regslice = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state38;
                else
                    ap_NS_fsm <= ap_ST_fsm_state44;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state34 <= ap_CS_fsm(33);
    ap_CS_fsm_state35 <= ap_CS_fsm(34);
    ap_CS_fsm_state36 <= ap_CS_fsm(35);
    ap_CS_fsm_state37 <= ap_CS_fsm(36);
    ap_CS_fsm_state38 <= ap_CS_fsm(37);
    ap_CS_fsm_state39 <= ap_CS_fsm(38);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state40 <= ap_CS_fsm(39);
    ap_CS_fsm_state41 <= ap_CS_fsm(40);
    ap_CS_fsm_state42 <= ap_CS_fsm(41);
    ap_CS_fsm_state43 <= ap_CS_fsm(42);
    ap_CS_fsm_state44 <= ap_CS_fsm(43);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(grp_array_mult_Pipeline_MULT_ACC_LOOP1_fu_387_ap_done)
    begin
        if ((grp_array_mult_Pipeline_MULT_ACC_LOOP1_fu_387_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state11_blk_assign_proc : process(result_TREADY_int_regslice)
    begin
        if ((result_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state12_blk_assign_proc : process(result_TREADY_int_regslice)
    begin
        if ((result_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;

    ap_ST_fsm_state15_blk_assign_proc : process(grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396_ap_done)
    begin
        if ((grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state15_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state15_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state16_blk_assign_proc : process(result_TREADY_int_regslice)
    begin
        if ((result_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state16_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state16_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state17_blk_assign_proc : process(result_TREADY_int_regslice)
    begin
        if ((result_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state17_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state17_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state18_blk_assign_proc : process(grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405_ap_done)
    begin
        if ((grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state18_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state18_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state19_blk_assign_proc : process(result_TREADY_int_regslice)
    begin
        if ((result_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state19_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state19_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state20_blk_assign_proc : process(result_TREADY_int_regslice)
    begin
        if ((result_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state20_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state20_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;

    ap_ST_fsm_state23_blk_assign_proc : process(grp_array_mult_Pipeline_MULT_ACC_LOOP4_fu_414_ap_done)
    begin
        if ((grp_array_mult_Pipeline_MULT_ACC_LOOP4_fu_414_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state23_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state23_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state24_blk_assign_proc : process(result_TREADY_int_regslice)
    begin
        if ((result_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state24_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state24_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state25_blk_assign_proc : process(result_TREADY_int_regslice)
    begin
        if ((result_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state25_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state25_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state26_blk_assign_proc : process(grp_array_mult_Pipeline_MULT_ACC_LOOP5_fu_423_ap_done)
    begin
        if ((grp_array_mult_Pipeline_MULT_ACC_LOOP5_fu_423_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state26_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state26_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state27_blk_assign_proc : process(result_TREADY_int_regslice)
    begin
        if ((result_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state27_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state27_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state28_blk_assign_proc : process(result_TREADY_int_regslice)
    begin
        if ((result_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state28_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state28_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state29_blk <= ap_const_logic_0;
    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state30_blk <= ap_const_logic_0;

    ap_ST_fsm_state31_blk_assign_proc : process(grp_array_mult_Pipeline_MULT_ACC_LOOP6_fu_432_ap_done)
    begin
        if ((grp_array_mult_Pipeline_MULT_ACC_LOOP6_fu_432_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state31_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state31_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state32_blk_assign_proc : process(result_TREADY_int_regslice)
    begin
        if ((result_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state32_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state32_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state33_blk_assign_proc : process(result_TREADY_int_regslice)
    begin
        if ((result_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state33_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state33_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state34_blk_assign_proc : process(grp_array_mult_Pipeline_MULT_ACC_LOOP7_fu_441_ap_done)
    begin
        if ((grp_array_mult_Pipeline_MULT_ACC_LOOP7_fu_441_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state34_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state34_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state35_blk_assign_proc : process(result_TREADY_int_regslice)
    begin
        if ((result_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state35_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state35_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state36_blk_assign_proc : process(result_TREADY_int_regslice)
    begin
        if ((result_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state36_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state36_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state37_blk <= ap_const_logic_0;
    ap_ST_fsm_state38_blk <= ap_const_logic_0;

    ap_ST_fsm_state39_blk_assign_proc : process(grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450_ap_done)
    begin
        if ((grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state39_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state39_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state3_blk_assign_proc : process(grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_ap_done)
    begin
        if ((grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state40_blk_assign_proc : process(result_TREADY_int_regslice)
    begin
        if ((result_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state40_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state40_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state41_blk_assign_proc : process(ap_block_state41, result_TREADY_int_regslice)
    begin
        if (((ap_const_boolean_1 = ap_block_state41) or (result_TREADY_int_regslice = ap_const_logic_0))) then 
            ap_ST_fsm_state41_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state41_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state42_blk_assign_proc : process(grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459_ap_done)
    begin
        if ((grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state42_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state42_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state43_blk_assign_proc : process(result_TREADY_int_regslice)
    begin
        if ((result_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state43_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state43_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state44_blk_assign_proc : process(result_TREADY_int_regslice)
    begin
        if ((result_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state44_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state44_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378_ap_done)
    begin
        if ((grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state8_blk_assign_proc : process(result_TREADY_int_regslice)
    begin
        if ((result_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state9_blk_assign_proc : process(result_TREADY_int_regslice)
    begin
        if ((result_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state41_assign_proc : process(regslice_both_result_V_data_V_U_apdone_blk, result_TREADY_int_regslice)
    begin
                ap_block_state41 <= ((regslice_both_result_V_data_V_U_apdone_blk = ap_const_logic_1) or (result_TREADY_int_regslice = ap_const_logic_0));
    end process;


    ap_block_state41_ignore_call2_assign_proc : process(regslice_both_result_V_data_V_U_apdone_blk, result_TREADY_int_regslice)
    begin
                ap_block_state41_ignore_call2 <= ((regslice_both_result_V_data_V_U_apdone_blk = ap_const_logic_1) or (result_TREADY_int_regslice = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state41, icmp_ln32_4_reg_1213, ap_block_state41, result_TREADY_int_regslice)
    begin
        if ((not(((ap_const_boolean_1 = ap_block_state41) or (result_TREADY_int_regslice = ap_const_logic_0))) and (icmp_ln32_4_reg_1213 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state41, icmp_ln32_4_reg_1213, ap_block_state41, result_TREADY_int_regslice)
    begin
        if ((not(((ap_const_boolean_1 = ap_block_state41) or (result_TREADY_int_regslice = ap_const_logic_0))) and (icmp_ln32_4_reg_1213 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    cmp_i_i_0_fu_519_p2 <= "1" when (j_fu_134 = ap_const_lv16_4) else "0";
    cmp_i_i_1_0_fu_603_p2 <= "1" when (j_2_fu_194 = ap_const_lv16_4) else "0";
    cmp_i_i_2_0_fu_687_p2 <= "1" when (j_5_fu_198 = ap_const_lv16_4) else "0";
    cmp_i_i_3_0_fu_743_p2 <= "1" when (j_8_fu_202 = ap_const_lv16_4) else "0";
    cmp_i_i_4_0_fu_855_p2 <= "1" when (j_11_fu_206 = ap_const_lv16_4) else "0";
    empty_19_fu_486_p1 <= j_fu_134(5 - 1 downto 0);
    empty_20_fu_570_p1 <= j_2_fu_194(5 - 1 downto 0);
    empty_21_fu_654_p1 <= j_5_fu_198(5 - 1 downto 0);
    empty_22_fu_738_p1 <= j_8_fu_202(5 - 1 downto 0);
    empty_23_fu_822_p1 <= j_11_fu_206(5 - 1 downto 0);
    grp_array_mult_Pipeline_MULT_ACC_LOOP1_fu_387_ap_start <= grp_array_mult_Pipeline_MULT_ACC_LOOP1_fu_387_ap_start_reg;
    grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396_ap_start <= grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396_ap_start_reg;
    grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405_ap_start <= grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405_ap_start_reg;
    grp_array_mult_Pipeline_MULT_ACC_LOOP4_fu_414_ap_start <= grp_array_mult_Pipeline_MULT_ACC_LOOP4_fu_414_ap_start_reg;
    grp_array_mult_Pipeline_MULT_ACC_LOOP5_fu_423_ap_start <= grp_array_mult_Pipeline_MULT_ACC_LOOP5_fu_423_ap_start_reg;
    grp_array_mult_Pipeline_MULT_ACC_LOOP6_fu_432_ap_start <= grp_array_mult_Pipeline_MULT_ACC_LOOP6_fu_432_ap_start_reg;
    grp_array_mult_Pipeline_MULT_ACC_LOOP7_fu_441_ap_start <= grp_array_mult_Pipeline_MULT_ACC_LOOP7_fu_441_ap_start_reg;
    grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450_ap_start <= grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450_ap_start_reg;
    grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459_ap_start <= grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459_ap_start_reg;
    grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378_ap_start <= grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378_ap_start_reg;
    grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_ap_start <= grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_ap_start_reg;
    icmp_ln32_1_fu_593_p2 <= "1" when (signed(j_4_fu_585_p3) < signed(ap_const_lv16_5)) else "0";
    icmp_ln32_2_fu_677_p2 <= "1" when (signed(j_7_fu_669_p3) < signed(ap_const_lv16_5)) else "0";
    icmp_ln32_3_fu_772_p2 <= "1" when (signed(j_22_fu_764_p3) < signed(ap_const_lv16_5)) else "0";
    icmp_ln32_4_fu_845_p2 <= "1" when (signed(j_25_fu_837_p3) < signed(ap_const_lv16_5)) else "0";
    icmp_ln32_fu_509_p2 <= "1" when (signed(j_1_fu_501_p3) < signed(ap_const_lv16_5)) else "0";
    in_a_TREADY <= regslice_both_in_a_V_data_V_U_ack_in;

    in_a_TREADY_int_regslice_assign_proc : process(grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_in_a_TREADY, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_a_TREADY_int_regslice <= grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_in_a_TREADY;
        else 
            in_a_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    in_a_store_data_address0_assign_proc : process(grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_in_a_store_data_address0, grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378_in_a_store_data_address0, grp_array_mult_Pipeline_MULT_ACC_LOOP1_fu_387_in_a_store_data_address0, grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396_in_a_store_data_address0, grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405_in_a_store_data_address0, grp_array_mult_Pipeline_MULT_ACC_LOOP4_fu_414_in_a_store_data_address0, grp_array_mult_Pipeline_MULT_ACC_LOOP5_fu_423_in_a_store_data_address0, grp_array_mult_Pipeline_MULT_ACC_LOOP6_fu_432_in_a_store_data_address0, grp_array_mult_Pipeline_MULT_ACC_LOOP7_fu_441_in_a_store_data_address0, grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450_in_a_store_data_address0, grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459_in_a_store_data_address0, ap_CS_fsm_state3, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state15, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state26, ap_CS_fsm_state31, ap_CS_fsm_state34, ap_CS_fsm_state39, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            in_a_store_data_address0 <= grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459_in_a_store_data_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            in_a_store_data_address0 <= grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450_in_a_store_data_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            in_a_store_data_address0 <= grp_array_mult_Pipeline_MULT_ACC_LOOP7_fu_441_in_a_store_data_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            in_a_store_data_address0 <= grp_array_mult_Pipeline_MULT_ACC_LOOP6_fu_432_in_a_store_data_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            in_a_store_data_address0 <= grp_array_mult_Pipeline_MULT_ACC_LOOP5_fu_423_in_a_store_data_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            in_a_store_data_address0 <= grp_array_mult_Pipeline_MULT_ACC_LOOP4_fu_414_in_a_store_data_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            in_a_store_data_address0 <= grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405_in_a_store_data_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            in_a_store_data_address0 <= grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396_in_a_store_data_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            in_a_store_data_address0 <= grp_array_mult_Pipeline_MULT_ACC_LOOP1_fu_387_in_a_store_data_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            in_a_store_data_address0 <= grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378_in_a_store_data_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_a_store_data_address0 <= grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_in_a_store_data_address0;
        else 
            in_a_store_data_address0 <= "XXXXX";
        end if; 
    end process;


    in_a_store_data_ce0_assign_proc : process(grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_in_a_store_data_ce0, grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378_in_a_store_data_ce0, grp_array_mult_Pipeline_MULT_ACC_LOOP1_fu_387_in_a_store_data_ce0, grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396_in_a_store_data_ce0, grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405_in_a_store_data_ce0, grp_array_mult_Pipeline_MULT_ACC_LOOP4_fu_414_in_a_store_data_ce0, grp_array_mult_Pipeline_MULT_ACC_LOOP5_fu_423_in_a_store_data_ce0, grp_array_mult_Pipeline_MULT_ACC_LOOP6_fu_432_in_a_store_data_ce0, grp_array_mult_Pipeline_MULT_ACC_LOOP7_fu_441_in_a_store_data_ce0, grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450_in_a_store_data_ce0, grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459_in_a_store_data_ce0, ap_CS_fsm_state3, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state15, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state26, ap_CS_fsm_state31, ap_CS_fsm_state34, ap_CS_fsm_state39, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            in_a_store_data_ce0 <= grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459_in_a_store_data_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            in_a_store_data_ce0 <= grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450_in_a_store_data_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            in_a_store_data_ce0 <= grp_array_mult_Pipeline_MULT_ACC_LOOP7_fu_441_in_a_store_data_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            in_a_store_data_ce0 <= grp_array_mult_Pipeline_MULT_ACC_LOOP6_fu_432_in_a_store_data_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            in_a_store_data_ce0 <= grp_array_mult_Pipeline_MULT_ACC_LOOP5_fu_423_in_a_store_data_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            in_a_store_data_ce0 <= grp_array_mult_Pipeline_MULT_ACC_LOOP4_fu_414_in_a_store_data_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            in_a_store_data_ce0 <= grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405_in_a_store_data_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            in_a_store_data_ce0 <= grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396_in_a_store_data_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            in_a_store_data_ce0 <= grp_array_mult_Pipeline_MULT_ACC_LOOP1_fu_387_in_a_store_data_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            in_a_store_data_ce0 <= grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378_in_a_store_data_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_a_store_data_ce0 <= grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_in_a_store_data_ce0;
        else 
            in_a_store_data_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    in_a_store_data_we0_assign_proc : process(grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_in_a_store_data_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_a_store_data_we0 <= grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_in_a_store_data_we0;
        else 
            in_a_store_data_we0 <= ap_const_logic_0;
        end if; 
    end process;


    in_a_store_keep_address0_assign_proc : process(grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_in_a_store_keep_address0, ap_CS_fsm_state3, in_a_store_keep_address0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_a_store_keep_address0 <= grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_in_a_store_keep_address0;
        else 
            in_a_store_keep_address0 <= in_a_store_keep_address0_local;
        end if; 
    end process;


    in_a_store_keep_address0_local_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state17, ap_CS_fsm_state25, ap_CS_fsm_state33, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            in_a_store_keep_address0_local <= ap_const_lv64_18(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            in_a_store_keep_address0_local <= ap_const_lv64_13(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            in_a_store_keep_address0_local <= ap_const_lv64_E(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            in_a_store_keep_address0_local <= ap_const_lv64_9(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            in_a_store_keep_address0_local <= ap_const_lv64_4(5 - 1 downto 0);
        else 
            in_a_store_keep_address0_local <= "XXXXX";
        end if; 
    end process;


    in_a_store_keep_ce0_assign_proc : process(grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_in_a_store_keep_ce0, ap_CS_fsm_state3, in_a_store_keep_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_a_store_keep_ce0 <= grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_in_a_store_keep_ce0;
        else 
            in_a_store_keep_ce0 <= in_a_store_keep_ce0_local;
        end if; 
    end process;


    in_a_store_keep_ce0_local_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state17, ap_CS_fsm_state25, ap_CS_fsm_state33, ap_CS_fsm_state4, result_TREADY_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_const_logic_1 = ap_CS_fsm_state9) and (result_TREADY_int_regslice = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (result_TREADY_int_regslice = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state25) and (result_TREADY_int_regslice = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (result_TREADY_int_regslice = ap_const_logic_1)))) then 
            in_a_store_keep_ce0_local <= ap_const_logic_1;
        else 
            in_a_store_keep_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    in_a_store_keep_we0_assign_proc : process(grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_in_a_store_keep_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_a_store_keep_we0 <= grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_in_a_store_keep_we0;
        else 
            in_a_store_keep_we0 <= ap_const_logic_0;
        end if; 
    end process;


    in_a_store_last_address0_assign_proc : process(grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_in_a_store_last_address0, ap_CS_fsm_state3, in_a_store_last_address0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_a_store_last_address0 <= grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_in_a_store_last_address0;
        else 
            in_a_store_last_address0 <= in_a_store_last_address0_local;
        end if; 
    end process;


    in_a_store_last_address0_local_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state17, ap_CS_fsm_state25, ap_CS_fsm_state33, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            in_a_store_last_address0_local <= ap_const_lv64_18(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            in_a_store_last_address0_local <= ap_const_lv64_13(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            in_a_store_last_address0_local <= ap_const_lv64_E(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            in_a_store_last_address0_local <= ap_const_lv64_9(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            in_a_store_last_address0_local <= ap_const_lv64_4(5 - 1 downto 0);
        else 
            in_a_store_last_address0_local <= "XXXXX";
        end if; 
    end process;


    in_a_store_last_ce0_assign_proc : process(grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_in_a_store_last_ce0, ap_CS_fsm_state3, in_a_store_last_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_a_store_last_ce0 <= grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_in_a_store_last_ce0;
        else 
            in_a_store_last_ce0 <= in_a_store_last_ce0_local;
        end if; 
    end process;


    in_a_store_last_ce0_local_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state17, ap_CS_fsm_state25, ap_CS_fsm_state33, ap_CS_fsm_state4, result_TREADY_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_const_logic_1 = ap_CS_fsm_state9) and (result_TREADY_int_regslice = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (result_TREADY_int_regslice = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state25) and (result_TREADY_int_regslice = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (result_TREADY_int_regslice = ap_const_logic_1)))) then 
            in_a_store_last_ce0_local <= ap_const_logic_1;
        else 
            in_a_store_last_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    in_a_store_last_we0_assign_proc : process(grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_in_a_store_last_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_a_store_last_we0 <= grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_in_a_store_last_we0;
        else 
            in_a_store_last_we0 <= ap_const_logic_0;
        end if; 
    end process;


    in_a_store_strb_address0_assign_proc : process(grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_in_a_store_strb_address0, ap_CS_fsm_state3, in_a_store_strb_address0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_a_store_strb_address0 <= grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_in_a_store_strb_address0;
        else 
            in_a_store_strb_address0 <= in_a_store_strb_address0_local;
        end if; 
    end process;


    in_a_store_strb_address0_local_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state17, ap_CS_fsm_state25, ap_CS_fsm_state33, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            in_a_store_strb_address0_local <= ap_const_lv64_18(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            in_a_store_strb_address0_local <= ap_const_lv64_13(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            in_a_store_strb_address0_local <= ap_const_lv64_E(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            in_a_store_strb_address0_local <= ap_const_lv64_9(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            in_a_store_strb_address0_local <= ap_const_lv64_4(5 - 1 downto 0);
        else 
            in_a_store_strb_address0_local <= "XXXXX";
        end if; 
    end process;


    in_a_store_strb_ce0_assign_proc : process(grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_in_a_store_strb_ce0, ap_CS_fsm_state3, in_a_store_strb_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_a_store_strb_ce0 <= grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_in_a_store_strb_ce0;
        else 
            in_a_store_strb_ce0 <= in_a_store_strb_ce0_local;
        end if; 
    end process;


    in_a_store_strb_ce0_local_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state17, ap_CS_fsm_state25, ap_CS_fsm_state33, ap_CS_fsm_state4, result_TREADY_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_const_logic_1 = ap_CS_fsm_state9) and (result_TREADY_int_regslice = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (result_TREADY_int_regslice = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state25) and (result_TREADY_int_regslice = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (result_TREADY_int_regslice = ap_const_logic_1)))) then 
            in_a_store_strb_ce0_local <= ap_const_logic_1;
        else 
            in_a_store_strb_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    in_a_store_strb_we0_assign_proc : process(grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_in_a_store_strb_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_a_store_strb_we0 <= grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_in_a_store_strb_we0;
        else 
            in_a_store_strb_we0 <= ap_const_logic_0;
        end if; 
    end process;


    in_b_address0_assign_proc : process(grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378_in_b_address0, grp_array_mult_Pipeline_MULT_ACC_LOOP1_fu_387_in_b_address0, grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396_in_b_address0, grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405_in_b_address0, grp_array_mult_Pipeline_MULT_ACC_LOOP4_fu_414_in_b_address0, grp_array_mult_Pipeline_MULT_ACC_LOOP5_fu_423_in_b_address0, grp_array_mult_Pipeline_MULT_ACC_LOOP6_fu_432_in_b_address0, grp_array_mult_Pipeline_MULT_ACC_LOOP7_fu_441_in_b_address0, grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450_in_b_address0, grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459_in_b_address0, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state15, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state26, ap_CS_fsm_state31, ap_CS_fsm_state34, ap_CS_fsm_state39, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            in_b_address0 <= grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459_in_b_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            in_b_address0 <= grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450_in_b_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            in_b_address0 <= grp_array_mult_Pipeline_MULT_ACC_LOOP7_fu_441_in_b_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            in_b_address0 <= grp_array_mult_Pipeline_MULT_ACC_LOOP6_fu_432_in_b_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            in_b_address0 <= grp_array_mult_Pipeline_MULT_ACC_LOOP5_fu_423_in_b_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            in_b_address0 <= grp_array_mult_Pipeline_MULT_ACC_LOOP4_fu_414_in_b_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            in_b_address0 <= grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405_in_b_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            in_b_address0 <= grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396_in_b_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            in_b_address0 <= grp_array_mult_Pipeline_MULT_ACC_LOOP1_fu_387_in_b_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            in_b_address0 <= grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378_in_b_address0;
        else 
            in_b_address0 <= "XXXXX";
        end if; 
    end process;


    in_b_ce0_assign_proc : process(grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378_in_b_ce0, grp_array_mult_Pipeline_MULT_ACC_LOOP1_fu_387_in_b_ce0, grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396_in_b_ce0, grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405_in_b_ce0, grp_array_mult_Pipeline_MULT_ACC_LOOP4_fu_414_in_b_ce0, grp_array_mult_Pipeline_MULT_ACC_LOOP5_fu_423_in_b_ce0, grp_array_mult_Pipeline_MULT_ACC_LOOP6_fu_432_in_b_ce0, grp_array_mult_Pipeline_MULT_ACC_LOOP7_fu_441_in_b_ce0, grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450_in_b_ce0, grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459_in_b_ce0, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state15, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_CS_fsm_state26, ap_CS_fsm_state31, ap_CS_fsm_state34, ap_CS_fsm_state39, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            in_b_ce0 <= grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459_in_b_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            in_b_ce0 <= grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450_in_b_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            in_b_ce0 <= grp_array_mult_Pipeline_MULT_ACC_LOOP7_fu_441_in_b_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            in_b_ce0 <= grp_array_mult_Pipeline_MULT_ACC_LOOP6_fu_432_in_b_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            in_b_ce0 <= grp_array_mult_Pipeline_MULT_ACC_LOOP5_fu_423_in_b_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            in_b_ce0 <= grp_array_mult_Pipeline_MULT_ACC_LOOP4_fu_414_in_b_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            in_b_ce0 <= grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405_in_b_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            in_b_ce0 <= grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396_in_b_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            in_b_ce0 <= grp_array_mult_Pipeline_MULT_ACC_LOOP1_fu_387_in_b_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            in_b_ce0 <= grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378_in_b_ce0;
        else 
            in_b_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    j_16_fu_548_p2 <= std_logic_vector(unsigned(j_fu_134) + unsigned(ap_const_lv16_2));
    j_18_fu_632_p2 <= std_logic_vector(unsigned(j_2_fu_194) + unsigned(ap_const_lv16_2));
    j_1_fu_501_p3 <= (tmp_fu_491_p4 & ap_const_lv1_1);
    j_20_fu_716_p2 <= std_logic_vector(unsigned(j_5_fu_198) + unsigned(ap_const_lv16_2));
    j_22_fu_764_p3 <= (tmp_6_fu_754_p4 & ap_const_lv1_1);
    j_23_fu_800_p2 <= std_logic_vector(unsigned(j_8_fu_202) + unsigned(ap_const_lv16_2));
    j_25_fu_837_p3 <= (tmp_8_fu_827_p4 & ap_const_lv1_1);
    j_26_fu_884_p2 <= std_logic_vector(unsigned(j_11_fu_206) + unsigned(ap_const_lv16_2));
    j_4_fu_585_p3 <= (tmp_2_fu_575_p4 & ap_const_lv1_1);
    j_7_fu_669_p3 <= (tmp_4_fu_659_p4 & ap_const_lv1_1);
    mult_acc_last_1_fu_608_p2 <= (in_a_store_last_load_1_reg_1035 and cmp_i_i_1_0_fu_603_p2);
    mult_acc_last_2_fu_692_p2 <= (in_a_store_last_load_2_reg_1090 and cmp_i_i_2_0_fu_687_p2);
    mult_acc_last_3_fu_749_p2 <= (in_a_store_last_load_3_reg_1145 and cmp_i_i_3_0_fu_743_p2);
    mult_acc_last_4_fu_860_p2 <= (in_a_store_last_load_4_reg_1200 and cmp_i_i_4_0_fu_855_p2);
    mult_acc_last_fu_524_p2 <= (in_a_store_last_load_reg_980 and cmp_i_i_0_fu_519_p2);
    or_ln36_1_fu_623_p3 <= (tmp_3_fu_614_p4 & ap_const_lv1_1);
    or_ln36_2_fu_707_p3 <= (tmp_5_fu_698_p4 & ap_const_lv1_1);
    or_ln36_3_fu_791_p3 <= (tmp_7_fu_782_p4 & ap_const_lv1_1);
    or_ln36_4_fu_875_p3 <= (tmp_9_fu_866_p4 & ap_const_lv1_1);
    or_ln_fu_539_p3 <= (tmp_1_fu_530_p4 & ap_const_lv1_1);

    result_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state40, ap_CS_fsm_state41, ap_CS_fsm_state43, ap_CS_fsm_state44, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state11, ap_CS_fsm_state12, result_TREADY_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            result_TDATA_blk_n <= result_TREADY_int_regslice;
        else 
            result_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    result_TDATA_int_regslice_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state16, ap_CS_fsm_state24, ap_CS_fsm_state32, ap_CS_fsm_state40, ap_CS_fsm_state43, ap_CS_fsm_state35, ap_CS_fsm_state27, ap_CS_fsm_state19, ap_CS_fsm_state11, grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378_mult_acc_data_out, grp_array_mult_Pipeline_MULT_ACC_LOOP1_fu_387_mult_acc_data_2_out, grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396_mult_acc_data_4_out, grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405_mult_acc_data_6_out, grp_array_mult_Pipeline_MULT_ACC_LOOP4_fu_414_mult_acc_data_8_out, grp_array_mult_Pipeline_MULT_ACC_LOOP5_fu_423_mult_acc_data_10_out, grp_array_mult_Pipeline_MULT_ACC_LOOP6_fu_432_mult_acc_data_12_out, grp_array_mult_Pipeline_MULT_ACC_LOOP7_fu_441_mult_acc_data_14_out, grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450_mult_acc_data_16_out, grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459_mult_acc_data_18_out, result_TREADY_int_regslice)
    begin
        if ((result_TREADY_int_regslice = ap_const_logic_1)) then
            if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
                result_TDATA_int_regslice <= grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459_mult_acc_data_18_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
                result_TDATA_int_regslice <= grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450_mult_acc_data_16_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
                result_TDATA_int_regslice <= grp_array_mult_Pipeline_MULT_ACC_LOOP7_fu_441_mult_acc_data_14_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
                result_TDATA_int_regslice <= grp_array_mult_Pipeline_MULT_ACC_LOOP6_fu_432_mult_acc_data_12_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
                result_TDATA_int_regslice <= grp_array_mult_Pipeline_MULT_ACC_LOOP5_fu_423_mult_acc_data_10_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
                result_TDATA_int_regslice <= grp_array_mult_Pipeline_MULT_ACC_LOOP4_fu_414_mult_acc_data_8_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
                result_TDATA_int_regslice <= grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405_mult_acc_data_6_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
                result_TDATA_int_regslice <= grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396_mult_acc_data_4_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                result_TDATA_int_regslice <= grp_array_mult_Pipeline_MULT_ACC_LOOP1_fu_387_mult_acc_data_2_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                result_TDATA_int_regslice <= grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378_mult_acc_data_out;
            else 
                result_TDATA_int_regslice <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            result_TDATA_int_regslice <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    result_TLAST_int_regslice_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state16, ap_CS_fsm_state24, ap_CS_fsm_state32, ap_CS_fsm_state40, ap_CS_fsm_state43, ap_CS_fsm_state35, ap_CS_fsm_state27, ap_CS_fsm_state19, ap_CS_fsm_state11, mult_acc_last_fu_524_p2, mult_acc_last_1_fu_608_p2, mult_acc_last_2_fu_692_p2, mult_acc_last_3_reg_1158, mult_acc_last_4_fu_860_p2, result_TREADY_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state40) and (result_TREADY_int_regslice = ap_const_logic_1))) then 
            result_TLAST_int_regslice <= mult_acc_last_4_fu_860_p2;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state32) and (result_TREADY_int_regslice = ap_const_logic_1))) then 
            result_TLAST_int_regslice <= mult_acc_last_3_reg_1158;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) and (result_TREADY_int_regslice = ap_const_logic_1))) then 
            result_TLAST_int_regslice <= mult_acc_last_2_fu_692_p2;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) and (result_TREADY_int_regslice = ap_const_logic_1))) then 
            result_TLAST_int_regslice <= mult_acc_last_1_fu_608_p2;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state11) and (result_TREADY_int_regslice = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state19) and (result_TREADY_int_regslice = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state27) and (result_TREADY_int_regslice = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state35) and (result_TREADY_int_regslice = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state43) and (result_TREADY_int_regslice = ap_const_logic_1)))) then 
            result_TLAST_int_regslice <= ap_const_lv1_0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) and (result_TREADY_int_regslice = ap_const_logic_1))) then 
            result_TLAST_int_regslice <= mult_acc_last_fu_524_p2;
        else 
            result_TLAST_int_regslice <= "X";
        end if; 
    end process;

    result_TVALID <= regslice_both_result_V_data_V_U_vld_out;

    result_TVALID_int_regslice_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state16, ap_CS_fsm_state24, ap_CS_fsm_state32, ap_CS_fsm_state40, ap_CS_fsm_state43, ap_CS_fsm_state35, ap_CS_fsm_state27, ap_CS_fsm_state19, ap_CS_fsm_state11, result_TREADY_int_regslice)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state16) and (result_TREADY_int_regslice = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state8) and (result_TREADY_int_regslice = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state11) and (result_TREADY_int_regslice = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state19) and (result_TREADY_int_regslice = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state27) and (result_TREADY_int_regslice = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state35) and (result_TREADY_int_regslice = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state43) and (result_TREADY_int_regslice = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state40) and (result_TREADY_int_regslice = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state32) and (result_TREADY_int_regslice = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state24) and (result_TREADY_int_regslice = ap_const_logic_1)))) then 
            result_TVALID_int_regslice <= ap_const_logic_1;
        else 
            result_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    tmp_1_fu_530_p4 <= j_fu_134(4 downto 1);
    tmp_2_fu_575_p4 <= j_2_fu_194(15 downto 1);
    tmp_3_fu_614_p4 <= j_2_fu_194(4 downto 1);
    tmp_4_fu_659_p4 <= j_5_fu_198(15 downto 1);
    tmp_5_fu_698_p4 <= j_5_fu_198(4 downto 1);
    tmp_6_fu_754_p4 <= j_8_fu_202(15 downto 1);
    tmp_7_fu_782_p4 <= j_8_fu_202(4 downto 1);
    tmp_8_fu_827_p4 <= j_11_fu_206(15 downto 1);
    tmp_9_fu_866_p4 <= j_11_fu_206(4 downto 1);
    tmp_fu_491_p4 <= j_fu_134(15 downto 1);
end behav;
