--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml bandwidth_counter.twx bandwidth_counter.ncd -o
bandwidth_counter.twr bandwidth_counter.pcf -ucf fsm.ucf

Design file:              bandwidth_counter.ncd
Physical constraint file: bandwidth_counter.pcf
Device,package,speed:     xc6slx4,cpg196,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_ext_pin = PERIOD TIMEGRP "clk_ext_pin" 16.666 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_ext_pin = PERIOD TIMEGRP "clk_ext_pin" 16.666 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 16.666ns
  Low pulse: 8.333ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: my_dcm/dcm_sp_inst/CLKIN
  Logical resource: my_dcm/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 8.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 16.666ns
  High pulse: 8.333ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: my_dcm/dcm_sp_inst/CLKIN
  Logical resource: my_dcm/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.666ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: my_dcm/dcm_sp_inst/CLKIN
  Logical resource: my_dcm/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_my_dcm_clkfx = PERIOD TIMEGRP "my_dcm_clkfx" 
TS_clk_ext_pin / 0.166666667         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1315 paths analyzed, 612 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  41.000ns.
--------------------------------------------------------------------------------

Paths for end point fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6 (SLICE_X6Y19.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6 (FF)
  Requirement:          16.666ns
  Data Path Delay:      4.782ns (Levels of Logic = 0)
  Clock Path Skew:      -0.696ns (1.679 - 2.375)
  Source Clock:         clk_60 rising at 83.330ns
  Destination Clock:    clk_30 rising at 99.996ns
  Clock Uncertainty:    1.355ns

  Clock Uncertainty:          1.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.199ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y20.DQ       Tcko                  0.430   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<6>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6
    SLICE_X6Y19.CX       net (fanout=1)        4.267   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<6>
    SLICE_X6Y19.CLK      Tdick                 0.085   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<7>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      4.782ns (0.515ns logic, 4.267ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------

Paths for end point fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10 (SLICE_X8Y13.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     10.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10 (FF)
  Requirement:          16.666ns
  Data Path Delay:      4.651ns (Levels of Logic = 0)
  Clock Path Skew:      -0.626ns (1.756 - 2.382)
  Source Clock:         clk_60 rising at 83.330ns
  Destination Clock:    clk_30 rising at 99.996ns
  Clock Uncertainty:    1.355ns

  Clock Uncertainty:          1.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.199ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y17.BQ       Tcko                  0.430   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<13>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10
    SLICE_X8Y13.CX       net (fanout=1)        4.136   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<10>
    SLICE_X8Y13.CLK      Tdick                 0.085   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<11>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10
    -------------------------------------------------  ---------------------------
    Total                                      4.651ns (0.515ns logic, 4.136ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------

Paths for end point fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0 (SLICE_X7Y19.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     10.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0 (FF)
  Requirement:          16.666ns
  Data Path Delay:      4.470ns (Levels of Logic = 0)
  Clock Path Skew:      -0.696ns (1.679 - 2.375)
  Source Clock:         clk_60 rising at 83.330ns
  Destination Clock:    clk_30 rising at 99.996ns
  Clock Uncertainty:    1.355ns

  Clock Uncertainty:          1.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.199ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y20.AMUX     Tshcko                0.518   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<6>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0
    SLICE_X7Y19.AX       net (fanout=1)        3.838   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<0>
    SLICE_X7Y19.CLK      Tdick                 0.114   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      4.470ns (0.632ns logic, 3.838ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_my_dcm_clkfx = PERIOD TIMEGRP "my_dcm_clkfx" TS_clk_ext_pin / 0.166666667
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3 (SLICE_X7Y19.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.213ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.906ns (Levels of Logic = 0)
  Clock Path Skew:      0.338ns (1.078 - 0.740)
  Source Clock:         clk_60 rising at 99.996ns
  Destination Clock:    clk_30 rising at 99.996ns
  Clock Uncertainty:    1.355ns

  Clock Uncertainty:          1.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.199ns
    Phase Error (PE):           0.220ns

  Minimum Data Path at Fast Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y20.BQ       Tcko                  0.198   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<6>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3
    SLICE_X7Y19.DX       net (fanout=1)        1.649   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<3>
    SLICE_X7Y19.CLK      Tckdi       (-Th)    -0.059   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      1.906ns (0.257ns logic, 1.649ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------

Paths for end point fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1 (SLICE_X7Y19.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.287ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.980ns (Levels of Logic = 0)
  Clock Path Skew:      0.338ns (1.078 - 0.740)
  Source Clock:         clk_60 rising at 99.996ns
  Destination Clock:    clk_30 rising at 99.996ns
  Clock Uncertainty:    1.355ns

  Clock Uncertainty:          1.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.199ns
    Phase Error (PE):           0.220ns

  Minimum Data Path at Fast Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y20.AQ       Tcko                  0.198   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<6>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1
    SLICE_X7Y19.BX       net (fanout=1)        1.723   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<1>
    SLICE_X7Y19.CLK      Tckdi       (-Th)    -0.059   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      1.980ns (0.257ns logic, 1.723ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------

Paths for end point fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_13 (SLICE_X8Y18.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.347ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_13 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.042ns (Levels of Logic = 0)
  Clock Path Skew:      0.340ns (1.087 - 0.747)
  Source Clock:         clk_60 rising at 99.996ns
  Destination Clock:    clk_30 rising at 99.996ns
  Clock Uncertainty:    1.355ns

  Clock Uncertainty:          1.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.199ns
    Phase Error (PE):           0.220ns

  Minimum Data Path at Fast Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_13 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y17.DQ       Tcko                  0.198   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<13>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_13
    SLICE_X8Y18.DX       net (fanout=1)        1.803   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<13>
    SLICE_X8Y18.CLK      Tckdi       (-Th)    -0.041   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<13>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_13
    -------------------------------------------------  ---------------------------
    Total                                      2.042ns (0.239ns logic, 1.803ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_my_dcm_clkfx = PERIOD TIMEGRP "my_dcm_clkfx" TS_clk_ext_pin / 0.166666667
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 96.426ns (period - min period limit)
  Period: 99.996ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y6.CLKA
  Clock network: clk_30
--------------------------------------------------------------------------------
Slack: 96.426ns (period - min period limit)
  Period: 99.996ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y4.CLKA
  Clock network: clk_30
--------------------------------------------------------------------------------
Slack: 96.426ns (period - min period limit)
  Period: 99.996ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y14.CLKA
  Clock network: clk_30
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_my_dcm_clk0 = PERIOD TIMEGRP "my_dcm_clk0" TS_clk_ext_pin 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 895 paths analyzed, 491 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.755ns.
--------------------------------------------------------------------------------

Paths for end point fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (SLICE_X9Y42.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.911ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wr_state_FSM_FFd2 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (FF)
  Requirement:          16.666ns
  Data Path Delay:      4.613ns (Levels of Logic = 0)
  Clock Path Skew:      -0.787ns (1.690 - 2.477)
  Source Clock:         clk_30 rising at 0.000ns
  Destination Clock:    clk_60 rising at 16.666ns
  Clock Uncertainty:    1.355ns

  Clock Uncertainty:          1.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.199ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: wr_state_FSM_FFd2 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y8.DQ        Tcko                  0.430   wr_state_FSM_FFd2
                                                       wr_state_FSM_FFd2
    SLICE_X9Y42.SR       net (fanout=5)        3.804   wr_state_FSM_FFd2
    SLICE_X9Y42.CLK      Trck                  0.379   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                      4.613ns (0.809ns logic, 3.804ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------

Paths for end point fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9 (SLICE_X2Y53.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     10.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9 (FF)
  Requirement:          16.666ns
  Data Path Delay:      4.490ns (Levels of Logic = 0)
  Clock Path Skew:      -0.690ns (1.774 - 2.464)
  Source Clock:         clk_30 rising at 0.000ns
  Destination Clock:    clk_60 rising at 16.666ns
  Clock Uncertainty:    1.355ns

  Clock Uncertainty:          1.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.199ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y53.AQ       Tcko                  0.430   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<13>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9
    SLICE_X2Y53.BX       net (fanout=1)        3.975   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<9>
    SLICE_X2Y53.CLK      Tdick                 0.085   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<11>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      4.490ns (0.515ns logic, 3.975ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------

Paths for end point fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1 (SLICE_X2Y42.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     10.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1 (FF)
  Requirement:          16.666ns
  Data Path Delay:      4.398ns (Levels of Logic = 0)
  Clock Path Skew:      -0.697ns (1.721 - 2.418)
  Source Clock:         clk_30 rising at 0.000ns
  Destination Clock:    clk_60 rising at 16.666ns
  Clock Uncertainty:    1.355ns

  Clock Uncertainty:          1.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.199ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y42.AMUX     Tshcko                0.518   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<7>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1
    SLICE_X2Y42.BX       net (fanout=1)        3.795   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<1>
    SLICE_X2Y42.CLK      Tdick                 0.085   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      4.398ns (0.603ns logic, 3.795ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_my_dcm_clk0 = PERIOD TIMEGRP "my_dcm_clk0" TS_clk_ext_pin HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 (SLICE_X2Y42.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.246ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.938ns (Levels of Logic = 0)
  Clock Path Skew:      0.337ns (1.120 - 0.783)
  Source Clock:         clk_30 rising at 0.000ns
  Destination Clock:    clk_60 rising at 0.000ns
  Clock Uncertainty:    1.355ns

  Clock Uncertainty:          1.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.199ns
    Phase Error (PE):           0.220ns

  Minimum Data Path at Fast Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y42.BMUX     Tshcko                0.244   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<7>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2
    SLICE_X2Y42.CX       net (fanout=1)        1.653   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<2>
    SLICE_X2Y42.CLK      Tckdi       (-Th)    -0.041   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      1.938ns (0.285ns logic, 1.653ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

Paths for end point fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8 (SLICE_X2Y53.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.359ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.058ns (Levels of Logic = 0)
  Clock Path Skew:      0.344ns (1.173 - 0.829)
  Source Clock:         clk_30 rising at 0.000ns
  Destination Clock:    clk_60 rising at 0.000ns
  Clock Uncertainty:    1.355ns

  Clock Uncertainty:          1.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.199ns
    Phase Error (PE):           0.220ns

  Minimum Data Path at Fast Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y53.AMUX     Tshcko                0.244   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<13>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8
    SLICE_X2Y53.AX       net (fanout=1)        1.773   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<8>
    SLICE_X2Y53.CLK      Tckdi       (-Th)    -0.041   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<11>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8
    -------------------------------------------------  ---------------------------
    Total                                      2.058ns (0.285ns logic, 1.773ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------

Paths for end point fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_10 (SLICE_X2Y53.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.366ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.065ns (Levels of Logic = 0)
  Clock Path Skew:      0.344ns (1.173 - 0.829)
  Source Clock:         clk_30 rising at 0.000ns
  Destination Clock:    clk_60 rising at 0.000ns
  Clock Uncertainty:    1.355ns

  Clock Uncertainty:          1.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.199ns
    Phase Error (PE):           0.220ns

  Minimum Data Path at Fast Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y53.BQ       Tcko                  0.198   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<13>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10
    SLICE_X2Y53.CX       net (fanout=1)        1.826   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<10>
    SLICE_X2Y53.CLK      Tckdi       (-Th)    -0.041   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<11>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_10
    -------------------------------------------------  ---------------------------
    Total                                      2.065ns (0.239ns logic, 1.826ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_my_dcm_clk0 = PERIOD TIMEGRP "my_dcm_clk0" TS_clk_ext_pin HIGH 50%;
--------------------------------------------------------------------------------
Slack: 13.096ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y6.CLKB
  Clock network: clk_60
--------------------------------------------------------------------------------
Slack: 13.096ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y4.CLKB
  Clock network: clk_60
--------------------------------------------------------------------------------
Slack: 13.096ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y14.CLKB
  Clock network: clk_60
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "TXE_L" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP 
"clk_ext";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 60 paths analyzed, 60 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   8.362ns.
--------------------------------------------------------------------------------

Paths for end point fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y14.ENB), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.638ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               TXE_L (PAD)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination Clock:    clk_60 rising at 0.000ns
  Requirement:          9.000ns
  Data Path Delay:      9.660ns (Levels of Logic = 3)
  Clock Path Delay:     1.573ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: TXE_L to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L13.I                Tiopi                 1.590   TXE_L
                                                       TXE_L
                                                       TXE_L_IBUF
                                                       ProtoComp33.IINV
                                                       ProtoComp33.IMUX
    SLICE_X5Y30.B3       net (fanout=5)        4.974   txe_state_glue_set
    SLICE_X5Y30.B        Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<12>
                                                       Mmux_fifo_rd_en11
    SLICE_X5Y30.D6       net (fanout=10)       0.357   fifo_rd_en
    SLICE_X5Y30.D        Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<12>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    RAMB16_X0Y14.ENB     net (fanout=8)        1.971   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    RAMB16_X0Y14.CLKB    Trcck_ENB             0.250   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      9.660ns (2.358ns logic, 7.302ns route)
                                                       (24.4% logic, 75.6% route)

  Minimum Clock Path at Slow Process Corner: clk_ext to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.344   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp32.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        2.387   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.064   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.130   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.671   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    RAMB16_X0Y14.CLKB    net (fanout=46)       0.861   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      1.573ns (-3.410ns logic, 4.983ns route)

--------------------------------------------------------------------------------

Paths for end point fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y12.ENB), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.867ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               TXE_L (PAD)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination Clock:    clk_60 rising at 0.000ns
  Requirement:          9.000ns
  Data Path Delay:      9.423ns (Levels of Logic = 3)
  Clock Path Delay:     1.565ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: TXE_L to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L13.I                Tiopi                 1.590   TXE_L
                                                       TXE_L
                                                       TXE_L_IBUF
                                                       ProtoComp33.IINV
                                                       ProtoComp33.IMUX
    SLICE_X5Y30.B3       net (fanout=5)        4.974   txe_state_glue_set
    SLICE_X5Y30.B        Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<12>
                                                       Mmux_fifo_rd_en11
    SLICE_X5Y30.D6       net (fanout=10)       0.357   fifo_rd_en
    SLICE_X5Y30.D        Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<12>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    RAMB16_X0Y12.ENB     net (fanout=8)        1.734   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    RAMB16_X0Y12.CLKB    Trcck_ENB             0.250   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      9.423ns (2.358ns logic, 7.065ns route)
                                                       (25.0% logic, 75.0% route)

  Minimum Clock Path at Slow Process Corner: clk_ext to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.344   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp32.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        2.387   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.064   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.130   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.671   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    RAMB16_X0Y12.CLKB    net (fanout=46)       0.853   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      1.565ns (-3.410ns logic, 4.975ns route)

--------------------------------------------------------------------------------

Paths for end point fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y0.ENB), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.898ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               TXE_L (PAD)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination Clock:    clk_60 rising at 0.000ns
  Requirement:          9.000ns
  Data Path Delay:      9.401ns (Levels of Logic = 3)
  Clock Path Delay:     1.574ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: TXE_L to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L13.I                Tiopi                 1.590   TXE_L
                                                       TXE_L
                                                       TXE_L_IBUF
                                                       ProtoComp33.IINV
                                                       ProtoComp33.IMUX
    SLICE_X5Y30.B3       net (fanout=5)        4.974   txe_state_glue_set
    SLICE_X5Y30.B        Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<12>
                                                       Mmux_fifo_rd_en11
    SLICE_X5Y30.D6       net (fanout=10)       0.357   fifo_rd_en
    SLICE_X5Y30.D        Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<12>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    RAMB16_X0Y0.ENB      net (fanout=8)        1.712   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    RAMB16_X0Y0.CLKB     Trcck_ENB             0.250   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      9.401ns (2.358ns logic, 7.043ns route)
                                                       (25.1% logic, 74.9% route)

  Minimum Clock Path at Slow Process Corner: clk_ext to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.344   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp32.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        2.387   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.064   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.130   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.671   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    RAMB16_X0Y0.CLKB     net (fanout=46)       0.862   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      1.574ns (-3.410ns logic, 4.984ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "TXE_L" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point txe_state (SLICE_X9Y15.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.445ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               TXE_L (PAD)
  Destination:          txe_state (FF)
  Destination Clock:    clk_60 rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      2.301ns (Levels of Logic = 1)
  Clock Path Delay:     1.081ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: TXE_L to txe_state
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L13.I                Tiopi                 0.773   TXE_L
                                                       TXE_L
                                                       TXE_L_IBUF
                                                       ProtoComp33.IINV
                                                       ProtoComp33.IMUX
    SLICE_X9Y15.AX       net (fanout=5)        1.469   txe_state_glue_set
    SLICE_X9Y15.CLK      Tckdi       (-Th)    -0.059   txe_state
                                                       txe_state
    -------------------------------------------------  ---------------------------
    Total                                      2.301ns (0.832ns logic, 1.469ns route)
                                                       (36.2% logic, 63.8% route)

  Maximum Clock Path at Fast Process Corner: clk_ext to txe_state
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.887   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp32.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        1.235   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.415   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.678   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.262   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X9Y15.CLK      net (fanout=46)       0.767   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      1.081ns (-1.598ns logic, 2.679ns route)

--------------------------------------------------------------------------------

Paths for end point siwua (SLICE_X9Y16.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.470ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               TXE_L (PAD)
  Destination:          siwua (FF)
  Destination Clock:    clk_60 rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      2.324ns (Levels of Logic = 1)
  Clock Path Delay:     1.079ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: TXE_L to siwua
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L13.I                Tiopi                 0.773   TXE_L
                                                       TXE_L
                                                       TXE_L_IBUF
                                                       ProtoComp33.IINV
                                                       ProtoComp33.IMUX
    SLICE_X9Y16.AX       net (fanout=5)        1.492   txe_state_glue_set
    SLICE_X9Y16.CLK      Tckdi       (-Th)    -0.059   siwua
                                                       siwua
    -------------------------------------------------  ---------------------------
    Total                                      2.324ns (0.832ns logic, 1.492ns route)
                                                       (35.8% logic, 64.2% route)

  Maximum Clock Path at Fast Process Corner: clk_ext to siwua
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.887   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp32.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        1.235   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.415   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.678   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.262   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X9Y16.CLK      net (fanout=46)       0.765   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      1.079ns (-1.598ns logic, 2.677ns route)

--------------------------------------------------------------------------------

Paths for end point rd_state_FSM_FFd2 (SLICE_X9Y28.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.204ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               TXE_L (PAD)
  Destination:          rd_state_FSM_FFd2 (FF)
  Destination Clock:    clk_60 rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      3.059ns (Levels of Logic = 2)
  Clock Path Delay:     1.080ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: TXE_L to rd_state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L13.I                Tiopi                 0.773   TXE_L
                                                       TXE_L
                                                       TXE_L_IBUF
                                                       ProtoComp33.IINV
                                                       ProtoComp33.IMUX
    SLICE_X9Y28.A3       net (fanout=5)        2.131   txe_state_glue_set
    SLICE_X9Y28.CLK      Tah         (-Th)    -0.155   rd_state_FSM_FFd1
                                                       rd_state_FSM_FFd2-In1
                                                       rd_state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.059ns (0.928ns logic, 2.131ns route)
                                                       (30.3% logic, 69.7% route)

  Maximum Clock Path at Fast Process Corner: clk_ext to rd_state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.887   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp32.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        1.235   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.415   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.678   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.262   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X9Y28.CLK      net (fanout=46)       0.766   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      1.080ns (-1.598ns logic, 2.678ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "RXF_L" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP 
"clk_ext";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 27 paths analyzed, 27 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.711ns.
--------------------------------------------------------------------------------

Paths for end point counter_11 (SLICE_X2Y4.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.289ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RXF_L (PAD)
  Destination:          counter_11 (FF)
  Destination Clock:    clk_30 rising at 0.000ns
  Requirement:          9.000ns
  Data Path Delay:      7.056ns (Levels of Logic = 2)
  Clock Path Delay:     1.620ns (Levels of Logic = 4)
  Clock Uncertainty:    1.275ns

  Clock Uncertainty:          1.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.199ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: RXF_L to counter_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L14.I                Tiopi                 1.557   RXF_L
                                                       RXF_L
                                                       RXF_L_IBUF
                                                       ProtoComp32.IMUX
    SLICE_X3Y8.B2        net (fanout=3)        3.975   RXF_L_IBUF
    SLICE_X3Y8.B         Tilo                  0.259   wr_state_FSM_FFd2
                                                       RXF_L_GND_6_o_AND_3_o1
    SLICE_X2Y4.SR        net (fanout=7)        0.795   RXF_L_GND_6_o_AND_3_o
    SLICE_X2Y4.CLK       Tsrck                 0.470   counter<11>
                                                       counter_11
    -------------------------------------------------  ---------------------------
    Total                                      7.056ns (2.286ns logic, 4.770ns route)
                                                       (32.4% logic, 67.6% route)

  Minimum Clock Path at Slow Process Corner: clk_ext to counter_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.344   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp32.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        2.387   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.064   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -5.130   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.671   my_dcm/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    SLICE_X2Y4.CLK       net (fanout=56)       0.908   clk_30
    -------------------------------------------------  ---------------------------
    Total                                      1.620ns (-3.410ns logic, 5.030ns route)

--------------------------------------------------------------------------------

Paths for end point counter_2 (SLICE_X2Y2.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.298ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RXF_L (PAD)
  Destination:          counter_2 (FF)
  Destination Clock:    clk_30 rising at 0.000ns
  Requirement:          9.000ns
  Data Path Delay:      7.053ns (Levels of Logic = 2)
  Clock Path Delay:     1.626ns (Levels of Logic = 4)
  Clock Uncertainty:    1.275ns

  Clock Uncertainty:          1.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.199ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: RXF_L to counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L14.I                Tiopi                 1.557   RXF_L
                                                       RXF_L
                                                       RXF_L_IBUF
                                                       ProtoComp32.IMUX
    SLICE_X3Y8.B2        net (fanout=3)        3.975   RXF_L_IBUF
    SLICE_X3Y8.B         Tilo                  0.259   wr_state_FSM_FFd2
                                                       RXF_L_GND_6_o_AND_3_o1
    SLICE_X2Y2.SR        net (fanout=7)        0.801   RXF_L_GND_6_o_AND_3_o
    SLICE_X2Y2.CLK       Tsrck                 0.461   counter<3>
                                                       counter_2
    -------------------------------------------------  ---------------------------
    Total                                      7.053ns (2.277ns logic, 4.776ns route)
                                                       (32.3% logic, 67.7% route)

  Minimum Clock Path at Slow Process Corner: clk_ext to counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.344   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp32.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        2.387   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.064   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -5.130   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.671   my_dcm/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    SLICE_X2Y2.CLK       net (fanout=56)       0.914   clk_30
    -------------------------------------------------  ---------------------------
    Total                                      1.626ns (-3.410ns logic, 5.036ns route)

--------------------------------------------------------------------------------

Paths for end point counter_10 (SLICE_X2Y4.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.298ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RXF_L (PAD)
  Destination:          counter_10 (FF)
  Destination Clock:    clk_30 rising at 0.000ns
  Requirement:          9.000ns
  Data Path Delay:      7.047ns (Levels of Logic = 2)
  Clock Path Delay:     1.620ns (Levels of Logic = 4)
  Clock Uncertainty:    1.275ns

  Clock Uncertainty:          1.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.199ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: RXF_L to counter_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L14.I                Tiopi                 1.557   RXF_L
                                                       RXF_L
                                                       RXF_L_IBUF
                                                       ProtoComp32.IMUX
    SLICE_X3Y8.B2        net (fanout=3)        3.975   RXF_L_IBUF
    SLICE_X3Y8.B         Tilo                  0.259   wr_state_FSM_FFd2
                                                       RXF_L_GND_6_o_AND_3_o1
    SLICE_X2Y4.SR        net (fanout=7)        0.795   RXF_L_GND_6_o_AND_3_o
    SLICE_X2Y4.CLK       Tsrck                 0.461   counter<11>
                                                       counter_10
    -------------------------------------------------  ---------------------------
    Total                                      7.047ns (2.277ns logic, 4.770ns route)
                                                       (32.3% logic, 67.7% route)

  Minimum Clock Path at Slow Process Corner: clk_ext to counter_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.344   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp32.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        2.387   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.064   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -5.130   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.671   my_dcm/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    SLICE_X2Y4.CLK       net (fanout=56)       0.908   clk_30
    -------------------------------------------------  ---------------------------
    Total                                      1.620ns (-3.410ns logic, 5.030ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "RXF_L" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point counter_20 (SLICE_X2Y7.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.200ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXF_L (PAD)
  Destination:          counter_20 (FF)
  Destination Clock:    clk_30 rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      3.140ns (Levels of Logic = 2)
  Clock Path Delay:     1.165ns (Levels of Logic = 4)
  Clock Uncertainty:    1.275ns

  Clock Uncertainty:          1.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.199ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: RXF_L to counter_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L14.I                Tiopi                 0.763   RXF_L
                                                       RXF_L
                                                       RXF_L_IBUF
                                                       ProtoComp32.IMUX
    SLICE_X3Y8.B2        net (fanout=3)        2.062   RXF_L_IBUF
    SLICE_X3Y8.B         Tilo                  0.156   wr_state_FSM_FFd2
                                                       RXF_L_GND_6_o_AND_3_o1
    SLICE_X2Y7.SR        net (fanout=7)        0.141   RXF_L_GND_6_o_AND_3_o
    SLICE_X2Y7.CLK       Tcksr       (-Th)    -0.018   counter<23>
                                                       counter_20
    -------------------------------------------------  ---------------------------
    Total                                      3.140ns (0.937ns logic, 2.203ns route)
                                                       (29.8% logic, 70.2% route)

  Maximum Clock Path at Fast Process Corner: clk_ext to counter_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.887   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp32.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        1.235   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.415   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.678   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.262   my_dcm/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    SLICE_X2Y7.CLK       net (fanout=56)       0.851   clk_30
    -------------------------------------------------  ---------------------------
    Total                                      1.165ns (-1.598ns logic, 2.763ns route)

--------------------------------------------------------------------------------

Paths for end point counter_23 (SLICE_X2Y7.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.209ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXF_L (PAD)
  Destination:          counter_23 (FF)
  Destination Clock:    clk_30 rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      3.149ns (Levels of Logic = 2)
  Clock Path Delay:     1.165ns (Levels of Logic = 4)
  Clock Uncertainty:    1.275ns

  Clock Uncertainty:          1.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.199ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: RXF_L to counter_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L14.I                Tiopi                 0.763   RXF_L
                                                       RXF_L
                                                       RXF_L_IBUF
                                                       ProtoComp32.IMUX
    SLICE_X3Y8.B2        net (fanout=3)        2.062   RXF_L_IBUF
    SLICE_X3Y8.B         Tilo                  0.156   wr_state_FSM_FFd2
                                                       RXF_L_GND_6_o_AND_3_o1
    SLICE_X2Y7.SR        net (fanout=7)        0.141   RXF_L_GND_6_o_AND_3_o
    SLICE_X2Y7.CLK       Tcksr       (-Th)    -0.027   counter<23>
                                                       counter_23
    -------------------------------------------------  ---------------------------
    Total                                      3.149ns (0.946ns logic, 2.203ns route)
                                                       (30.0% logic, 70.0% route)

  Maximum Clock Path at Fast Process Corner: clk_ext to counter_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.887   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp32.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        1.235   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.415   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.678   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.262   my_dcm/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    SLICE_X2Y7.CLK       net (fanout=56)       0.851   clk_30
    -------------------------------------------------  ---------------------------
    Total                                      1.165ns (-1.598ns logic, 2.763ns route)

--------------------------------------------------------------------------------

Paths for end point counter_22 (SLICE_X2Y7.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.210ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXF_L (PAD)
  Destination:          counter_22 (FF)
  Destination Clock:    clk_30 rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      3.150ns (Levels of Logic = 2)
  Clock Path Delay:     1.165ns (Levels of Logic = 4)
  Clock Uncertainty:    1.275ns

  Clock Uncertainty:          1.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.199ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: RXF_L to counter_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L14.I                Tiopi                 0.763   RXF_L
                                                       RXF_L
                                                       RXF_L_IBUF
                                                       ProtoComp32.IMUX
    SLICE_X3Y8.B2        net (fanout=3)        2.062   RXF_L_IBUF
    SLICE_X3Y8.B         Tilo                  0.156   wr_state_FSM_FFd2
                                                       RXF_L_GND_6_o_AND_3_o1
    SLICE_X2Y7.SR        net (fanout=7)        0.141   RXF_L_GND_6_o_AND_3_o
    SLICE_X2Y7.CLK       Tcksr       (-Th)    -0.028   counter<23>
                                                       counter_22
    -------------------------------------------------  ---------------------------
    Total                                      3.150ns (0.947ns logic, 2.203ns route)
                                                       (30.1% logic, 69.9% route)

  Maximum Clock Path at Fast Process Corner: clk_ext to counter_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.887   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp32.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        1.235   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.415   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.678   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.262   my_dcm/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    SLICE_X2Y7.CLK       net (fanout=56)       0.851   clk_30
    -------------------------------------------------  ---------------------------
    Total                                      1.165ns (-1.598ns logic, 2.763ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<7>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   7.816ns.
--------------------------------------------------------------------------------

Paths for end point Data<7> (H13.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.850ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               D_pipe_ff_7 (FF)
  Destination:          Data<7> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      5.438ns (Levels of Logic = 1)
  Clock Path Delay:     2.103ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_ext to D_pipe_ff_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp32.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.773   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X7Y29.CLK      net (fanout=46)       1.403   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.103ns (-4.078ns logic, 6.181ns route)

  Maximum Data Path at Slow Process Corner: D_pipe_ff_7 to Data<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y29.DQ       Tcko                  0.430   D_pipe_ff<7>
                                                       D_pipe_ff_7
    H13.O                net (fanout=1)        3.026   D_pipe_ff<7>
    H13.PAD              Tioop                 1.982   Data<7>
                                                       Data_7_OBUF
                                                       Data<7>
    -------------------------------------------------  ---------------------------
    Total                                      5.438ns (2.412ns logic, 3.026ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "Data<7>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point Data<7> (H13.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  2.615ns (clock arrival + clock path + data path - uncertainty)
  Source:               D_pipe_ff_7 (FF)
  Destination:          Data<7> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Data Path Delay:      2.371ns (Levels of Logic = 1)
  Clock Path Delay:     0.519ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_ext to D_pipe_ff_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp32.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.655   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.231   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X7Y29.CLK      net (fanout=46)       0.460   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.519ns (-1.711ns logic, 2.230ns route)

  Minimum Data Path at Fast Process Corner: D_pipe_ff_7 to Data<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y29.DQ       Tcko                  0.198   D_pipe_ff<7>
                                                       D_pipe_ff_7
    H13.O                net (fanout=1)        1.474   D_pipe_ff<7>
    H13.PAD              Tioop                 0.699   Data<7>
                                                       Data_7_OBUF
                                                       Data<7>
    -------------------------------------------------  ---------------------------
    Total                                      2.371ns (0.897ns logic, 1.474ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<6>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   7.723ns.
--------------------------------------------------------------------------------

Paths for end point Data<6> (F14.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.943ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               D_pipe_ff_6 (FF)
  Destination:          Data<6> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      5.345ns (Levels of Logic = 1)
  Clock Path Delay:     2.103ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_ext to D_pipe_ff_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp32.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.773   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X7Y29.CLK      net (fanout=46)       1.403   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.103ns (-4.078ns logic, 6.181ns route)

  Maximum Data Path at Slow Process Corner: D_pipe_ff_6 to Data<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y29.CQ       Tcko                  0.430   D_pipe_ff<7>
                                                       D_pipe_ff_6
    F14.O                net (fanout=1)        2.933   D_pipe_ff<6>
    F14.PAD              Tioop                 1.982   Data<6>
                                                       Data_6_OBUF
                                                       Data<6>
    -------------------------------------------------  ---------------------------
    Total                                      5.345ns (2.412ns logic, 2.933ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "Data<6>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point Data<6> (F14.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  2.573ns (clock arrival + clock path + data path - uncertainty)
  Source:               D_pipe_ff_6 (FF)
  Destination:          Data<6> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Data Path Delay:      2.329ns (Levels of Logic = 1)
  Clock Path Delay:     0.519ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_ext to D_pipe_ff_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp32.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.655   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.231   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X7Y29.CLK      net (fanout=46)       0.460   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.519ns (-1.711ns logic, 2.230ns route)

  Minimum Data Path at Fast Process Corner: D_pipe_ff_6 to Data<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y29.CQ       Tcko                  0.198   D_pipe_ff<7>
                                                       D_pipe_ff_6
    F14.O                net (fanout=1)        1.432   D_pipe_ff<6>
    F14.PAD              Tioop                 0.699   Data<6>
                                                       Data_6_OBUF
                                                       Data<6>
    -------------------------------------------------  ---------------------------
    Total                                      2.329ns (0.897ns logic, 1.432ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<5>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   7.754ns.
--------------------------------------------------------------------------------

Paths for end point Data<5> (F13.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.912ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               D_pipe_ff_5 (FF)
  Destination:          Data<5> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      5.376ns (Levels of Logic = 1)
  Clock Path Delay:     2.103ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_ext to D_pipe_ff_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp32.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.773   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X7Y29.CLK      net (fanout=46)       1.403   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.103ns (-4.078ns logic, 6.181ns route)

  Maximum Data Path at Slow Process Corner: D_pipe_ff_5 to Data<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y29.BQ       Tcko                  0.430   D_pipe_ff<7>
                                                       D_pipe_ff_5
    F13.O                net (fanout=1)        2.964   D_pipe_ff<5>
    F13.PAD              Tioop                 1.982   Data<5>
                                                       Data_5_OBUF
                                                       Data<5>
    -------------------------------------------------  ---------------------------
    Total                                      5.376ns (2.412ns logic, 2.964ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "Data<5>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point Data<5> (F13.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  2.599ns (clock arrival + clock path + data path - uncertainty)
  Source:               D_pipe_ff_5 (FF)
  Destination:          Data<5> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Data Path Delay:      2.355ns (Levels of Logic = 1)
  Clock Path Delay:     0.519ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_ext to D_pipe_ff_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp32.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.655   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.231   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X7Y29.CLK      net (fanout=46)       0.460   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.519ns (-1.711ns logic, 2.230ns route)

  Minimum Data Path at Fast Process Corner: D_pipe_ff_5 to Data<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y29.BQ       Tcko                  0.198   D_pipe_ff<7>
                                                       D_pipe_ff_5
    F13.O                net (fanout=1)        1.458   D_pipe_ff<5>
    F13.PAD              Tioop                 0.699   Data<5>
                                                       Data_5_OBUF
                                                       Data<5>
    -------------------------------------------------  ---------------------------
    Total                                      2.355ns (0.897ns logic, 1.458ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<4>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   7.734ns.
--------------------------------------------------------------------------------

Paths for end point Data<4> (G14.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.932ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               D_pipe_ff_4 (FF)
  Destination:          Data<4> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      5.356ns (Levels of Logic = 1)
  Clock Path Delay:     2.103ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_ext to D_pipe_ff_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp32.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.773   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X7Y29.CLK      net (fanout=46)       1.403   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.103ns (-4.078ns logic, 6.181ns route)

  Maximum Data Path at Slow Process Corner: D_pipe_ff_4 to Data<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y29.AQ       Tcko                  0.430   D_pipe_ff<7>
                                                       D_pipe_ff_4
    G14.O                net (fanout=1)        2.944   D_pipe_ff<4>
    G14.PAD              Tioop                 1.982   Data<4>
                                                       Data_4_OBUF
                                                       Data<4>
    -------------------------------------------------  ---------------------------
    Total                                      5.356ns (2.412ns logic, 2.944ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "Data<4>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point Data<4> (G14.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  2.591ns (clock arrival + clock path + data path - uncertainty)
  Source:               D_pipe_ff_4 (FF)
  Destination:          Data<4> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Data Path Delay:      2.347ns (Levels of Logic = 1)
  Clock Path Delay:     0.519ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_ext to D_pipe_ff_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp32.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.655   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.231   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X7Y29.CLK      net (fanout=46)       0.460   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.519ns (-1.711ns logic, 2.230ns route)

  Minimum Data Path at Fast Process Corner: D_pipe_ff_4 to Data<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y29.AQ       Tcko                  0.198   D_pipe_ff<7>
                                                       D_pipe_ff_4
    G14.O                net (fanout=1)        1.450   D_pipe_ff<4>
    G14.PAD              Tioop                 0.699   Data<4>
                                                       Data_4_OBUF
                                                       Data<4>
    -------------------------------------------------  ---------------------------
    Total                                      2.347ns (0.897ns logic, 1.450ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<3>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   7.691ns.
--------------------------------------------------------------------------------

Paths for end point Data<3> (G13.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.975ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               D_pipe_ff_3 (FF)
  Destination:          Data<3> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      5.315ns (Levels of Logic = 1)
  Clock Path Delay:     2.101ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_ext to D_pipe_ff_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp32.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.773   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X7Y32.CLK      net (fanout=46)       1.401   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.101ns (-4.078ns logic, 6.179ns route)

  Maximum Data Path at Slow Process Corner: D_pipe_ff_3 to Data<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y32.AQ       Tcko                  0.430   D_pipe_ff<3>
                                                       D_pipe_ff_3
    G13.O                net (fanout=1)        2.903   D_pipe_ff<3>
    G13.PAD              Tioop                 1.982   Data<3>
                                                       Data_3_OBUF
                                                       Data<3>
    -------------------------------------------------  ---------------------------
    Total                                      5.315ns (2.412ns logic, 2.903ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "Data<3>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point Data<3> (G13.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  2.535ns (clock arrival + clock path + data path - uncertainty)
  Source:               D_pipe_ff_3 (FF)
  Destination:          Data<3> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Data Path Delay:      2.293ns (Levels of Logic = 1)
  Clock Path Delay:     0.517ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_ext to D_pipe_ff_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp32.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.655   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.231   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X7Y32.CLK      net (fanout=46)       0.458   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.517ns (-1.711ns logic, 2.228ns route)

  Minimum Data Path at Fast Process Corner: D_pipe_ff_3 to Data<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y32.AQ       Tcko                  0.198   D_pipe_ff<3>
                                                       D_pipe_ff_3
    G13.O                net (fanout=1)        1.396   D_pipe_ff<3>
    G13.PAD              Tioop                 0.699   Data<3>
                                                       Data_3_OBUF
                                                       Data<3>
    -------------------------------------------------  ---------------------------
    Total                                      2.293ns (0.897ns logic, 1.396ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<2>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   8.103ns.
--------------------------------------------------------------------------------

Paths for end point Data<2> (E14.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.563ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               D_pipe_ff_2 (FF)
  Destination:          Data<2> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      5.729ns (Levels of Logic = 1)
  Clock Path Delay:     2.099ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_ext to D_pipe_ff_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp32.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.773   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X8Y36.CLK      net (fanout=46)       1.399   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.099ns (-4.078ns logic, 6.177ns route)

  Maximum Data Path at Slow Process Corner: D_pipe_ff_2 to Data<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y36.CQ       Tcko                  0.525   D_pipe_ff<2>
                                                       D_pipe_ff_2
    E14.O                net (fanout=1)        3.222   D_pipe_ff<2>
    E14.PAD              Tioop                 1.982   Data<2>
                                                       Data_2_OBUF
                                                       Data<2>
    -------------------------------------------------  ---------------------------
    Total                                      5.729ns (2.507ns logic, 3.222ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "Data<2>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point Data<2> (E14.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  2.705ns (clock arrival + clock path + data path - uncertainty)
  Source:               D_pipe_ff_2 (FF)
  Destination:          Data<2> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Data Path Delay:      2.465ns (Levels of Logic = 1)
  Clock Path Delay:     0.515ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_ext to D_pipe_ff_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp32.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.655   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.231   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X8Y36.CLK      net (fanout=46)       0.456   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.515ns (-1.711ns logic, 2.226ns route)

  Minimum Data Path at Fast Process Corner: D_pipe_ff_2 to Data<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y36.CQ       Tcko                  0.234   D_pipe_ff<2>
                                                       D_pipe_ff_2
    E14.O                net (fanout=1)        1.532   D_pipe_ff<2>
    E14.PAD              Tioop                 0.699   Data<2>
                                                       Data_2_OBUF
                                                       Data<2>
    -------------------------------------------------  ---------------------------
    Total                                      2.465ns (0.933ns logic, 1.532ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<1>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   8.157ns.
--------------------------------------------------------------------------------

Paths for end point Data<1> (E13.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.509ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               D_pipe_ff_1 (FF)
  Destination:          Data<1> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      5.783ns (Levels of Logic = 1)
  Clock Path Delay:     2.099ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_ext to D_pipe_ff_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp32.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.773   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X8Y36.CLK      net (fanout=46)       1.399   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.099ns (-4.078ns logic, 6.177ns route)

  Maximum Data Path at Slow Process Corner: D_pipe_ff_1 to Data<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y36.BQ       Tcko                  0.525   D_pipe_ff<2>
                                                       D_pipe_ff_1
    E13.O                net (fanout=1)        3.276   D_pipe_ff<1>
    E13.PAD              Tioop                 1.982   Data<1>
                                                       Data_1_OBUF
                                                       Data<1>
    -------------------------------------------------  ---------------------------
    Total                                      5.783ns (2.507ns logic, 3.276ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "Data<1>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point Data<1> (E13.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  2.745ns (clock arrival + clock path + data path - uncertainty)
  Source:               D_pipe_ff_1 (FF)
  Destination:          Data<1> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Data Path Delay:      2.505ns (Levels of Logic = 1)
  Clock Path Delay:     0.515ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_ext to D_pipe_ff_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp32.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.655   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.231   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X8Y36.CLK      net (fanout=46)       0.456   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.515ns (-1.711ns logic, 2.226ns route)

  Minimum Data Path at Fast Process Corner: D_pipe_ff_1 to Data<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y36.BQ       Tcko                  0.234   D_pipe_ff<2>
                                                       D_pipe_ff_1
    E13.O                net (fanout=1)        1.572   D_pipe_ff<1>
    E13.PAD              Tioop                 0.699   Data<1>
                                                       Data_1_OBUF
                                                       Data<1>
    -------------------------------------------------  ---------------------------
    Total                                      2.505ns (0.933ns logic, 1.572ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<0>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   8.113ns.
--------------------------------------------------------------------------------

Paths for end point Data<0> (D14.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.553ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               D_pipe_ff_0 (FF)
  Destination:          Data<0> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      5.739ns (Levels of Logic = 1)
  Clock Path Delay:     2.099ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_ext to D_pipe_ff_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp32.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.773   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X8Y36.CLK      net (fanout=46)       1.399   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.099ns (-4.078ns logic, 6.177ns route)

  Maximum Data Path at Slow Process Corner: D_pipe_ff_0 to Data<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y36.AQ       Tcko                  0.525   D_pipe_ff<2>
                                                       D_pipe_ff_0
    D14.O                net (fanout=1)        3.232   D_pipe_ff<0>
    D14.PAD              Tioop                 1.982   Data<0>
                                                       Data_0_OBUF
                                                       Data<0>
    -------------------------------------------------  ---------------------------
    Total                                      5.739ns (2.507ns logic, 3.232ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "Data<0>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point Data<0> (D14.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  2.715ns (clock arrival + clock path + data path - uncertainty)
  Source:               D_pipe_ff_0 (FF)
  Destination:          Data<0> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Data Path Delay:      2.475ns (Levels of Logic = 1)
  Clock Path Delay:     0.515ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_ext to D_pipe_ff_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp32.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.655   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.231   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X8Y36.CLK      net (fanout=46)       0.456   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.515ns (-1.711ns logic, 2.226ns route)

  Minimum Data Path at Fast Process Corner: D_pipe_ff_0 to Data<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y36.AQ       Tcko                  0.234   D_pipe_ff<2>
                                                       D_pipe_ff_0
    D14.O                net (fanout=1)        1.542   D_pipe_ff<0>
    D14.PAD              Tioop                 0.699   Data<0>
                                                       Data_0_OBUF
                                                       Data<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.475ns (0.933ns logic, 1.542ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "WR_L" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   8.395ns.
--------------------------------------------------------------------------------

Paths for end point WR_L (K13.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.271ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               rd_state_FSM_FFd1 (FF)
  Destination:          WR_L (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      6.012ns (Levels of Logic = 2)
  Clock Path Delay:     2.108ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_ext to rd_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp32.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.773   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X9Y28.CLK      net (fanout=46)       1.408   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.108ns (-4.078ns logic, 6.186ns route)

  Maximum Data Path at Slow Process Corner: rd_state_FSM_FFd1 to WR_L
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.AQ       Tcko                  0.430   rd_state_FSM_FFd1
                                                       rd_state_FSM_FFd1
    SLICE_X9Y28.B1       net (fanout=3)        0.537   rd_state_FSM_FFd1
    SLICE_X9Y28.B        Tilo                  0.259   rd_state_FSM_FFd1
                                                       Mmux_WR_L11
    K13.O                net (fanout=1)        2.804   WR_L_OBUF
    K13.PAD              Tioop                 1.982   WR_L
                                                       WR_L_OBUF
                                                       WR_L
    -------------------------------------------------  ---------------------------
    Total                                      6.012ns (2.671ns logic, 3.341ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "WR_L" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point WR_L (K13.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  2.878ns (clock arrival + clock path + data path - uncertainty)
  Source:               rd_state_FSM_FFd1 (FF)
  Destination:          WR_L (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Data Path Delay:      2.629ns (Levels of Logic = 2)
  Clock Path Delay:     0.524ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_ext to rd_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp32.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.655   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.231   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X9Y28.CLK      net (fanout=46)       0.465   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.524ns (-1.711ns logic, 2.235ns route)

  Minimum Data Path at Fast Process Corner: rd_state_FSM_FFd1 to WR_L
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.AQ       Tcko                  0.198   rd_state_FSM_FFd1
                                                       rd_state_FSM_FFd1
    SLICE_X9Y28.B1       net (fanout=3)        0.270   rd_state_FSM_FFd1
    SLICE_X9Y28.B        Tilo                  0.156   rd_state_FSM_FFd1
                                                       Mmux_WR_L11
    K13.O                net (fanout=1)        1.306   WR_L_OBUF
    K13.PAD              Tioop                 0.699   WR_L
                                                       WR_L_OBUF
                                                       WR_L
    -------------------------------------------------  ---------------------------
    Total                                      2.629ns (1.053ns logic, 1.576ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "SIWU_L" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   7.411ns.
--------------------------------------------------------------------------------

Paths for end point SIWU_L (J14.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  1.255ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               siwua (FF)
  Destination:          SIWU_L (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      5.029ns (Levels of Logic = 1)
  Clock Path Delay:     2.107ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_ext to siwua
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp32.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.773   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X9Y16.CLK      net (fanout=46)       1.407   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.107ns (-4.078ns logic, 6.185ns route)

  Maximum Data Path at Slow Process Corner: siwua to SIWU_L
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y16.AQ       Tcko                  0.430   siwua
                                                       siwua
    J14.O                net (fanout=1)        2.617   siwua
    J14.PAD              Tioop                 1.982   SIWU_L
                                                       SIWU_L_OBUF
                                                       SIWU_L
    -------------------------------------------------  ---------------------------
    Total                                      5.029ns (2.412ns logic, 2.617ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "SIWU_L" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point SIWU_L (J14.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  2.335ns (clock arrival + clock path + data path - uncertainty)
  Source:               siwua (FF)
  Destination:          SIWU_L (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Data Path Delay:      2.087ns (Levels of Logic = 1)
  Clock Path Delay:     0.523ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_ext to siwua
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp32.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.655   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.231   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X9Y16.CLK      net (fanout=46)       0.464   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.523ns (-1.711ns logic, 2.234ns route)

  Minimum Data Path at Fast Process Corner: siwua to SIWU_L
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y16.AQ       Tcko                  0.198   siwua
                                                       siwua
    J14.O                net (fanout=1)        1.190   siwua
    J14.PAD              Tioop                 0.699   SIWU_L
                                                       SIWU_L_OBUF
                                                       SIWU_L
    -------------------------------------------------  ---------------------------
    Total                                      2.087ns (0.897ns logic, 1.190ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_ext_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_ext_pin                 |     16.666ns|      8.000ns|      6.833ns|            0|            0|            0|         2210|
| TS_my_dcm_clkfx               |     99.996ns|     41.000ns|          N/A|            0|            0|         1315|            0|
| TS_my_dcm_clk0                |     16.666ns|      6.755ns|          N/A|            0|            0|          895|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_ext
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RXF_L       |    6.711(R)|      SLOW  |   -0.700(R)|      FAST  |clk_30            |   0.000|
            |    5.079(R)|      SLOW  |   -1.788(R)|      FAST  |clk_60            |   0.000|
TXE_L       |    8.362(R)|      SLOW  |   -0.945(R)|      FAST  |clk_60            |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk_ext to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Data<0>     |         8.113(R)|      SLOW  |         2.715(R)|      FAST  |clk_60            |   0.000|
Data<1>     |         8.157(R)|      SLOW  |         2.745(R)|      FAST  |clk_60            |   0.000|
Data<2>     |         8.103(R)|      SLOW  |         2.705(R)|      FAST  |clk_60            |   0.000|
Data<3>     |         7.691(R)|      SLOW  |         2.535(R)|      FAST  |clk_60            |   0.000|
Data<4>     |         7.734(R)|      SLOW  |         2.591(R)|      FAST  |clk_60            |   0.000|
Data<5>     |         7.754(R)|      SLOW  |         2.599(R)|      FAST  |clk_60            |   0.000|
Data<6>     |         7.723(R)|      SLOW  |         2.573(R)|      FAST  |clk_60            |   0.000|
Data<7>     |         7.816(R)|      SLOW  |         2.615(R)|      FAST  |clk_60            |   0.000|
SIWU_L      |         7.411(R)|      SLOW  |         2.335(R)|      FAST  |clk_60            |   0.000|
WR_L        |         8.395(R)|      SLOW  |         2.878(R)|      FAST  |clk_60            |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_ext
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_ext        |    7.945|         |         |         |
---------------+---------+---------+---------+---------+

COMP "TXE_L" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "clk_ext";
Worst Case Data Window 7.417; Ideal Clock Offset To Actual Clock 0.404; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
TXE_L             |    8.362(R)|      SLOW  |   -0.945(R)|      FAST  |    0.638|    1.445|       -0.404|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       8.362|         -  |      -0.945|         -  |    0.638|    1.445|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "RXF_L" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "clk_ext";
Worst Case Data Window 6.011; Ideal Clock Offset To Actual Clock -0.545; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
RXF_L             |    6.711(R)|      SLOW  |   -0.700(R)|      FAST  |    2.289|    1.200|        0.545|
                  |    5.079(R)|      SLOW  |   -1.788(R)|      FAST  |    3.921|    2.288|        0.817|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       6.711|         -  |      -0.700|         -  |    2.289|    1.200|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "Data<7>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
Data<7>                                        |        7.816|      SLOW  |        2.615|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "Data<6>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
Data<6>                                        |        7.723|      SLOW  |        2.573|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "Data<5>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
Data<5>                                        |        7.754|      SLOW  |        2.599|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "Data<4>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
Data<4>                                        |        7.734|      SLOW  |        2.591|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "Data<3>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
Data<3>                                        |        7.691|      SLOW  |        2.535|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "Data<2>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
Data<2>                                        |        8.103|      SLOW  |        2.705|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "Data<1>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
Data<1>                                        |        8.157|      SLOW  |        2.745|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "Data<0>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
Data<0>                                        |        8.113|      SLOW  |        2.715|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "WR_L" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
WR_L                                           |        8.395|      SLOW  |        2.878|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "SIWU_L" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
SIWU_L                                         |        7.411|      SLOW  |        2.335|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2307 paths, 0 nets, and 1113 connections

Design statistics:
   Minimum period:  41.000ns{1}   (Maximum frequency:  24.390MHz)
   Minimum input required time before clock:   8.362ns
   Minimum output required time after clock:   8.395ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Apr 13 19:39:13 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 214 MB



