##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Tempo_Clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Tempo_Clock:R vs. Tempo_Clock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 20
Clock: A_Note          | N/A                    | Target: 0.00 MHz   | 
Clock: A_Note(routed)  | N/A                    | Target: 0.00 MHz   | 
Clock: C_Note          | N/A                    | Target: 0.00 MHz   | 
Clock: C_Note(routed)  | N/A                    | Target: 0.00 MHz   | 
Clock: CyBUS_CLK       | N/A                    | Target: 24.00 MHz  | 
Clock: CyILO           | N/A                    | Target: 0.00 MHz   | 
Clock: CyIMO           | N/A                    | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK    | N/A                    | Target: 24.00 MHz  | 
Clock: CyPLL_OUT       | N/A                    | Target: 24.00 MHz  | 
Clock: D_Note          | N/A                    | Target: 0.00 MHz   | 
Clock: D_Note(routed)  | N/A                    | Target: 0.00 MHz   | 
Clock: E_Note          | N/A                    | Target: 0.00 MHz   | 
Clock: E_Note(routed)  | N/A                    | Target: 0.00 MHz   | 
Clock: F_Note          | N/A                    | Target: 0.00 MHz   | 
Clock: F_Note(routed)  | N/A                    | Target: 0.00 MHz   | 
Clock: G_Note          | N/A                    | Target: 0.00 MHz   | 
Clock: G_Note(routed)  | N/A                    | Target: 0.00 MHz   | 
Clock: H_Note          | N/A                    | Target: 0.00 MHz   | 
Clock: H_Note(routed)  | N/A                    | Target: 0.00 MHz   | 
Clock: Tempo_Clock     | Frequency: 106.48 MHz  | Target: 0.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)   Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  -----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Tempo_Clock   Tempo_Clock    6.3e+010         -2147483648  N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name      Clock to Out  Clock Name:Phase  
-------------  ------------  ----------------  
Buzzer(0)_PAD  48356         Tempo_Clock:R     
Buzzer(0)_PAD  33256         C_Note(routed):R  
Buzzer(0)_PAD  33256         C_Note(routed):F  
Buzzer(0)_PAD  33130         D_Note(routed):R  
Buzzer(0)_PAD  33130         D_Note(routed):F  
Buzzer(0)_PAD  33125         F_Note(routed):R  
Buzzer(0)_PAD  33125         F_Note(routed):F  
Buzzer(0)_PAD  32960         E_Note(routed):R  
Buzzer(0)_PAD  32960         E_Note(routed):F  
Buzzer(0)_PAD  32791         A_Note(routed):R  
Buzzer(0)_PAD  32791         A_Note(routed):F  
Buzzer(0)_PAD  31994         H_Note(routed):R  
Buzzer(0)_PAD  31994         H_Note(routed):F  
Buzzer(0)_PAD  31983         G_Note(routed):R  
Buzzer(0)_PAD  31983         G_Note(routed):F  
Pin_1(0)_PAD   48897         Tempo_Clock:R     
Pin_1(0)_PAD   33797         C_Note(routed):R  
Pin_1(0)_PAD   33797         C_Note(routed):F  
Pin_1(0)_PAD   33671         D_Note(routed):R  
Pin_1(0)_PAD   33671         D_Note(routed):F  
Pin_1(0)_PAD   33666         F_Note(routed):R  
Pin_1(0)_PAD   33666         F_Note(routed):F  
Pin_1(0)_PAD   33501         E_Note(routed):R  
Pin_1(0)_PAD   33501         E_Note(routed):F  
Pin_1(0)_PAD   33332         A_Note(routed):R  
Pin_1(0)_PAD   33332         A_Note(routed):F  
Pin_1(0)_PAD   32535         H_Note(routed):R  
Pin_1(0)_PAD   32535         H_Note(routed):F  
Pin_1(0)_PAD   32524         G_Note(routed):R  
Pin_1(0)_PAD   32524         G_Note(routed):F  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Tempo_Clock
*****************************************
Clock: Tempo_Clock
Frequency: 106.48 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_102_3/q
Path End       : Net_102_4/main_0
Capture Clock  : Net_102_4/clock_0
Path slack     : 62999990608p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Tempo_Clock:R#1 vs. Tempo_Clock:R#2)   63000000000
- Setup time                                                 -3510
----------------------------------------------------   ----------- 
End-of-path required time (ps)                         62999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5882
-------------------------------------   ---- 
End-of-path arrival time (ps)           5882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_102_3/clock_0                                          macrocell13         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_102_3/q       macrocell13   1250   1250  62999990608  RISE       1
Net_102_4/main_0  macrocell12   4632   5882  62999990608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_102_4/clock_0                                          macrocell12         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Tempo_Clock:R vs. Tempo_Clock:R)
***************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_102_3/q
Path End       : Net_102_4/main_0
Capture Clock  : Net_102_4/clock_0
Path slack     : 62999990608p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Tempo_Clock:R#1 vs. Tempo_Clock:R#2)   63000000000
- Setup time                                                 -3510
----------------------------------------------------   ----------- 
End-of-path required time (ps)                         62999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5882
-------------------------------------   ---- 
End-of-path arrival time (ps)           5882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_102_3/clock_0                                          macrocell13         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_102_3/q       macrocell13   1250   1250  62999990608  RISE       1
Net_102_4/main_0  macrocell12   4632   5882  62999990608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_102_4/clock_0                                          macrocell12         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_102_3/q
Path End       : Net_102_4/main_0
Capture Clock  : Net_102_4/clock_0
Path slack     : 62999990608p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Tempo_Clock:R#1 vs. Tempo_Clock:R#2)   63000000000
- Setup time                                                 -3510
----------------------------------------------------   ----------- 
End-of-path required time (ps)                         62999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5882
-------------------------------------   ---- 
End-of-path arrival time (ps)           5882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_102_3/clock_0                                          macrocell13         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_102_3/q       macrocell13   1250   1250  62999990608  RISE       1
Net_102_4/main_0  macrocell12   4632   5882  62999990608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_102_4/clock_0                                          macrocell12         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_102_3/q
Path End       : Net_102_6/main_1
Capture Clock  : Net_102_6/clock_0
Path slack     : 62999990608p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Tempo_Clock:R#1 vs. Tempo_Clock:R#2)   63000000000
- Setup time                                                 -3510
----------------------------------------------------   ----------- 
End-of-path required time (ps)                         62999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5882
-------------------------------------   ---- 
End-of-path arrival time (ps)           5882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_102_3/clock_0                                          macrocell13         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_102_3/q       macrocell13   1250   1250  62999990608  RISE       1
Net_102_6/main_1  macrocell17   4632   5882  62999990608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_102_6/clock_0                                          macrocell17         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_102_3/q
Path End       : Net_102_5/main_1
Capture Clock  : Net_102_5/clock_0
Path slack     : 62999990608p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Tempo_Clock:R#1 vs. Tempo_Clock:R#2)   63000000000
- Setup time                                                 -3510
----------------------------------------------------   ----------- 
End-of-path required time (ps)                         62999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5882
-------------------------------------   ---- 
End-of-path arrival time (ps)           5882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_102_3/clock_0                                          macrocell13         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_102_3/q       macrocell13   1250   1250  62999990608  RISE       1
Net_102_5/main_1  macrocell18   4632   5882  62999990608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_102_5/clock_0                                          macrocell18         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_102_5/q
Path End       : Net_102_6/main_5
Capture Clock  : Net_102_6/clock_0
Path slack     : 62999991282p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Tempo_Clock:R#1 vs. Tempo_Clock:R#2)   63000000000
- Setup time                                                 -3510
----------------------------------------------------   ----------- 
End-of-path required time (ps)                         62999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5208
-------------------------------------   ---- 
End-of-path arrival time (ps)           5208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_102_5/clock_0                                          macrocell18         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_102_5/q       macrocell18   1250   1250  62999991282  RISE       1
Net_102_6/main_5  macrocell17   3958   5208  62999991282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_102_6/clock_0                                          macrocell17         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_102_0/q
Path End       : Net_102_1/main_0
Capture Clock  : Net_102_1/clock_0
Path slack     : 62999991358p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Tempo_Clock:R#1 vs. Tempo_Clock:R#2)   63000000000
- Setup time                                                 -3510
----------------------------------------------------   ----------- 
End-of-path required time (ps)                         62999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5132
-------------------------------------   ---- 
End-of-path arrival time (ps)           5132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_102_0/clock_0                                          macrocell16         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_102_0/q       macrocell16   1250   1250  62999991358  RISE       1
Net_102_1/main_0  macrocell15   3882   5132  62999991358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_102_1/clock_0                                          macrocell15         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_102_0/q
Path End       : Net_102_4/main_3
Capture Clock  : Net_102_4/clock_0
Path slack     : 62999991478p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Tempo_Clock:R#1 vs. Tempo_Clock:R#2)   63000000000
- Setup time                                                 -3510
----------------------------------------------------   ----------- 
End-of-path required time (ps)                         62999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5012
-------------------------------------   ---- 
End-of-path arrival time (ps)           5012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_102_0/clock_0                                          macrocell16         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_102_0/q       macrocell16   1250   1250  62999991358  RISE       1
Net_102_4/main_3  macrocell12   3762   5012  62999991478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_102_4/clock_0                                          macrocell12         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_102_0/q
Path End       : Net_102_3/main_2
Capture Clock  : Net_102_3/clock_0
Path slack     : 62999991478p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Tempo_Clock:R#1 vs. Tempo_Clock:R#2)   63000000000
- Setup time                                                 -3510
----------------------------------------------------   ----------- 
End-of-path required time (ps)                         62999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5012
-------------------------------------   ---- 
End-of-path arrival time (ps)           5012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_102_0/clock_0                                          macrocell16         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_102_0/q       macrocell16   1250   1250  62999991358  RISE       1
Net_102_3/main_2  macrocell13   3762   5012  62999991478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_102_3/clock_0                                          macrocell13         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_102_0/q
Path End       : Net_102_6/main_4
Capture Clock  : Net_102_6/clock_0
Path slack     : 62999991478p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Tempo_Clock:R#1 vs. Tempo_Clock:R#2)   63000000000
- Setup time                                                 -3510
----------------------------------------------------   ----------- 
End-of-path required time (ps)                         62999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5012
-------------------------------------   ---- 
End-of-path arrival time (ps)           5012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_102_0/clock_0                                          macrocell16         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_102_0/q       macrocell16   1250   1250  62999991358  RISE       1
Net_102_6/main_4  macrocell17   3762   5012  62999991478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_102_6/clock_0                                          macrocell17         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_102_0/q
Path End       : Net_102_5/main_4
Capture Clock  : Net_102_5/clock_0
Path slack     : 62999991478p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Tempo_Clock:R#1 vs. Tempo_Clock:R#2)   63000000000
- Setup time                                                 -3510
----------------------------------------------------   ----------- 
End-of-path required time (ps)                         62999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5012
-------------------------------------   ---- 
End-of-path arrival time (ps)           5012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_102_0/clock_0                                          macrocell16         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_102_0/q       macrocell16   1250   1250  62999991358  RISE       1
Net_102_5/main_4  macrocell18   3762   5012  62999991478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_102_5/clock_0                                          macrocell18         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_102_0/q
Path End       : Net_102_2/main_1
Capture Clock  : Net_102_2/clock_0
Path slack     : 62999991478p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Tempo_Clock:R#1 vs. Tempo_Clock:R#2)   63000000000
- Setup time                                                 -3510
----------------------------------------------------   ----------- 
End-of-path required time (ps)                         62999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5012
-------------------------------------   ---- 
End-of-path arrival time (ps)           5012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_102_0/clock_0                                          macrocell16         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_102_0/q       macrocell16   1250   1250  62999991358  RISE       1
Net_102_2/main_1  macrocell14   3762   5012  62999991478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_102_2/clock_0                                          macrocell14         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_102_1/q
Path End       : Net_102_4/main_2
Capture Clock  : Net_102_4/clock_0
Path slack     : 62999992124p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Tempo_Clock:R#1 vs. Tempo_Clock:R#2)   63000000000
- Setup time                                                 -3510
----------------------------------------------------   ----------- 
End-of-path required time (ps)                         62999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4366
-------------------------------------   ---- 
End-of-path arrival time (ps)           4366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_102_1/clock_0                                          macrocell15         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_102_1/q       macrocell15   1250   1250  62999992124  RISE       1
Net_102_4/main_2  macrocell12   3116   4366  62999992124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_102_4/clock_0                                          macrocell12         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_102_1/q
Path End       : Net_102_3/main_1
Capture Clock  : Net_102_3/clock_0
Path slack     : 62999992124p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Tempo_Clock:R#1 vs. Tempo_Clock:R#2)   63000000000
- Setup time                                                 -3510
----------------------------------------------------   ----------- 
End-of-path required time (ps)                         62999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4366
-------------------------------------   ---- 
End-of-path arrival time (ps)           4366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_102_1/clock_0                                          macrocell15         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_102_1/q       macrocell15   1250   1250  62999992124  RISE       1
Net_102_3/main_1  macrocell13   3116   4366  62999992124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_102_3/clock_0                                          macrocell13         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_102_1/q
Path End       : Net_102_6/main_3
Capture Clock  : Net_102_6/clock_0
Path slack     : 62999992124p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Tempo_Clock:R#1 vs. Tempo_Clock:R#2)   63000000000
- Setup time                                                 -3510
----------------------------------------------------   ----------- 
End-of-path required time (ps)                         62999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4366
-------------------------------------   ---- 
End-of-path arrival time (ps)           4366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_102_1/clock_0                                          macrocell15         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_102_1/q       macrocell15   1250   1250  62999992124  RISE       1
Net_102_6/main_3  macrocell17   3116   4366  62999992124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_102_6/clock_0                                          macrocell17         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_102_1/q
Path End       : Net_102_5/main_3
Capture Clock  : Net_102_5/clock_0
Path slack     : 62999992124p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Tempo_Clock:R#1 vs. Tempo_Clock:R#2)   63000000000
- Setup time                                                 -3510
----------------------------------------------------   ----------- 
End-of-path required time (ps)                         62999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4366
-------------------------------------   ---- 
End-of-path arrival time (ps)           4366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_102_1/clock_0                                          macrocell15         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_102_1/q       macrocell15   1250   1250  62999992124  RISE       1
Net_102_5/main_3  macrocell18   3116   4366  62999992124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_102_5/clock_0                                          macrocell18         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_102_1/q
Path End       : Net_102_2/main_0
Capture Clock  : Net_102_2/clock_0
Path slack     : 62999992134p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Tempo_Clock:R#1 vs. Tempo_Clock:R#2)   63000000000
- Setup time                                                 -3510
----------------------------------------------------   ----------- 
End-of-path required time (ps)                         62999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4356
-------------------------------------   ---- 
End-of-path arrival time (ps)           4356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_102_1/clock_0                                          macrocell15         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_102_1/q       macrocell15   1250   1250  62999992124  RISE       1
Net_102_2/main_0  macrocell14   3106   4356  62999992134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_102_2/clock_0                                          macrocell14         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_102_2/q
Path End       : Net_102_4/main_1
Capture Clock  : Net_102_4/clock_0
Path slack     : 62999992293p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Tempo_Clock:R#1 vs. Tempo_Clock:R#2)   63000000000
- Setup time                                                 -3510
----------------------------------------------------   ----------- 
End-of-path required time (ps)                         62999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4197
-------------------------------------   ---- 
End-of-path arrival time (ps)           4197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_102_2/clock_0                                          macrocell14         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_102_2/q       macrocell14   1250   1250  62999992293  RISE       1
Net_102_4/main_1  macrocell12   2947   4197  62999992293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_102_4/clock_0                                          macrocell12         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_102_2/q
Path End       : Net_102_3/main_0
Capture Clock  : Net_102_3/clock_0
Path slack     : 62999992293p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Tempo_Clock:R#1 vs. Tempo_Clock:R#2)   63000000000
- Setup time                                                 -3510
----------------------------------------------------   ----------- 
End-of-path required time (ps)                         62999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4197
-------------------------------------   ---- 
End-of-path arrival time (ps)           4197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_102_2/clock_0                                          macrocell14         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_102_2/q       macrocell14   1250   1250  62999992293  RISE       1
Net_102_3/main_0  macrocell13   2947   4197  62999992293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_102_3/clock_0                                          macrocell13         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_102_2/q
Path End       : Net_102_6/main_2
Capture Clock  : Net_102_6/clock_0
Path slack     : 62999992293p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Tempo_Clock:R#1 vs. Tempo_Clock:R#2)   63000000000
- Setup time                                                 -3510
----------------------------------------------------   ----------- 
End-of-path required time (ps)                         62999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4197
-------------------------------------   ---- 
End-of-path arrival time (ps)           4197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_102_2/clock_0                                          macrocell14         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_102_2/q       macrocell14   1250   1250  62999992293  RISE       1
Net_102_6/main_2  macrocell17   2947   4197  62999992293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_102_6/clock_0                                          macrocell17         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_102_2/q
Path End       : Net_102_5/main_2
Capture Clock  : Net_102_5/clock_0
Path slack     : 62999992293p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Tempo_Clock:R#1 vs. Tempo_Clock:R#2)   63000000000
- Setup time                                                 -3510
----------------------------------------------------   ----------- 
End-of-path required time (ps)                         62999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4197
-------------------------------------   ---- 
End-of-path arrival time (ps)           4197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_102_2/clock_0                                          macrocell14         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_102_2/q       macrocell14   1250   1250  62999992293  RISE       1
Net_102_5/main_2  macrocell18   2947   4197  62999992293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_102_5/clock_0                                          macrocell18         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_102_4/q
Path End       : Net_102_6/main_0
Capture Clock  : Net_102_6/clock_0
Path slack     : 62999992469p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Tempo_Clock:R#1 vs. Tempo_Clock:R#2)   63000000000
- Setup time                                                 -3510
----------------------------------------------------   ----------- 
End-of-path required time (ps)                         62999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_102_4/clock_0                                          macrocell12         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_102_4/q       macrocell12   1250   1250  62999992469  RISE       1
Net_102_6/main_0  macrocell17   2771   4021  62999992469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_102_6/clock_0                                          macrocell17         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_102_4/q
Path End       : Net_102_5/main_0
Capture Clock  : Net_102_5/clock_0
Path slack     : 62999992469p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Tempo_Clock:R#1 vs. Tempo_Clock:R#2)   63000000000
- Setup time                                                 -3510
----------------------------------------------------   ----------- 
End-of-path required time (ps)                         62999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_102_4/clock_0                                          macrocell12         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_102_4/q       macrocell12   1250   1250  62999992469  RISE       1
Net_102_5/main_0  macrocell18   2771   4021  62999992469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_102_5/clock_0                                          macrocell18         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

