 
****************************************
Report : timing
        -path full
        -delay min
        -nworst 10
        -input_pins
        -nets
        -group REGOUT
        -max_paths 500
        -transition_time
        -capacitance
Design : bp_softcore
Version: M-2016.12-SP5-3
Date   : Wed Mar 11 17:17:51 2020
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: TYPICAL   Library: saed90nm_typ

Information: Percent of Arnoldi-based delays = 30.37%

  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_81_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[81]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4482     0.4482
  fifo_1__mem_fifo/dff/data_r_reg_81_/CLK (DFFX1)                 0.1954    0.0000     0.4482 r
  fifo_1__mem_fifo/dff/data_r_reg_81_/Q (DFFX1)                   0.0545    0.1993     0.6475 r
  fifo_1__mem_fifo/dff/data_o[81] (net)         2      10.5880              0.0000     0.6475 r
  fifo_1__mem_fifo/dff/data_o[81] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6475 r
  fifo_1__mem_fifo/data_o[81] (net)                    10.5880              0.0000     0.6475 r
  fifo_1__mem_fifo/data_o[81] (bsg_one_fifo_width_p570_3)                   0.0000     0.6475 r
  fifo_lo[121] (net)                                   10.5880              0.0000     0.6475 r
  U1905/IN2 (AND2X1)                                              0.0545   -0.0006 &   0.6469 r
  U1905/Q (AND2X1)                                                0.2088    0.1391 @   0.7860 r
  io_cmd_o[81] (net)                            4      62.7928              0.0000     0.7860 r
  io_cmd_o[81] (out)                                              0.2088   -0.0672 @   0.7187 r
  data arrival time                                                                    0.7187

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7187
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8187


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_96_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[96]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4484     0.4484
  fifo_1__mem_fifo/dff/data_r_reg_96_/CLK (DFFX1)                 0.1954    0.0000     0.4484 r
  fifo_1__mem_fifo/dff/data_r_reg_96_/Q (DFFX1)                   0.0615    0.2032     0.6515 r
  fifo_1__mem_fifo/dff/data_o[96] (net)         2      13.2423              0.0000     0.6515 r
  fifo_1__mem_fifo/dff/data_o[96] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6515 r
  fifo_1__mem_fifo/data_o[96] (net)                    13.2423              0.0000     0.6515 r
  fifo_1__mem_fifo/data_o[96] (bsg_one_fifo_width_p570_3)                   0.0000     0.6515 r
  fifo_lo[136] (net)                                   13.2423              0.0000     0.6515 r
  U1935/IN2 (AND2X1)                                              0.0615    0.0004 &   0.6520 r
  U1935/Q (AND2X1)                                                0.1858    0.1310 @   0.7829 r
  io_cmd_o[96] (net)                            4      54.6506              0.0000     0.7829 r
  io_cmd_o[96] (out)                                              0.1862   -0.0522 @   0.7307 r
  data arrival time                                                                    0.7307

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7307
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8307


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3999     0.3999
  fifo_0__mem_fifo/dff/data_r_reg_9_/CLK (DFFX1)                  0.1835    0.0000     0.3999 r
  fifo_0__mem_fifo/dff/data_r_reg_9_/Q (DFFX1)                    0.0459    0.1935     0.5934 r
  fifo_0__mem_fifo/dff/data_o[9] (net)          2       7.3006              0.0000     0.5934 r
  fifo_0__mem_fifo/dff/data_o[9] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5934 r
  fifo_0__mem_fifo/data_o[9] (net)                      7.3006              0.0000     0.5934 r
  fifo_0__mem_fifo/data_o[9] (bsg_one_fifo_width_p570_2)                    0.0000     0.5934 r
  fifo_lo[7] (net)                                      7.3006              0.0000     0.5934 r
  U1774/IN1 (MUX21X1)                                             0.0459    0.0001 &   0.5934 r
  U1774/Q (MUX21X1)                                               0.2635    0.1748 @   0.7682 r
  io_cmd_o[9] (net)                             4      78.4250              0.0000     0.7682 r
  io_cmd_o[9] (out)                                               0.2635   -0.0332 @   0.7351 r
  data arrival time                                                                    0.7351

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7351
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8351


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4004     0.4004
  fifo_0__mem_fifo/dff/data_r_reg_2_/CLK (DFFX1)                  0.1835    0.0000     0.4004 r
  fifo_0__mem_fifo/dff/data_r_reg_2_/Q (DFFX1)                    0.0536    0.1978     0.5982 r
  fifo_0__mem_fifo/dff/data_o[2] (net)          2      10.2453              0.0000     0.5982 r
  fifo_0__mem_fifo/dff/data_o[2] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5982 r
  fifo_0__mem_fifo/data_o[2] (net)                     10.2453              0.0000     0.5982 r
  fifo_0__mem_fifo/data_o[2] (bsg_one_fifo_width_p570_2)                    0.0000     0.5982 r
  fifo_lo[1] (net)                                     10.2453              0.0000     0.5982 r
  U1762/IN1 (MUX21X1)                                             0.0536   -0.0016 &   0.5966 r
  U1762/Q (MUX21X1)                                               0.2500    0.1715 @   0.7682 r
  io_cmd_o[2] (net)                             4      74.1507              0.0000     0.7682 r
  io_cmd_o[2] (out)                                               0.2500   -0.0328 @   0.7354 r
  data arrival time                                                                    0.7354

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7354
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8354


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4014     0.4014
  fifo_0__mem_fifo/dff/data_r_reg_30_/CLK (DFFX1)                 0.1840    0.0000     0.4014 r
  fifo_0__mem_fifo/dff/data_r_reg_30_/Q (DFFX1)                   0.0472    0.1943     0.5958 r
  fifo_0__mem_fifo/dff/data_o[30] (net)         2       7.7902              0.0000     0.5958 r
  fifo_0__mem_fifo/dff/data_o[30] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5958 r
  fifo_0__mem_fifo/data_o[30] (net)                     7.7902              0.0000     0.5958 r
  fifo_0__mem_fifo/data_o[30] (bsg_one_fifo_width_p570_2)                   0.0000     0.5958 r
  fifo_lo[28] (net)                                     7.7902              0.0000     0.5958 r
  U1816/IN1 (MUX21X1)                                             0.0472   -0.0010 &   0.5948 r
  U1816/Q (MUX21X1)                                               0.2787    0.1811 @   0.7759 r
  io_cmd_o[30] (net)                            4      83.3475              0.0000     0.7759 r
  io_cmd_o[30] (out)                                              0.2787   -0.0357 @   0.7401 r
  data arrival time                                                                    0.7401

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7401
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8401


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3962     0.3962
  fifo_0__mem_fifo/dff/data_r_reg_40_/CLK (DFFX1)                 0.1776    0.0000     0.3962 r
  fifo_0__mem_fifo/dff/data_r_reg_40_/Q (DFFX1)                   0.0515    0.1962     0.5924 r
  fifo_0__mem_fifo/dff/data_o[40] (net)         2       9.4161              0.0000     0.5924 r
  fifo_0__mem_fifo/dff/data_o[40] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5924 r
  fifo_0__mem_fifo/data_o[40] (net)                     9.4161              0.0000     0.5924 r
  fifo_0__mem_fifo/data_o[40] (bsg_one_fifo_width_p570_2)                   0.0000     0.5924 r
  fifo_lo[38] (net)                                     9.4161              0.0000     0.5924 r
  U1836/IN1 (MUX21X1)                                             0.0515   -0.0021 &   0.5903 r
  U1836/Q (MUX21X1)                                               0.3057    0.1914 @   0.7817 r
  io_cmd_o[40] (net)                            5      91.6469              0.0000     0.7817 r
  io_cmd_o[40] (out)                                              0.3057   -0.0399 @   0.7418 r
  data arrival time                                                                    0.7418

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7418
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8418


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4002     0.4002
  fifo_0__mem_fifo/dff/data_r_reg_8_/CLK (DFFX1)                  0.1843    0.0000     0.4002 r
  fifo_0__mem_fifo/dff/data_r_reg_8_/Q (DFFX1)                    0.0466    0.1940     0.5943 r
  fifo_0__mem_fifo/dff/data_o[8] (net)          2       7.5741              0.0000     0.5943 r
  fifo_0__mem_fifo/dff/data_o[8] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5943 r
  fifo_0__mem_fifo/data_o[8] (net)                      7.5741              0.0000     0.5943 r
  fifo_0__mem_fifo/data_o[8] (bsg_one_fifo_width_p570_2)                    0.0000     0.5943 r
  fifo_lo[6] (net)                                      7.5741              0.0000     0.5943 r
  U1772/IN1 (MUX21X1)                                             0.0466    0.0001 &   0.5943 r
  U1772/Q (MUX21X1)                                               0.2598    0.1744 @   0.7687 r
  io_cmd_o[8] (net)                             4      77.6087              0.0000     0.7687 r
  io_cmd_o[8] (out)                                               0.2598   -0.0226 @   0.7461 r
  data arrival time                                                                    0.7461

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7461
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8461


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_81_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[81]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4482     0.4482
  fifo_1__mem_fifo/dff/data_r_reg_81_/CLK (DFFX1)                 0.1954    0.0000     0.4482 r
  fifo_1__mem_fifo/dff/data_r_reg_81_/Q (DFFX1)                   0.0478    0.2163     0.6645 f
  fifo_1__mem_fifo/dff/data_o[81] (net)         2      10.2703              0.0000     0.6645 f
  fifo_1__mem_fifo/dff/data_o[81] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6645 f
  fifo_1__mem_fifo/data_o[81] (net)                    10.2703              0.0000     0.6645 f
  fifo_1__mem_fifo/data_o[81] (bsg_one_fifo_width_p570_3)                   0.0000     0.6645 f
  fifo_lo[121] (net)                                   10.2703              0.0000     0.6645 f
  U1905/IN2 (AND2X1)                                              0.0478   -0.0006 &   0.6640 f
  U1905/Q (AND2X1)                                                0.2115    0.1533 @   0.8173 f
  io_cmd_o[81] (net)                            4      62.0470              0.0000     0.8173 f
  io_cmd_o[81] (out)                                              0.2115   -0.0704 @   0.7468 f
  data arrival time                                                                    0.7468

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7468
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8468


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_120_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[120]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4480     0.4480
  fifo_1__mem_fifo/dff/data_r_reg_120_/CLK (DFFX1)                0.1947    0.0000     0.4480 r
  fifo_1__mem_fifo/dff/data_r_reg_120_/Q (DFFX1)                  0.0522    0.1979     0.6459 r
  fifo_1__mem_fifo/dff/data_o[120] (net)        2       9.6928              0.0000     0.6459 r
  fifo_1__mem_fifo/dff/data_o[120] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6459 r
  fifo_1__mem_fifo/data_o[120] (net)                    9.6928              0.0000     0.6459 r
  fifo_1__mem_fifo/data_o[120] (bsg_one_fifo_width_p570_3)                  0.0000     0.6459 r
  fifo_lo[160] (net)                                    9.6928              0.0000     0.6459 r
  U1983/IN2 (AND2X1)                                              0.0522   -0.0053 &   0.6407 r
  U1983/Q (AND2X1)                                                0.1693    0.1232 @   0.7639 r
  io_cmd_o[120] (net)                           4      49.4778              0.0000     0.7639 r
  io_cmd_o[120] (out)                                             0.1695   -0.0167 @   0.7472 r
  data arrival time                                                                    0.7472

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7472
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8472


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[60]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4483     0.4483
  fifo_1__mem_fifo/dff/data_r_reg_60_/CLK (DFFX1)                 0.1952    0.0000     0.4483 r
  fifo_1__mem_fifo/dff/data_r_reg_60_/Q (DFFX1)                   0.0746    0.2100     0.6583 r
  fifo_1__mem_fifo/dff/data_o[60] (net)         2      18.2246              0.0000     0.6583 r
  fifo_1__mem_fifo/dff/data_o[60] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6583 r
  fifo_1__mem_fifo/data_o[60] (net)                    18.2246              0.0000     0.6583 r
  fifo_1__mem_fifo/data_o[60] (bsg_one_fifo_width_p570_3)                   0.0000     0.6583 r
  fifo_lo[100] (net)                                   18.2246              0.0000     0.6583 r
  U1863/IN2 (AND2X1)                                              0.0746   -0.0013 &   0.6571 r
  U1863/Q (AND2X1)                                                0.1661    0.1238 @   0.7809 r
  io_cmd_o[60] (net)                            4      47.9351              0.0000     0.7809 r
  io_cmd_o[60] (out)                                              0.1665   -0.0336 @   0.7472 r
  data arrival time                                                                    0.7472

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7472
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8472


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4008     0.4008
  fifo_0__mem_fifo/dff/data_r_reg_7_/CLK (DFFX1)                  0.1839    0.0000     0.4008 r
  fifo_0__mem_fifo/dff/data_r_reg_7_/Q (DFFX1)                    0.0776    0.2106     0.6115 r
  fifo_0__mem_fifo/dff/data_o[7] (net)          2      19.3574              0.0000     0.6115 r
  fifo_0__mem_fifo/dff/data_o[7] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6115 r
  fifo_0__mem_fifo/data_o[7] (net)                     19.3574              0.0000     0.6115 r
  fifo_0__mem_fifo/data_o[7] (bsg_one_fifo_width_p570_2)                    0.0000     0.6115 r
  fifo_lo[5] (net)                                     19.3574              0.0000     0.6115 r
  U1770/IN1 (MUX21X1)                                             0.0776   -0.0078 &   0.6037 r
  U1770/Q (MUX21X1)                                               0.3266    0.2061 @   0.8098 r
  io_cmd_o[7] (net)                             4      98.6681              0.0000     0.8098 r
  io_cmd_o[7] (out)                                               0.3266   -0.0625 @   0.7473 r
  data arrival time                                                                    0.7473

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7473
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8473


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_87_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[87]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4478     0.4478
  fifo_1__mem_fifo/dff/data_r_reg_87_/CLK (DFFX1)                 0.1955    0.0000     0.4478 r
  fifo_1__mem_fifo/dff/data_r_reg_87_/Q (DFFX1)                   0.0559    0.2001     0.6478 r
  fifo_1__mem_fifo/dff/data_o[87] (net)         2      11.1141              0.0000     0.6478 r
  fifo_1__mem_fifo/dff/data_o[87] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6478 r
  fifo_1__mem_fifo/data_o[87] (net)                    11.1141              0.0000     0.6478 r
  fifo_1__mem_fifo/data_o[87] (bsg_one_fifo_width_p570_3)                   0.0000     0.6478 r
  fifo_lo[127] (net)                                   11.1141              0.0000     0.6478 r
  U1917/IN2 (AND2X1)                                              0.0559   -0.0015 &   0.6464 r
  U1917/Q (AND2X1)                                                0.2216    0.1441 @   0.7904 r
  io_cmd_o[87] (net)                            4      66.8230              0.0000     0.7904 r
  io_cmd_o[87] (out)                                              0.2216   -0.0416 @   0.7488 r
  data arrival time                                                                    0.7488

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7488
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8488


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3997     0.3997
  fifo_0__mem_fifo/dff/data_r_reg_6_/CLK (DFFX1)                  0.1835    0.0000     0.3997 r
  fifo_0__mem_fifo/dff/data_r_reg_6_/Q (DFFX1)                    0.0519    0.1969     0.5966 r
  fifo_0__mem_fifo/dff/data_o[6] (net)          2       9.6049              0.0000     0.5966 r
  fifo_0__mem_fifo/dff/data_o[6] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5966 r
  fifo_0__mem_fifo/data_o[6] (net)                      9.6049              0.0000     0.5966 r
  fifo_0__mem_fifo/data_o[6] (bsg_one_fifo_width_p570_2)                    0.0000     0.5966 r
  fifo_lo[4] (net)                                      9.6049              0.0000     0.5966 r
  U1768/IN1 (MUX21X1)                                             0.0519   -0.0005 &   0.5961 r
  U1768/Q (MUX21X1)                                               0.2536    0.1728 @   0.7689 r
  io_cmd_o[6] (net)                             4      75.3880              0.0000     0.7689 r
  io_cmd_o[6] (out)                                               0.2536   -0.0196 @   0.7492 r
  data arrival time                                                                    0.7492

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7492
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8492


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[78]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4481     0.4481
  fifo_1__mem_fifo/dff/data_r_reg_78_/CLK (DFFX1)                 0.1955    0.0000     0.4481 r
  fifo_1__mem_fifo/dff/data_r_reg_78_/Q (DFFX1)                   0.0545    0.1993     0.6474 r
  fifo_1__mem_fifo/dff/data_o[78] (net)         2      10.5979              0.0000     0.6474 r
  fifo_1__mem_fifo/dff/data_o[78] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6474 r
  fifo_1__mem_fifo/data_o[78] (net)                    10.5979              0.0000     0.6474 r
  fifo_1__mem_fifo/data_o[78] (bsg_one_fifo_width_p570_3)                   0.0000     0.6474 r
  fifo_lo[118] (net)                                   10.5979              0.0000     0.6474 r
  U1899/IN2 (AND2X1)                                              0.0545   -0.0009 &   0.6465 r
  U1899/Q (AND2X1)                                                0.2429    0.1516 @   0.7981 r
  io_cmd_o[78] (net)                            4      72.9526              0.0000     0.7981 r
  io_cmd_o[78] (out)                                              0.2437   -0.0479 @   0.7502 r
  data arrival time                                                                    0.7502

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7502
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8502


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_83_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[83]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4482     0.4482
  fifo_1__mem_fifo/dff/data_r_reg_83_/CLK (DFFX1)                 0.1950    0.0000     0.4482 r
  fifo_1__mem_fifo/dff/data_r_reg_83_/Q (DFFX1)                   0.0543    0.1991     0.6473 r
  fifo_1__mem_fifo/dff/data_o[83] (net)         2      10.4928              0.0000     0.6473 r
  fifo_1__mem_fifo/dff/data_o[83] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6473 r
  fifo_1__mem_fifo/data_o[83] (net)                    10.4928              0.0000     0.6473 r
  fifo_1__mem_fifo/data_o[83] (bsg_one_fifo_width_p570_3)                   0.0000     0.6473 r
  fifo_lo[123] (net)                                   10.4928              0.0000     0.6473 r
  U1909/IN2 (AND2X1)                                              0.0543   -0.0011 &   0.6462 r
  U1909/Q (AND2X1)                                                0.2336    0.1471 @   0.7933 r
  io_cmd_o[83] (net)                            4      69.6986              0.0000     0.7933 r
  io_cmd_o[83] (out)                                              0.2346   -0.0414 @   0.7519 r
  data arrival time                                                                    0.7519

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7519
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8519


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4012     0.4012
  fifo_0__mem_fifo/dff/data_r_reg_45_/CLK (DFFX1)                 0.1838    0.0000     0.4012 r
  fifo_0__mem_fifo/dff/data_r_reg_45_/Q (DFFX1)                   0.0916    0.2178     0.6189 r
  fifo_0__mem_fifo/dff/data_o[45] (net)         2      24.6587              0.0000     0.6189 r
  fifo_0__mem_fifo/dff/data_o[45] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6189 r
  fifo_0__mem_fifo/data_o[45] (net)                    24.6587              0.0000     0.6189 r
  fifo_0__mem_fifo/data_o[45] (bsg_one_fifo_width_p570_2)                   0.0000     0.6189 r
  fifo_lo[43] (net)                                    24.6587              0.0000     0.6189 r
  U1846/IN1 (MUX21X1)                                             0.0916   -0.0140 &   0.6050 r
  U1846/Q (MUX21X1)                                               0.2757    0.1902 @   0.7951 r
  io_cmd_o[45] (net)                            4      82.4926              0.0000     0.7951 r
  io_cmd_o[45] (out)                                              0.2757   -0.0431 @   0.7520 r
  data arrival time                                                                    0.7520

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7520
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8520


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_97_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[97]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4478     0.4478
  fifo_1__mem_fifo/dff/data_r_reg_97_/CLK (DFFX1)                 0.1947    0.0000     0.4478 r
  fifo_1__mem_fifo/dff/data_r_reg_97_/Q (DFFX1)                   0.0711    0.2082     0.6561 r
  fifo_1__mem_fifo/dff/data_o[97] (net)         2      16.9042              0.0000     0.6561 r
  fifo_1__mem_fifo/dff/data_o[97] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6561 r
  fifo_1__mem_fifo/data_o[97] (net)                    16.9042              0.0000     0.6561 r
  fifo_1__mem_fifo/data_o[97] (bsg_one_fifo_width_p570_3)                   0.0000     0.6561 r
  fifo_lo[137] (net)                                   16.9042              0.0000     0.6561 r
  U1937/IN2 (AND2X1)                                              0.0711   -0.0017 &   0.6544 r
  U1937/Q (AND2X1)                                                0.1546    0.1189 @   0.7732 r
  io_cmd_o[97] (net)                            4      44.3727              0.0000     0.7732 r
  io_cmd_o[97] (out)                                              0.1548   -0.0211 @   0.7521 r
  data arrival time                                                                    0.7521

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7521
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8521


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4006     0.4006
  fifo_0__mem_fifo/dff/data_r_reg_34_/CLK (DFFX1)                 0.1840    0.0000     0.4006 r
  fifo_0__mem_fifo/dff/data_r_reg_34_/Q (DFFX1)                   0.0859    0.2394     0.6400 f
  fifo_0__mem_fifo/dff/data_o[34] (net)         2      27.1439              0.0000     0.6400 f
  fifo_0__mem_fifo/dff/data_o[34] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6400 f
  fifo_0__mem_fifo/data_o[34] (net)                    27.1439              0.0000     0.6400 f
  fifo_0__mem_fifo/data_o[34] (bsg_one_fifo_width_p570_2)                   0.0000     0.6400 f
  fifo_lo[32] (net)                                    27.1439              0.0000     0.6400 f
  U1824/IN1 (MUX21X1)                                             0.0859   -0.0161 &   0.6239 f
  U1824/Q (MUX21X1)                                               0.2694    0.1961 @   0.8200 f
  io_cmd_o[34] (net)                            4      81.9716              0.0000     0.8200 f
  io_cmd_o[34] (out)                                              0.2694   -0.0653 @   0.7547 f
  data arrival time                                                                    0.7547

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7547
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8547


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_121_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[121]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4469     0.4469
  fifo_1__mem_fifo/dff/data_r_reg_121_/CLK (DFFX1)                0.1947    0.0000     0.4469 r
  fifo_1__mem_fifo/dff/data_r_reg_121_/Q (DFFX1)                  0.0507    0.1971     0.6441 r
  fifo_1__mem_fifo/dff/data_o[121] (net)        2       9.1284              0.0000     0.6441 r
  fifo_1__mem_fifo/dff/data_o[121] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6441 r
  fifo_1__mem_fifo/data_o[121] (net)                    9.1284              0.0000     0.6441 r
  fifo_1__mem_fifo/data_o[121] (bsg_one_fifo_width_p570_3)                  0.0000     0.6441 r
  fifo_lo[161] (net)                                    9.1284              0.0000     0.6441 r
  U1985/IN2 (AND2X1)                                              0.0507   -0.0016 &   0.6425 r
  U1985/Q (AND2X1)                                                0.2052    0.1367 @   0.7791 r
  io_cmd_o[121] (net)                           4      61.4557              0.0000     0.7791 r
  io_cmd_o[121] (out)                                             0.2052   -0.0233 @   0.7558 r
  data arrival time                                                                    0.7558

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7558
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8558


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3999     0.3999
  fifo_0__mem_fifo/dff/data_r_reg_9_/CLK (DFFX1)                  0.1835    0.0000     0.3999 r
  fifo_0__mem_fifo/dff/data_r_reg_9_/Q (DFFX1)                    0.0396    0.2095     0.6094 f
  fifo_0__mem_fifo/dff/data_o[9] (net)          2       6.6748              0.0000     0.6094 f
  fifo_0__mem_fifo/dff/data_o[9] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6094 f
  fifo_0__mem_fifo/data_o[9] (net)                      6.6748              0.0000     0.6094 f
  fifo_0__mem_fifo/data_o[9] (bsg_one_fifo_width_p570_2)                    0.0000     0.6094 f
  fifo_lo[7] (net)                                      6.6748              0.0000     0.6094 f
  U1774/IN1 (MUX21X1)                                             0.0396    0.0001 &   0.6095 f
  U1774/Q (MUX21X1)                                               0.2562    0.1820 @   0.7914 f
  io_cmd_o[9] (net)                             4      77.6793              0.0000     0.7914 f
  io_cmd_o[9] (out)                                               0.2562   -0.0356 @   0.7558 f
  data arrival time                                                                    0.7558

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7558
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8558


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4004     0.4004
  fifo_0__mem_fifo/dff/data_r_reg_2_/CLK (DFFX1)                  0.1835    0.0000     0.4004 r
  fifo_0__mem_fifo/dff/data_r_reg_2_/Q (DFFX1)                    0.0463    0.2143     0.6147 f
  fifo_0__mem_fifo/dff/data_o[2] (net)          2       9.6195              0.0000     0.6147 f
  fifo_0__mem_fifo/dff/data_o[2] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6147 f
  fifo_0__mem_fifo/data_o[2] (net)                      9.6195              0.0000     0.6147 f
  fifo_0__mem_fifo/data_o[2] (bsg_one_fifo_width_p570_2)                    0.0000     0.6147 f
  fifo_lo[1] (net)                                      9.6195              0.0000     0.6147 f
  U1762/IN1 (MUX21X1)                                             0.0463   -0.0014 &   0.6133 f
  U1762/Q (MUX21X1)                                               0.2430    0.1776 @   0.7909 f
  io_cmd_o[2] (net)                             4      73.4050              0.0000     0.7909 f
  io_cmd_o[2] (out)                                               0.2430   -0.0345 @   0.7563 f
  data arrival time                                                                    0.7563

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7563
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8563


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_65_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[65]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4483     0.4483
  fifo_1__mem_fifo/dff/data_r_reg_65_/CLK (DFFX1)                 0.1954    0.0000     0.4483 r
  fifo_1__mem_fifo/dff/data_r_reg_65_/Q (DFFX1)                   0.0647    0.2050     0.6533 r
  fifo_1__mem_fifo/dff/data_o[65] (net)         2      14.4774              0.0000     0.6533 r
  fifo_1__mem_fifo/dff/data_o[65] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6533 r
  fifo_1__mem_fifo/data_o[65] (net)                    14.4774              0.0000     0.6533 r
  fifo_1__mem_fifo/data_o[65] (bsg_one_fifo_width_p570_3)                   0.0000     0.6533 r
  fifo_lo[105] (net)                                   14.4774              0.0000     0.6533 r
  U1873/IN2 (AND2X1)                                              0.0647   -0.0015 &   0.6518 r
  U1873/Q (AND2X1)                                                0.2004    0.1363 @   0.7881 r
  io_cmd_o[65] (net)                            4      59.7858              0.0000     0.7881 r
  io_cmd_o[65] (out)                                              0.2004   -0.0300 @   0.7581 r
  data arrival time                                                                    0.7581

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7581
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8581


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_96_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[96]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4484     0.4484
  fifo_1__mem_fifo/dff/data_r_reg_96_/CLK (DFFX1)                 0.1954    0.0000     0.4484 r
  fifo_1__mem_fifo/dff/data_r_reg_96_/Q (DFFX1)                   0.0538    0.2204     0.6687 f
  fifo_1__mem_fifo/dff/data_o[96] (net)         2      12.9246              0.0000     0.6687 f
  fifo_1__mem_fifo/dff/data_o[96] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6687 f
  fifo_1__mem_fifo/data_o[96] (net)                    12.9246              0.0000     0.6687 f
  fifo_1__mem_fifo/data_o[96] (bsg_one_fifo_width_p570_3)                   0.0000     0.6687 f
  fifo_lo[136] (net)                                   12.9246              0.0000     0.6687 f
  U1935/IN2 (AND2X1)                                              0.0538    0.0004 &   0.6692 f
  U1935/Q (AND2X1)                                                0.1850    0.1443 @   0.8135 f
  io_cmd_o[96] (net)                            4      53.9048              0.0000     0.8135 f
  io_cmd_o[96] (out)                                              0.1850   -0.0550 @   0.7585 f
  data arrival time                                                                    0.7585

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7585
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8585


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_100_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[100]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4476     0.4476
  fifo_1__mem_fifo/dff/data_r_reg_100_/CLK (DFFX1)                0.1955    0.0000     0.4476 r
  fifo_1__mem_fifo/dff/data_r_reg_100_/Q (DFFX1)                  0.0511    0.1974     0.6451 r
  fifo_1__mem_fifo/dff/data_o[100] (net)        2       9.2851              0.0000     0.6451 r
  fifo_1__mem_fifo/dff/data_o[100] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6451 r
  fifo_1__mem_fifo/data_o[100] (net)                    9.2851              0.0000     0.6451 r
  fifo_1__mem_fifo/data_o[100] (bsg_one_fifo_width_p570_3)                  0.0000     0.6451 r
  fifo_lo[140] (net)                                    9.2851              0.0000     0.6451 r
  U1943/IN2 (AND2X1)                                              0.0511    0.0001 &   0.6452 r
  U1943/Q (AND2X1)                                                0.2047    0.1358 @   0.7809 r
  io_cmd_o[100] (net)                           4      60.9780              0.0000     0.7809 r
  io_cmd_o[100] (out)                                             0.2047   -0.0223 @   0.7586 r
  data arrival time                                                                    0.7586

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7586
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8586


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3999     0.3999
  fifo_0__mem_fifo/dff/data_r_reg_52_/CLK (DFFX1)                 0.1835    0.0000     0.3999 r
  fifo_0__mem_fifo/dff/data_r_reg_52_/Q (DFFX1)                   0.0918    0.2178     0.6177 r
  fifo_0__mem_fifo/dff/data_o[52] (net)         2      24.7169              0.0000     0.6177 r
  fifo_0__mem_fifo/dff/data_o[52] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6177 r
  fifo_0__mem_fifo/data_o[52] (net)                    24.7169              0.0000     0.6177 r
  fifo_0__mem_fifo/data_o[52] (bsg_one_fifo_width_p570_2)                   0.0000     0.6177 r
  fifo_lo[46] (net)                                    24.7169              0.0000     0.6177 r
  U1852/IN1 (MUX21X1)                                             0.0918   -0.0124 &   0.6052 r
  U1852/Q (MUX21X1)                                               0.3055    0.2010 @   0.8062 r
  io_cmd_o[52] (net)                            4      91.8101              0.0000     0.8062 r
  io_cmd_o[52] (out)                                              0.3055   -0.0475 @   0.7587 r
  data arrival time                                                                    0.7587

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7587
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8587


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3998     0.3998
  fifo_0__mem_fifo/dff/data_r_reg_51_/CLK (DFFX1)                 0.1835    0.0000     0.3998 r
  fifo_0__mem_fifo/dff/data_r_reg_51_/Q (DFFX1)                   0.0719    0.2077     0.6075 r
  fifo_0__mem_fifo/dff/data_o[51] (net)         2      17.1972              0.0000     0.6075 r
  fifo_0__mem_fifo/dff/data_o[51] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6075 r
  fifo_0__mem_fifo/data_o[51] (net)                    17.1972              0.0000     0.6075 r
  fifo_0__mem_fifo/data_o[51] (bsg_one_fifo_width_p570_2)                   0.0000     0.6075 r
  fifo_lo[45] (net)                                    17.1972              0.0000     0.6075 r
  U1850/IN1 (MUX21X1)                                             0.0719   -0.0083 &   0.5992 r
  U1850/Q (MUX21X1)                                               0.2726    0.1842 @   0.7833 r
  io_cmd_o[51] (net)                            4      81.3422              0.0000     0.7833 r
  io_cmd_o[51] (out)                                              0.2726   -0.0233 @   0.7600 r
  data arrival time                                                                    0.7600

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7600
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8600


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4013     0.4013
  fifo_0__mem_fifo/dff/data_r_reg_21_/CLK (DFFX1)                 0.1840    0.0000     0.4013 r
  fifo_0__mem_fifo/dff/data_r_reg_21_/Q (DFFX1)                   0.0763    0.2100     0.6113 r
  fifo_0__mem_fifo/dff/data_o[21] (net)         2      18.8457              0.0000     0.6113 r
  fifo_0__mem_fifo/dff/data_o[21] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6113 r
  fifo_0__mem_fifo/data_o[21] (net)                    18.8457              0.0000     0.6113 r
  fifo_0__mem_fifo/data_o[21] (bsg_one_fifo_width_p570_2)                   0.0000     0.6113 r
  fifo_lo[19] (net)                                    18.8457              0.0000     0.6113 r
  U1798/IN1 (MUX21X1)                                             0.0763   -0.0133 &   0.5980 r
  U1798/Q (MUX21X1)                                               0.2740    0.1853 @   0.7833 r
  io_cmd_o[21] (net)                            4      81.6593              0.0000     0.7833 r
  io_cmd_o[21] (out)                                              0.2740   -0.0231 @   0.7602 r
  data arrival time                                                                    0.7602

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7602
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8602


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[62]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4483     0.4483
  fifo_1__mem_fifo/dff/data_r_reg_62_/CLK (DFFX1)                 0.1954    0.0000     0.4483 r
  fifo_1__mem_fifo/dff/data_r_reg_62_/Q (DFFX1)                   0.0667    0.2060     0.6544 r
  fifo_1__mem_fifo/dff/data_o[62] (net)         2      15.2371              0.0000     0.6544 r
  fifo_1__mem_fifo/dff/data_o[62] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6544 r
  fifo_1__mem_fifo/data_o[62] (net)                    15.2371              0.0000     0.6544 r
  fifo_1__mem_fifo/data_o[62] (bsg_one_fifo_width_p570_3)                   0.0000     0.6544 r
  fifo_lo[102] (net)                                   15.2371              0.0000     0.6544 r
  U1867/IN2 (AND2X1)                                              0.0667   -0.0030 &   0.6514 r
  U1867/Q (AND2X1)                                                0.1968    0.1333 @   0.7847 r
  io_cmd_o[62] (net)                            4      57.6114              0.0000     0.7847 r
  io_cmd_o[62] (out)                                              0.1976   -0.0240 @   0.7607 r
  data arrival time                                                                    0.7607

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7607
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8607


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4013     0.4013
  fifo_0__mem_fifo/dff/data_r_reg_22_/CLK (DFFX1)                 0.1840    0.0000     0.4013 r
  fifo_0__mem_fifo/dff/data_r_reg_22_/Q (DFFX1)                   0.0547    0.1985     0.5998 r
  fifo_0__mem_fifo/dff/data_o[22] (net)         2      10.6709              0.0000     0.5998 r
  fifo_0__mem_fifo/dff/data_o[22] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5998 r
  fifo_0__mem_fifo/data_o[22] (net)                    10.6709              0.0000     0.5998 r
  fifo_0__mem_fifo/data_o[22] (bsg_one_fifo_width_p570_2)                   0.0000     0.5998 r
  fifo_lo[20] (net)                                    10.6709              0.0000     0.5998 r
  U1800/IN1 (MUX21X1)                                             0.0547   -0.0020 &   0.5978 r
  U1800/Q (MUX21X1)                                               0.2757    0.1819 @   0.7797 r
  io_cmd_o[22] (net)                            4      82.4855              0.0000     0.7797 r
  io_cmd_o[22] (out)                                              0.2757   -0.0178 @   0.7619 r
  data arrival time                                                                    0.7619

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7619
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8619


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4014     0.4014
  fifo_0__mem_fifo/dff/data_r_reg_19_/CLK (DFFX1)                 0.1840    0.0000     0.4014 r
  fifo_0__mem_fifo/dff/data_r_reg_19_/Q (DFFX1)                   0.0618    0.2024     0.6038 r
  fifo_0__mem_fifo/dff/data_o[19] (net)         2      13.3613              0.0000     0.6038 r
  fifo_0__mem_fifo/dff/data_o[19] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6038 r
  fifo_0__mem_fifo/data_o[19] (net)                    13.3613              0.0000     0.6038 r
  fifo_0__mem_fifo/data_o[19] (bsg_one_fifo_width_p570_2)                   0.0000     0.6038 r
  fifo_lo[17] (net)                                    13.3613              0.0000     0.6038 r
  U1794/IN1 (MUX21X1)                                             0.0618   -0.0034 &   0.6005 r
  U1794/Q (MUX21X1)                                               0.2954    0.1900 @   0.7905 r
  io_cmd_o[19] (net)                            4      88.4402              0.0000     0.7905 r
  io_cmd_o[19] (out)                                              0.2954   -0.0285 @   0.7620 r
  data arrival time                                                                    0.7620

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7620
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8620


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4002     0.4002
  fifo_0__mem_fifo/dff/data_r_reg_4_/CLK (DFFX1)                  0.1835    0.0000     0.4002 r
  fifo_0__mem_fifo/dff/data_r_reg_4_/Q (DFFX1)                    0.0441    0.1923     0.5925 r
  fifo_0__mem_fifo/dff/data_o[4] (net)          2       6.6459              0.0000     0.5925 r
  fifo_0__mem_fifo/dff/data_o[4] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5925 r
  fifo_0__mem_fifo/data_o[4] (net)                      6.6459              0.0000     0.5925 r
  fifo_0__mem_fifo/data_o[4] (bsg_one_fifo_width_p570_2)                    0.0000     0.5925 r
  fifo_lo[2] (net)                                      6.6459              0.0000     0.5925 r
  U1764/IN1 (MUX21X1)                                             0.0441    0.0000 &   0.5926 r
  U1764/Q (MUX21X1)                                               0.2501    0.1695 @   0.7620 r
  io_cmd_o[4] (net)                             4      74.2070              0.0000     0.7620 r
  io_cmd_o[4] (out)                                               0.2501    0.0000 @   0.7620 r
  data arrival time                                                                    0.7620

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7620
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8620


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_110_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[110]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4479     0.4479
  fifo_1__mem_fifo/dff/data_r_reg_110_/CLK (DFFX1)                0.1947    0.0000     0.4479 r
  fifo_1__mem_fifo/dff/data_r_reg_110_/Q (DFFX1)                  0.0509    0.1973     0.6452 r
  fifo_1__mem_fifo/dff/data_o[110] (net)        2       9.2235              0.0000     0.6452 r
  fifo_1__mem_fifo/dff/data_o[110] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6452 r
  fifo_1__mem_fifo/data_o[110] (net)                    9.2235              0.0000     0.6452 r
  fifo_1__mem_fifo/data_o[110] (bsg_one_fifo_width_p570_3)                  0.0000     0.6452 r
  fifo_lo[150] (net)                                    9.2235              0.0000     0.6452 r
  U1963/IN2 (AND2X1)                                              0.0509   -0.0009 &   0.6443 r
  U1963/Q (AND2X1)                                                0.2172    0.1415 @   0.7858 r
  io_cmd_o[110] (net)                           4      65.3358              0.0000     0.7858 r
  io_cmd_o[110] (out)                                             0.2172   -0.0232 @   0.7626 r
  data arrival time                                                                    0.7626

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7626
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8626


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[74]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4484     0.4484
  fifo_1__mem_fifo/dff/data_r_reg_74_/CLK (DFFX1)                 0.1953    0.0000     0.4484 r
  fifo_1__mem_fifo/dff/data_r_reg_74_/Q (DFFX1)                   0.0701    0.2078     0.6562 r
  fifo_1__mem_fifo/dff/data_o[74] (net)         2      16.5170              0.0000     0.6562 r
  fifo_1__mem_fifo/dff/data_o[74] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6562 r
  fifo_1__mem_fifo/data_o[74] (net)                    16.5170              0.0000     0.6562 r
  fifo_1__mem_fifo/data_o[74] (bsg_one_fifo_width_p570_3)                   0.0000     0.6562 r
  fifo_lo[114] (net)                                   16.5170              0.0000     0.6562 r
  U1891/IN2 (AND2X1)                                              0.0701   -0.0097 &   0.6465 r
  U1891/Q (AND2X1)                                                0.1957    0.1377 @   0.7842 r
  io_cmd_o[74] (net)                            4      58.5455              0.0000     0.7842 r
  io_cmd_o[74] (out)                                              0.1959   -0.0215 @   0.7626 r
  data arrival time                                                                    0.7626

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7626
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8626


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_112_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[112]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4483     0.4483
  fifo_1__mem_fifo/dff/data_r_reg_112_/CLK (DFFX1)                0.1952    0.0000     0.4483 r
  fifo_1__mem_fifo/dff/data_r_reg_112_/Q (DFFX1)                  0.0642    0.2047     0.6530 r
  fifo_1__mem_fifo/dff/data_o[112] (net)        2      14.2790              0.0000     0.6530 r
  fifo_1__mem_fifo/dff/data_o[112] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6530 r
  fifo_1__mem_fifo/data_o[112] (net)                   14.2790              0.0000     0.6530 r
  fifo_1__mem_fifo/data_o[112] (bsg_one_fifo_width_p570_3)                  0.0000     0.6530 r
  fifo_lo[152] (net)                                   14.2790              0.0000     0.6530 r
  U1967/IN2 (AND2X1)                                              0.0642   -0.0065 &   0.6465 r
  U1967/Q (AND2X1)                                                0.2192    0.1479 @   0.7944 r
  io_cmd_o[112] (net)                           4      66.7111              0.0000     0.7944 r
  io_cmd_o[112] (out)                                             0.2194   -0.0316 @   0.7628 r
  data arrival time                                                                    0.7628

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7628
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8628


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4014     0.4014
  fifo_0__mem_fifo/dff/data_r_reg_30_/CLK (DFFX1)                 0.1840    0.0000     0.4014 r
  fifo_0__mem_fifo/dff/data_r_reg_30_/Q (DFFX1)                   0.0408    0.2105     0.6119 f
  fifo_0__mem_fifo/dff/data_o[30] (net)         2       7.1645              0.0000     0.6119 f
  fifo_0__mem_fifo/dff/data_o[30] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6119 f
  fifo_0__mem_fifo/data_o[30] (net)                     7.1645              0.0000     0.6119 f
  fifo_0__mem_fifo/data_o[30] (bsg_one_fifo_width_p570_2)                   0.0000     0.6119 f
  fifo_lo[28] (net)                                     7.1645              0.0000     0.6119 f
  U1816/IN1 (MUX21X1)                                             0.0408   -0.0009 &   0.6110 f
  U1816/Q (MUX21X1)                                               0.2709    0.1890 @   0.8000 f
  io_cmd_o[30] (net)                            4      82.6018              0.0000     0.8000 f
  io_cmd_o[30] (out)                                              0.2709   -0.0372 @   0.7628 f
  data arrival time                                                                    0.7628

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7628
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8628


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[59]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4481     0.4481
  fifo_1__mem_fifo/dff/data_r_reg_59_/CLK (DFFX1)                 0.1955    0.0000     0.4481 r
  fifo_1__mem_fifo/dff/data_r_reg_59_/Q (DFFX1)                   0.0621    0.2035     0.6517 r
  fifo_1__mem_fifo/dff/data_o[59] (net)         2      13.4999              0.0000     0.6517 r
  fifo_1__mem_fifo/dff/data_o[59] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6517 r
  fifo_1__mem_fifo/data_o[59] (net)                    13.4999              0.0000     0.6517 r
  fifo_1__mem_fifo/data_o[59] (bsg_one_fifo_width_p570_3)                   0.0000     0.6517 r
  fifo_lo[99] (net)                                    13.4999              0.0000     0.6517 r
  U1861/IN2 (AND2X1)                                              0.0621   -0.0016 &   0.6501 r
  U1861/Q (AND2X1)                                                0.2388    0.1518 @   0.8018 r
  io_cmd_o[59] (net)                            4      72.3950              0.0000     0.8018 r
  io_cmd_o[59] (out)                                              0.2388   -0.0382 @   0.7636 r
  data arrival time                                                                    0.7636

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7636
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8636


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3962     0.3962
  fifo_0__mem_fifo/dff/data_r_reg_40_/CLK (DFFX1)                 0.1776    0.0000     0.3962 r
  fifo_0__mem_fifo/dff/data_r_reg_40_/Q (DFFX1)                   0.0445    0.2126     0.6088 f
  fifo_0__mem_fifo/dff/data_o[40] (net)         2       8.7903              0.0000     0.6088 f
  fifo_0__mem_fifo/dff/data_o[40] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6088 f
  fifo_0__mem_fifo/data_o[40] (net)                     8.7903              0.0000     0.6088 f
  fifo_0__mem_fifo/data_o[40] (bsg_one_fifo_width_p570_2)                   0.0000     0.6088 f
  fifo_lo[38] (net)                                     8.7903              0.0000     0.6088 f
  U1836/IN1 (MUX21X1)                                             0.0445   -0.0020 &   0.6068 f
  U1836/Q (MUX21X1)                                               0.2946    0.1993 @   0.8061 f
  io_cmd_o[40] (net)                            5      90.1214              0.0000     0.8061 f
  io_cmd_o[40] (out)                                              0.2946   -0.0412 @   0.7649 f
  data arrival time                                                                    0.7649

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7649
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8649


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_92_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[92]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4472     0.4472
  fifo_1__mem_fifo/dff/data_r_reg_92_/CLK (DFFX1)                 0.1947    0.0000     0.4472 r
  fifo_1__mem_fifo/dff/data_r_reg_92_/Q (DFFX1)                   0.0683    0.2068     0.6540 r
  fifo_1__mem_fifo/dff/data_o[92] (net)         2      15.8541              0.0000     0.6540 r
  fifo_1__mem_fifo/dff/data_o[92] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6540 r
  fifo_1__mem_fifo/data_o[92] (net)                    15.8541              0.0000     0.6540 r
  fifo_1__mem_fifo/data_o[92] (bsg_one_fifo_width_p570_3)                   0.0000     0.6540 r
  fifo_lo[132] (net)                                   15.8541              0.0000     0.6540 r
  U1927/IN2 (AND2X1)                                              0.0683   -0.0038 &   0.6502 r
  U1927/Q (AND2X1)                                                0.2754    0.1666 @   0.8168 r
  io_cmd_o[92] (net)                            4      84.0347              0.0000     0.8168 r
  io_cmd_o[92] (out)                                              0.2754   -0.0518 @   0.7650 r
  data arrival time                                                                    0.7650

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7650
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8650


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[73]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4480     0.4480
  fifo_1__mem_fifo/dff/data_r_reg_73_/CLK (DFFX1)                 0.1955    0.0000     0.4480 r
  fifo_1__mem_fifo/dff/data_r_reg_73_/Q (DFFX1)                   0.0563    0.2003     0.6483 r
  fifo_1__mem_fifo/dff/data_o[73] (net)         2      11.2588              0.0000     0.6483 r
  fifo_1__mem_fifo/dff/data_o[73] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6483 r
  fifo_1__mem_fifo/data_o[73] (net)                    11.2588              0.0000     0.6483 r
  fifo_1__mem_fifo/data_o[73] (bsg_one_fifo_width_p570_3)                   0.0000     0.6483 r
  fifo_lo[113] (net)                                   11.2588              0.0000     0.6483 r
  U1889/IN2 (AND2X1)                                              0.0563    0.0002 &   0.6485 r
  U1889/Q (AND2X1)                                                0.2318    0.1514 @   0.8000 r
  io_cmd_o[73] (net)                            4      70.4483              0.0000     0.8000 r
  io_cmd_o[73] (out)                                              0.2320   -0.0349 @   0.7651 r
  data arrival time                                                                    0.7651

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7651
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8651


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4006     0.4006
  fifo_0__mem_fifo/dff/data_r_reg_34_/CLK (DFFX1)                 0.1840    0.0000     0.4006 r
  fifo_0__mem_fifo/dff/data_r_reg_34_/Q (DFFX1)                   0.1002    0.2219     0.6225 r
  fifo_0__mem_fifo/dff/data_o[34] (net)         2      27.7697              0.0000     0.6225 r
  fifo_0__mem_fifo/dff/data_o[34] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6225 r
  fifo_0__mem_fifo/data_o[34] (net)                    27.7697              0.0000     0.6225 r
  fifo_0__mem_fifo/data_o[34] (bsg_one_fifo_width_p570_2)                   0.0000     0.6225 r
  fifo_lo[32] (net)                                    27.7697              0.0000     0.6225 r
  U1824/IN1 (MUX21X1)                                             0.1002   -0.0181 &   0.6044 r
  U1824/Q (MUX21X1)                                               0.2774    0.1920 @   0.7964 r
  io_cmd_o[34] (net)                            4      82.7173              0.0000     0.7964 r
  io_cmd_o[34] (out)                                              0.2774   -0.0307 @   0.7657 r
  data arrival time                                                                    0.7657

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7657
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8657


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_99_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[99]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4478     0.4478
  fifo_1__mem_fifo/dff/data_r_reg_99_/CLK (DFFX1)                 0.1955    0.0000     0.4478 r
  fifo_1__mem_fifo/dff/data_r_reg_99_/Q (DFFX1)                   0.0707    0.2081     0.6559 r
  fifo_1__mem_fifo/dff/data_o[99] (net)         2      16.7568              0.0000     0.6559 r
  fifo_1__mem_fifo/dff/data_o[99] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6559 r
  fifo_1__mem_fifo/data_o[99] (net)                    16.7568              0.0000     0.6559 r
  fifo_1__mem_fifo/data_o[99] (bsg_one_fifo_width_p570_3)                   0.0000     0.6559 r
  fifo_lo[139] (net)                                   16.7568              0.0000     0.6559 r
  U1941/IN2 (AND2X1)                                              0.0707   -0.0011 &   0.6547 r
  U1941/Q (AND2X1)                                                0.1645    0.1208 @   0.7756 r
  io_cmd_o[99] (net)                            4      47.2748              0.0000     0.7756 r
  io_cmd_o[99] (out)                                              0.1650   -0.0098 @   0.7657 r
  data arrival time                                                                    0.7657

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7657
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8657


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_75_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[75]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4486     0.4486
  fifo_1__mem_fifo/dff/data_r_reg_75_/CLK (DFFX1)                 0.1947    0.0000     0.4486 r
  fifo_1__mem_fifo/dff/data_r_reg_75_/Q (DFFX1)                   0.0668    0.2061     0.6547 r
  fifo_1__mem_fifo/dff/data_o[75] (net)         2      15.2883              0.0000     0.6547 r
  fifo_1__mem_fifo/dff/data_o[75] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6547 r
  fifo_1__mem_fifo/data_o[75] (net)                    15.2883              0.0000     0.6547 r
  fifo_1__mem_fifo/data_o[75] (bsg_one_fifo_width_p570_3)                   0.0000     0.6547 r
  fifo_lo[115] (net)                                   15.2883              0.0000     0.6547 r
  U1893/IN2 (AND2X1)                                              0.0668   -0.0071 &   0.6475 r
  U1893/Q (AND2X1)                                                0.2206    0.1491 @   0.7966 r
  io_cmd_o[75] (net)                            4      67.2807              0.0000     0.7966 r
  io_cmd_o[75] (out)                                              0.2207   -0.0288 @   0.7678 r
  data arrival time                                                                    0.7678

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7678
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8678


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4002     0.4002
  fifo_0__mem_fifo/dff/data_r_reg_8_/CLK (DFFX1)                  0.1843    0.0000     0.4002 r
  fifo_0__mem_fifo/dff/data_r_reg_8_/Q (DFFX1)                    0.0403    0.2101     0.6103 f
  fifo_0__mem_fifo/dff/data_o[8] (net)          2       6.9483              0.0000     0.6103 f
  fifo_0__mem_fifo/dff/data_o[8] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6103 f
  fifo_0__mem_fifo/data_o[8] (net)                      6.9483              0.0000     0.6103 f
  fifo_0__mem_fifo/data_o[8] (bsg_one_fifo_width_p570_2)                    0.0000     0.6103 f
  fifo_lo[6] (net)                                      6.9483              0.0000     0.6103 f
  U1772/IN1 (MUX21X1)                                             0.0403    0.0001 &   0.6104 f
  U1772/Q (MUX21X1)                                               0.2528    0.1815 @   0.7918 f
  io_cmd_o[8] (net)                             4      76.8629              0.0000     0.7918 f
  io_cmd_o[8] (out)                                               0.2528   -0.0240 @   0.7678 f
  data arrival time                                                                    0.7678

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7678
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8678


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3999     0.3999
  fifo_0__mem_fifo/dff/data_r_reg_24_/CLK (DFFX1)                 0.1835    0.0000     0.3999 r
  fifo_0__mem_fifo/dff/data_r_reg_24_/Q (DFFX1)                   0.0792    0.2114     0.6113 r
  fifo_0__mem_fifo/dff/data_o[24] (net)         2      19.9491              0.0000     0.6113 r
  fifo_0__mem_fifo/dff/data_o[24] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6113 r
  fifo_0__mem_fifo/data_o[24] (net)                    19.9491              0.0000     0.6113 r
  fifo_0__mem_fifo/data_o[24] (bsg_one_fifo_width_p570_2)                   0.0000     0.6113 r
  fifo_lo[22] (net)                                    19.9491              0.0000     0.6113 r
  U1804/IN1 (MUX21X1)                                             0.0792   -0.0041 &   0.6071 r
  U1804/Q (MUX21X1)                                               0.4314    0.2405 @   0.8476 r
  io_cmd_o[24] (net)                            5     130.1079              0.0000     0.8476 r
  io_cmd_o[24] (out)                                              0.4314   -0.0795 @   0.7681 r
  data arrival time                                                                    0.7681

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7681
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8681


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4013     0.4013
  fifo_0__mem_fifo/dff/data_r_reg_38_/CLK (DFFX1)                 0.1840    0.0000     0.4013 r
  fifo_0__mem_fifo/dff/data_r_reg_38_/Q (DFFX1)                   0.0781    0.2109     0.6122 r
  fifo_0__mem_fifo/dff/data_o[38] (net)         2      19.5307              0.0000     0.6122 r
  fifo_0__mem_fifo/dff/data_o[38] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6122 r
  fifo_0__mem_fifo/data_o[38] (net)                    19.5307              0.0000     0.6122 r
  fifo_0__mem_fifo/data_o[38] (bsg_one_fifo_width_p570_2)                   0.0000     0.6122 r
  fifo_lo[36] (net)                                    19.5307              0.0000     0.6122 r
  U1832/IN1 (MUX21X1)                                             0.0781   -0.0131 &   0.5991 r
  U1832/Q (MUX21X1)                                               0.3342    0.2063 @   0.8054 r
  io_cmd_o[38] (net)                            5     100.0989              0.0000     0.8054 r
  io_cmd_o[38] (out)                                              0.3342   -0.0370 @   0.7684 r
  data arrival time                                                                    0.7684

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7684
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8684


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_111_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[111]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4474     0.4474
  fifo_1__mem_fifo/dff/data_r_reg_111_/CLK (DFFX1)                0.1947    0.0000     0.4474 r
  fifo_1__mem_fifo/dff/data_r_reg_111_/Q (DFFX1)                  0.0513    0.1974     0.6449 r
  fifo_1__mem_fifo/dff/data_o[111] (net)        2       9.3536              0.0000     0.6449 r
  fifo_1__mem_fifo/dff/data_o[111] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6449 r
  fifo_1__mem_fifo/data_o[111] (net)                    9.3536              0.0000     0.6449 r
  fifo_1__mem_fifo/data_o[111] (bsg_one_fifo_width_p570_3)                  0.0000     0.6449 r
  fifo_lo[151] (net)                                    9.3536              0.0000     0.6449 r
  U1965/IN2 (AND2X1)                                              0.0513   -0.0008 &   0.6441 r
  U1965/Q (AND2X1)                                                0.2486    0.1541 @   0.7982 r
  io_cmd_o[111] (net)                           4      75.5376              0.0000     0.7982 r
  io_cmd_o[111] (out)                                             0.2486   -0.0290 @   0.7692 r
  data arrival time                                                                    0.7692

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7692
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8692


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_103_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[103]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4480     0.4480
  fifo_1__mem_fifo/dff/data_r_reg_103_/CLK (DFFX1)                0.1947    0.0000     0.4480 r
  fifo_1__mem_fifo/dff/data_r_reg_103_/Q (DFFX1)                  0.0505    0.1970     0.6450 r
  fifo_1__mem_fifo/dff/data_o[103] (net)        2       9.0737              0.0000     0.6450 r
  fifo_1__mem_fifo/dff/data_o[103] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6450 r
  fifo_1__mem_fifo/data_o[103] (net)                    9.0737              0.0000     0.6450 r
  fifo_1__mem_fifo/data_o[103] (bsg_one_fifo_width_p570_3)                  0.0000     0.6450 r
  fifo_lo[143] (net)                                    9.0737              0.0000     0.6450 r
  U1949/IN2 (AND2X1)                                              0.0505   -0.0017 &   0.6433 r
  U1949/Q (AND2X1)                                                0.3055    0.1744 @   0.8177 r
  io_cmd_o[103] (net)                           4      92.9866              0.0000     0.8177 r
  io_cmd_o[103] (out)                                             0.3055   -0.0483 @   0.7694 r
  data arrival time                                                                    0.7694

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7694
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8694


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3997     0.3997
  fifo_0__mem_fifo/dff/data_r_reg_6_/CLK (DFFX1)                  0.1835    0.0000     0.3997 r
  fifo_0__mem_fifo/dff/data_r_reg_6_/Q (DFFX1)                    0.0449    0.2133     0.6130 f
  fifo_0__mem_fifo/dff/data_o[6] (net)          2       8.9791              0.0000     0.6130 f
  fifo_0__mem_fifo/dff/data_o[6] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6130 f
  fifo_0__mem_fifo/data_o[6] (net)                      8.9791              0.0000     0.6130 f
  fifo_0__mem_fifo/data_o[6] (bsg_one_fifo_width_p570_2)                    0.0000     0.6130 f
  fifo_lo[4] (net)                                      8.9791              0.0000     0.6130 f
  U1768/IN1 (MUX21X1)                                             0.0449    0.0002 &   0.6132 f
  U1768/Q (MUX21X1)                                               0.2465    0.1791 @   0.7923 f
  io_cmd_o[6] (net)                             4      74.6422              0.0000     0.7923 f
  io_cmd_o[6] (out)                                               0.2465   -0.0205 @   0.7718 f
  data arrival time                                                                    0.7718

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7718
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8718


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_114_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[114]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4480     0.4480
  fifo_1__mem_fifo/dff/data_r_reg_114_/CLK (DFFX1)                0.1947    0.0000     0.4480 r
  fifo_1__mem_fifo/dff/data_r_reg_114_/Q (DFFX1)                  0.0500    0.1967     0.6447 r
  fifo_1__mem_fifo/dff/data_o[114] (net)        2       8.8708              0.0000     0.6447 r
  fifo_1__mem_fifo/dff/data_o[114] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6447 r
  fifo_1__mem_fifo/data_o[114] (net)                    8.8708              0.0000     0.6447 r
  fifo_1__mem_fifo/data_o[114] (bsg_one_fifo_width_p570_3)                  0.0000     0.6447 r
  fifo_lo[154] (net)                                    8.8708              0.0000     0.6447 r
  U1971/IN2 (AND2X1)                                              0.0500    0.0001 &   0.6448 r
  U1971/Q (AND2X1)                                                0.2390    0.1493 @   0.7941 r
  io_cmd_o[114] (net)                           4      72.0950              0.0000     0.7941 r
  io_cmd_o[114] (out)                                             0.2390   -0.0216 @   0.7725 r
  data arrival time                                                                    0.7725

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7725
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8725


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4008     0.4008
  fifo_0__mem_fifo/dff/data_r_reg_7_/CLK (DFFX1)                  0.1839    0.0000     0.4008 r
  fifo_0__mem_fifo/dff/data_r_reg_7_/Q (DFFX1)                    0.0669    0.2278     0.6286 f
  fifo_0__mem_fifo/dff/data_o[7] (net)          2      18.7316              0.0000     0.6286 f
  fifo_0__mem_fifo/dff/data_o[7] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6286 f
  fifo_0__mem_fifo/data_o[7] (net)                     18.7316              0.0000     0.6286 f
  fifo_0__mem_fifo/data_o[7] (bsg_one_fifo_width_p570_2)                    0.0000     0.6286 f
  fifo_lo[5] (net)                                     18.7316              0.0000     0.6286 f
  U1770/IN1 (MUX21X1)                                             0.0669   -0.0069 &   0.6218 f
  U1770/Q (MUX21X1)                                               0.3170    0.2146 @   0.8364 f
  io_cmd_o[7] (net)                             4      97.9224              0.0000     0.8364 f
  io_cmd_o[7] (out)                                               0.3170   -0.0638 @   0.7726 f
  data arrival time                                                                    0.7726

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7726
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8726


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_86_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[86]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4479     0.4479
  fifo_1__mem_fifo/dff/data_r_reg_86_/CLK (DFFX1)                 0.1947    0.0000     0.4479 r
  fifo_1__mem_fifo/dff/data_r_reg_86_/Q (DFFX1)                   0.0573    0.2008     0.6487 r
  fifo_1__mem_fifo/dff/data_o[86] (net)         2      11.6497              0.0000     0.6487 r
  fifo_1__mem_fifo/dff/data_o[86] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6487 r
  fifo_1__mem_fifo/data_o[86] (net)                    11.6497              0.0000     0.6487 r
  fifo_1__mem_fifo/data_o[86] (bsg_one_fifo_width_p570_3)                   0.0000     0.6487 r
  fifo_lo[126] (net)                                   11.6497              0.0000     0.6487 r
  U1915/IN2 (AND2X1)                                              0.0573   -0.0037 &   0.6450 r
  U1915/Q (AND2X1)                                                0.2164    0.1426 @   0.7875 r
  io_cmd_o[86] (net)                            4      65.2893              0.0000     0.7875 r
  io_cmd_o[86] (out)                                              0.2164   -0.0146 @   0.7729 r
  data arrival time                                                                    0.7729

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7729
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8729


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4012     0.4012
  fifo_0__mem_fifo/dff/data_r_reg_45_/CLK (DFFX1)                 0.1838    0.0000     0.4012 r
  fifo_0__mem_fifo/dff/data_r_reg_45_/Q (DFFX1)                   0.0788    0.2352     0.6363 f
  fifo_0__mem_fifo/dff/data_o[45] (net)         2      24.0329              0.0000     0.6363 f
  fifo_0__mem_fifo/dff/data_o[45] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6363 f
  fifo_0__mem_fifo/data_o[45] (net)                    24.0329              0.0000     0.6363 f
  fifo_0__mem_fifo/data_o[45] (bsg_one_fifo_width_p570_2)                   0.0000     0.6363 f
  fifo_lo[43] (net)                                    24.0329              0.0000     0.6363 f
  U1846/IN1 (MUX21X1)                                             0.0788   -0.0130 &   0.6234 f
  U1846/Q (MUX21X1)                                               0.2679    0.1950 @   0.8184 f
  io_cmd_o[45] (net)                            4      81.7468              0.0000     0.8184 f
  io_cmd_o[45] (out)                                              0.2679   -0.0449 @   0.7735 f
  data arrival time                                                                    0.7735

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7735
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8735


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_120_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[120]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4480     0.4480
  fifo_1__mem_fifo/dff/data_r_reg_120_/CLK (DFFX1)                0.1947    0.0000     0.4480 r
  fifo_1__mem_fifo/dff/data_r_reg_120_/Q (DFFX1)                  0.0457    0.2149     0.6629 f
  fifo_1__mem_fifo/dff/data_o[120] (net)        2       9.3751              0.0000     0.6629 f
  fifo_1__mem_fifo/dff/data_o[120] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6629 f
  fifo_1__mem_fifo/data_o[120] (net)                    9.3751              0.0000     0.6629 f
  fifo_1__mem_fifo/data_o[120] (bsg_one_fifo_width_p570_3)                  0.0000     0.6629 f
  fifo_lo[160] (net)                                    9.3751              0.0000     0.6629 f
  U1983/IN2 (AND2X1)                                              0.0457   -0.0049 &   0.6580 f
  U1983/Q (AND2X1)                                                0.1682    0.1343 @   0.7923 f
  io_cmd_o[120] (net)                           4      48.7320              0.0000     0.7923 f
  io_cmd_o[120] (out)                                             0.1682   -0.0182 @   0.7741 f
  data arrival time                                                                    0.7741

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7741
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8741


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_67_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[67]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4477     0.4477
  fifo_1__mem_fifo/dff/data_r_reg_67_/CLK (DFFX1)                 0.1955    0.0000     0.4477 r
  fifo_1__mem_fifo/dff/data_r_reg_67_/Q (DFFX1)                   0.0574    0.2009     0.6486 r
  fifo_1__mem_fifo/dff/data_o[67] (net)         2      11.6935              0.0000     0.6486 r
  fifo_1__mem_fifo/dff/data_o[67] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6486 r
  fifo_1__mem_fifo/data_o[67] (net)                    11.6935              0.0000     0.6486 r
  fifo_1__mem_fifo/data_o[67] (bsg_one_fifo_width_p570_3)                   0.0000     0.6486 r
  fifo_lo[107] (net)                                   11.6935              0.0000     0.6486 r
  U1877/IN2 (AND2X1)                                              0.0574   -0.0011 &   0.6476 r
  U1877/Q (AND2X1)                                                0.2285    0.1478 @   0.7954 r
  io_cmd_o[67] (net)                            4      69.3386              0.0000     0.7954 r
  io_cmd_o[67] (out)                                              0.2285   -0.0202 @   0.7751 r
  data arrival time                                                                    0.7751

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7751
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8751


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_113_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[113]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4477     0.4477
  fifo_1__mem_fifo/dff/data_r_reg_113_/CLK (DFFX1)                0.1954    0.0000     0.4477 r
  fifo_1__mem_fifo/dff/data_r_reg_113_/Q (DFFX1)                  0.0480    0.1957     0.6434 r
  fifo_1__mem_fifo/dff/data_o[113] (net)        2       8.0946              0.0000     0.6434 r
  fifo_1__mem_fifo/dff/data_o[113] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6434 r
  fifo_1__mem_fifo/data_o[113] (net)                    8.0946              0.0000     0.6434 r
  fifo_1__mem_fifo/data_o[113] (bsg_one_fifo_width_p570_3)                  0.0000     0.6434 r
  fifo_lo[153] (net)                                    8.0946              0.0000     0.6434 r
  U1969/IN2 (AND2X1)                                              0.0480   -0.0006 &   0.6428 r
  U1969/Q (AND2X1)                                                0.2152    0.1393 @   0.7821 r
  io_cmd_o[113] (net)                           4      63.9674              0.0000     0.7821 r
  io_cmd_o[113] (out)                                             0.2160   -0.0069 @   0.7752 r
  data arrival time                                                                    0.7752

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7752
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8752


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4011     0.4011
  fifo_0__mem_fifo/dff/data_r_reg_18_/CLK (DFFX1)                 0.1839    0.0000     0.4011 r
  fifo_0__mem_fifo/dff/data_r_reg_18_/Q (DFFX1)                   0.0844    0.2141     0.6152 r
  fifo_0__mem_fifo/dff/data_o[18] (net)         2      21.9352              0.0000     0.6152 r
  fifo_0__mem_fifo/dff/data_o[18] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6152 r
  fifo_0__mem_fifo/data_o[18] (net)                    21.9352              0.0000     0.6152 r
  fifo_0__mem_fifo/data_o[18] (bsg_one_fifo_width_p570_2)                   0.0000     0.6152 r
  fifo_lo[16] (net)                                    21.9352              0.0000     0.6152 r
  U1792/IN1 (MUX21X1)                                             0.0844   -0.0104 &   0.6048 r
  U1792/Q (MUX21X1)                                               0.2845    0.1910 @   0.7958 r
  io_cmd_o[18] (net)                            4      84.9471              0.0000     0.7958 r
  io_cmd_o[18] (out)                                              0.2845   -0.0203 @   0.7755 r
  data arrival time                                                                    0.7755

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7755
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8755


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[60]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4483     0.4483
  fifo_1__mem_fifo/dff/data_r_reg_60_/CLK (DFFX1)                 0.1952    0.0000     0.4483 r
  fifo_1__mem_fifo/dff/data_r_reg_60_/Q (DFFX1)                   0.0650    0.2276     0.6759 f
  fifo_1__mem_fifo/dff/data_o[60] (net)         2      17.9069              0.0000     0.6759 f
  fifo_1__mem_fifo/dff/data_o[60] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6759 f
  fifo_1__mem_fifo/data_o[60] (net)                    17.9069              0.0000     0.6759 f
  fifo_1__mem_fifo/data_o[60] (bsg_one_fifo_width_p570_3)                   0.0000     0.6759 f
  fifo_lo[100] (net)                                   17.9069              0.0000     0.6759 f
  U1863/IN2 (AND2X1)                                              0.0650   -0.0009 &   0.6750 f
  U1863/Q (AND2X1)                                                0.1644    0.1361 @   0.8112 f
  io_cmd_o[60] (net)                            4      47.1893              0.0000     0.8112 f
  io_cmd_o[60] (out)                                              0.1644   -0.0356 @   0.7755 f
  data arrival time                                                                    0.7755

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7755
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8755


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3997     0.3997
  fifo_0__mem_fifo/dff/data_r_reg_46_/CLK (DFFX1)                 0.1835    0.0000     0.3997 r
  fifo_0__mem_fifo/dff/data_r_reg_46_/Q (DFFX1)                   0.0763    0.2100     0.6097 r
  fifo_0__mem_fifo/dff/data_o[46] (net)         2      18.8783              0.0000     0.6097 r
  fifo_0__mem_fifo/dff/data_o[46] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6097 r
  fifo_0__mem_fifo/data_o[46] (net)                    18.8783              0.0000     0.6097 r
  fifo_0__mem_fifo/data_o[46] (bsg_one_fifo_width_p570_2)                   0.0000     0.6097 r
  fifo_lo[44] (net)                                    18.8783              0.0000     0.6097 r
  U1848/IN1 (MUX21X1)                                             0.0763   -0.0088 &   0.6009 r
  U1848/Q (MUX21X1)                                               0.2915    0.1915 @   0.7923 r
  io_cmd_o[46] (net)                            4      87.0509              0.0000     0.7923 r
  io_cmd_o[46] (out)                                              0.2915   -0.0161 @   0.7762 r
  data arrival time                                                                    0.7762

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7762
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8762


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4014     0.4014
  fifo_0__mem_fifo/dff/data_r_reg_1_/CLK (DFFX1)                  0.1840    0.0000     0.4014 r
  fifo_0__mem_fifo/dff/data_r_reg_1_/Q (DFFX1)                    0.0390    0.1890     0.5904 r
  fifo_0__mem_fifo/dff/data_o[1] (net)          2       4.8074              0.0000     0.5904 r
  fifo_0__mem_fifo/dff/data_o[1] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5904 r
  fifo_0__mem_fifo/data_o[1] (net)                      4.8074              0.0000     0.5904 r
  fifo_0__mem_fifo/data_o[1] (bsg_one_fifo_width_p570_2)                    0.0000     0.5904 r
  fifo_lo[0] (net)                                      4.8074              0.0000     0.5904 r
  U1760/IN1 (MUX21X1)                                             0.0390    0.0000 &   0.5904 r
  U1760/Q (MUX21X1)                                               0.3869    0.2159 @   0.8063 r
  io_cmd_o[1] (net)                             4     116.4944              0.0000     0.8063 r
  io_cmd_o[1] (out)                                               0.3869   -0.0288 @   0.7775 r
  data arrival time                                                                    0.7775

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7775
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8775


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_87_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[87]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4478     0.4478
  fifo_1__mem_fifo/dff/data_r_reg_87_/CLK (DFFX1)                 0.1955    0.0000     0.4478 r
  fifo_1__mem_fifo/dff/data_r_reg_87_/Q (DFFX1)                   0.0490    0.2171     0.6649 f
  fifo_1__mem_fifo/dff/data_o[87] (net)         2      10.7964              0.0000     0.6649 f
  fifo_1__mem_fifo/dff/data_o[87] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6649 f
  fifo_1__mem_fifo/data_o[87] (net)                    10.7964              0.0000     0.6649 f
  fifo_1__mem_fifo/data_o[87] (bsg_one_fifo_width_p570_3)                   0.0000     0.6649 f
  fifo_lo[127] (net)                                   10.7964              0.0000     0.6649 f
  U1917/IN2 (AND2X1)                                              0.0490   -0.0012 &   0.6637 f
  U1917/Q (AND2X1)                                                0.2248    0.1595 @   0.8231 f
  io_cmd_o[87] (net)                            4      66.0773              0.0000     0.8231 f
  io_cmd_o[87] (out)                                              0.2248   -0.0453 @   0.7778 f
  data arrival time                                                                    0.7778

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7778
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8778


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_88_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[88]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4484     0.4484
  fifo_1__mem_fifo/dff/data_r_reg_88_/CLK (DFFX1)                 0.1953    0.0000     0.4484 r
  fifo_1__mem_fifo/dff/data_r_reg_88_/Q (DFFX1)                   0.0612    0.2030     0.6514 r
  fifo_1__mem_fifo/dff/data_o[88] (net)         2      13.1388              0.0000     0.6514 r
  fifo_1__mem_fifo/dff/data_o[88] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6514 r
  fifo_1__mem_fifo/data_o[88] (net)                    13.1388              0.0000     0.6514 r
  fifo_1__mem_fifo/data_o[88] (bsg_one_fifo_width_p570_3)                   0.0000     0.6514 r
  fifo_lo[128] (net)                                   13.1388              0.0000     0.6514 r
  U1919/IN2 (AND2X1)                                              0.0612    0.0004 &   0.6518 r
  U1919/Q (AND2X1)                                                0.2203    0.1487 @   0.8005 r
  io_cmd_o[88] (net)                            4      67.4622              0.0000     0.8005 r
  io_cmd_o[88] (out)                                              0.2204   -0.0225 @   0.7781 r
  data arrival time                                                                    0.7781

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7781
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8781


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_118_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[118]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4433     0.4433
  fifo_1__mem_fifo/dff/data_r_reg_118_/CLK (DFFX1)                0.1883    0.0000     0.4433 r
  fifo_1__mem_fifo/dff/data_r_reg_118_/Q (DFFX1)                  0.0983    0.2213     0.6647 r
  fifo_1__mem_fifo/dff/data_o[118] (net)        2      27.0875              0.0000     0.6647 r
  fifo_1__mem_fifo/dff/data_o[118] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6647 r
  fifo_1__mem_fifo/data_o[118] (net)                   27.0875              0.0000     0.6647 r
  fifo_1__mem_fifo/data_o[118] (bsg_one_fifo_width_p570_3)                  0.0000     0.6647 r
  fifo_lo[158] (net)                                   27.0875              0.0000     0.6647 r
  U1979/IN2 (AND2X1)                                              0.0983   -0.0120 &   0.6527 r
  U1979/Q (AND2X1)                                                0.2511    0.1600 @   0.8126 r
  io_cmd_o[118] (net)                           4      75.7354              0.0000     0.8126 r
  io_cmd_o[118] (out)                                             0.2511   -0.0345 @   0.7781 r
  data arrival time                                                                    0.7781

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7781
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8781


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_95_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[95]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4485     0.4485
  fifo_1__mem_fifo/dff/data_r_reg_95_/CLK (DFFX1)                 0.1955    0.0000     0.4485 r
  fifo_1__mem_fifo/dff/data_r_reg_95_/Q (DFFX1)                   0.0632    0.2041     0.6526 r
  fifo_1__mem_fifo/dff/data_o[95] (net)         2      13.8843              0.0000     0.6526 r
  fifo_1__mem_fifo/dff/data_o[95] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6526 r
  fifo_1__mem_fifo/data_o[95] (net)                    13.8843              0.0000     0.6526 r
  fifo_1__mem_fifo/data_o[95] (bsg_one_fifo_width_p570_3)                   0.0000     0.6526 r
  fifo_lo[135] (net)                                   13.8843              0.0000     0.6526 r
  U1933/IN2 (AND2X1)                                              0.0632    0.0005 &   0.6531 r
  U1933/Q (AND2X1)                                                0.2365    0.1516 @   0.8047 r
  io_cmd_o[95] (net)                            4      71.4899              0.0000     0.8047 r
  io_cmd_o[95] (out)                                              0.2370   -0.0253 @   0.7795 r
  data arrival time                                                                    0.7795

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7795
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8795


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3963     0.3963
  fifo_0__mem_fifo/dff/data_r_reg_43_/CLK (DFFX1)                 0.1776    0.0000     0.3963 r
  fifo_0__mem_fifo/dff/data_r_reg_43_/Q (DFFX1)                   0.0536    0.1973     0.5936 r
  fifo_0__mem_fifo/dff/data_o[43] (net)         2      10.2219              0.0000     0.5936 r
  fifo_0__mem_fifo/dff/data_o[43] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5936 r
  fifo_0__mem_fifo/data_o[43] (net)                    10.2219              0.0000     0.5936 r
  fifo_0__mem_fifo/data_o[43] (bsg_one_fifo_width_p570_2)                   0.0000     0.5936 r
  fifo_lo[41] (net)                                    10.2219              0.0000     0.5936 r
  U1842/IN1 (MUX21X1)                                             0.0536   -0.0022 &   0.5914 r
  U1842/Q (MUX21X1)                                               0.3431    0.2050 @   0.7964 r
  io_cmd_o[43] (net)                            5     103.2243              0.0000     0.7964 r
  io_cmd_o[43] (out)                                              0.3431   -0.0165 @   0.7799 r
  data arrival time                                                                    0.7799

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7799
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8799


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_97_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[97]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4478     0.4478
  fifo_1__mem_fifo/dff/data_r_reg_97_/CLK (DFFX1)                 0.1947    0.0000     0.4478 r
  fifo_1__mem_fifo/dff/data_r_reg_97_/Q (DFFX1)                   0.0620    0.2257     0.6735 f
  fifo_1__mem_fifo/dff/data_o[97] (net)         2      16.5865              0.0000     0.6735 f
  fifo_1__mem_fifo/dff/data_o[97] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6735 f
  fifo_1__mem_fifo/data_o[97] (net)                    16.5865              0.0000     0.6735 f
  fifo_1__mem_fifo/data_o[97] (bsg_one_fifo_width_p570_3)                   0.0000     0.6735 f
  fifo_lo[137] (net)                                   16.5865              0.0000     0.6735 f
  U1937/IN2 (AND2X1)                                              0.0620   -0.0013 &   0.6722 f
  U1937/Q (AND2X1)                                                0.1526    0.1299 @   0.8022 f
  io_cmd_o[97] (net)                            4      43.6269              0.0000     0.8022 f
  io_cmd_o[97] (out)                                              0.1526   -0.0220 @   0.7801 f
  data arrival time                                                                    0.7801

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7801
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8801


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_107_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[107]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4479     0.4479
  fifo_1__mem_fifo/dff/data_r_reg_107_/CLK (DFFX1)                0.1947    0.0000     0.4479 r
  fifo_1__mem_fifo/dff/data_r_reg_107_/Q (DFFX1)                  0.0504    0.1969     0.6449 r
  fifo_1__mem_fifo/dff/data_o[107] (net)        2       9.0070              0.0000     0.6449 r
  fifo_1__mem_fifo/dff/data_o[107] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6449 r
  fifo_1__mem_fifo/data_o[107] (net)                    9.0070              0.0000     0.6449 r
  fifo_1__mem_fifo/data_o[107] (bsg_one_fifo_width_p570_3)                  0.0000     0.6449 r
  fifo_lo[147] (net)                                    9.0070              0.0000     0.6449 r
  U1957/IN2 (AND2X1)                                              0.0504   -0.0040 &   0.6409 r
  U1957/Q (AND2X1)                                                0.2375    0.1487 @   0.7896 r
  io_cmd_o[107] (net)                           4      71.5978              0.0000     0.7896 r
  io_cmd_o[107] (out)                                             0.2375   -0.0094 @   0.7802 r
  data arrival time                                                                    0.7802

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7802
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8802


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4000     0.4000
  fifo_0__mem_fifo/dff/data_r_reg_16_/CLK (DFFX1)                 0.1834    0.0000     0.4000 r
  fifo_0__mem_fifo/dff/data_r_reg_16_/Q (DFFX1)                   0.0471    0.1942     0.5943 r
  fifo_0__mem_fifo/dff/data_o[16] (net)         2       7.7748              0.0000     0.5943 r
  fifo_0__mem_fifo/dff/data_o[16] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5943 r
  fifo_0__mem_fifo/data_o[16] (net)                     7.7748              0.0000     0.5943 r
  fifo_0__mem_fifo/data_o[16] (bsg_one_fifo_width_p570_2)                   0.0000     0.5943 r
  fifo_lo[14] (net)                                     7.7748              0.0000     0.5943 r
  U1788/IN1 (MUX21X1)                                             0.0471   -0.0009 &   0.5934 r
  U1788/Q (MUX21X1)                                               0.2765    0.1797 @   0.7730 r
  io_cmd_o[16] (net)                            4      82.4405              0.0000     0.7730 r
  io_cmd_o[16] (out)                                              0.2765    0.0078 @   0.7808 r
  data arrival time                                                                    0.7808

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7808
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8808


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4014     0.4014
  fifo_0__mem_fifo/dff/data_r_reg_29_/CLK (DFFX1)                 0.1840    0.0000     0.4014 r
  fifo_0__mem_fifo/dff/data_r_reg_29_/Q (DFFX1)                   0.0867    0.2153     0.6167 r
  fifo_0__mem_fifo/dff/data_o[29] (net)         2      22.7949              0.0000     0.6167 r
  fifo_0__mem_fifo/dff/data_o[29] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6167 r
  fifo_0__mem_fifo/data_o[29] (net)                    22.7949              0.0000     0.6167 r
  fifo_0__mem_fifo/data_o[29] (bsg_one_fifo_width_p570_2)                   0.0000     0.6167 r
  fifo_lo[27] (net)                                    22.7949              0.0000     0.6167 r
  U1814/IN1 (MUX21X1)                                             0.0867   -0.0178 &   0.5989 r
  U1814/Q (MUX21X1)                                               0.2791    0.1891 @   0.7881 r
  io_cmd_o[29] (net)                            4      83.1103              0.0000     0.7881 r
  io_cmd_o[29] (out)                                              0.2791   -0.0069 @   0.7812 r
  data arrival time                                                                    0.7812

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7812
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8812


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3999     0.3999
  fifo_0__mem_fifo/dff/data_r_reg_52_/CLK (DFFX1)                 0.1835    0.0000     0.3999 r
  fifo_0__mem_fifo/dff/data_r_reg_52_/Q (DFFX1)                   0.0790    0.2352     0.6351 f
  fifo_0__mem_fifo/dff/data_o[52] (net)         2      24.0912              0.0000     0.6351 f
  fifo_0__mem_fifo/dff/data_o[52] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6351 f
  fifo_0__mem_fifo/data_o[52] (net)                    24.0912              0.0000     0.6351 f
  fifo_0__mem_fifo/data_o[52] (bsg_one_fifo_width_p570_2)                   0.0000     0.6351 f
  fifo_lo[46] (net)                                    24.0912              0.0000     0.6351 f
  U1852/IN1 (MUX21X1)                                             0.0790   -0.0109 &   0.6242 f
  U1852/Q (MUX21X1)                                               0.2967    0.2073 @   0.8315 f
  io_cmd_o[52] (net)                            4      91.0644              0.0000     0.8315 f
  io_cmd_o[52] (out)                                              0.2967   -0.0497 @   0.7818 f
  data arrival time                                                                    0.7818

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7818
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8818


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4013     0.4013
  fifo_0__mem_fifo/dff/data_r_reg_23_/CLK (DFFX1)                 0.1840    0.0000     0.4013 r
  fifo_0__mem_fifo/dff/data_r_reg_23_/Q (DFFX1)                   0.0596    0.2012     0.6025 r
  fifo_0__mem_fifo/dff/data_o[23] (net)         2      12.5102              0.0000     0.6025 r
  fifo_0__mem_fifo/dff/data_o[23] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6025 r
  fifo_0__mem_fifo/data_o[23] (net)                    12.5102              0.0000     0.6025 r
  fifo_0__mem_fifo/data_o[23] (bsg_one_fifo_width_p570_2)                   0.0000     0.6025 r
  fifo_lo[21] (net)                                    12.5102              0.0000     0.6025 r
  U1802/IN1 (MUX21X1)                                             0.0596   -0.0034 &   0.5991 r
  U1802/Q (MUX21X1)                                               0.2843    0.1851 @   0.7842 r
  io_cmd_o[23] (net)                            4      84.8577              0.0000     0.7842 r
  io_cmd_o[23] (out)                                              0.2843   -0.0019 @   0.7823 r
  data arrival time                                                                    0.7823

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7823
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8823


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[78]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4481     0.4481
  fifo_1__mem_fifo/dff/data_r_reg_78_/CLK (DFFX1)                 0.1955    0.0000     0.4481 r
  fifo_1__mem_fifo/dff/data_r_reg_78_/Q (DFFX1)                   0.0478    0.2163     0.6644 f
  fifo_1__mem_fifo/dff/data_o[78] (net)         2      10.2802              0.0000     0.6644 f
  fifo_1__mem_fifo/dff/data_o[78] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6644 f
  fifo_1__mem_fifo/data_o[78] (net)                    10.2802              0.0000     0.6644 f
  fifo_1__mem_fifo/data_o[78] (bsg_one_fifo_width_p570_3)                   0.0000     0.6644 f
  fifo_lo[118] (net)                                   10.2802              0.0000     0.6644 f
  U1899/IN2 (AND2X1)                                              0.0478   -0.0007 &   0.6637 f
  U1899/Q (AND2X1)                                                0.2453    0.1716 @   0.8353 f
  io_cmd_o[78] (net)                            4      72.2069              0.0000     0.8353 f
  io_cmd_o[78] (out)                                              0.2453   -0.0529 @   0.7824 f
  data arrival time                                                                    0.7824

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7824
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8824


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_109_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[109]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4434     0.4434
  fifo_1__mem_fifo/dff/data_r_reg_109_/CLK (DFFX1)                0.1883    0.0000     0.4434 r
  fifo_1__mem_fifo/dff/data_r_reg_109_/Q (DFFX1)                  0.0961    0.2205 @   0.6639 r
  fifo_1__mem_fifo/dff/data_o[109] (net)        2      26.6678              0.0000     0.6639 r
  fifo_1__mem_fifo/dff/data_o[109] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6639 r
  fifo_1__mem_fifo/data_o[109] (net)                   26.6678              0.0000     0.6639 r
  fifo_1__mem_fifo/data_o[109] (bsg_one_fifo_width_p570_3)                  0.0000     0.6639 r
  fifo_lo[149] (net)                                   26.6678              0.0000     0.6639 r
  U1961/IN2 (AND2X1)                                              0.0962    0.0002 @   0.6640 r
  U1961/Q (AND2X1)                                                0.2216    0.1488 @   0.8128 r
  io_cmd_o[109] (net)                           4      66.5510              0.0000     0.8128 r
  io_cmd_o[109] (out)                                             0.2216   -0.0300 @   0.7829 r
  data arrival time                                                                    0.7829

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7829
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8829


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3998     0.3998
  fifo_0__mem_fifo/dff/data_r_reg_51_/CLK (DFFX1)                 0.1835    0.0000     0.3998 r
  fifo_0__mem_fifo/dff/data_r_reg_51_/Q (DFFX1)                   0.0620    0.2248     0.6245 f
  fifo_0__mem_fifo/dff/data_o[51] (net)         2      16.5714              0.0000     0.6245 f
  fifo_0__mem_fifo/dff/data_o[51] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6245 f
  fifo_0__mem_fifo/data_o[51] (net)                    16.5714              0.0000     0.6245 f
  fifo_0__mem_fifo/data_o[51] (bsg_one_fifo_width_p570_2)                   0.0000     0.6245 f
  fifo_lo[45] (net)                                    16.5714              0.0000     0.6245 f
  U1850/IN1 (MUX21X1)                                             0.0620   -0.0078 &   0.6168 f
  U1850/Q (MUX21X1)                                               0.2645    0.1904 @   0.8072 f
  io_cmd_o[51] (net)                            4      80.5965              0.0000     0.8072 f
  io_cmd_o[51] (out)                                              0.2645   -0.0241 @   0.7830 f
  data arrival time                                                                    0.7830

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7830
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8830


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4021     0.4021
  fifo_1__mem_fifo/dff/data_r_reg_7_/CLK (DFFX1)                  0.1910    0.0000     0.4021 r
  fifo_1__mem_fifo/dff/data_r_reg_7_/Q (DFFX1)                    0.1764    0.2529 @   0.6550 r
  fifo_1__mem_fifo/dff/data_o[7] (net)          2      52.1991              0.0000     0.6550 r
  fifo_1__mem_fifo/dff/data_o[7] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6550 r
  fifo_1__mem_fifo/data_o[7] (net)                     52.1991              0.0000     0.6550 r
  fifo_1__mem_fifo/data_o[7] (bsg_one_fifo_width_p570_3)                    0.0000     0.6550 r
  fifo_lo[54] (net)                                    52.1991              0.0000     0.6550 r
  U1770/IN2 (MUX21X1)                                             0.1769   -0.0374 @   0.6176 r
  U1770/Q (MUX21X1)                                               0.3266    0.2280 @   0.8456 r
  io_cmd_o[7] (net)                             4      98.6681              0.0000     0.8456 r
  io_cmd_o[7] (out)                                               0.3266   -0.0625 @   0.7831 r
  data arrival time                                                                    0.7831

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7831
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8831


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_66_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[66]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4479     0.4479
  fifo_1__mem_fifo/dff/data_r_reg_66_/CLK (DFFX1)                 0.1953    0.0000     0.4479 r
  fifo_1__mem_fifo/dff/data_r_reg_66_/Q (DFFX1)                   0.0585    0.2015     0.6494 r
  fifo_1__mem_fifo/dff/data_o[66] (net)         2      12.1056              0.0000     0.6494 r
  fifo_1__mem_fifo/dff/data_o[66] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6494 r
  fifo_1__mem_fifo/data_o[66] (net)                    12.1056              0.0000     0.6494 r
  fifo_1__mem_fifo/data_o[66] (bsg_one_fifo_width_p570_3)                   0.0000     0.6494 r
  fifo_lo[106] (net)                                   12.1056              0.0000     0.6494 r
  U1875/IN2 (AND2X1)                                              0.0585   -0.0017 &   0.6477 r
  U1875/Q (AND2X1)                                                0.2835    0.1674 @   0.8151 r
  io_cmd_o[66] (net)                            4      86.1145              0.0000     0.8151 r
  io_cmd_o[66] (out)                                              0.2835   -0.0315 @   0.7836 r
  data arrival time                                                                    0.7836

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7836
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8836


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4013     0.4013
  fifo_0__mem_fifo/dff/data_r_reg_21_/CLK (DFFX1)                 0.1840    0.0000     0.4013 r
  fifo_0__mem_fifo/dff/data_r_reg_21_/Q (DFFX1)                   0.0657    0.2271     0.6284 f
  fifo_0__mem_fifo/dff/data_o[21] (net)         2      18.2199              0.0000     0.6284 f
  fifo_0__mem_fifo/dff/data_o[21] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6284 f
  fifo_0__mem_fifo/data_o[21] (net)                    18.2199              0.0000     0.6284 f
  fifo_0__mem_fifo/data_o[21] (bsg_one_fifo_width_p570_2)                   0.0000     0.6284 f
  fifo_lo[19] (net)                                    18.2199              0.0000     0.6284 f
  U1798/IN1 (MUX21X1)                                             0.0657   -0.0122 &   0.6162 f
  U1798/Q (MUX21X1)                                               0.2658    0.1913 @   0.8075 f
  io_cmd_o[21] (net)                            4      80.9135              0.0000     0.8075 f
  io_cmd_o[21] (out)                                              0.2658   -0.0239 @   0.7836 f
  data arrival time                                                                    0.7836

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7836
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8836


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_121_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[121]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4469     0.4469
  fifo_1__mem_fifo/dff/data_r_reg_121_/CLK (DFFX1)                0.1947    0.0000     0.4469 r
  fifo_1__mem_fifo/dff/data_r_reg_121_/Q (DFFX1)                  0.0445    0.2140     0.6610 f
  fifo_1__mem_fifo/dff/data_o[121] (net)        2       8.8107              0.0000     0.6610 f
  fifo_1__mem_fifo/dff/data_o[121] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6610 f
  fifo_1__mem_fifo/data_o[121] (net)                    8.8107              0.0000     0.6610 f
  fifo_1__mem_fifo/data_o[121] (bsg_one_fifo_width_p570_3)                  0.0000     0.6610 f
  fifo_lo[161] (net)                                    8.8107              0.0000     0.6610 f
  U1985/IN2 (AND2X1)                                              0.0445   -0.0014 &   0.6595 f
  U1985/Q (AND2X1)                                                0.2075    0.1503 @   0.8098 f
  io_cmd_o[121] (net)                           4      60.7100              0.0000     0.8098 f
  io_cmd_o[121] (out)                                             0.2075   -0.0262 @   0.7836 f
  data arrival time                                                                    0.7836

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7836
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8836


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4013     0.4013
  fifo_0__mem_fifo/dff/data_r_reg_44_/CLK (DFFX1)                 0.1839    0.0000     0.4013 r
  fifo_0__mem_fifo/dff/data_r_reg_44_/Q (DFFX1)                   0.0873    0.2156     0.6169 r
  fifo_0__mem_fifo/dff/data_o[44] (net)         2      23.0164              0.0000     0.6169 r
  fifo_0__mem_fifo/dff/data_o[44] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6169 r
  fifo_0__mem_fifo/data_o[44] (net)                    23.0164              0.0000     0.6169 r
  fifo_0__mem_fifo/data_o[44] (bsg_one_fifo_width_p570_2)                   0.0000     0.6169 r
  fifo_lo[42] (net)                                    23.0164              0.0000     0.6169 r
  U1844/IN1 (MUX21X1)                                             0.0873   -0.0200 &   0.5968 r
  U1844/Q (MUX21X1)                                               0.2873    0.1924 @   0.7892 r
  io_cmd_o[44] (net)                            4      85.7149              0.0000     0.7892 r
  io_cmd_o[44] (out)                                              0.2873   -0.0052 @   0.7840 r
  data arrival time                                                                    0.7840

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7840
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8840


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_83_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[83]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4482     0.4482
  fifo_1__mem_fifo/dff/data_r_reg_83_/CLK (DFFX1)                 0.1950    0.0000     0.4482 r
  fifo_1__mem_fifo/dff/data_r_reg_83_/Q (DFFX1)                   0.0475    0.2161     0.6643 f
  fifo_1__mem_fifo/dff/data_o[83] (net)         2      10.1750              0.0000     0.6643 f
  fifo_1__mem_fifo/dff/data_o[83] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6643 f
  fifo_1__mem_fifo/data_o[83] (net)                    10.1750              0.0000     0.6643 f
  fifo_1__mem_fifo/data_o[83] (bsg_one_fifo_width_p570_3)                   0.0000     0.6643 f
  fifo_lo[123] (net)                                   10.1750              0.0000     0.6643 f
  U1909/IN2 (AND2X1)                                              0.0475   -0.0009 &   0.6634 f
  U1909/Q (AND2X1)                                                0.2356    0.1663 @   0.8297 f
  io_cmd_o[83] (net)                            4      68.9529              0.0000     0.8297 f
  io_cmd_o[83] (out)                                              0.2356   -0.0457 @   0.7840 f
  data arrival time                                                                    0.7840

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7840
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8840


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4002     0.4002
  fifo_0__mem_fifo/dff/data_r_reg_4_/CLK (DFFX1)                  0.1835    0.0000     0.4002 r
  fifo_0__mem_fifo/dff/data_r_reg_4_/Q (DFFX1)                    0.0381    0.2083     0.6085 f
  fifo_0__mem_fifo/dff/data_o[4] (net)          2       6.0201              0.0000     0.6085 f
  fifo_0__mem_fifo/dff/data_o[4] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6085 f
  fifo_0__mem_fifo/data_o[4] (net)                      6.0201              0.0000     0.6085 f
  fifo_0__mem_fifo/data_o[4] (bsg_one_fifo_width_p570_2)                    0.0000     0.6085 f
  fifo_lo[2] (net)                                      6.0201              0.0000     0.6085 f
  U1764/IN1 (MUX21X1)                                             0.0381    0.0000 &   0.6086 f
  U1764/Q (MUX21X1)                                               0.2432    0.1761 @   0.7846 f
  io_cmd_o[4] (net)                             4      73.4612              0.0000     0.7846 f
  io_cmd_o[4] (out)                                               0.2432   -0.0002 @   0.7844 f
  data arrival time                                                                    0.7844

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7844
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8844


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_82_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[82]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4484     0.4484
  fifo_1__mem_fifo/dff/data_r_reg_82_/CLK (DFFX1)                 0.1953    0.0000     0.4484 r
  fifo_1__mem_fifo/dff/data_r_reg_82_/Q (DFFX1)                   0.0652    0.2052     0.6536 r
  fifo_1__mem_fifo/dff/data_o[82] (net)         2      14.6560              0.0000     0.6536 r
  fifo_1__mem_fifo/dff/data_o[82] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6536 r
  fifo_1__mem_fifo/data_o[82] (net)                    14.6560              0.0000     0.6536 r
  fifo_1__mem_fifo/data_o[82] (bsg_one_fifo_width_p570_3)                   0.0000     0.6536 r
  fifo_lo[122] (net)                                   14.6560              0.0000     0.6536 r
  U1907/IN2 (AND2X1)                                              0.0652   -0.0051 &   0.6485 r
  U1907/Q (AND2X1)                                                0.2106    0.1447 @   0.7931 r
  io_cmd_o[82] (net)                            4      64.0527              0.0000     0.7931 r
  io_cmd_o[82] (out)                                              0.2108   -0.0085 @   0.7847 r
  data arrival time                                                                    0.7847

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7847
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8847


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_65_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[65]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4483     0.4483
  fifo_1__mem_fifo/dff/data_r_reg_65_/CLK (DFFX1)                 0.1954    0.0000     0.4483 r
  fifo_1__mem_fifo/dff/data_r_reg_65_/Q (DFFX1)                   0.0565    0.2223     0.6706 f
  fifo_1__mem_fifo/dff/data_o[65] (net)         2      14.1596              0.0000     0.6706 f
  fifo_1__mem_fifo/dff/data_o[65] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6706 f
  fifo_1__mem_fifo/data_o[65] (net)                    14.1596              0.0000     0.6706 f
  fifo_1__mem_fifo/data_o[65] (bsg_one_fifo_width_p570_3)                   0.0000     0.6706 f
  fifo_lo[105] (net)                                   14.1596              0.0000     0.6706 f
  U1873/IN2 (AND2X1)                                              0.0565   -0.0012 &   0.6693 f
  U1873/Q (AND2X1)                                                0.2024    0.1505 @   0.8198 f
  io_cmd_o[65] (net)                            4      59.0401              0.0000     0.8198 f
  io_cmd_o[65] (out)                                              0.2024   -0.0347 @   0.7851 f
  data arrival time                                                                    0.7851

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7851
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8851


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4014     0.4014
  fifo_0__mem_fifo/dff/data_r_reg_19_/CLK (DFFX1)                 0.1840    0.0000     0.4014 r
  fifo_0__mem_fifo/dff/data_r_reg_19_/Q (DFFX1)                   0.0534    0.2191     0.6206 f
  fifo_0__mem_fifo/dff/data_o[19] (net)         2      12.7355              0.0000     0.6206 f
  fifo_0__mem_fifo/dff/data_o[19] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6206 f
  fifo_0__mem_fifo/data_o[19] (net)                    12.7355              0.0000     0.6206 f
  fifo_0__mem_fifo/data_o[19] (bsg_one_fifo_width_p570_2)                   0.0000     0.6206 f
  fifo_lo[17] (net)                                    12.7355              0.0000     0.6206 f
  U1794/IN1 (MUX21X1)                                             0.0534   -0.0032 &   0.6174 f
  U1794/Q (MUX21X1)                                               0.2869    0.1978 @   0.8152 f
  io_cmd_o[19] (net)                            4      87.6944              0.0000     0.8152 f
  io_cmd_o[19] (out)                                              0.2869   -0.0297 @   0.7855 f
  data arrival time                                                                    0.7855

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7855
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8855


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_100_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[100]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4476     0.4476
  fifo_1__mem_fifo/dff/data_r_reg_100_/CLK (DFFX1)                0.1955    0.0000     0.4476 r
  fifo_1__mem_fifo/dff/data_r_reg_100_/Q (DFFX1)                  0.0448    0.2143     0.6620 f
  fifo_1__mem_fifo/dff/data_o[100] (net)        2       8.9674              0.0000     0.6620 f
  fifo_1__mem_fifo/dff/data_o[100] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6620 f
  fifo_1__mem_fifo/data_o[100] (net)                    8.9674              0.0000     0.6620 f
  fifo_1__mem_fifo/data_o[100] (bsg_one_fifo_width_p570_3)                  0.0000     0.6620 f
  fifo_lo[140] (net)                                    8.9674              0.0000     0.6620 f
  U1943/IN2 (AND2X1)                                              0.0448    0.0001 &   0.6621 f
  U1943/Q (AND2X1)                                                0.2067    0.1492 @   0.8113 f
  io_cmd_o[100] (net)                           4      60.2322              0.0000     0.8113 f
  io_cmd_o[100] (out)                                             0.2067   -0.0248 @   0.7865 f
  data arrival time                                                                    0.7865

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7865
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8865


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4013     0.4013
  fifo_0__mem_fifo/dff/data_r_reg_22_/CLK (DFFX1)                 0.1840    0.0000     0.4013 r
  fifo_0__mem_fifo/dff/data_r_reg_22_/Q (DFFX1)                   0.0473    0.2150     0.6163 f
  fifo_0__mem_fifo/dff/data_o[22] (net)         2      10.0452              0.0000     0.6163 f
  fifo_0__mem_fifo/dff/data_o[22] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6163 f
  fifo_0__mem_fifo/data_o[22] (net)                    10.0452              0.0000     0.6163 f
  fifo_0__mem_fifo/data_o[22] (bsg_one_fifo_width_p570_2)                   0.0000     0.6163 f
  fifo_lo[20] (net)                                    10.0452              0.0000     0.6163 f
  U1800/IN1 (MUX21X1)                                             0.0473   -0.0016 &   0.6147 f
  U1800/Q (MUX21X1)                                               0.2678    0.1892 @   0.8040 f
  io_cmd_o[22] (net)                            4      81.7398              0.0000     0.8040 f
  io_cmd_o[22] (out)                                              0.2678   -0.0174 @   0.7865 f
  data arrival time                                                                    0.7865

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7865
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8865


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4020     0.4020
  fifo_1__mem_fifo/dff/data_r_reg_34_/CLK (DFFX1)                 0.1910    0.0000     0.4020 r
  fifo_1__mem_fifo/dff/data_r_reg_34_/Q (DFFX1)                   0.1419    0.2705 @   0.6725 f
  fifo_1__mem_fifo/dff/data_o[34] (net)         2      50.6252              0.0000     0.6725 f
  fifo_1__mem_fifo/dff/data_o[34] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6725 f
  fifo_1__mem_fifo/data_o[34] (net)                    50.6252              0.0000     0.6725 f
  fifo_1__mem_fifo/data_o[34] (bsg_one_fifo_width_p570_3)                   0.0000     0.6725 f
  fifo_lo[81] (net)                                    50.6252              0.0000     0.6725 f
  U1824/IN2 (MUX21X1)                                             0.1419   -0.0268 @   0.6457 f
  U1824/Q (MUX21X1)                                               0.2694    0.2066 @   0.8523 f
  io_cmd_o[34] (net)                            4      81.9716              0.0000     0.8523 f
  io_cmd_o[34] (out)                                              0.2694   -0.0653 @   0.7870 f
  data arrival time                                                                    0.7870

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7870
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8870


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_102_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[102]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4481     0.4481
  fifo_1__mem_fifo/dff/data_r_reg_102_/CLK (DFFX1)                0.1952    0.0000     0.4481 r
  fifo_1__mem_fifo/dff/data_r_reg_102_/Q (DFFX1)                  0.0565    0.2004     0.6485 r
  fifo_1__mem_fifo/dff/data_o[102] (net)        2      11.3646              0.0000     0.6485 r
  fifo_1__mem_fifo/dff/data_o[102] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6485 r
  fifo_1__mem_fifo/data_o[102] (net)                   11.3646              0.0000     0.6485 r
  fifo_1__mem_fifo/data_o[102] (bsg_one_fifo_width_p570_3)                  0.0000     0.6485 r
  fifo_lo[142] (net)                                   11.3646              0.0000     0.6485 r
  U1947/IN2 (AND2X2)                                              0.0565    0.0003 &   0.6487 r
  U1947/Q (AND2X2)                                                0.2081    0.1394 @   0.7881 r
  io_cmd_o[102] (net)                           4     112.8050              0.0000     0.7881 r
  io_cmd_o[102] (out)                                             0.2081   -0.0007 @   0.7875 r
  data arrival time                                                                    0.7875

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7875
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8875


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[79]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4482     0.4482
  fifo_1__mem_fifo/dff/data_r_reg_79_/CLK (DFFX1)                 0.1955    0.0000     0.4482 r
  fifo_1__mem_fifo/dff/data_r_reg_79_/Q (DFFX1)                   0.0598    0.2023     0.6504 r
  fifo_1__mem_fifo/dff/data_o[79] (net)         2      12.6195              0.0000     0.6504 r
  fifo_1__mem_fifo/dff/data_o[79] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6504 r
  fifo_1__mem_fifo/data_o[79] (net)                    12.6195              0.0000     0.6504 r
  fifo_1__mem_fifo/data_o[79] (bsg_one_fifo_width_p570_3)                   0.0000     0.6504 r
  fifo_lo[119] (net)                                   12.6195              0.0000     0.6504 r
  U1901/IN2 (AND2X2)                                              0.0598   -0.0005 &   0.6500 r
  U1901/Q (AND2X2)                                                0.2223    0.1443 @   0.7942 r
  io_cmd_o[79] (net)                            4     121.4462              0.0000     0.7942 r
  io_cmd_o[79] (out)                                              0.2223   -0.0066 @   0.7876 r
  data arrival time                                                                    0.7876

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7876
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8876


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_93_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[93]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4470     0.4470
  fifo_1__mem_fifo/dff/data_r_reg_93_/CLK (DFFX1)                 0.1947    0.0000     0.4470 r
  fifo_1__mem_fifo/dff/data_r_reg_93_/Q (DFFX1)                   0.0548    0.1994     0.6464 r
  fifo_1__mem_fifo/dff/data_o[93] (net)         2      10.7098              0.0000     0.6464 r
  fifo_1__mem_fifo/dff/data_o[93] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6464 r
  fifo_1__mem_fifo/data_o[93] (net)                    10.7098              0.0000     0.6464 r
  fifo_1__mem_fifo/data_o[93] (bsg_one_fifo_width_p570_3)                   0.0000     0.6464 r
  fifo_lo[133] (net)                                   10.7098              0.0000     0.6464 r
  U1929/IN2 (AND2X1)                                              0.0548   -0.0049 &   0.6415 r
  U1929/Q (AND2X1)                                                0.2095    0.1388 @   0.7803 r
  io_cmd_o[93] (net)                            4      62.8130              0.0000     0.7803 r
  io_cmd_o[93] (out)                                              0.2095    0.0075 @   0.7878 r
  data arrival time                                                                    0.7878

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7878
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8878


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_116_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[116]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4433     0.4433
  fifo_1__mem_fifo/dff/data_r_reg_116_/CLK (DFFX1)                0.1883    0.0000     0.4433 r
  fifo_1__mem_fifo/dff/data_r_reg_116_/Q (DFFX1)                  0.1006    0.2225 @   0.6659 r
  fifo_1__mem_fifo/dff/data_o[116] (net)        2      28.2643              0.0000     0.6659 r
  fifo_1__mem_fifo/dff/data_o[116] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6659 r
  fifo_1__mem_fifo/data_o[116] (net)                   28.2643              0.0000     0.6659 r
  fifo_1__mem_fifo/data_o[116] (bsg_one_fifo_width_p570_3)                  0.0000     0.6659 r
  fifo_lo[156] (net)                                   28.2643              0.0000     0.6659 r
  U1975/IN2 (AND2X1)                                              0.1006   -0.0022 @   0.6637 r
  U1975/Q (AND2X1)                                                0.2129    0.1459 @   0.8096 r
  io_cmd_o[116] (net)                           4      63.7101              0.0000     0.8096 r
  io_cmd_o[116] (out)                                             0.2129   -0.0216 @   0.7880 r
  data arrival time                                                                    0.7880

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7880
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8880


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_91_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[91]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4478     0.4478
  fifo_1__mem_fifo/dff/data_r_reg_91_/CLK (DFFX1)                 0.1953    0.0000     0.4478 r
  fifo_1__mem_fifo/dff/data_r_reg_91_/Q (DFFX1)                   0.0732    0.2093     0.6571 r
  fifo_1__mem_fifo/dff/data_o[91] (net)         2      17.7036              0.0000     0.6571 r
  fifo_1__mem_fifo/dff/data_o[91] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6571 r
  fifo_1__mem_fifo/data_o[91] (net)                    17.7036              0.0000     0.6571 r
  fifo_1__mem_fifo/data_o[91] (bsg_one_fifo_width_p570_3)                   0.0000     0.6571 r
  fifo_lo[131] (net)                                   17.7036              0.0000     0.6571 r
  U1925/IN2 (AND2X2)                                              0.0732   -0.0046 &   0.6525 r
  U1925/Q (AND2X2)                                                0.2246    0.1469 @   0.7994 r
  io_cmd_o[91] (net)                            4     122.7864              0.0000     0.7994 r
  io_cmd_o[91] (out)                                              0.2246   -0.0104 @   0.7890 r
  data arrival time                                                                    0.7890

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7890
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8890


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_119_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[119]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4434     0.4434
  fifo_1__mem_fifo/dff/data_r_reg_119_/CLK (DFFX1)                0.1883    0.0000     0.4434 r
  fifo_1__mem_fifo/dff/data_r_reg_119_/Q (DFFX1)                  0.0991    0.2219 @   0.6653 r
  fifo_1__mem_fifo/dff/data_o[119] (net)        2      27.7275              0.0000     0.6653 r
  fifo_1__mem_fifo/dff/data_o[119] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6653 r
  fifo_1__mem_fifo/data_o[119] (net)                   27.7275              0.0000     0.6653 r
  fifo_1__mem_fifo/data_o[119] (bsg_one_fifo_width_p570_3)                  0.0000     0.6653 r
  fifo_lo[159] (net)                                   27.7275              0.0000     0.6653 r
  U1981/IN2 (AND2X1)                                              0.0991   -0.0067 @   0.6585 r
  U1981/Q (AND2X1)                                                0.2415    0.1554 @   0.8139 r
  io_cmd_o[119] (net)                           4      72.1751              0.0000     0.8139 r
  io_cmd_o[119] (out)                                             0.2415   -0.0241 @   0.7898 r
  data arrival time                                                                    0.7898

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7898
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8898


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3997     0.3997
  fifo_0__mem_fifo/dff/data_r_reg_15_/CLK (DFFX1)                 0.1835    0.0000     0.3997 r
  fifo_0__mem_fifo/dff/data_r_reg_15_/Q (DFFX1)                   0.1002    0.2218     0.6215 r
  fifo_0__mem_fifo/dff/data_o[15] (net)         2      27.7832              0.0000     0.6215 r
  fifo_0__mem_fifo/dff/data_o[15] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6215 r
  fifo_0__mem_fifo/data_o[15] (net)                    27.7832              0.0000     0.6215 r
  fifo_0__mem_fifo/data_o[15] (bsg_one_fifo_width_p570_2)                   0.0000     0.6215 r
  fifo_lo[13] (net)                                    27.7832              0.0000     0.6215 r
  U1786/IN1 (MUX21X1)                                             0.1002   -0.0112 &   0.6103 r
  U1786/Q (MUX21X1)                                               0.3217    0.2073 @   0.8176 r
  io_cmd_o[15] (net)                            4      96.3946              0.0000     0.8176 r
  io_cmd_o[15] (out)                                              0.3217   -0.0278 @   0.7899 r
  data arrival time                                                                    0.7899

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7899
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8899


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_68_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[68]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4479     0.4479
  fifo_1__mem_fifo/dff/data_r_reg_68_/CLK (DFFX1)                 0.1947    0.0000     0.4479 r
  fifo_1__mem_fifo/dff/data_r_reg_68_/Q (DFFX1)                   0.0564    0.2003     0.6482 r
  fifo_1__mem_fifo/dff/data_o[68] (net)         2      11.3196              0.0000     0.6482 r
  fifo_1__mem_fifo/dff/data_o[68] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6482 r
  fifo_1__mem_fifo/data_o[68] (net)                    11.3196              0.0000     0.6482 r
  fifo_1__mem_fifo/data_o[68] (bsg_one_fifo_width_p570_3)                   0.0000     0.6482 r
  fifo_lo[108] (net)                                   11.3196              0.0000     0.6482 r
  U1879/IN2 (AND2X1)                                              0.0564   -0.0009 &   0.6473 r
  U1879/Q (AND2X1)                                                0.2531    0.1579 @   0.8053 r
  io_cmd_o[68] (net)                            4      77.0388              0.0000     0.8053 r
  io_cmd_o[68] (out)                                              0.2536   -0.0150 @   0.7902 r
  data arrival time                                                                    0.7902

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7902
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8902


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4000     0.4000
  fifo_0__mem_fifo/dff/data_r_reg_26_/CLK (DFFX1)                 0.1835    0.0000     0.4000 r
  fifo_0__mem_fifo/dff/data_r_reg_26_/Q (DFFX1)                   0.0641    0.2036     0.6036 r
  fifo_0__mem_fifo/dff/data_o[26] (net)         2      14.2275              0.0000     0.6036 r
  fifo_0__mem_fifo/dff/data_o[26] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6036 r
  fifo_0__mem_fifo/data_o[26] (net)                    14.2275              0.0000     0.6036 r
  fifo_0__mem_fifo/data_o[26] (bsg_one_fifo_width_p570_2)                   0.0000     0.6036 r
  fifo_lo[24] (net)                                    14.2275              0.0000     0.6036 r
  U1808/IN1 (MUX21X1)                                             0.0641   -0.0042 &   0.5994 r
  U1808/Q (MUX21X1)                                               0.3030    0.1933 @   0.7927 r
  io_cmd_o[26] (net)                            5      90.8450              0.0000     0.7927 r
  io_cmd_o[26] (out)                                              0.3030   -0.0012 @   0.7915 r
  data arrival time                                                                    0.7915

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7915
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8915


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4008     0.4008
  fifo_0__mem_fifo/dff/data_r_reg_13_/CLK (DFFX1)                 0.1841    0.0000     0.4008 r
  fifo_0__mem_fifo/dff/data_r_reg_13_/Q (DFFX1)                   0.0814    0.2126     0.6134 r
  fifo_0__mem_fifo/dff/data_o[13] (net)         2      20.8019              0.0000     0.6134 r
  fifo_0__mem_fifo/dff/data_o[13] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6134 r
  fifo_0__mem_fifo/data_o[13] (net)                    20.8019              0.0000     0.6134 r
  fifo_0__mem_fifo/data_o[13] (bsg_one_fifo_width_p570_2)                   0.0000     0.6134 r
  fifo_lo[11] (net)                                    20.8019              0.0000     0.6134 r
  U1782/IN1 (MUX21X1)                                             0.0814   -0.0128 &   0.6006 r
  U1782/Q (MUX21X1)                                               0.2881    0.1910 @   0.7916 r
  io_cmd_o[13] (net)                            4      85.8449              0.0000     0.7916 r
  io_cmd_o[13] (out)                                              0.2881    0.0000 @   0.7916 r
  data arrival time                                                                    0.7916

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7916
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8916


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_110_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[110]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4479     0.4479
  fifo_1__mem_fifo/dff/data_r_reg_110_/CLK (DFFX1)                0.1947    0.0000     0.4479 r
  fifo_1__mem_fifo/dff/data_r_reg_110_/Q (DFFX1)                  0.0447    0.2142     0.6621 f
  fifo_1__mem_fifo/dff/data_o[110] (net)        2       8.9057              0.0000     0.6621 f
  fifo_1__mem_fifo/dff/data_o[110] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6621 f
  fifo_1__mem_fifo/data_o[110] (net)                    8.9057              0.0000     0.6621 f
  fifo_1__mem_fifo/data_o[110] (bsg_one_fifo_width_p570_3)                  0.0000     0.6621 f
  fifo_lo[150] (net)                                    8.9057              0.0000     0.6621 f
  U1963/IN2 (AND2X1)                                              0.0447   -0.0008 &   0.6613 f
  U1963/Q (AND2X1)                                                0.2201    0.1562 @   0.8175 f
  io_cmd_o[110] (net)                           4      64.5901              0.0000     0.8175 f
  io_cmd_o[110] (out)                                             0.2201   -0.0257 @   0.7917 f
  data arrival time                                                                    0.7917

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7917
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8917


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[62]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4483     0.4483
  fifo_1__mem_fifo/dff/data_r_reg_62_/CLK (DFFX1)                 0.1954    0.0000     0.4483 r
  fifo_1__mem_fifo/dff/data_r_reg_62_/Q (DFFX1)                   0.0583    0.2234     0.6717 f
  fifo_1__mem_fifo/dff/data_o[62] (net)         2      14.9193              0.0000     0.6717 f
  fifo_1__mem_fifo/dff/data_o[62] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6717 f
  fifo_1__mem_fifo/data_o[62] (net)                    14.9193              0.0000     0.6717 f
  fifo_1__mem_fifo/data_o[62] (bsg_one_fifo_width_p570_3)                   0.0000     0.6717 f
  fifo_lo[102] (net)                                   14.9193              0.0000     0.6717 f
  U1867/IN2 (AND2X1)                                              0.0583   -0.0027 &   0.6690 f
  U1867/Q (AND2X1)                                                0.1969    0.1496 @   0.8186 f
  io_cmd_o[62] (net)                            4      56.8657              0.0000     0.8186 f
  io_cmd_o[62] (out)                                              0.1969   -0.0264 @   0.7922 f
  data arrival time                                                                    0.7922

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7922
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8922


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[76]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4484     0.4484
  fifo_1__mem_fifo/dff/data_r_reg_76_/CLK (DFFX1)                 0.1954    0.0000     0.4484 r
  fifo_1__mem_fifo/dff/data_r_reg_76_/Q (DFFX1)                   0.0602    0.2024     0.6508 r
  fifo_1__mem_fifo/dff/data_o[76] (net)         2      12.7482              0.0000     0.6508 r
  fifo_1__mem_fifo/dff/data_o[76] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6508 r
  fifo_1__mem_fifo/data_o[76] (net)                    12.7482              0.0000     0.6508 r
  fifo_1__mem_fifo/data_o[76] (bsg_one_fifo_width_p570_3)                   0.0000     0.6508 r
  fifo_lo[116] (net)                                   12.7482              0.0000     0.6508 r
  U1895/IN2 (AND2X1)                                              0.0602   -0.0006 &   0.6502 r
  U1895/Q (AND2X1)                                                0.2248    0.1460 @   0.7962 r
  io_cmd_o[76] (net)                            4      67.8963              0.0000     0.7962 r
  io_cmd_o[76] (out)                                              0.2248   -0.0032 @   0.7930 r
  data arrival time                                                                    0.7930

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7930
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8930


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4000     0.4000
  fifo_0__mem_fifo/dff/data_r_reg_32_/CLK (DFFX1)                 0.1834    0.0000     0.4000 r
  fifo_0__mem_fifo/dff/data_r_reg_32_/Q (DFFX1)                   0.0730    0.2083     0.6083 r
  fifo_0__mem_fifo/dff/data_o[32] (net)         2      17.6222              0.0000     0.6083 r
  fifo_0__mem_fifo/dff/data_o[32] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6083 r
  fifo_0__mem_fifo/data_o[32] (net)                    17.6222              0.0000     0.6083 r
  fifo_0__mem_fifo/data_o[32] (bsg_one_fifo_width_p570_2)                   0.0000     0.6083 r
  fifo_lo[30] (net)                                    17.6222              0.0000     0.6083 r
  U1820/IN1 (MUX21X1)                                             0.0730   -0.0071 &   0.6011 r
  U1820/Q (MUX21X1)                                               0.2819    0.1870 @   0.7882 r
  io_cmd_o[32] (net)                            4      83.9871              0.0000     0.7882 r
  io_cmd_o[32] (out)                                              0.2819    0.0050 @   0.7932 r
  data arrival time                                                                    0.7932

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7932
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8932


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4013     0.4013
  fifo_0__mem_fifo/dff/data_r_reg_38_/CLK (DFFX1)                 0.1840    0.0000     0.4013 r
  fifo_0__mem_fifo/dff/data_r_reg_38_/Q (DFFX1)                   0.0673    0.2280     0.6294 f
  fifo_0__mem_fifo/dff/data_o[38] (net)         2      18.9049              0.0000     0.6294 f
  fifo_0__mem_fifo/dff/data_o[38] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6294 f
  fifo_0__mem_fifo/data_o[38] (net)                    18.9049              0.0000     0.6294 f
  fifo_0__mem_fifo/data_o[38] (bsg_one_fifo_width_p570_2)                   0.0000     0.6294 f
  fifo_lo[36] (net)                                    18.9049              0.0000     0.6294 f
  U1832/IN1 (MUX21X1)                                             0.0673   -0.0121 &   0.6173 f
  U1832/Q (MUX21X1)                                               0.3228    0.2143 @   0.8316 f
  io_cmd_o[38] (net)                            5      98.9596              0.0000     0.8316 f
  io_cmd_o[38] (out)                                              0.3228   -0.0381 @   0.7935 f
  data arrival time                                                                    0.7935

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7935
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8935


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[63]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4486     0.4486
  fifo_1__mem_fifo/dff/data_r_reg_63_/CLK (DFFX1)                 0.1947    0.0000     0.4486 r
  fifo_1__mem_fifo/dff/data_r_reg_63_/Q (DFFX1)                   0.0638    0.2044     0.6530 r
  fifo_1__mem_fifo/dff/data_o[63] (net)         2      14.1264              0.0000     0.6530 r
  fifo_1__mem_fifo/dff/data_o[63] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6530 r
  fifo_1__mem_fifo/data_o[63] (net)                    14.1264              0.0000     0.6530 r
  fifo_1__mem_fifo/data_o[63] (bsg_one_fifo_width_p570_3)                   0.0000     0.6530 r
  fifo_lo[103] (net)                                   14.1264              0.0000     0.6530 r
  U1869/IN2 (AND2X1)                                              0.0638   -0.0097 &   0.6432 r
  U1869/Q (AND2X1)                                                0.2651    0.1617 @   0.8049 r
  io_cmd_o[63] (net)                            4      80.6376              0.0000     0.8049 r
  io_cmd_o[63] (out)                                              0.2651   -0.0112 @   0.7937 r
  data arrival time                                                                    0.7937

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7937
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8937


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_105_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[105]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4479     0.4479
  fifo_1__mem_fifo/dff/data_r_reg_105_/CLK (DFFX1)                0.1947    0.0000     0.4479 r
  fifo_1__mem_fifo/dff/data_r_reg_105_/Q (DFFX1)                  0.0507    0.1971     0.6450 r
  fifo_1__mem_fifo/dff/data_o[105] (net)        2       9.1234              0.0000     0.6450 r
  fifo_1__mem_fifo/dff/data_o[105] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6450 r
  fifo_1__mem_fifo/data_o[105] (net)                    9.1234              0.0000     0.6450 r
  fifo_1__mem_fifo/data_o[105] (bsg_one_fifo_width_p570_3)                  0.0000     0.6450 r
  fifo_lo[145] (net)                                    9.1234              0.0000     0.6450 r
  U1953/IN2 (AND2X1)                                              0.0507   -0.0009 &   0.6442 r
  U1953/Q (AND2X1)                                                0.2783    0.1661 @   0.8103 r
  io_cmd_o[105] (net)                           4      85.2491              0.0000     0.8103 r
  io_cmd_o[105] (out)                                             0.2783   -0.0166 @   0.7937 r
  data arrival time                                                                    0.7937

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7937
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8937


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[74]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4484     0.4484
  fifo_1__mem_fifo/dff/data_r_reg_74_/CLK (DFFX1)                 0.1953    0.0000     0.4484 r
  fifo_1__mem_fifo/dff/data_r_reg_74_/Q (DFFX1)                   0.0612    0.2252     0.6736 f
  fifo_1__mem_fifo/dff/data_o[74] (net)         2      16.1992              0.0000     0.6736 f
  fifo_1__mem_fifo/dff/data_o[74] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6736 f
  fifo_1__mem_fifo/data_o[74] (net)                    16.1992              0.0000     0.6736 f
  fifo_1__mem_fifo/data_o[74] (bsg_one_fifo_width_p570_3)                   0.0000     0.6736 f
  fifo_lo[114] (net)                                   16.1992              0.0000     0.6736 f
  U1891/IN2 (AND2X1)                                              0.0612   -0.0084 &   0.6652 f
  U1891/Q (AND2X1)                                                0.1957    0.1525 @   0.8177 f
  io_cmd_o[74] (net)                            4      57.7997              0.0000     0.8177 f
  io_cmd_o[74] (out)                                              0.1957   -0.0235 @   0.7942 f
  data arrival time                                                                    0.7942

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7942
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8942


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[59]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4481     0.4481
  fifo_1__mem_fifo/dff/data_r_reg_59_/CLK (DFFX1)                 0.1955    0.0000     0.4481 r
  fifo_1__mem_fifo/dff/data_r_reg_59_/Q (DFFX1)                   0.0543    0.2208     0.6689 f
  fifo_1__mem_fifo/dff/data_o[59] (net)         2      13.1822              0.0000     0.6689 f
  fifo_1__mem_fifo/dff/data_o[59] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6689 f
  fifo_1__mem_fifo/data_o[59] (net)                    13.1822              0.0000     0.6689 f
  fifo_1__mem_fifo/data_o[59] (bsg_one_fifo_width_p570_3)                   0.0000     0.6689 f
  fifo_lo[99] (net)                                    13.1822              0.0000     0.6689 f
  U1861/IN2 (AND2X1)                                              0.0543   -0.0013 &   0.6677 f
  U1861/Q (AND2X1)                                                0.2428    0.1691 @   0.8368 f
  io_cmd_o[59] (net)                            4      71.6492              0.0000     0.8368 f
  io_cmd_o[59] (out)                                              0.2428   -0.0420 @   0.7948 f
  data arrival time                                                                    0.7948

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7948
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8948


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_85_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[85]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4483     0.4483
  fifo_1__mem_fifo/dff/data_r_reg_85_/CLK (DFFX1)                 0.1951    0.0000     0.4483 r
  fifo_1__mem_fifo/dff/data_r_reg_85_/Q (DFFX1)                   0.0550    0.1995     0.6478 r
  fifo_1__mem_fifo/dff/data_o[85] (net)         2      10.7689              0.0000     0.6478 r
  fifo_1__mem_fifo/dff/data_o[85] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6478 r
  fifo_1__mem_fifo/data_o[85] (net)                    10.7689              0.0000     0.6478 r
  fifo_1__mem_fifo/data_o[85] (bsg_one_fifo_width_p570_3)                   0.0000     0.6478 r
  fifo_lo[125] (net)                                   10.7689              0.0000     0.6478 r
  U1913/IN2 (AND2X1)                                              0.0550   -0.0073 &   0.6406 r
  U1913/Q (AND2X1)                                                0.2471    0.1534 @   0.7940 r
  io_cmd_o[85] (net)                            4      74.5119              0.0000     0.7940 r
  io_cmd_o[85] (out)                                              0.2479    0.0013 @   0.7953 r
  data arrival time                                                                    0.7953

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7953
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8953


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_99_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[99]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4478     0.4478
  fifo_1__mem_fifo/dff/data_r_reg_99_/CLK (DFFX1)                 0.1955    0.0000     0.4478 r
  fifo_1__mem_fifo/dff/data_r_reg_99_/Q (DFFX1)                   0.0617    0.2256     0.6734 f
  fifo_1__mem_fifo/dff/data_o[99] (net)         2      16.4390              0.0000     0.6734 f
  fifo_1__mem_fifo/dff/data_o[99] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6734 f
  fifo_1__mem_fifo/data_o[99] (net)                    16.4390              0.0000     0.6734 f
  fifo_1__mem_fifo/data_o[99] (bsg_one_fifo_width_p570_3)                   0.0000     0.6734 f
  fifo_lo[139] (net)                                   16.4390              0.0000     0.6734 f
  U1941/IN2 (AND2X1)                                              0.0617   -0.0008 &   0.6725 f
  U1941/Q (AND2X1)                                                0.1634    0.1342 @   0.8067 f
  io_cmd_o[99] (net)                            4      46.5290              0.0000     0.8067 f
  io_cmd_o[99] (out)                                              0.1634   -0.0113 @   0.7954 f
  data arrival time                                                                    0.7954

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7954
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8954


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_112_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[112]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4483     0.4483
  fifo_1__mem_fifo/dff/data_r_reg_112_/CLK (DFFX1)                0.1952    0.0000     0.4483 r
  fifo_1__mem_fifo/dff/data_r_reg_112_/Q (DFFX1)                  0.0561    0.2220     0.6703 f
  fifo_1__mem_fifo/dff/data_o[112] (net)        2      13.9612              0.0000     0.6703 f
  fifo_1__mem_fifo/dff/data_o[112] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6703 f
  fifo_1__mem_fifo/data_o[112] (net)                   13.9612              0.0000     0.6703 f
  fifo_1__mem_fifo/data_o[112] (bsg_one_fifo_width_p570_3)                  0.0000     0.6703 f
  fifo_lo[152] (net)                                   13.9612              0.0000     0.6703 f
  U1967/IN2 (AND2X1)                                              0.0561   -0.0057 &   0.6646 f
  U1967/Q (AND2X1)                                                0.2203    0.1645 @   0.8291 f
  io_cmd_o[112] (net)                           4      65.9653              0.0000     0.8291 f
  io_cmd_o[112] (out)                                             0.2203   -0.0336 @   0.7954 f
  data arrival time                                                                    0.7954

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7954
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8954


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[58]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4486     0.4486
  fifo_1__mem_fifo/dff/data_r_reg_58_/CLK (DFFX1)                 0.1947    0.0000     0.4486 r
  fifo_1__mem_fifo/dff/data_r_reg_58_/Q (DFFX1)                   0.0621    0.2034     0.6520 r
  fifo_1__mem_fifo/dff/data_o[58] (net)         2      13.4650              0.0000     0.6520 r
  fifo_1__mem_fifo/dff/data_o[58] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6520 r
  fifo_1__mem_fifo/data_o[58] (net)                    13.4650              0.0000     0.6520 r
  fifo_1__mem_fifo/data_o[58] (bsg_one_fifo_width_p570_3)                   0.0000     0.6520 r
  fifo_lo[98] (net)                                    13.4650              0.0000     0.6520 r
  U1858/IN2 (AND2X1)                                              0.0621   -0.0112 &   0.6408 r
  U1858/Q (AND2X1)                                                0.2521    0.1599 @   0.8008 r
  io_cmd_o[58] (net)                            4      76.6435              0.0000     0.8008 r
  io_cmd_o[58] (out)                                              0.2534   -0.0053 @   0.7955 r
  data arrival time                                                                    0.7955

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7955
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8955


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[73]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4480     0.4480
  fifo_1__mem_fifo/dff/data_r_reg_73_/CLK (DFFX1)                 0.1955    0.0000     0.4480 r
  fifo_1__mem_fifo/dff/data_r_reg_73_/Q (DFFX1)                   0.0493    0.2173     0.6653 f
  fifo_1__mem_fifo/dff/data_o[73] (net)         2      10.9410              0.0000     0.6653 f
  fifo_1__mem_fifo/dff/data_o[73] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6653 f
  fifo_1__mem_fifo/data_o[73] (net)                    10.9410              0.0000     0.6653 f
  fifo_1__mem_fifo/data_o[73] (bsg_one_fifo_width_p570_3)                   0.0000     0.6653 f
  fifo_lo[113] (net)                                   10.9410              0.0000     0.6653 f
  U1889/IN2 (AND2X1)                                              0.0493    0.0002 &   0.6656 f
  U1889/Q (AND2X1)                                                0.2332    0.1687 @   0.8343 f
  io_cmd_o[73] (net)                            4      69.7026              0.0000     0.8343 f
  io_cmd_o[73] (out)                                              0.2332   -0.0378 @   0.7964 f
  data arrival time                                                                    0.7964

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7964
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8964


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4021     0.4021
  fifo_1__mem_fifo/dff/data_r_reg_9_/CLK (DFFX1)                  0.1910    0.0000     0.4021 r
  fifo_1__mem_fifo/dff/data_r_reg_9_/Q (DFFX1)                    0.1744    0.2522 @   0.6544 r
  fifo_1__mem_fifo/dff/data_o[9] (net)          2      51.6438              0.0000     0.6544 r
  fifo_1__mem_fifo/dff/data_o[9] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6544 r
  fifo_1__mem_fifo/data_o[9] (net)                     51.6438              0.0000     0.6544 r
  fifo_1__mem_fifo/data_o[9] (bsg_one_fifo_width_p570_3)                    0.0000     0.6544 r
  fifo_lo[56] (net)                                    51.6438              0.0000     0.6544 r
  U1774/IN2 (MUX21X1)                                             0.1748   -0.0280 @   0.6264 r
  U1774/Q (MUX21X1)                                               0.2635    0.2037 @   0.8300 r
  io_cmd_o[9] (net)                             4      78.4250              0.0000     0.8300 r
  io_cmd_o[9] (out)                                               0.2635   -0.0332 @   0.7968 r
  data arrival time                                                                    0.7968

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7968
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8968


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3999     0.3999
  fifo_0__mem_fifo/dff/data_r_reg_24_/CLK (DFFX1)                 0.1835    0.0000     0.3999 r
  fifo_0__mem_fifo/dff/data_r_reg_24_/Q (DFFX1)                   0.0682    0.2286     0.6285 f
  fifo_0__mem_fifo/dff/data_o[24] (net)         2      19.3233              0.0000     0.6285 f
  fifo_0__mem_fifo/dff/data_o[24] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6285 f
  fifo_0__mem_fifo/data_o[24] (net)                    19.3233              0.0000     0.6285 f
  fifo_0__mem_fifo/data_o[24] (bsg_one_fifo_width_p570_2)                   0.0000     0.6285 f
  fifo_lo[22] (net)                                    19.3233              0.0000     0.6285 f
  U1804/IN1 (MUX21X1)                                             0.0682   -0.0036 &   0.6249 f
  U1804/Q (MUX21X1)                                               0.4183    0.2533 @   0.8782 f
  io_cmd_o[24] (net)                            5     129.2645              0.0000     0.8782 f
  io_cmd_o[24] (out)                                              0.4183   -0.0806 @   0.7975 f
  data arrival time                                                                    0.7975

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7975
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8975


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4011     0.4011
  fifo_0__mem_fifo/dff/data_r_reg_18_/CLK (DFFX1)                 0.1839    0.0000     0.4011 r
  fifo_0__mem_fifo/dff/data_r_reg_18_/Q (DFFX1)                   0.0727    0.2314     0.6325 f
  fifo_0__mem_fifo/dff/data_o[18] (net)         2      21.3094              0.0000     0.6325 f
  fifo_0__mem_fifo/dff/data_o[18] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6325 f
  fifo_0__mem_fifo/data_o[18] (net)                    21.3094              0.0000     0.6325 f
  fifo_0__mem_fifo/data_o[18] (bsg_one_fifo_width_p570_2)                   0.0000     0.6325 f
  fifo_lo[16] (net)                                    21.3094              0.0000     0.6325 f
  U1792/IN1 (MUX21X1)                                             0.0727   -0.0094 &   0.6231 f
  U1792/Q (MUX21X1)                                               0.2760    0.1968 @   0.8199 f
  io_cmd_o[18] (net)                            4      84.2014              0.0000     0.8199 f
  io_cmd_o[18] (out)                                              0.2760   -0.0216 @   0.7983 f
  data arrival time                                                                    0.7983

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7983
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8983


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4008     0.4008
  fifo_0__mem_fifo/dff/data_r_reg_10_/CLK (DFFX1)                 0.1839    0.0000     0.4008 r
  fifo_0__mem_fifo/dff/data_r_reg_10_/Q (DFFX1)                   0.0809    0.2123     0.6131 r
  fifo_0__mem_fifo/dff/data_o[10] (net)         2      20.5810              0.0000     0.6131 r
  fifo_0__mem_fifo/dff/data_o[10] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6131 r
  fifo_0__mem_fifo/data_o[10] (net)                    20.5810              0.0000     0.6131 r
  fifo_0__mem_fifo/data_o[10] (bsg_one_fifo_width_p570_2)                   0.0000     0.6131 r
  fifo_lo[8] (net)                                     20.5810              0.0000     0.6131 r
  U1776/IN1 (MUX21X1)                                             0.0809   -0.0145 &   0.5986 r
  U1776/Q (MUX21X1)                                               0.2628    0.1821 @   0.7807 r
  io_cmd_o[10] (net)                            4      78.0748              0.0000     0.7807 r
  io_cmd_o[10] (out)                                              0.2628    0.0176 @   0.7983 r
  data arrival time                                                                    0.7983

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7983
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8983


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4029     0.4029
  fifo_1__mem_fifo/dff/data_r_reg_21_/CLK (DFFX1)                 0.1911    0.0000     0.4029 r
  fifo_1__mem_fifo/dff/data_r_reg_21_/Q (DFFX1)                   0.1693    0.2487 @   0.6516 r
  fifo_1__mem_fifo/dff/data_o[21] (net)         2      49.2731              0.0000     0.6516 r
  fifo_1__mem_fifo/dff/data_o[21] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6516 r
  fifo_1__mem_fifo/data_o[21] (net)                    49.2731              0.0000     0.6516 r
  fifo_1__mem_fifo/data_o[21] (bsg_one_fifo_width_p570_3)                   0.0000     0.6516 r
  fifo_lo[68] (net)                                    49.2731              0.0000     0.6516 r
  U1798/IN2 (MUX21X1)                                             0.1698   -0.0361 @   0.6155 r
  U1798/Q (MUX21X1)                                               0.2740    0.2064 @   0.8220 r
  io_cmd_o[21] (net)                            4      81.6593              0.0000     0.8220 r
  io_cmd_o[21] (out)                                              0.2740   -0.0231 @   0.7988 r
  data arrival time                                                                    0.7988

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7988
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8988


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_92_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[92]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4472     0.4472
  fifo_1__mem_fifo/dff/data_r_reg_92_/CLK (DFFX1)                 0.1947    0.0000     0.4472 r
  fifo_1__mem_fifo/dff/data_r_reg_92_/Q (DFFX1)                   0.0597    0.2242     0.6714 f
  fifo_1__mem_fifo/dff/data_o[92] (net)         2      15.5364              0.0000     0.6714 f
  fifo_1__mem_fifo/dff/data_o[92] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6714 f
  fifo_1__mem_fifo/data_o[92] (net)                    15.5364              0.0000     0.6714 f
  fifo_1__mem_fifo/data_o[92] (bsg_one_fifo_width_p570_3)                   0.0000     0.6714 f
  fifo_lo[132] (net)                                   15.5364              0.0000     0.6714 f
  U1927/IN2 (AND2X1)                                              0.0597   -0.0032 &   0.6682 f
  U1927/Q (AND2X1)                                                0.2810    0.1875 @   0.8557 f
  io_cmd_o[92] (net)                            4      83.2890              0.0000     0.8557 f
  io_cmd_o[92] (out)                                              0.2810   -0.0568 @   0.7989 f
  data arrival time                                                                    0.7989

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7989
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8989


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_115_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[115]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4435     0.4435
  fifo_1__mem_fifo/dff/data_r_reg_115_/CLK (DFFX1)                0.1883    0.0000     0.4435 r
  fifo_1__mem_fifo/dff/data_r_reg_115_/Q (DFFX1)                  0.0982    0.2214 @   0.6649 r
  fifo_1__mem_fifo/dff/data_o[115] (net)        2      27.4277              0.0000     0.6649 r
  fifo_1__mem_fifo/dff/data_o[115] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6649 r
  fifo_1__mem_fifo/data_o[115] (net)                   27.4277              0.0000     0.6649 r
  fifo_1__mem_fifo/data_o[115] (bsg_one_fifo_width_p570_3)                  0.0000     0.6649 r
  fifo_lo[155] (net)                                   27.4277              0.0000     0.6649 r
  U1973/IN2 (AND2X1)                                              0.0982    0.0011 @   0.6660 r
  U1973/Q (AND2X1)                                                0.2248    0.1496 @   0.8156 r
  io_cmd_o[115] (net)                           4      67.2545              0.0000     0.8156 r
  io_cmd_o[115] (out)                                             0.2248   -0.0165 @   0.7991 r
  data arrival time                                                                    0.7991

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7991
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8991


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_84_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[84]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4486     0.4486
  fifo_1__mem_fifo/dff/data_r_reg_84_/CLK (DFFX1)                 0.1947    0.0000     0.4486 r
  fifo_1__mem_fifo/dff/data_r_reg_84_/Q (DFFX1)                   0.0702    0.2077     0.6563 r
  fifo_1__mem_fifo/dff/data_o[84] (net)         2      16.5435              0.0000     0.6563 r
  fifo_1__mem_fifo/dff/data_o[84] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6563 r
  fifo_1__mem_fifo/data_o[84] (net)                    16.5435              0.0000     0.6563 r
  fifo_1__mem_fifo/data_o[84] (bsg_one_fifo_width_p570_3)                   0.0000     0.6563 r
  fifo_lo[124] (net)                                   16.5435              0.0000     0.6563 r
  U1911/IN2 (AND2X1)                                              0.0702   -0.0091 &   0.6472 r
  U1911/Q (AND2X1)                                                0.2204    0.1497 @   0.7969 r
  io_cmd_o[84] (net)                            4      67.3891              0.0000     0.7969 r
  io_cmd_o[84] (out)                                              0.2205    0.0027 @   0.7996 r
  data arrival time                                                                    0.7996

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7996
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8996


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_108_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[108]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4435     0.4435
  fifo_1__mem_fifo/dff/data_r_reg_108_/CLK (DFFX1)                0.1883    0.0000     0.4435 r
  fifo_1__mem_fifo/dff/data_r_reg_108_/Q (DFFX1)                  0.0985    0.2215     0.6649 r
  fifo_1__mem_fifo/dff/data_o[108] (net)        2      27.1837              0.0000     0.6649 r
  fifo_1__mem_fifo/dff/data_o[108] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6649 r
  fifo_1__mem_fifo/data_o[108] (net)                   27.1837              0.0000     0.6649 r
  fifo_1__mem_fifo/data_o[108] (bsg_one_fifo_width_p570_3)                  0.0000     0.6649 r
  fifo_lo[148] (net)                                   27.1837              0.0000     0.6649 r
  U1959/IN2 (AND2X1)                                              0.0985   -0.0108 &   0.6541 r
  U1959/Q (AND2X1)                                                0.2660    0.1646 @   0.8187 r
  io_cmd_o[108] (net)                           4      79.9379              0.0000     0.8187 r
  io_cmd_o[108] (out)                                             0.2660   -0.0190 @   0.7997 r
  data arrival time                                                                    0.7997

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7997
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8997


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_111_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[111]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4474     0.4474
  fifo_1__mem_fifo/dff/data_r_reg_111_/CLK (DFFX1)                0.1947    0.0000     0.4474 r
  fifo_1__mem_fifo/dff/data_r_reg_111_/Q (DFFX1)                  0.0450    0.2144     0.6618 f
  fifo_1__mem_fifo/dff/data_o[111] (net)        2       9.0359              0.0000     0.6618 f
  fifo_1__mem_fifo/dff/data_o[111] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6618 f
  fifo_1__mem_fifo/data_o[111] (net)                    9.0359              0.0000     0.6618 f
  fifo_1__mem_fifo/data_o[111] (bsg_one_fifo_width_p570_3)                  0.0000     0.6618 f
  fifo_lo[151] (net)                                    9.0359              0.0000     0.6618 f
  U1965/IN2 (AND2X1)                                              0.0450   -0.0006 &   0.6611 f
  U1965/Q (AND2X1)                                                0.2532    0.1716 @   0.8327 f
  io_cmd_o[111] (net)                           4      74.7918              0.0000     0.8327 f
  io_cmd_o[111] (out)                                             0.2532   -0.0323 @   0.8004 f
  data arrival time                                                                    0.8004

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8004
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9004


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_75_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[75]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4486     0.4486
  fifo_1__mem_fifo/dff/data_r_reg_75_/CLK (DFFX1)                 0.1947    0.0000     0.4486 r
  fifo_1__mem_fifo/dff/data_r_reg_75_/Q (DFFX1)                   0.0584    0.2235     0.6721 f
  fifo_1__mem_fifo/dff/data_o[75] (net)         2      14.9706              0.0000     0.6721 f
  fifo_1__mem_fifo/dff/data_o[75] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6721 f
  fifo_1__mem_fifo/data_o[75] (net)                    14.9706              0.0000     0.6721 f
  fifo_1__mem_fifo/data_o[75] (bsg_one_fifo_width_p570_3)                   0.0000     0.6721 f
  fifo_lo[115] (net)                                   14.9706              0.0000     0.6721 f
  U1893/IN2 (AND2X1)                                              0.0584   -0.0064 &   0.6657 f
  U1893/Q (AND2X1)                                                0.2218    0.1660 @   0.8316 f
  io_cmd_o[75] (net)                            4      66.5349              0.0000     0.8316 f
  io_cmd_o[75] (out)                                              0.2218   -0.0311 @   0.8006 f
  data arrival time                                                                    0.8006

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8006
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9006


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[77]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4485     0.4485
  fifo_1__mem_fifo/dff/data_r_reg_77_/CLK (DFFX1)                 0.1955    0.0000     0.4485 r
  fifo_1__mem_fifo/dff/data_r_reg_77_/Q (DFFX1)                   0.0687    0.2070     0.6556 r
  fifo_1__mem_fifo/dff/data_o[77] (net)         2      15.9789              0.0000     0.6556 r
  fifo_1__mem_fifo/dff/data_o[77] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6556 r
  fifo_1__mem_fifo/data_o[77] (net)                    15.9789              0.0000     0.6556 r
  fifo_1__mem_fifo/data_o[77] (bsg_one_fifo_width_p570_3)                   0.0000     0.6556 r
  fifo_lo[117] (net)                                   15.9789              0.0000     0.6556 r
  U1897/IN2 (AND2X1)                                              0.0687    0.0007 &   0.6562 r
  U1897/Q (AND2X1)                                                0.2015    0.1405 @   0.7967 r
  io_cmd_o[77] (net)                            4      60.6975              0.0000     0.7967 r
  io_cmd_o[77] (out)                                              0.2017    0.0039 @   0.8006 r
  data arrival time                                                                    0.8006

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8006
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9006


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3997     0.3997
  fifo_0__mem_fifo/dff/data_r_reg_46_/CLK (DFFX1)                 0.1835    0.0000     0.3997 r
  fifo_0__mem_fifo/dff/data_r_reg_46_/Q (DFFX1)                   0.0658    0.2271     0.6268 f
  fifo_0__mem_fifo/dff/data_o[46] (net)         2      18.2525              0.0000     0.6268 f
  fifo_0__mem_fifo/dff/data_o[46] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6268 f
  fifo_0__mem_fifo/data_o[46] (net)                    18.2525              0.0000     0.6268 f
  fifo_0__mem_fifo/data_o[46] (bsg_one_fifo_width_p570_2)                   0.0000     0.6268 f
  fifo_lo[44] (net)                                    18.2525              0.0000     0.6268 f
  U1848/IN1 (MUX21X1)                                             0.0658   -0.0079 &   0.6189 f
  U1848/Q (MUX21X1)                                               0.2827    0.1982 @   0.8171 f
  io_cmd_o[46] (net)                            4      86.3051              0.0000     0.8171 f
  io_cmd_o[46] (out)                                              0.2827   -0.0165 @   0.8006 f
  data arrival time                                                                    0.8006

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8006
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9006


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4020     0.4020
  fifo_1__mem_fifo/dff/data_r_reg_34_/CLK (DFFX1)                 0.1910    0.0000     0.4020 r
  fifo_1__mem_fifo/dff/data_r_reg_34_/Q (DFFX1)                   0.1685    0.2528 @   0.6548 r
  fifo_1__mem_fifo/dff/data_o[34] (net)         2      51.2138              0.0000     0.6548 r
  fifo_1__mem_fifo/dff/data_o[34] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6548 r
  fifo_1__mem_fifo/data_o[34] (net)                    51.2138              0.0000     0.6548 r
  fifo_1__mem_fifo/data_o[34] (bsg_one_fifo_width_p570_3)                   0.0000     0.6548 r
  fifo_lo[81] (net)                                    51.2138              0.0000     0.6548 r
  U1824/IN2 (MUX21X1)                                             0.1691   -0.0312 @   0.6237 r
  U1824/Q (MUX21X1)                                               0.2774    0.2077 @   0.8313 r
  io_cmd_o[34] (net)                            4      82.7173              0.0000     0.8313 r
  io_cmd_o[34] (out)                                              0.2774   -0.0307 @   0.8006 r
  data arrival time                                                                    0.8006

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8006
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9006


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_81_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[81]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4482     0.4482
  fifo_1__mem_fifo/dff/data_r_reg_81_/CLK (DFFX1)                 0.1954    0.0000     0.4482 r
  fifo_1__mem_fifo/dff/data_r_reg_81_/Q (DFFX1)                   0.0545    0.1993     0.6475 r
  fifo_1__mem_fifo/dff/data_o[81] (net)         2      10.5880              0.0000     0.6475 r
  fifo_1__mem_fifo/dff/data_o[81] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6475 r
  fifo_1__mem_fifo/data_o[81] (net)                    10.5880              0.0000     0.6475 r
  fifo_1__mem_fifo/data_o[81] (bsg_one_fifo_width_p570_3)                   0.0000     0.6475 r
  fifo_lo[121] (net)                                   10.5880              0.0000     0.6475 r
  U1905/IN2 (AND2X1)                                              0.0545   -0.0006 &   0.6469 r
  U1905/Q (AND2X1)                                                0.2088    0.1391 @   0.7860 r
  io_cmd_o[81] (net)                            4      62.7928              0.0000     0.7860 r
  U1906/INP (NBUFFX2)                                             0.2088   -0.0650 @   0.7209 r
  U1906/Z (NBUFFX2)                                               0.0384    0.0829     0.8038 r
  mem_cmd_o[81] (net)                           1       5.5690              0.0000     0.8038 r
  mem_cmd_o[81] (out)                                             0.0384   -0.0026 &   0.8012 r
  data arrival time                                                                    0.8012

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8012
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9012


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_70_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[70]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4484     0.4484
  fifo_1__mem_fifo/dff/data_r_reg_70_/CLK (DFFX1)                 0.1953    0.0000     0.4484 r
  fifo_1__mem_fifo/dff/data_r_reg_70_/Q (DFFX1)                   0.0591    0.2018     0.6502 r
  fifo_1__mem_fifo/dff/data_o[70] (net)         2      12.3241              0.0000     0.6502 r
  fifo_1__mem_fifo/dff/data_o[70] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6502 r
  fifo_1__mem_fifo/data_o[70] (net)                    12.3241              0.0000     0.6502 r
  fifo_1__mem_fifo/data_o[70] (bsg_one_fifo_width_p570_3)                   0.0000     0.6502 r
  fifo_lo[110] (net)                                   12.3241              0.0000     0.6502 r
  U1883/IN2 (AND2X1)                                              0.0591   -0.0017 &   0.6485 r
  U1883/Q (AND2X1)                                                0.2288    0.1508 @   0.7993 r
  io_cmd_o[70] (net)                            4      69.5809              0.0000     0.7993 r
  io_cmd_o[70] (out)                                              0.2290    0.0037 @   0.8030 r
  data arrival time                                                                    0.8030

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8030
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9030


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_114_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[114]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4480     0.4480
  fifo_1__mem_fifo/dff/data_r_reg_114_/CLK (DFFX1)                0.1947    0.0000     0.4480 r
  fifo_1__mem_fifo/dff/data_r_reg_114_/Q (DFFX1)                  0.0439    0.2136     0.6616 f
  fifo_1__mem_fifo/dff/data_o[114] (net)        2       8.5531              0.0000     0.6616 f
  fifo_1__mem_fifo/dff/data_o[114] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6616 f
  fifo_1__mem_fifo/data_o[114] (net)                    8.5531              0.0000     0.6616 f
  fifo_1__mem_fifo/data_o[114] (bsg_one_fifo_width_p570_3)                  0.0000     0.6616 f
  fifo_lo[154] (net)                                    8.5531              0.0000     0.6616 f
  U1971/IN2 (AND2X1)                                              0.0439    0.0001 &   0.6617 f
  U1971/Q (AND2X1)                                                0.2427    0.1657 @   0.8274 f
  io_cmd_o[114] (net)                           4      71.3492              0.0000     0.8274 f
  io_cmd_o[114] (out)                                             0.2427   -0.0241 @   0.8033 f
  data arrival time                                                                    0.8033

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8033
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9033


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_98_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[98]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4481     0.4481
  fifo_1__mem_fifo/dff/data_r_reg_98_/CLK (DFFX1)                 0.1952    0.0000     0.4481 r
  fifo_1__mem_fifo/dff/data_r_reg_98_/Q (DFFX1)                   0.0465    0.1949     0.6430 r
  fifo_1__mem_fifo/dff/data_o[98] (net)         2       7.5501              0.0000     0.6430 r
  fifo_1__mem_fifo/dff/data_o[98] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6430 r
  fifo_1__mem_fifo/data_o[98] (net)                     7.5501              0.0000     0.6430 r
  fifo_1__mem_fifo/data_o[98] (bsg_one_fifo_width_p570_3)                   0.0000     0.6430 r
  fifo_lo[138] (net)                                    7.5501              0.0000     0.6430 r
  U1939/IN2 (AND2X1)                                              0.0465    0.0000 &   0.6430 r
  U1939/Q (AND2X1)                                                0.2383    0.1484 @   0.7914 r
  io_cmd_o[98] (net)                            4      71.8060              0.0000     0.7914 r
  io_cmd_o[98] (out)                                              0.2383    0.0119 @   0.8033 r
  data arrival time                                                                    0.8033

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8033
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9033


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4014     0.4014
  fifo_0__mem_fifo/dff/data_r_reg_41_/CLK (DFFX1)                 0.1840    0.0000     0.4014 r
  fifo_0__mem_fifo/dff/data_r_reg_41_/Q (DFFX1)                   0.0493    0.1955     0.5970 r
  fifo_0__mem_fifo/dff/data_o[41] (net)         2       8.6109              0.0000     0.5970 r
  fifo_0__mem_fifo/dff/data_o[41] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5970 r
  fifo_0__mem_fifo/data_o[41] (net)                     8.6109              0.0000     0.5970 r
  fifo_0__mem_fifo/data_o[41] (bsg_one_fifo_width_p570_2)                   0.0000     0.5970 r
  fifo_lo[39] (net)                                     8.6109              0.0000     0.5970 r
  U1838/IN1 (MUX21X1)                                             0.0493   -0.0042 &   0.5928 r
  U1838/Q (MUX21X1)                                               0.2968    0.1865 @   0.7792 r
  io_cmd_o[41] (net)                            5      88.4519              0.0000     0.7792 r
  io_cmd_o[41] (out)                                              0.2968    0.0244 @   0.8036 r
  data arrival time                                                                    0.8036

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8036
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9036


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_86_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[86]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4479     0.4479
  fifo_1__mem_fifo/dff/data_r_reg_86_/CLK (DFFX1)                 0.1947    0.0000     0.4479 r
  fifo_1__mem_fifo/dff/data_r_reg_86_/Q (DFFX1)                   0.0502    0.2179     0.6657 f
  fifo_1__mem_fifo/dff/data_o[86] (net)         2      11.3320              0.0000     0.6657 f
  fifo_1__mem_fifo/dff/data_o[86] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6657 f
  fifo_1__mem_fifo/data_o[86] (net)                    11.3320              0.0000     0.6657 f
  fifo_1__mem_fifo/data_o[86] (bsg_one_fifo_width_p570_3)                   0.0000     0.6657 f
  fifo_lo[126] (net)                                   11.3320              0.0000     0.6657 f
  U1915/IN2 (AND2X1)                                              0.0502   -0.0033 &   0.6624 f
  U1915/Q (AND2X1)                                                0.2194    0.1577 @   0.8201 f
  io_cmd_o[86] (net)                            4      64.5436              0.0000     0.8201 f
  io_cmd_o[86] (out)                                              0.2194   -0.0163 @   0.8038 f
  data arrival time                                                                    0.8038

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8038
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9038


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4000     0.4000
  fifo_0__mem_fifo/dff/data_r_reg_16_/CLK (DFFX1)                 0.1834    0.0000     0.4000 r
  fifo_0__mem_fifo/dff/data_r_reg_16_/Q (DFFX1)                   0.0407    0.2104     0.6104 f
  fifo_0__mem_fifo/dff/data_o[16] (net)         2       7.1490              0.0000     0.6104 f
  fifo_0__mem_fifo/dff/data_o[16] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6104 f
  fifo_0__mem_fifo/data_o[16] (net)                     7.1490              0.0000     0.6104 f
  fifo_0__mem_fifo/data_o[16] (bsg_one_fifo_width_p570_2)                   0.0000     0.6104 f
  fifo_lo[14] (net)                                     7.1490              0.0000     0.6104 f
  U1788/IN1 (MUX21X1)                                             0.0407   -0.0008 &   0.6096 f
  U1788/Q (MUX21X1)                                               0.2688    0.1873 @   0.7970 f
  io_cmd_o[16] (net)                            4      81.6947              0.0000     0.7970 f
  io_cmd_o[16] (out)                                              0.2688    0.0071 @   0.8041 f
  data arrival time                                                                    0.8041

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8041
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9041


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_72_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[72]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4478     0.4478
  fifo_1__mem_fifo/dff/data_r_reg_72_/CLK (DFFX1)                 0.1947    0.0000     0.4478 r
  fifo_1__mem_fifo/dff/data_r_reg_72_/Q (DFFX1)                   0.0577    0.2010     0.6489 r
  fifo_1__mem_fifo/dff/data_o[72] (net)         2      11.8130              0.0000     0.6489 r
  fifo_1__mem_fifo/dff/data_o[72] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6489 r
  fifo_1__mem_fifo/data_o[72] (net)                    11.8130              0.0000     0.6489 r
  fifo_1__mem_fifo/data_o[72] (bsg_one_fifo_width_p570_3)                   0.0000     0.6489 r
  fifo_lo[112] (net)                                   11.8130              0.0000     0.6489 r
  U1887/IN2 (AND2X2)                                              0.0577   -0.0022 &   0.6466 r
  U1887/Q (AND2X2)                                                0.1933    0.1355 @   0.7821 r
  io_cmd_o[72] (net)                            4     104.2690              0.0000     0.7821 r
  io_cmd_o[72] (out)                                              0.1933    0.0220 @   0.8041 r
  data arrival time                                                                    0.8041

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8041
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9041


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4014     0.4014
  fifo_0__mem_fifo/dff/data_r_reg_29_/CLK (DFFX1)                 0.1840    0.0000     0.4014 r
  fifo_0__mem_fifo/dff/data_r_reg_29_/Q (DFFX1)                   0.0746    0.2326     0.6340 f
  fifo_0__mem_fifo/dff/data_o[29] (net)         2      22.1691              0.0000     0.6340 f
  fifo_0__mem_fifo/dff/data_o[29] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6340 f
  fifo_0__mem_fifo/data_o[29] (net)                    22.1691              0.0000     0.6340 f
  fifo_0__mem_fifo/data_o[29] (bsg_one_fifo_width_p570_2)                   0.0000     0.6340 f
  fifo_lo[27] (net)                                    22.1691              0.0000     0.6340 f
  U1814/IN1 (MUX21X1)                                             0.0746   -0.0162 &   0.6178 f
  U1814/Q (MUX21X1)                                               0.2709    0.1944 @   0.8122 f
  io_cmd_o[29] (net)                            4      82.3646              0.0000     0.8122 f
  io_cmd_o[29] (out)                                              0.2709   -0.0074 @   0.8048 f
  data arrival time                                                                    0.8048

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8048
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9048


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3963     0.3963
  fifo_0__mem_fifo/dff/data_r_reg_43_/CLK (DFFX1)                 0.1776    0.0000     0.3963 r
  fifo_0__mem_fifo/dff/data_r_reg_43_/Q (DFFX1)                   0.0463    0.2138     0.6101 f
  fifo_0__mem_fifo/dff/data_o[43] (net)         2       9.5961              0.0000     0.6101 f
  fifo_0__mem_fifo/dff/data_o[43] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6101 f
  fifo_0__mem_fifo/data_o[43] (net)                     9.5961              0.0000     0.6101 f
  fifo_0__mem_fifo/data_o[43] (bsg_one_fifo_width_p570_2)                   0.0000     0.6101 f
  fifo_lo[41] (net)                                     9.5961              0.0000     0.6101 f
  U1842/IN1 (MUX21X1)                                             0.0463   -0.0020 &   0.6080 f
  U1842/Q (MUX21X1)                                               0.3314    0.2147 @   0.8228 f
  io_cmd_o[43] (net)                            5     101.8761              0.0000     0.8228 f
  io_cmd_o[43] (out)                                              0.3314   -0.0178 @   0.8049 f
  data arrival time                                                                    0.8049

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8049
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9049


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_103_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[103]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4480     0.4480
  fifo_1__mem_fifo/dff/data_r_reg_103_/CLK (DFFX1)                0.1947    0.0000     0.4480 r
  fifo_1__mem_fifo/dff/data_r_reg_103_/Q (DFFX1)                  0.0443    0.2139     0.6619 f
  fifo_1__mem_fifo/dff/data_o[103] (net)        2       8.7559              0.0000     0.6619 f
  fifo_1__mem_fifo/dff/data_o[103] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6619 f
  fifo_1__mem_fifo/data_o[103] (net)                    8.7559              0.0000     0.6619 f
  fifo_1__mem_fifo/data_o[103] (bsg_one_fifo_width_p570_3)                  0.0000     0.6619 f
  fifo_lo[143] (net)                                    8.7559              0.0000     0.6619 f
  U1949/IN2 (AND2X1)                                              0.0443   -0.0015 &   0.6604 f
  U1949/Q (AND2X1)                                                0.3127    0.1963 @   0.8567 f
  io_cmd_o[103] (net)                           4      92.2408              0.0000     0.8567 f
  io_cmd_o[103] (out)                                             0.3127   -0.0515 @   0.8052 f
  data arrival time                                                                    0.8052

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8052
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9052


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4014     0.4014
  fifo_0__mem_fifo/dff/data_r_reg_1_/CLK (DFFX1)                  0.1840    0.0000     0.4014 r
  fifo_0__mem_fifo/dff/data_r_reg_1_/Q (DFFX1)                    0.0338    0.2049     0.6063 f
  fifo_0__mem_fifo/dff/data_o[1] (net)          2       4.1816              0.0000     0.6063 f
  fifo_0__mem_fifo/dff/data_o[1] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6063 f
  fifo_0__mem_fifo/data_o[1] (net)                      4.1816              0.0000     0.6063 f
  fifo_0__mem_fifo/data_o[1] (bsg_one_fifo_width_p570_2)                    0.0000     0.6063 f
  fifo_lo[0] (net)                                      4.1816              0.0000     0.6063 f
  U1760/IN1 (MUX21X1)                                             0.0338    0.0000 &   0.6063 f
  U1760/Q (MUX21X1)                                               0.3768    0.2292 @   0.8354 f
  io_cmd_o[1] (net)                             4     115.7486              0.0000     0.8354 f
  io_cmd_o[1] (out)                                               0.3768   -0.0301 @   0.8053 f
  data arrival time                                                                    0.8053

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8053
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9053


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4013     0.4013
  fifo_0__mem_fifo/dff/data_r_reg_27_/CLK (DFFX1)                 0.1840    0.0000     0.4013 r
  fifo_0__mem_fifo/dff/data_r_reg_27_/Q (DFFX1)                   0.0467    0.1940     0.5953 r
  fifo_0__mem_fifo/dff/data_o[27] (net)         2       7.5892              0.0000     0.5953 r
  fifo_0__mem_fifo/dff/data_o[27] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5953 r
  fifo_0__mem_fifo/data_o[27] (net)                     7.5892              0.0000     0.5953 r
  fifo_0__mem_fifo/data_o[27] (bsg_one_fifo_width_p570_2)                   0.0000     0.5953 r
  fifo_lo[25] (net)                                     7.5892              0.0000     0.5953 r
  U1810/IN1 (MUX21X1)                                             0.0467    0.0001 &   0.5954 r
  U1810/Q (MUX21X1)                                               0.2965    0.1866 @   0.7820 r
  io_cmd_o[27] (net)                            5      88.6565              0.0000     0.7820 r
  io_cmd_o[27] (out)                                              0.2965    0.0233 @   0.8054 r
  data arrival time                                                                    0.8054

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8054
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9054


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4028     0.4028
  fifo_1__mem_fifo/dff/data_r_reg_18_/CLK (DFFX1)                 0.1911    0.0000     0.4028 r
  fifo_1__mem_fifo/dff/data_r_reg_18_/Q (DFFX1)                   0.1723    0.2520 @   0.6548 r
  fifo_1__mem_fifo/dff/data_o[18] (net)         2      51.2420              0.0000     0.6548 r
  fifo_1__mem_fifo/dff/data_o[18] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6548 r
  fifo_1__mem_fifo/data_o[18] (net)                    51.2420              0.0000     0.6548 r
  fifo_1__mem_fifo/data_o[18] (bsg_one_fifo_width_p570_3)                   0.0000     0.6548 r
  fifo_lo[65] (net)                                    51.2420              0.0000     0.6548 r
  U1792/IN2 (MUX21X1)                                             0.1726   -0.0398 @   0.6150 r
  U1792/Q (MUX21X1)                                               0.2845    0.2108 @   0.8258 r
  io_cmd_o[18] (net)                            4      84.9471              0.0000     0.8258 r
  io_cmd_o[18] (out)                                              0.2845   -0.0203 @   0.8054 r
  data arrival time                                                                    0.8054

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8054
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9054


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4021     0.4021
  fifo_1__mem_fifo/dff/data_r_reg_15_/CLK (DFFX1)                 0.1910    0.0000     0.4021 r
  fifo_1__mem_fifo/dff/data_r_reg_15_/Q (DFFX1)                   0.1436    0.2388 @   0.6409 r
  fifo_1__mem_fifo/dff/data_o[15] (net)         2      41.1182              0.0000     0.6409 r
  fifo_1__mem_fifo/dff/data_o[15] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6409 r
  fifo_1__mem_fifo/data_o[15] (net)                    41.1182              0.0000     0.6409 r
  fifo_1__mem_fifo/data_o[15] (bsg_one_fifo_width_p570_3)                   0.0000     0.6409 r
  fifo_lo[62] (net)                                    41.1182              0.0000     0.6409 r
  U1786/IN2 (MUX21X1)                                             0.1439   -0.0260 @   0.6149 r
  U1786/Q (MUX21X1)                                               0.3217    0.2184 @   0.8334 r
  io_cmd_o[15] (net)                            4      96.3946              0.0000     0.8334 r
  io_cmd_o[15] (out)                                              0.3217   -0.0278 @   0.8056 r
  data arrival time                                                                    0.8056

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8056
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9056


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_67_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[67]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4477     0.4477
  fifo_1__mem_fifo/dff/data_r_reg_67_/CLK (DFFX1)                 0.1955    0.0000     0.4477 r
  fifo_1__mem_fifo/dff/data_r_reg_67_/Q (DFFX1)                   0.0503    0.2180     0.6657 f
  fifo_1__mem_fifo/dff/data_o[67] (net)         2      11.3757              0.0000     0.6657 f
  fifo_1__mem_fifo/dff/data_o[67] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6657 f
  fifo_1__mem_fifo/data_o[67] (net)                    11.3757              0.0000     0.6657 f
  fifo_1__mem_fifo/data_o[67] (bsg_one_fifo_width_p570_3)                   0.0000     0.6657 f
  fifo_lo[107] (net)                                   11.3757              0.0000     0.6657 f
  U1877/IN2 (AND2X1)                                              0.0503   -0.0009 &   0.6648 f
  U1877/Q (AND2X1)                                                0.2321    0.1641 @   0.8289 f
  io_cmd_o[67] (net)                            4      68.5929              0.0000     0.8289 f
  io_cmd_o[67] (out)                                              0.2321   -0.0229 @   0.8060 f
  data arrival time                                                                    0.8060

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8060
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9060


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4013     0.4013
  fifo_0__mem_fifo/dff/data_r_reg_23_/CLK (DFFX1)                 0.1840    0.0000     0.4013 r
  fifo_0__mem_fifo/dff/data_r_reg_23_/Q (DFFX1)                   0.0514    0.2178     0.6191 f
  fifo_0__mem_fifo/dff/data_o[23] (net)         2      11.8844              0.0000     0.6191 f
  fifo_0__mem_fifo/dff/data_o[23] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6191 f
  fifo_0__mem_fifo/data_o[23] (net)                    11.8844              0.0000     0.6191 f
  fifo_0__mem_fifo/data_o[23] (bsg_one_fifo_width_p570_2)                   0.0000     0.6191 f
  fifo_lo[21] (net)                                    11.8844              0.0000     0.6191 f
  U1802/IN1 (MUX21X1)                                             0.0514   -0.0032 &   0.6159 f
  U1802/Q (MUX21X1)                                               0.2762    0.1925 @   0.8084 f
  io_cmd_o[23] (net)                            4      84.1120              0.0000     0.8084 f
  io_cmd_o[23] (out)                                              0.2762   -0.0024 @   0.8060 f
  data arrival time                                                                    0.8060

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8060
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9060


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[60]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4483     0.4483
  fifo_1__mem_fifo/dff/data_r_reg_60_/CLK (DFFX1)                 0.1952    0.0000     0.4483 r
  fifo_1__mem_fifo/dff/data_r_reg_60_/Q (DFFX1)                   0.0746    0.2100     0.6583 r
  fifo_1__mem_fifo/dff/data_o[60] (net)         2      18.2246              0.0000     0.6583 r
  fifo_1__mem_fifo/dff/data_o[60] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6583 r
  fifo_1__mem_fifo/data_o[60] (net)                    18.2246              0.0000     0.6583 r
  fifo_1__mem_fifo/data_o[60] (bsg_one_fifo_width_p570_3)                   0.0000     0.6583 r
  fifo_lo[100] (net)                                   18.2246              0.0000     0.6583 r
  U1863/IN2 (AND2X1)                                              0.0746   -0.0013 &   0.6571 r
  U1863/Q (AND2X1)                                                0.1661    0.1238 @   0.7809 r
  io_cmd_o[60] (net)                            4      47.9351              0.0000     0.7809 r
  U1864/INP (NBUFFX2)                                             0.1662   -0.0383 @   0.7425 r
  U1864/Z (NBUFFX2)                                               0.0422    0.0815     0.8241 r
  mem_cmd_o[60] (net)                           1      10.3169              0.0000     0.8241 r
  mem_cmd_o[60] (out)                                             0.0422   -0.0179 &   0.8062 r
  data arrival time                                                                    0.8062

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8062
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9062


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4020     0.4020
  fifo_1__mem_fifo/dff/data_r_reg_24_/CLK (DFFX1)                 0.1910    0.0000     0.4020 r
  fifo_1__mem_fifo/dff/data_r_reg_24_/Q (DFFX1)                   0.1961    0.2612 @   0.6632 r
  fifo_1__mem_fifo/dff/data_o[24] (net)         2      58.6609              0.0000     0.6632 r
  fifo_1__mem_fifo/dff/data_o[24] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6632 r
  fifo_1__mem_fifo/data_o[24] (net)                    58.6609              0.0000     0.6632 r
  fifo_1__mem_fifo/data_o[24] (bsg_one_fifo_width_p570_3)                   0.0000     0.6632 r
  fifo_lo[71] (net)                                    58.6609              0.0000     0.6632 r
  U1804/IN2 (MUX21X1)                                             0.1966   -0.0427 @   0.6205 r
  U1804/Q (MUX21X1)                                               0.4314    0.2655 @   0.8860 r
  io_cmd_o[24] (net)                            5     130.1079              0.0000     0.8860 r
  io_cmd_o[24] (out)                                              0.4314   -0.0795 @   0.8065 r
  data arrival time                                                                    0.8065

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8065
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9065


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_101_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[101]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4480     0.4480
  fifo_1__mem_fifo/dff/data_r_reg_101_/CLK (DFFX1)                0.1952    0.0000     0.4480 r
  fifo_1__mem_fifo/dff/data_r_reg_101_/Q (DFFX1)                  0.0497    0.1966     0.6447 r
  fifo_1__mem_fifo/dff/data_o[101] (net)        2       8.7626              0.0000     0.6447 r
  fifo_1__mem_fifo/dff/data_o[101] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6447 r
  fifo_1__mem_fifo/data_o[101] (net)                    8.7626              0.0000     0.6447 r
  fifo_1__mem_fifo/data_o[101] (bsg_one_fifo_width_p570_3)                  0.0000     0.6447 r
  fifo_lo[141] (net)                                    8.7626              0.0000     0.6447 r
  U1945/IN2 (AND2X1)                                              0.0497   -0.0007 &   0.6439 r
  U1945/Q (AND2X1)                                                0.2377    0.1472 @   0.7911 r
  io_cmd_o[101] (net)                           4      71.0041              0.0000     0.7911 r
  io_cmd_o[101] (out)                                             0.2377    0.0155 @   0.8067 r
  data arrival time                                                                    0.8067

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8067
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9067


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4021     0.4021
  fifo_1__mem_fifo/dff/data_r_reg_7_/CLK (DFFX1)                  0.1910    0.0000     0.4021 r
  fifo_1__mem_fifo/dff/data_r_reg_7_/Q (DFFX1)                    0.1484    0.2711 @   0.6732 f
  fifo_1__mem_fifo/dff/data_o[7] (net)          2      51.6105              0.0000     0.6732 f
  fifo_1__mem_fifo/dff/data_o[7] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6732 f
  fifo_1__mem_fifo/data_o[7] (net)                     51.6105              0.0000     0.6732 f
  fifo_1__mem_fifo/data_o[7] (bsg_one_fifo_width_p570_3)                    0.0000     0.6732 f
  fifo_lo[54] (net)                                    51.6105              0.0000     0.6732 f
  U1770/IN2 (MUX21X1)                                             0.1484   -0.0315 @   0.6417 f
  U1770/Q (MUX21X1)                                               0.3170    0.2289 @   0.8706 f
  io_cmd_o[7] (net)                             4      97.9224              0.0000     0.8706 f
  io_cmd_o[7] (out)                                               0.3170   -0.0638 @   0.8068 f
  data arrival time                                                                    0.8068

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8068
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9068


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_113_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[113]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4477     0.4477
  fifo_1__mem_fifo/dff/data_r_reg_113_/CLK (DFFX1)                0.1954    0.0000     0.4477 r
  fifo_1__mem_fifo/dff/data_r_reg_113_/Q (DFFX1)                  0.0421    0.2125     0.6602 f
  fifo_1__mem_fifo/dff/data_o[113] (net)        2       7.7769              0.0000     0.6602 f
  fifo_1__mem_fifo/dff/data_o[113] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6602 f
  fifo_1__mem_fifo/data_o[113] (net)                    7.7769              0.0000     0.6602 f
  fifo_1__mem_fifo/data_o[113] (bsg_one_fifo_width_p570_3)                  0.0000     0.6602 f
  fifo_lo[153] (net)                                    7.7769              0.0000     0.6602 f
  U1969/IN2 (AND2X1)                                              0.0421   -0.0005 &   0.6597 f
  U1969/Q (AND2X1)                                                0.2165    0.1561 @   0.8158 f
  io_cmd_o[113] (net)                           4      63.2217              0.0000     0.8158 f
  io_cmd_o[113] (out)                                             0.2165   -0.0085 @   0.8073 f
  data arrival time                                                                    0.8073

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8073
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9073


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_89_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[89]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4479     0.4479
  fifo_1__mem_fifo/dff/data_r_reg_89_/CLK (DFFX1)                 0.1952    0.0000     0.4479 r
  fifo_1__mem_fifo/dff/data_r_reg_89_/Q (DFFX1)                   0.0717    0.2086     0.6565 r
  fifo_1__mem_fifo/dff/data_o[89] (net)         2      17.1320              0.0000     0.6565 r
  fifo_1__mem_fifo/dff/data_o[89] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6565 r
  fifo_1__mem_fifo/data_o[89] (net)                    17.1320              0.0000     0.6565 r
  fifo_1__mem_fifo/data_o[89] (bsg_one_fifo_width_p570_3)                   0.0000     0.6565 r
  fifo_lo[129] (net)                                   17.1320              0.0000     0.6565 r
  U1921/IN2 (AND2X1)                                              0.0717   -0.0083 &   0.6482 r
  U1921/Q (AND2X1)                                                0.2657    0.1641 @   0.8123 r
  io_cmd_o[89] (net)                            4      81.2522              0.0000     0.8123 r
  io_cmd_o[89] (out)                                              0.2657   -0.0041 @   0.8082 r
  data arrival time                                                                    0.8082

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8082
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9082


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4013     0.4013
  fifo_0__mem_fifo/dff/data_r_reg_44_/CLK (DFFX1)                 0.1839    0.0000     0.4013 r
  fifo_0__mem_fifo/dff/data_r_reg_44_/Q (DFFX1)                   0.0751    0.2329     0.6342 f
  fifo_0__mem_fifo/dff/data_o[44] (net)         2      22.3906              0.0000     0.6342 f
  fifo_0__mem_fifo/dff/data_o[44] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6342 f
  fifo_0__mem_fifo/data_o[44] (net)                    22.3906              0.0000     0.6342 f
  fifo_0__mem_fifo/data_o[44] (bsg_one_fifo_width_p570_2)                   0.0000     0.6342 f
  fifo_lo[42] (net)                                    22.3906              0.0000     0.6342 f
  U1844/IN1 (MUX21X1)                                             0.0751   -0.0179 &   0.6163 f
  U1844/Q (MUX21X1)                                               0.2788    0.1980 @   0.8143 f
  io_cmd_o[44] (net)                            4      84.9691              0.0000     0.8143 f
  io_cmd_o[44] (out)                                              0.2788   -0.0060 @   0.8083 f
  data arrival time                                                                    0.8083

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8083
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9083


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3999     0.3999
  fifo_0__mem_fifo/dff/data_r_reg_42_/CLK (DFFX1)                 0.1835    0.0000     0.3999 r
  fifo_0__mem_fifo/dff/data_r_reg_42_/Q (DFFX1)                   0.0665    0.2050     0.6049 r
  fifo_0__mem_fifo/dff/data_o[42] (net)         2      15.1739              0.0000     0.6049 r
  fifo_0__mem_fifo/dff/data_o[42] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6049 r
  fifo_0__mem_fifo/data_o[42] (net)                    15.1739              0.0000     0.6049 r
  fifo_0__mem_fifo/data_o[42] (bsg_one_fifo_width_p570_2)                   0.0000     0.6049 r
  fifo_lo[40] (net)                                    15.1739              0.0000     0.6049 r
  U1840/IN1 (MUX21X1)                                             0.0665   -0.0063 &   0.5986 r
  U1840/Q (MUX21X1)                                               0.3618    0.2129 @   0.8115 r
  io_cmd_o[42] (net)                            5     108.5792              0.0000     0.8115 r
  io_cmd_o[42] (out)                                              0.3618   -0.0032 @   0.8083 r
  data arrival time                                                                    0.8083

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8083
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9083


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4320     0.4320
  fifo_1__mem_fifo/dff/data_r_reg_45_/CLK (DFFX1)                 0.2630    0.0000     0.4320 r
  fifo_1__mem_fifo/dff/data_r_reg_45_/Q (DFFX1)                   0.1452    0.2448 @   0.6767 r
  fifo_1__mem_fifo/dff/data_o[45] (net)         2      41.5640              0.0000     0.6767 r
  fifo_1__mem_fifo/dff/data_o[45] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6767 r
  fifo_1__mem_fifo/data_o[45] (net)                    41.5640              0.0000     0.6767 r
  fifo_1__mem_fifo/data_o[45] (bsg_one_fifo_width_p570_3)                   0.0000     0.6767 r
  fifo_lo[92] (net)                                    41.5640              0.0000     0.6767 r
  U1846/IN2 (MUX21X1)                                             0.1455   -0.0287 @   0.6480 r
  U1846/Q (MUX21X1)                                               0.2757    0.2036 @   0.8516 r
  io_cmd_o[45] (net)                            4      82.4926              0.0000     0.8516 r
  io_cmd_o[45] (out)                                              0.2757   -0.0431 @   0.8084 r
  data arrival time                                                                    0.8084

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8084
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9084


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4027     0.4027
  fifo_1__mem_fifo/dff/data_r_reg_19_/CLK (DFFX1)                 0.1911    0.0000     0.4027 r
  fifo_1__mem_fifo/dff/data_r_reg_19_/Q (DFFX1)                   0.2239    0.2720 @   0.6748 r
  fifo_1__mem_fifo/dff/data_o[19] (net)         2      67.4114              0.0000     0.6748 r
  fifo_1__mem_fifo/dff/data_o[19] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6748 r
  fifo_1__mem_fifo/data_o[19] (net)                    67.4114              0.0000     0.6748 r
  fifo_1__mem_fifo/data_o[19] (bsg_one_fifo_width_p570_3)                   0.0000     0.6748 r
  fifo_lo[66] (net)                                    67.4114              0.0000     0.6748 r
  U1794/IN2 (MUX21X1)                                             0.2247   -0.0615 @   0.6132 r
  U1794/Q (MUX21X1)                                               0.2954    0.2240 @   0.8372 r
  io_cmd_o[19] (net)                            4      88.4402              0.0000     0.8372 r
  io_cmd_o[19] (out)                                              0.2954   -0.0285 @   0.8087 r
  data arrival time                                                                    0.8087

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8087
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9087


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4317     0.4317
  fifo_1__mem_fifo/dff/data_r_reg_2_/CLK (DFFX1)                  0.2621    0.0000     0.4317 r
  fifo_1__mem_fifo/dff/data_r_reg_2_/Q (DFFX1)                    0.1349    0.2407 @   0.6724 r
  fifo_1__mem_fifo/dff/data_o[2] (net)          2      38.3024              0.0000     0.6724 r
  fifo_1__mem_fifo/dff/data_o[2] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6724 r
  fifo_1__mem_fifo/data_o[2] (net)                     38.3024              0.0000     0.6724 r
  fifo_1__mem_fifo/data_o[2] (bsg_one_fifo_width_p570_3)                    0.0000     0.6724 r
  fifo_lo[50] (net)                                    38.3024              0.0000     0.6724 r
  U1762/IN2 (MUX21X1)                                             0.1351   -0.0225 @   0.6500 r
  U1762/Q (MUX21X1)                                               0.2500    0.1916 @   0.8416 r
  io_cmd_o[2] (net)                             4      74.1507              0.0000     0.8416 r
  io_cmd_o[2] (out)                                               0.2500   -0.0328 @   0.8088 r
  data arrival time                                                                    0.8088

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8088
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9088


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_88_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[88]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4484     0.4484
  fifo_1__mem_fifo/dff/data_r_reg_88_/CLK (DFFX1)                 0.1953    0.0000     0.4484 r
  fifo_1__mem_fifo/dff/data_r_reg_88_/Q (DFFX1)                   0.0535    0.2202     0.6686 f
  fifo_1__mem_fifo/dff/data_o[88] (net)         2      12.8210              0.0000     0.6686 f
  fifo_1__mem_fifo/dff/data_o[88] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6686 f
  fifo_1__mem_fifo/data_o[88] (net)                    12.8210              0.0000     0.6686 f
  fifo_1__mem_fifo/data_o[88] (bsg_one_fifo_width_p570_3)                   0.0000     0.6686 f
  fifo_lo[128] (net)                                   12.8210              0.0000     0.6686 f
  U1919/IN2 (AND2X1)                                              0.0535    0.0004 &   0.6690 f
  U1919/Q (AND2X1)                                                0.2218    0.1652 @   0.8343 f
  io_cmd_o[88] (net)                            4      66.7165              0.0000     0.8343 f
  io_cmd_o[88] (out)                                              0.2218   -0.0243 @   0.8099 f
  data arrival time                                                                    0.8099

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8099
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9099


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4028     0.4028
  fifo_1__mem_fifo/dff/data_r_reg_22_/CLK (DFFX1)                 0.1911    0.0000     0.4028 r
  fifo_1__mem_fifo/dff/data_r_reg_22_/Q (DFFX1)                   0.1720    0.2518 @   0.6546 r
  fifo_1__mem_fifo/dff/data_o[22] (net)         2      51.1147              0.0000     0.6546 r
  fifo_1__mem_fifo/dff/data_o[22] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6546 r
  fifo_1__mem_fifo/data_o[22] (net)                    51.1147              0.0000     0.6546 r
  fifo_1__mem_fifo/data_o[22] (bsg_one_fifo_width_p570_3)                   0.0000     0.6546 r
  fifo_lo[69] (net)                                    51.1147              0.0000     0.6546 r
  U1800/IN2 (MUX21X1)                                             0.1722   -0.0335 @   0.6211 r
  U1800/Q (MUX21X1)                                               0.2757    0.2082 @   0.8293 r
  io_cmd_o[22] (net)                            4      82.4855              0.0000     0.8293 r
  io_cmd_o[22] (out)                                              0.2757   -0.0178 @   0.8116 r
  data arrival time                                                                    0.8116

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8116
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9116


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3997     0.3997
  fifo_0__mem_fifo/dff/data_r_reg_15_/CLK (DFFX1)                 0.1835    0.0000     0.3997 r
  fifo_0__mem_fifo/dff/data_r_reg_15_/Q (DFFX1)                   0.0860    0.2394     0.6391 f
  fifo_0__mem_fifo/dff/data_o[15] (net)         2      27.1575              0.0000     0.6391 f
  fifo_0__mem_fifo/dff/data_o[15] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6391 f
  fifo_0__mem_fifo/data_o[15] (net)                    27.1575              0.0000     0.6391 f
  fifo_0__mem_fifo/data_o[15] (bsg_one_fifo_width_p570_2)                   0.0000     0.6391 f
  fifo_lo[13] (net)                                    27.1575              0.0000     0.6391 f
  U1786/IN1 (MUX21X1)                                             0.0860   -0.0101 &   0.6290 f
  U1786/Q (MUX21X1)                                               0.3124    0.2135 @   0.8425 f
  io_cmd_o[15] (net)                            4      95.6489              0.0000     0.8425 f
  io_cmd_o[15] (out)                                              0.3124   -0.0308 @   0.8118 f
  data arrival time                                                                    0.8118

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8118
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9118


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_107_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[107]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4479     0.4479
  fifo_1__mem_fifo/dff/data_r_reg_107_/CLK (DFFX1)                0.1947    0.0000     0.4479 r
  fifo_1__mem_fifo/dff/data_r_reg_107_/Q (DFFX1)                  0.0442    0.2138     0.6618 f
  fifo_1__mem_fifo/dff/data_o[107] (net)        2       8.6892              0.0000     0.6618 f
  fifo_1__mem_fifo/dff/data_o[107] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6618 f
  fifo_1__mem_fifo/data_o[107] (net)                    8.6892              0.0000     0.6618 f
  fifo_1__mem_fifo/data_o[107] (bsg_one_fifo_width_p570_3)                  0.0000     0.6618 f
  fifo_lo[147] (net)                                    8.6892              0.0000     0.6618 f
  U1957/IN2 (AND2X1)                                              0.0442   -0.0035 &   0.6582 f
  U1957/Q (AND2X1)                                                0.2412    0.1650 @   0.8232 f
  io_cmd_o[107] (net)                           4      70.8520              0.0000     0.8232 f
  io_cmd_o[107] (out)                                             0.2412   -0.0114 @   0.8118 f
  data arrival time                                                                    0.8118

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8118
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9118


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4012     0.4012
  fifo_0__mem_fifo/dff/data_r_reg_39_/CLK (DFFX1)                 0.1840    0.0000     0.4012 r
  fifo_0__mem_fifo/dff/data_r_reg_39_/Q (DFFX1)                   0.0463    0.1938     0.5950 r
  fifo_0__mem_fifo/dff/data_o[39] (net)         2       7.4559              0.0000     0.5950 r
  fifo_0__mem_fifo/dff/data_o[39] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5950 r
  fifo_0__mem_fifo/data_o[39] (net)                     7.4559              0.0000     0.5950 r
  fifo_0__mem_fifo/data_o[39] (bsg_one_fifo_width_p570_2)                   0.0000     0.5950 r
  fifo_lo[37] (net)                                     7.4559              0.0000     0.5950 r
  U1834/IN1 (MUX21X1)                                             0.0463    0.0001 &   0.5951 r
  U1834/Q (MUX21X1)                                               0.4235    0.2283 @   0.8234 r
  io_cmd_o[39] (net)                            5     127.0604              0.0000     0.8234 r
  io_cmd_o[39] (out)                                              0.4235   -0.0114 @   0.8119 r
  data arrival time                                                                    0.8119

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8119
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9119


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_102_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[102]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4481     0.4481
  fifo_1__mem_fifo/dff/data_r_reg_102_/CLK (DFFX1)                0.1952    0.0000     0.4481 r
  fifo_1__mem_fifo/dff/data_r_reg_102_/Q (DFFX1)                  0.0496    0.2175     0.6656 f
  fifo_1__mem_fifo/dff/data_o[102] (net)        2      11.0692              0.0000     0.6656 f
  fifo_1__mem_fifo/dff/data_o[102] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6656 f
  fifo_1__mem_fifo/data_o[102] (net)                   11.0692              0.0000     0.6656 f
  fifo_1__mem_fifo/data_o[102] (bsg_one_fifo_width_p570_3)                  0.0000     0.6656 f
  fifo_lo[142] (net)                                   11.0692              0.0000     0.6656 f
  U1947/IN2 (AND2X2)                                              0.0496    0.0003 &   0.6658 f
  U1947/Q (AND2X2)                                                0.2094    0.1492 @   0.8151 f
  io_cmd_o[102] (net)                           4     112.0593              0.0000     0.8151 f
  io_cmd_o[102] (out)                                             0.2094   -0.0026 @   0.8125 f
  data arrival time                                                                    0.8125

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8125
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9125


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[61]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4484     0.4484
  fifo_1__mem_fifo/dff/data_r_reg_61_/CLK (DFFX1)                 0.1954    0.0000     0.4484 r
  fifo_1__mem_fifo/dff/data_r_reg_61_/Q (DFFX1)                   0.0597    0.2022     0.6505 r
  fifo_1__mem_fifo/dff/data_o[61] (net)         2      12.5523              0.0000     0.6505 r
  fifo_1__mem_fifo/dff/data_o[61] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6505 r
  fifo_1__mem_fifo/data_o[61] (net)                    12.5523              0.0000     0.6505 r
  fifo_1__mem_fifo/data_o[61] (bsg_one_fifo_width_p570_3)                   0.0000     0.6505 r
  fifo_lo[101] (net)                                   12.5523              0.0000     0.6505 r
  U1865/IN2 (AND2X1)                                              0.0597   -0.0020 &   0.6485 r
  U1865/Q (AND2X1)                                                0.2391    0.1521 @   0.8006 r
  io_cmd_o[61] (net)                            4      72.6808              0.0000     0.8006 r
  io_cmd_o[61] (out)                                              0.2391    0.0120 @   0.8127 r
  data arrival time                                                                    0.8127

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8127
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9127


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_95_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[95]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4485     0.4485
  fifo_1__mem_fifo/dff/data_r_reg_95_/CLK (DFFX1)                 0.1955    0.0000     0.4485 r
  fifo_1__mem_fifo/dff/data_r_reg_95_/Q (DFFX1)                   0.0552    0.2214     0.6699 f
  fifo_1__mem_fifo/dff/data_o[95] (net)         2      13.5666              0.0000     0.6699 f
  fifo_1__mem_fifo/dff/data_o[95] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6699 f
  fifo_1__mem_fifo/data_o[95] (net)                    13.5666              0.0000     0.6699 f
  fifo_1__mem_fifo/data_o[95] (bsg_one_fifo_width_p570_3)                   0.0000     0.6699 f
  fifo_lo[135] (net)                                   13.5666              0.0000     0.6699 f
  U1933/IN2 (AND2X1)                                              0.0552    0.0005 &   0.6704 f
  U1933/Q (AND2X1)                                                0.2386    0.1714 @   0.8417 f
  io_cmd_o[95] (net)                            4      70.7441              0.0000     0.8417 f
  io_cmd_o[95] (out)                                              0.2386   -0.0280 @   0.8137 f
  data arrival time                                                                    0.8137

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8137
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9137


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[79]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4482     0.4482
  fifo_1__mem_fifo/dff/data_r_reg_79_/CLK (DFFX1)                 0.1955    0.0000     0.4482 r
  fifo_1__mem_fifo/dff/data_r_reg_79_/Q (DFFX1)                   0.0524    0.2195     0.6676 f
  fifo_1__mem_fifo/dff/data_o[79] (net)         2      12.3241              0.0000     0.6676 f
  fifo_1__mem_fifo/dff/data_o[79] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6676 f
  fifo_1__mem_fifo/data_o[79] (net)                    12.3241              0.0000     0.6676 f
  fifo_1__mem_fifo/data_o[79] (bsg_one_fifo_width_p570_3)                   0.0000     0.6676 f
  fifo_lo[119] (net)                                   12.3241              0.0000     0.6676 f
  U1901/IN2 (AND2X2)                                              0.0524   -0.0004 &   0.6672 f
  U1901/Q (AND2X2)                                                0.2246    0.1551 @   0.8224 f
  io_cmd_o[79] (net)                            4     120.7005              0.0000     0.8224 f
  io_cmd_o[79] (out)                                              0.2246   -0.0085 @   0.8138 f
  data arrival time                                                                    0.8138

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8138
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9138


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4028     0.4028
  fifo_1__mem_fifo/dff/data_r_reg_40_/CLK (DFFX1)                 0.1911    0.0000     0.4028 r
  fifo_1__mem_fifo/dff/data_r_reg_40_/Q (DFFX1)                   0.1617    0.2462 @   0.6490 r
  fifo_1__mem_fifo/dff/data_o[40] (net)         2      47.0548              0.0000     0.6490 r
  fifo_1__mem_fifo/dff/data_o[40] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6490 r
  fifo_1__mem_fifo/data_o[40] (net)                    47.0548              0.0000     0.6490 r
  fifo_1__mem_fifo/data_o[40] (bsg_one_fifo_width_p570_3)                   0.0000     0.6490 r
  fifo_lo[87] (net)                                    47.0548              0.0000     0.6490 r
  U1836/IN2 (MUX21X1)                                             0.1621   -0.0113 @   0.6377 r
  U1836/Q (MUX21X1)                                               0.3057    0.2166 @   0.8543 r
  io_cmd_o[40] (net)                            5      91.6469              0.0000     0.8543 r
  io_cmd_o[40] (out)                                              0.3057   -0.0399 @   0.8144 r
  data arrival time                                                                    0.8144

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8144
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9144


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_118_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[118]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4433     0.4433
  fifo_1__mem_fifo/dff/data_r_reg_118_/CLK (DFFX1)                0.1883    0.0000     0.4433 r
  fifo_1__mem_fifo/dff/data_r_reg_118_/Q (DFFX1)                  0.0851    0.2393     0.6826 f
  fifo_1__mem_fifo/dff/data_o[118] (net)        2      26.7697              0.0000     0.6826 f
  fifo_1__mem_fifo/dff/data_o[118] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6826 f
  fifo_1__mem_fifo/data_o[118] (net)                   26.7697              0.0000     0.6826 f
  fifo_1__mem_fifo/data_o[118] (bsg_one_fifo_width_p570_3)                  0.0000     0.6826 f
  fifo_lo[158] (net)                                   26.7697              0.0000     0.6826 f
  U1979/IN2 (AND2X1)                                              0.0851   -0.0095 &   0.6732 f
  U1979/Q (AND2X1)                                                0.2550    0.1795 @   0.8527 f
  io_cmd_o[118] (net)                           4      74.9896              0.0000     0.8527 f
  io_cmd_o[118] (out)                                             0.2550   -0.0383 @   0.8144 f
  data arrival time                                                                    0.8144

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8144
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9144


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4000     0.4000
  fifo_0__mem_fifo/dff/data_r_reg_26_/CLK (DFFX1)                 0.1835    0.0000     0.4000 r
  fifo_0__mem_fifo/dff/data_r_reg_26_/Q (DFFX1)                   0.0553    0.2204     0.6204 f
  fifo_0__mem_fifo/dff/data_o[26] (net)         2      13.6017              0.0000     0.6204 f
  fifo_0__mem_fifo/dff/data_o[26] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6204 f
  fifo_0__mem_fifo/data_o[26] (net)                    13.6017              0.0000     0.6204 f
  fifo_0__mem_fifo/data_o[26] (bsg_one_fifo_width_p570_2)                   0.0000     0.6204 f
  fifo_lo[24] (net)                                    13.6017              0.0000     0.6204 f
  U1808/IN1 (MUX21X1)                                             0.0553   -0.0036 &   0.6168 f
  U1808/Q (MUX21X1)                                               0.2941    0.2012 @   0.8180 f
  io_cmd_o[26] (net)                            5      90.0412              0.0000     0.8180 f
  io_cmd_o[26] (out)                                              0.2941   -0.0034 @   0.8147 f
  data arrival time                                                                    0.8147

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8147
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9147


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4021     0.4021
  fifo_1__mem_fifo/dff/data_r_reg_9_/CLK (DFFX1)                  0.1910    0.0000     0.4021 r
  fifo_1__mem_fifo/dff/data_r_reg_9_/Q (DFFX1)                    0.1467    0.2704 @   0.6725 f
  fifo_1__mem_fifo/dff/data_o[9] (net)          2      51.0553              0.0000     0.6725 f
  fifo_1__mem_fifo/dff/data_o[9] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6725 f
  fifo_1__mem_fifo/data_o[9] (net)                     51.0553              0.0000     0.6725 f
  fifo_1__mem_fifo/data_o[9] (bsg_one_fifo_width_p570_3)                    0.0000     0.6725 f
  fifo_lo[56] (net)                                    51.0553              0.0000     0.6725 f
  U1774/IN2 (MUX21X1)                                             0.1467   -0.0236 @   0.6489 f
  U1774/Q (MUX21X1)                                               0.2562    0.2014 @   0.8503 f
  io_cmd_o[9] (net)                             4      77.6793              0.0000     0.8503 f
  io_cmd_o[9] (out)                                               0.2562   -0.0356 @   0.8147 f
  data arrival time                                                                    0.8147

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8147
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9147


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_109_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[109]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4434     0.4434
  fifo_1__mem_fifo/dff/data_r_reg_109_/CLK (DFFX1)                0.1883    0.0000     0.4434 r
  fifo_1__mem_fifo/dff/data_r_reg_109_/Q (DFFX1)                  0.0832    0.2385 @   0.6819 f
  fifo_1__mem_fifo/dff/data_o[109] (net)        2      26.3501              0.0000     0.6819 f
  fifo_1__mem_fifo/dff/data_o[109] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6819 f
  fifo_1__mem_fifo/data_o[109] (net)                   26.3501              0.0000     0.6819 f
  fifo_1__mem_fifo/data_o[109] (bsg_one_fifo_width_p570_3)                  0.0000     0.6819 f
  fifo_lo[149] (net)                                   26.3501              0.0000     0.6819 f
  U1961/IN2 (AND2X1)                                              0.0832    0.0002 @   0.6821 f
  U1961/Q (AND2X1)                                                0.2245    0.1659 @   0.8479 f
  io_cmd_o[109] (net)                           4      65.8052              0.0000     0.8479 f
  io_cmd_o[109] (out)                                             0.2245   -0.0329 @   0.8150 f
  data arrival time                                                                    0.8150

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8150
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9150


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3987     0.3987
  fifo_0__mem_fifo/dff/data_r_reg_5_/CLK (DFFX1)                  0.1834    0.0000     0.3987 r
  fifo_0__mem_fifo/dff/data_r_reg_5_/Q (DFFX1)                    0.0590    0.2008     0.5995 r
  fifo_0__mem_fifo/dff/data_o[5] (net)          2      12.2828              0.0000     0.5995 r
  fifo_0__mem_fifo/dff/data_o[5] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5995 r
  fifo_0__mem_fifo/data_o[5] (net)                     12.2828              0.0000     0.5995 r
  fifo_0__mem_fifo/data_o[5] (bsg_one_fifo_width_p570_2)                    0.0000     0.5995 r
  fifo_lo[3] (net)                                     12.2828              0.0000     0.5995 r
  U1766/IN1 (MUX21X1)                                             0.0590    0.0003 &   0.5998 r
  U1766/Q (MUX21X1)                                               0.3073    0.1926 @   0.7924 r
  io_cmd_o[5] (net)                             4      91.7891              0.0000     0.7924 r
  io_cmd_o[5] (out)                                               0.3073    0.0231 @   0.8155 r
  data arrival time                                                                    0.8155

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8155
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9155


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4021     0.4021
  fifo_1__mem_fifo/dff/data_r_reg_8_/CLK (DFFX1)                  0.1910    0.0000     0.4021 r
  fifo_1__mem_fifo/dff/data_r_reg_8_/Q (DFFX1)                    0.1609    0.2504     0.6525 r
  fifo_1__mem_fifo/dff/data_o[8] (net)          2      49.3495              0.0000     0.6525 r
  fifo_1__mem_fifo/dff/data_o[8] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6525 r
  fifo_1__mem_fifo/data_o[8] (net)                     49.3495              0.0000     0.6525 r
  fifo_1__mem_fifo/data_o[8] (bsg_one_fifo_width_p570_3)                    0.0000     0.6525 r
  fifo_lo[55] (net)                                    49.3495              0.0000     0.6525 r
  U1772/IN2 (MUX21X1)                                             0.1609   -0.0142 &   0.6383 r
  U1772/Q (MUX21X1)                                               0.2598    0.2006 @   0.8390 r
  io_cmd_o[8] (net)                             4      77.6087              0.0000     0.8390 r
  io_cmd_o[8] (out)                                               0.2598   -0.0226 @   0.8163 r
  data arrival time                                                                    0.8163

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8163
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9163


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4319     0.4319
  fifo_1__mem_fifo/dff/data_r_reg_52_/CLK (DFFX1)                 0.2629    0.0000     0.4319 r
  fifo_1__mem_fifo/dff/data_r_reg_52_/Q (DFFX1)                   0.1526    0.2480 @   0.6799 r
  fifo_1__mem_fifo/dff/data_o[52] (net)         2      44.0740              0.0000     0.6799 r
  fifo_1__mem_fifo/dff/data_o[52] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6799 r
  fifo_1__mem_fifo/data_o[52] (net)                    44.0740              0.0000     0.6799 r
  fifo_1__mem_fifo/data_o[52] (bsg_one_fifo_width_p570_3)                   0.0000     0.6799 r
  fifo_lo[95] (net)                                    44.0740              0.0000     0.6799 r
  U1852/IN2 (MUX21X1)                                             0.1529   -0.0315 @   0.6484 r
  U1852/Q (MUX21X1)                                               0.3055    0.2156 @   0.8640 r
  io_cmd_o[52] (net)                            4      91.8101              0.0000     0.8640 r
  io_cmd_o[52] (out)                                              0.3055   -0.0475 @   0.8165 r
  data arrival time                                                                    0.8165

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8165
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9165


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_91_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[91]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4478     0.4478
  fifo_1__mem_fifo/dff/data_r_reg_91_/CLK (DFFX1)                 0.1953    0.0000     0.4478 r
  fifo_1__mem_fifo/dff/data_r_reg_91_/Q (DFFX1)                   0.0639    0.2269     0.6747 f
  fifo_1__mem_fifo/dff/data_o[91] (net)         2      17.4082              0.0000     0.6747 f
  fifo_1__mem_fifo/dff/data_o[91] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6747 f
  fifo_1__mem_fifo/data_o[91] (net)                    17.4082              0.0000     0.6747 f
  fifo_1__mem_fifo/data_o[91] (bsg_one_fifo_width_p570_3)                   0.0000     0.6747 f
  fifo_lo[131] (net)                                   17.4082              0.0000     0.6747 f
  U1925/IN2 (AND2X2)                                              0.0639   -0.0042 &   0.6704 f
  U1925/Q (AND2X2)                                                0.2269    0.1589 @   0.8294 f
  io_cmd_o[91] (net)                            4     122.0406              0.0000     0.8294 f
  io_cmd_o[91] (out)                                              0.2269   -0.0126 @   0.8167 f
  data arrival time                                                                    0.8167

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8167
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9167


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4000     0.4000
  fifo_0__mem_fifo/dff/data_r_reg_32_/CLK (DFFX1)                 0.1834    0.0000     0.4000 r
  fifo_0__mem_fifo/dff/data_r_reg_32_/Q (DFFX1)                   0.0630    0.2253     0.6253 f
  fifo_0__mem_fifo/dff/data_o[32] (net)         2      16.9964              0.0000     0.6253 f
  fifo_0__mem_fifo/dff/data_o[32] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6253 f
  fifo_0__mem_fifo/data_o[32] (net)                    16.9964              0.0000     0.6253 f
  fifo_0__mem_fifo/data_o[32] (bsg_one_fifo_width_p570_2)                   0.0000     0.6253 f
  fifo_lo[30] (net)                                    16.9964              0.0000     0.6253 f
  U1820/IN1 (MUX21X1)                                             0.0630   -0.0064 &   0.6190 f
  U1820/Q (MUX21X1)                                               0.2734    0.1935 @   0.8125 f
  io_cmd_o[32] (net)                            4      83.2413              0.0000     0.8125 f
  io_cmd_o[32] (out)                                              0.2734    0.0046 @   0.8171 f
  data arrival time                                                                    0.8171

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8171
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9171


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4008     0.4008
  fifo_0__mem_fifo/dff/data_r_reg_13_/CLK (DFFX1)                 0.1841    0.0000     0.4008 r
  fifo_0__mem_fifo/dff/data_r_reg_13_/Q (DFFX1)                   0.0701    0.2298     0.6306 f
  fifo_0__mem_fifo/dff/data_o[13] (net)         2      20.1761              0.0000     0.6306 f
  fifo_0__mem_fifo/dff/data_o[13] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6306 f
  fifo_0__mem_fifo/data_o[13] (net)                    20.1761              0.0000     0.6306 f
  fifo_0__mem_fifo/data_o[13] (bsg_one_fifo_width_p570_2)                   0.0000     0.6306 f
  fifo_lo[11] (net)                                    20.1761              0.0000     0.6306 f
  U1782/IN1 (MUX21X1)                                             0.0701   -0.0109 &   0.6197 f
  U1782/Q (MUX21X1)                                               0.2795    0.1971 @   0.8168 f
  io_cmd_o[13] (net)                            4      85.0991              0.0000     0.8168 f
  io_cmd_o[13] (out)                                              0.2795    0.0005 @   0.8173 f
  data arrival time                                                                    0.8173

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8173
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9173


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_66_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[66]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4479     0.4479
  fifo_1__mem_fifo/dff/data_r_reg_66_/CLK (DFFX1)                 0.1953    0.0000     0.4479 r
  fifo_1__mem_fifo/dff/data_r_reg_66_/Q (DFFX1)                   0.0512    0.2186     0.6665 f
  fifo_1__mem_fifo/dff/data_o[66] (net)         2      11.7879              0.0000     0.6665 f
  fifo_1__mem_fifo/dff/data_o[66] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6665 f
  fifo_1__mem_fifo/data_o[66] (net)                    11.7879              0.0000     0.6665 f
  fifo_1__mem_fifo/data_o[66] (bsg_one_fifo_width_p570_3)                   0.0000     0.6665 f
  fifo_lo[106] (net)                                   11.7879              0.0000     0.6665 f
  U1875/IN2 (AND2X1)                                              0.0512   -0.0015 &   0.6651 f
  U1875/Q (AND2X1)                                                0.2896    0.1880 @   0.8531 f
  io_cmd_o[66] (net)                            4      85.3687              0.0000     0.8531 f
  io_cmd_o[66] (out)                                              0.2896   -0.0353 @   0.8178 f
  data arrival time                                                                    0.8178

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8178
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9178


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_81_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[81]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4482     0.4482
  fifo_1__mem_fifo/dff/data_r_reg_81_/CLK (DFFX1)                 0.1954    0.0000     0.4482 r
  fifo_1__mem_fifo/dff/data_r_reg_81_/Q (DFFX1)                   0.0478    0.2163     0.6645 f
  fifo_1__mem_fifo/dff/data_o[81] (net)         2      10.2703              0.0000     0.6645 f
  fifo_1__mem_fifo/dff/data_o[81] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6645 f
  fifo_1__mem_fifo/data_o[81] (net)                    10.2703              0.0000     0.6645 f
  fifo_1__mem_fifo/data_o[81] (bsg_one_fifo_width_p570_3)                   0.0000     0.6645 f
  fifo_lo[121] (net)                                   10.2703              0.0000     0.6645 f
  U1905/IN2 (AND2X1)                                              0.0478   -0.0006 &   0.6640 f
  U1905/Q (AND2X1)                                                0.2115    0.1533 @   0.8173 f
  io_cmd_o[81] (net)                            4      62.0470              0.0000     0.8173 f
  U1906/INP (NBUFFX2)                                             0.2115   -0.0682 @   0.7491 f
  U1906/Z (NBUFFX2)                                               0.0344    0.0725     0.8215 f
  mem_cmd_o[81] (net)                           1       5.5690              0.0000     0.8215 f
  mem_cmd_o[81] (out)                                             0.0344   -0.0025 &   0.8190 f
  data arrival time                                                                    0.8190

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8190
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9190


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_82_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[82]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4484     0.4484
  fifo_1__mem_fifo/dff/data_r_reg_82_/CLK (DFFX1)                 0.1953    0.0000     0.4484 r
  fifo_1__mem_fifo/dff/data_r_reg_82_/Q (DFFX1)                   0.0569    0.2225     0.6710 f
  fifo_1__mem_fifo/dff/data_o[82] (net)         2      14.3382              0.0000     0.6710 f
  fifo_1__mem_fifo/dff/data_o[82] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6710 f
  fifo_1__mem_fifo/data_o[82] (net)                    14.3382              0.0000     0.6710 f
  fifo_1__mem_fifo/data_o[82] (bsg_one_fifo_width_p570_3)                   0.0000     0.6710 f
  fifo_lo[122] (net)                                   14.3382              0.0000     0.6710 f
  U1907/IN2 (AND2X1)                                              0.0569   -0.0032 &   0.6678 f
  U1907/Q (AND2X1)                                                0.2116    0.1605 @   0.8283 f
  io_cmd_o[82] (net)                            4      63.3070              0.0000     0.8283 f
  io_cmd_o[82] (out)                                              0.2116   -0.0092 @   0.8191 f
  data arrival time                                                                    0.8191

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8191
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9191


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_96_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[96]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4484     0.4484
  fifo_1__mem_fifo/dff/data_r_reg_96_/CLK (DFFX1)                 0.1954    0.0000     0.4484 r
  fifo_1__mem_fifo/dff/data_r_reg_96_/Q (DFFX1)                   0.0615    0.2032     0.6515 r
  fifo_1__mem_fifo/dff/data_o[96] (net)         2      13.2423              0.0000     0.6515 r
  fifo_1__mem_fifo/dff/data_o[96] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6515 r
  fifo_1__mem_fifo/data_o[96] (net)                    13.2423              0.0000     0.6515 r
  fifo_1__mem_fifo/data_o[96] (bsg_one_fifo_width_p570_3)                   0.0000     0.6515 r
  fifo_lo[136] (net)                                   13.2423              0.0000     0.6515 r
  U1935/IN2 (AND2X1)                                              0.0615    0.0004 &   0.6520 r
  U1935/Q (AND2X1)                                                0.1858    0.1310 @   0.7829 r
  io_cmd_o[96] (net)                            4      54.6506              0.0000     0.7829 r
  U1936/INP (NBUFFX2)                                             0.1859   -0.0366 @   0.7463 r
  U1936/Z (NBUFFX2)                                               0.0477    0.0880     0.8343 r
  mem_cmd_o[96] (net)                           1      13.6135              0.0000     0.8343 r
  mem_cmd_o[96] (out)                                             0.0477   -0.0148 &   0.8195 r
  data arrival time                                                                    0.8195

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8195
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9195


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_93_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[93]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4470     0.4470
  fifo_1__mem_fifo/dff/data_r_reg_93_/CLK (DFFX1)                 0.1947    0.0000     0.4470 r
  fifo_1__mem_fifo/dff/data_r_reg_93_/Q (DFFX1)                   0.0480    0.2164     0.6634 f
  fifo_1__mem_fifo/dff/data_o[93] (net)         2      10.3921              0.0000     0.6634 f
  fifo_1__mem_fifo/dff/data_o[93] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6634 f
  fifo_1__mem_fifo/data_o[93] (net)                    10.3921              0.0000     0.6634 f
  fifo_1__mem_fifo/data_o[93] (bsg_one_fifo_width_p570_3)                   0.0000     0.6634 f
  fifo_lo[133] (net)                                   10.3921              0.0000     0.6634 f
  U1929/IN2 (AND2X1)                                              0.0480   -0.0046 &   0.6589 f
  U1929/Q (AND2X1)                                                0.2121    0.1531 @   0.8120 f
  io_cmd_o[93] (net)                            4      62.0673              0.0000     0.8120 f
  io_cmd_o[93] (out)                                              0.2121    0.0077 @   0.8197 f
  data arrival time                                                                    0.8197

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8197
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9197


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3999     0.3999
  fifo_0__mem_fifo/dff/data_r_reg_9_/CLK (DFFX1)                  0.1835    0.0000     0.3999 r
  fifo_0__mem_fifo/dff/data_r_reg_9_/Q (DFFX1)                    0.0459    0.1935     0.5934 r
  fifo_0__mem_fifo/dff/data_o[9] (net)          2       7.3006              0.0000     0.5934 r
  fifo_0__mem_fifo/dff/data_o[9] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5934 r
  fifo_0__mem_fifo/data_o[9] (net)                      7.3006              0.0000     0.5934 r
  fifo_0__mem_fifo/data_o[9] (bsg_one_fifo_width_p570_2)                    0.0000     0.5934 r
  fifo_lo[7] (net)                                      7.3006              0.0000     0.5934 r
  U1774/IN1 (MUX21X1)                                             0.0459    0.0001 &   0.5934 r
  U1774/Q (MUX21X1)                                               0.2635    0.1748 @   0.7682 r
  io_cmd_o[9] (net)                             4      78.4250              0.0000     0.7682 r
  U1775/INP (NBUFFX2)                                             0.2635   -0.0332 @   0.7351 r
  U1775/Z (NBUFFX2)                                               0.0415    0.0906     0.8256 r
  mem_cmd_o[9] (net)                            1       5.4417              0.0000     0.8256 r
  mem_cmd_o[9] (out)                                              0.0415   -0.0054 &   0.8203 r
  data arrival time                                                                    0.8203

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8203
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9203


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4029     0.4029
  fifo_1__mem_fifo/dff/data_r_reg_21_/CLK (DFFX1)                 0.1911    0.0000     0.4029 r
  fifo_1__mem_fifo/dff/data_r_reg_21_/Q (DFFX1)                   0.1425    0.2671 @   0.6699 f
  fifo_1__mem_fifo/dff/data_o[21] (net)         2      48.6845              0.0000     0.6699 f
  fifo_1__mem_fifo/dff/data_o[21] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6699 f
  fifo_1__mem_fifo/data_o[21] (net)                    48.6845              0.0000     0.6699 f
  fifo_1__mem_fifo/data_o[21] (bsg_one_fifo_width_p570_3)                   0.0000     0.6699 f
  fifo_lo[68] (net)                                    48.6845              0.0000     0.6699 f
  U1798/IN2 (MUX21X1)                                             0.1425   -0.0305 @   0.6395 f
  U1798/Q (MUX21X1)                                               0.2658    0.2051 @   0.8445 f
  io_cmd_o[21] (net)                            4      80.9135              0.0000     0.8445 f
  io_cmd_o[21] (out)                                              0.2658   -0.0239 @   0.8206 f
  data arrival time                                                                    0.8206

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8206
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9206


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_116_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[116]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4433     0.4433
  fifo_1__mem_fifo/dff/data_r_reg_116_/CLK (DFFX1)                0.1883    0.0000     0.4433 r
  fifo_1__mem_fifo/dff/data_r_reg_116_/Q (DFFX1)                  0.0868    0.2405 @   0.6839 f
  fifo_1__mem_fifo/dff/data_o[116] (net)        2      27.9466              0.0000     0.6839 f
  fifo_1__mem_fifo/dff/data_o[116] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6839 f
  fifo_1__mem_fifo/data_o[116] (net)                   27.9466              0.0000     0.6839 f
  fifo_1__mem_fifo/data_o[116] (bsg_one_fifo_width_p570_3)                  0.0000     0.6839 f
  fifo_lo[156] (net)                                   27.9466              0.0000     0.6839 f
  U1975/IN2 (AND2X1)                                              0.0869   -0.0011 @   0.6828 f
  U1975/Q (AND2X1)                                                0.2153    0.1623 @   0.8451 f
  io_cmd_o[116] (net)                           4      62.9644              0.0000     0.8451 f
  io_cmd_o[116] (out)                                             0.2153   -0.0240 @   0.8211 f
  data arrival time                                                                    0.8211

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8211
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9211


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4008     0.4008
  fifo_0__mem_fifo/dff/data_r_reg_10_/CLK (DFFX1)                 0.1839    0.0000     0.4008 r
  fifo_0__mem_fifo/dff/data_r_reg_10_/Q (DFFX1)                   0.0696    0.2295     0.6303 f
  fifo_0__mem_fifo/dff/data_o[10] (net)         2      19.9552              0.0000     0.6303 f
  fifo_0__mem_fifo/dff/data_o[10] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6303 f
  fifo_0__mem_fifo/data_o[10] (net)                    19.9552              0.0000     0.6303 f
  fifo_0__mem_fifo/data_o[10] (bsg_one_fifo_width_p570_2)                   0.0000     0.6303 f
  fifo_lo[8] (net)                                     19.9552              0.0000     0.6303 f
  U1776/IN1 (MUX21X1)                                             0.0696   -0.0135 &   0.6168 f
  U1776/Q (MUX21X1)                                               0.2550    0.1871 @   0.8039 f
  io_cmd_o[10] (net)                            4      77.3291              0.0000     0.8039 f
  io_cmd_o[10] (out)                                              0.2550    0.0173 @   0.8212 f
  data arrival time                                                                    0.8212

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8212
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9212


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4004     0.4004
  fifo_0__mem_fifo/dff/data_r_reg_2_/CLK (DFFX1)                  0.1835    0.0000     0.4004 r
  fifo_0__mem_fifo/dff/data_r_reg_2_/Q (DFFX1)                    0.0536    0.1978     0.5982 r
  fifo_0__mem_fifo/dff/data_o[2] (net)          2      10.2453              0.0000     0.5982 r
  fifo_0__mem_fifo/dff/data_o[2] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5982 r
  fifo_0__mem_fifo/data_o[2] (net)                     10.2453              0.0000     0.5982 r
  fifo_0__mem_fifo/data_o[2] (bsg_one_fifo_width_p570_2)                    0.0000     0.5982 r
  fifo_lo[1] (net)                                     10.2453              0.0000     0.5982 r
  U1762/IN1 (MUX21X1)                                             0.0536   -0.0016 &   0.5966 r
  U1762/Q (MUX21X1)                                               0.2500    0.1715 @   0.7682 r
  io_cmd_o[2] (net)                             4      74.1507              0.0000     0.7682 r
  U1763/INP (NBUFFX2)                                             0.2500   -0.0328 @   0.7354 r
  U1763/Z (NBUFFX2)                                               0.0397    0.0880     0.8234 r
  mem_cmd_o[2] (net)                            1       4.6393              0.0000     0.8234 r
  mem_cmd_o[2] (out)                                              0.0397   -0.0019 &   0.8215 r
  data arrival time                                                                    0.8215

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8215
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9215


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4027     0.4027
  fifo_1__mem_fifo/dff/data_r_reg_38_/CLK (DFFX1)                 0.1911    0.0000     0.4027 r
  fifo_1__mem_fifo/dff/data_r_reg_38_/Q (DFFX1)                   0.1653    0.2477 @   0.6504 r
  fifo_1__mem_fifo/dff/data_o[38] (net)         2      48.2385              0.0000     0.6504 r
  fifo_1__mem_fifo/dff/data_o[38] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6504 r
  fifo_1__mem_fifo/data_o[38] (net)                    48.2385              0.0000     0.6504 r
  fifo_1__mem_fifo/data_o[38] (bsg_one_fifo_width_p570_3)                   0.0000     0.6504 r
  fifo_lo[85] (net)                                    48.2385              0.0000     0.6504 r
  U1832/IN2 (MUX21X1)                                             0.1657   -0.0179 @   0.6324 r
  U1832/Q (MUX21X1)                                               0.3342    0.2261 @   0.8586 r
  io_cmd_o[38] (net)                            5     100.0989              0.0000     0.8586 r
  io_cmd_o[38] (out)                                              0.3342   -0.0370 @   0.8216 r
  data arrival time                                                                    0.8216

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8216
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9216


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4021     0.4021
  fifo_1__mem_fifo/dff/data_r_reg_4_/CLK (DFFX1)                  0.1910    0.0000     0.4021 r
  fifo_1__mem_fifo/dff/data_r_reg_4_/Q (DFFX1)                    0.1688    0.2486 @   0.6507 r
  fifo_1__mem_fifo/dff/data_o[4] (net)          2      49.1515              0.0000     0.6507 r
  fifo_1__mem_fifo/dff/data_o[4] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6507 r
  fifo_1__mem_fifo/data_o[4] (net)                     49.1515              0.0000     0.6507 r
  fifo_1__mem_fifo/data_o[4] (bsg_one_fifo_width_p570_3)                    0.0000     0.6507 r
  fifo_lo[51] (net)                                    49.1515              0.0000     0.6507 r
  U1764/IN2 (MUX21X1)                                             0.1693   -0.0259 @   0.6249 r
  U1764/Q (MUX21X1)                                               0.2501    0.1978 @   0.8227 r
  io_cmd_o[4] (net)                             4      74.2070              0.0000     0.8227 r
  io_cmd_o[4] (out)                                               0.2501    0.0000 @   0.8227 r
  data arrival time                                                                    0.8227

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8227
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9227


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4028     0.4028
  fifo_1__mem_fifo/dff/data_r_reg_29_/CLK (DFFX1)                 0.1911    0.0000     0.4028 r
  fifo_1__mem_fifo/dff/data_r_reg_29_/Q (DFFX1)                   0.1688    0.2504 @   0.6532 r
  fifo_1__mem_fifo/dff/data_o[29] (net)         2      50.0078              0.0000     0.6532 r
  fifo_1__mem_fifo/dff/data_o[29] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6532 r
  fifo_1__mem_fifo/data_o[29] (net)                    50.0078              0.0000     0.6532 r
  fifo_1__mem_fifo/data_o[29] (bsg_one_fifo_width_p570_3)                   0.0000     0.6532 r
  fifo_lo[76] (net)                                    50.0078              0.0000     0.6532 r
  U1814/IN2 (MUX21X1)                                             0.1691   -0.0311 @   0.6221 r
  U1814/Q (MUX21X1)                                               0.2791    0.2078 @   0.8298 r
  io_cmd_o[29] (net)                            4      83.1103              0.0000     0.8298 r
  io_cmd_o[29] (out)                                              0.2791   -0.0069 @   0.8229 r
  data arrival time                                                                    0.8229

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8229
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9229


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4008     0.4008
  fifo_0__mem_fifo/dff/data_r_reg_11_/CLK (DFFX1)                 0.1841    0.0000     0.4008 r
  fifo_0__mem_fifo/dff/data_r_reg_11_/Q (DFFX1)                   0.0767    0.2102     0.6109 r
  fifo_0__mem_fifo/dff/data_o[11] (net)         2      18.9960              0.0000     0.6109 r
  fifo_0__mem_fifo/dff/data_o[11] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6109 r
  fifo_0__mem_fifo/data_o[11] (net)                    18.9960              0.0000     0.6109 r
  fifo_0__mem_fifo/data_o[11] (bsg_one_fifo_width_p570_2)                   0.0000     0.6109 r
  fifo_lo[9] (net)                                     18.9960              0.0000     0.6109 r
  U1778/IN1 (MUX21X1)                                             0.0767   -0.0003 &   0.6106 r
  U1778/Q (MUX21X1)                                               0.2897    0.1902 @   0.8008 r
  io_cmd_o[11] (net)                            4      86.2554              0.0000     0.8008 r
  io_cmd_o[11] (out)                                              0.2897    0.0231 @   0.8239 r
  data arrival time                                                                    0.8239

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8239
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9239


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4000     0.4000
  fifo_0__mem_fifo/dff/data_r_reg_20_/CLK (DFFX1)                 0.1834    0.0000     0.4000 r
  fifo_0__mem_fifo/dff/data_r_reg_20_/Q (DFFX1)                   0.0652    0.2043     0.6043 r
  fifo_0__mem_fifo/dff/data_o[20] (net)         2      14.6791              0.0000     0.6043 r
  fifo_0__mem_fifo/dff/data_o[20] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6043 r
  fifo_0__mem_fifo/data_o[20] (net)                    14.6791              0.0000     0.6043 r
  fifo_0__mem_fifo/data_o[20] (bsg_one_fifo_width_p570_2)                   0.0000     0.6043 r
  fifo_lo[18] (net)                                    14.6791              0.0000     0.6043 r
  U1796/IN1 (MUX21X1)                                             0.0652   -0.0034 &   0.6009 r
  U1796/Q (MUX21X1)                                               0.3126    0.1947 @   0.7956 r
  io_cmd_o[20] (net)                            4      93.0634              0.0000     0.7956 r
  io_cmd_o[20] (out)                                              0.3126    0.0286 @   0.8242 r
  data arrival time                                                                    0.8242

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8242
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9242


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[76]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4484     0.4484
  fifo_1__mem_fifo/dff/data_r_reg_76_/CLK (DFFX1)                 0.1954    0.0000     0.4484 r
  fifo_1__mem_fifo/dff/data_r_reg_76_/Q (DFFX1)                   0.0526    0.2196     0.6680 f
  fifo_1__mem_fifo/dff/data_o[76] (net)         2      12.4304              0.0000     0.6680 f
  fifo_1__mem_fifo/dff/data_o[76] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6680 f
  fifo_1__mem_fifo/data_o[76] (net)                    12.4304              0.0000     0.6680 f
  fifo_1__mem_fifo/data_o[76] (bsg_one_fifo_width_p570_3)                   0.0000     0.6680 f
  fifo_lo[116] (net)                                   12.4304              0.0000     0.6680 f
  U1895/IN2 (AND2X1)                                              0.0526   -0.0004 &   0.6676 f
  U1895/Q (AND2X1)                                                0.2282    0.1620 @   0.8296 f
  io_cmd_o[76] (net)                            4      67.1505              0.0000     0.8296 f
  io_cmd_o[76] (out)                                              0.2282   -0.0047 @   0.8249 f
  data arrival time                                                                    0.8249

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8249
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9249


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[80]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4481     0.4481
  fifo_1__mem_fifo/dff/data_r_reg_80_/CLK (DFFX1)                 0.1955    0.0000     0.4481 r
  fifo_1__mem_fifo/dff/data_r_reg_80_/Q (DFFX1)                   0.0597    0.2022     0.6503 r
  fifo_1__mem_fifo/dff/data_o[80] (net)         2      12.5667              0.0000     0.6503 r
  fifo_1__mem_fifo/dff/data_o[80] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6503 r
  fifo_1__mem_fifo/data_o[80] (net)                    12.5667              0.0000     0.6503 r
  fifo_1__mem_fifo/data_o[80] (bsg_one_fifo_width_p570_3)                   0.0000     0.6503 r
  fifo_lo[120] (net)                                   12.5667              0.0000     0.6503 r
  U1903/IN2 (AND2X2)                                              0.0597   -0.0027 &   0.6477 r
  U1903/Q (AND2X2)                                                0.2224    0.1446 @   0.7922 r
  io_cmd_o[80] (net)                            4     122.0057              0.0000     0.7922 r
  io_cmd_o[80] (out)                                              0.2224    0.0336 @   0.8258 r
  data arrival time                                                                    0.8258

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8258
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9258


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4028     0.4028
  fifo_1__mem_fifo/dff/data_r_reg_18_/CLK (DFFX1)                 0.1911    0.0000     0.4028 r
  fifo_1__mem_fifo/dff/data_r_reg_18_/Q (DFFX1)                   0.1450    0.2700 @   0.6728 f
  fifo_1__mem_fifo/dff/data_o[18] (net)         2      50.6535              0.0000     0.6728 f
  fifo_1__mem_fifo/dff/data_o[18] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6728 f
  fifo_1__mem_fifo/data_o[18] (net)                    50.6535              0.0000     0.6728 f
  fifo_1__mem_fifo/data_o[18] (bsg_one_fifo_width_p570_3)                   0.0000     0.6728 f
  fifo_lo[65] (net)                                    50.6535              0.0000     0.6728 f
  U1792/IN2 (MUX21X1)                                             0.1450   -0.0350 @   0.6378 f
  U1792/Q (MUX21X1)                                               0.2760    0.2098 @   0.8476 f
  io_cmd_o[18] (net)                            4      84.2014              0.0000     0.8476 f
  io_cmd_o[18] (out)                                              0.2760   -0.0216 @   0.8260 f
  data arrival time                                                                    0.8260

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8260
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9260


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_106_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[106]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4476     0.4476
  fifo_1__mem_fifo/dff/data_r_reg_106_/CLK (DFFX1)                0.1947    0.0000     0.4476 r
  fifo_1__mem_fifo/dff/data_r_reg_106_/Q (DFFX1)                  0.0665    0.2059     0.6535 r
  fifo_1__mem_fifo/dff/data_o[106] (net)        2      15.1729              0.0000     0.6535 r
  fifo_1__mem_fifo/dff/data_o[106] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6535 r
  fifo_1__mem_fifo/data_o[106] (net)                   15.1729              0.0000     0.6535 r
  fifo_1__mem_fifo/data_o[106] (bsg_one_fifo_width_p570_3)                  0.0000     0.6535 r
  fifo_lo[146] (net)                                   15.1729              0.0000     0.6535 r
  U1955/IN2 (AND2X1)                                              0.0665   -0.0019 &   0.6516 r
  U1955/Q (AND2X1)                                                0.2661    0.1626 @   0.8143 r
  io_cmd_o[106] (net)                           4      81.0163              0.0000     0.8143 r
  io_cmd_o[106] (out)                                             0.2661    0.0118 @   0.8261 r
  data arrival time                                                                    0.8261

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8261
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9261


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4014     0.4014
  fifo_0__mem_fifo/dff/data_r_reg_30_/CLK (DFFX1)                 0.1840    0.0000     0.4014 r
  fifo_0__mem_fifo/dff/data_r_reg_30_/Q (DFFX1)                   0.0472    0.1943     0.5958 r
  fifo_0__mem_fifo/dff/data_o[30] (net)         2       7.7902              0.0000     0.5958 r
  fifo_0__mem_fifo/dff/data_o[30] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5958 r
  fifo_0__mem_fifo/data_o[30] (net)                     7.7902              0.0000     0.5958 r
  fifo_0__mem_fifo/data_o[30] (bsg_one_fifo_width_p570_2)                   0.0000     0.5958 r
  fifo_lo[28] (net)                                     7.7902              0.0000     0.5958 r
  U1816/IN1 (MUX21X1)                                             0.0472   -0.0010 &   0.5948 r
  U1816/Q (MUX21X1)                                               0.2787    0.1811 @   0.7759 r
  io_cmd_o[30] (net)                            4      83.3475              0.0000     0.7759 r
  U1817/INP (NBUFFX2)                                             0.2787   -0.0358 @   0.7401 r
  U1817/Z (NBUFFX2)                                               0.0382    0.0888     0.8289 r
  mem_cmd_o[30] (net)                           1       2.2609              0.0000     0.8289 r
  mem_cmd_o[30] (out)                                             0.0382   -0.0025 &   0.8264 r
  data arrival time                                                                    0.8264

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8264
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9264


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4021     0.4021
  fifo_1__mem_fifo/dff/data_r_reg_15_/CLK (DFFX1)                 0.1910    0.0000     0.4021 r
  fifo_1__mem_fifo/dff/data_r_reg_15_/Q (DFFX1)                   0.1213    0.2568 @   0.6589 f
  fifo_1__mem_fifo/dff/data_o[15] (net)         2      40.5297              0.0000     0.6589 f
  fifo_1__mem_fifo/dff/data_o[15] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6589 f
  fifo_1__mem_fifo/data_o[15] (net)                    40.5297              0.0000     0.6589 f
  fifo_1__mem_fifo/data_o[15] (bsg_one_fifo_width_p570_3)                   0.0000     0.6589 f
  fifo_lo[62] (net)                                    40.5297              0.0000     0.6589 f
  U1786/IN2 (MUX21X1)                                             0.1213   -0.0222 @   0.6367 f
  U1786/Q (MUX21X1)                                               0.3124    0.2212 @   0.8579 f
  io_cmd_o[15] (net)                            4      95.6489              0.0000     0.8579 f
  io_cmd_o[15] (out)                                              0.3124   -0.0308 @   0.8271 f
  data arrival time                                                                    0.8271

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8271
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9271


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3999     0.3999
  fifo_0__mem_fifo/dff/data_r_reg_9_/CLK (DFFX1)                  0.1835    0.0000     0.3999 r
  fifo_0__mem_fifo/dff/data_r_reg_9_/Q (DFFX1)                    0.0396    0.2095     0.6094 f
  fifo_0__mem_fifo/dff/data_o[9] (net)          2       6.6748              0.0000     0.6094 f
  fifo_0__mem_fifo/dff/data_o[9] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6094 f
  fifo_0__mem_fifo/data_o[9] (net)                      6.6748              0.0000     0.6094 f
  fifo_0__mem_fifo/data_o[9] (bsg_one_fifo_width_p570_2)                    0.0000     0.6094 f
  fifo_lo[7] (net)                                      6.6748              0.0000     0.6094 f
  U1774/IN1 (MUX21X1)                                             0.0396    0.0001 &   0.6095 f
  U1774/Q (MUX21X1)                                               0.2562    0.1820 @   0.7914 f
  io_cmd_o[9] (net)                             4      77.6793              0.0000     0.7914 f
  U1775/INP (NBUFFX2)                                             0.2562   -0.0356 @   0.7558 f
  U1775/Z (NBUFFX2)                                               0.0363    0.0763     0.8321 f
  mem_cmd_o[9] (net)                            1       5.4417              0.0000     0.8321 f
  mem_cmd_o[9] (out)                                              0.0363   -0.0050 &   0.8272 f
  data arrival time                                                                    0.8272

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8272
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9272


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4014     0.4014
  fifo_0__mem_fifo/dff/data_r_reg_41_/CLK (DFFX1)                 0.1840    0.0000     0.4014 r
  fifo_0__mem_fifo/dff/data_r_reg_41_/Q (DFFX1)                   0.0426    0.2119     0.6133 f
  fifo_0__mem_fifo/dff/data_o[41] (net)         2       7.9851              0.0000     0.6133 f
  fifo_0__mem_fifo/dff/data_o[41] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6133 f
  fifo_0__mem_fifo/data_o[41] (net)                     7.9851              0.0000     0.6133 f
  fifo_0__mem_fifo/data_o[41] (bsg_one_fifo_width_p570_2)                   0.0000     0.6133 f
  fifo_lo[39] (net)                                     7.9851              0.0000     0.6133 f
  U1838/IN1 (MUX21X1)                                             0.0426   -0.0040 &   0.6093 f
  U1838/Q (MUX21X1)                                               0.2866    0.1941 @   0.8035 f
  io_cmd_o[41] (net)                            5      87.1037              0.0000     0.8035 f
  io_cmd_o[41] (out)                                              0.2866    0.0238 @   0.8273 f
  data arrival time                                                                    0.8273

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8273
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9273


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_97_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[97]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4478     0.4478
  fifo_1__mem_fifo/dff/data_r_reg_97_/CLK (DFFX1)                 0.1947    0.0000     0.4478 r
  fifo_1__mem_fifo/dff/data_r_reg_97_/Q (DFFX1)                   0.0711    0.2082     0.6561 r
  fifo_1__mem_fifo/dff/data_o[97] (net)         2      16.9042              0.0000     0.6561 r
  fifo_1__mem_fifo/dff/data_o[97] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6561 r
  fifo_1__mem_fifo/data_o[97] (net)                    16.9042              0.0000     0.6561 r
  fifo_1__mem_fifo/data_o[97] (bsg_one_fifo_width_p570_3)                   0.0000     0.6561 r
  fifo_lo[137] (net)                                   16.9042              0.0000     0.6561 r
  U1937/IN2 (AND2X1)                                              0.0711   -0.0017 &   0.6544 r
  U1937/Q (AND2X1)                                                0.1546    0.1189 @   0.7732 r
  io_cmd_o[97] (net)                            4      44.3727              0.0000     0.7732 r
  U1938/INP (NBUFFX2)                                             0.1546   -0.0199 @   0.7533 r
  U1938/Z (NBUFFX2)                                               0.0400    0.0786     0.8319 r
  mem_cmd_o[97] (net)                           1       9.1390              0.0000     0.8319 r
  mem_cmd_o[97] (out)                                             0.0400   -0.0040 &   0.8279 r
  data arrival time                                                                    0.8279

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8279
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9279


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_119_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[119]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4434     0.4434
  fifo_1__mem_fifo/dff/data_r_reg_119_/CLK (DFFX1)                0.1883    0.0000     0.4434 r
  fifo_1__mem_fifo/dff/data_r_reg_119_/Q (DFFX1)                  0.0856    0.2398 @   0.6832 f
  fifo_1__mem_fifo/dff/data_o[119] (net)        2      27.4098              0.0000     0.6832 f
  fifo_1__mem_fifo/dff/data_o[119] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6832 f
  fifo_1__mem_fifo/data_o[119] (net)                   27.4098              0.0000     0.6832 f
  fifo_1__mem_fifo/data_o[119] (bsg_one_fifo_width_p570_3)                  0.0000     0.6832 f
  fifo_lo[159] (net)                                   27.4098              0.0000     0.6832 f
  U1981/IN2 (AND2X1)                                              0.0857   -0.0025 @   0.6808 f
  U1981/Q (AND2X1)                                                0.2441    0.1739 @   0.8547 f
  io_cmd_o[119] (net)                           4      71.4294              0.0000     0.8547 f
  io_cmd_o[119] (out)                                             0.2441   -0.0268 @   0.8279 f
  data arrival time                                                                    0.8279

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8279
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9279


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[60]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4483     0.4483
  fifo_1__mem_fifo/dff/data_r_reg_60_/CLK (DFFX1)                 0.1952    0.0000     0.4483 r
  fifo_1__mem_fifo/dff/data_r_reg_60_/Q (DFFX1)                   0.0650    0.2276     0.6759 f
  fifo_1__mem_fifo/dff/data_o[60] (net)         2      17.9069              0.0000     0.6759 f
  fifo_1__mem_fifo/dff/data_o[60] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6759 f
  fifo_1__mem_fifo/data_o[60] (net)                    17.9069              0.0000     0.6759 f
  fifo_1__mem_fifo/data_o[60] (bsg_one_fifo_width_p570_3)                   0.0000     0.6759 f
  fifo_lo[100] (net)                                   17.9069              0.0000     0.6759 f
  U1863/IN2 (AND2X1)                                              0.0650   -0.0009 &   0.6750 f
  U1863/Q (AND2X1)                                                0.1644    0.1361 @   0.8112 f
  io_cmd_o[60] (net)                            4      47.1893              0.0000     0.8112 f
  U1864/INP (NBUFFX2)                                             0.1644   -0.0402 @   0.7709 f
  U1864/Z (NBUFFX2)                                               0.0381    0.0733     0.8442 f
  mem_cmd_o[60] (net)                           1      10.3169              0.0000     0.8442 f
  mem_cmd_o[60] (out)                                             0.0381   -0.0162 &   0.8280 f
  data arrival time                                                                    0.8280

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8280
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9280


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_105_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[105]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4479     0.4479
  fifo_1__mem_fifo/dff/data_r_reg_105_/CLK (DFFX1)                0.1947    0.0000     0.4479 r
  fifo_1__mem_fifo/dff/data_r_reg_105_/Q (DFFX1)                  0.0445    0.2140     0.6619 f
  fifo_1__mem_fifo/dff/data_o[105] (net)        2       8.8056              0.0000     0.6619 f
  fifo_1__mem_fifo/dff/data_o[105] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6619 f
  fifo_1__mem_fifo/data_o[105] (net)                    8.8056              0.0000     0.6619 f
  fifo_1__mem_fifo/data_o[105] (bsg_one_fifo_width_p570_3)                  0.0000     0.6619 f
  fifo_lo[145] (net)                                    8.8056              0.0000     0.6619 f
  U1953/IN2 (AND2X1)                                              0.0445   -0.0007 &   0.6612 f
  U1953/Q (AND2X1)                                                0.2843    0.1862 @   0.8474 f
  io_cmd_o[105] (net)                           4      84.5033              0.0000     0.8474 f
  io_cmd_o[105] (out)                                             0.2843   -0.0192 @   0.8282 f
  data arrival time                                                                    0.8282

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8282
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9282


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_87_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[87]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4478     0.4478
  fifo_1__mem_fifo/dff/data_r_reg_87_/CLK (DFFX1)                 0.1955    0.0000     0.4478 r
  fifo_1__mem_fifo/dff/data_r_reg_87_/Q (DFFX1)                   0.0559    0.2001     0.6478 r
  fifo_1__mem_fifo/dff/data_o[87] (net)         2      11.1141              0.0000     0.6478 r
  fifo_1__mem_fifo/dff/data_o[87] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6478 r
  fifo_1__mem_fifo/data_o[87] (net)                    11.1141              0.0000     0.6478 r
  fifo_1__mem_fifo/data_o[87] (bsg_one_fifo_width_p570_3)                   0.0000     0.6478 r
  fifo_lo[127] (net)                                   11.1141              0.0000     0.6478 r
  U1917/IN2 (AND2X1)                                              0.0559   -0.0015 &   0.6464 r
  U1917/Q (AND2X1)                                                0.2216    0.1441 @   0.7904 r
  io_cmd_o[87] (net)                            4      66.8230              0.0000     0.7904 r
  U1918/INP (NBUFFX2)                                             0.2216   -0.0417 @   0.7487 r
  U1918/Z (NBUFFX2)                                               0.0333    0.0799     0.8287 r
  mem_cmd_o[87] (net)                           1       1.0078              0.0000     0.8287 r
  mem_cmd_o[87] (out)                                             0.0333    0.0000 &   0.8287 r
  data arrival time                                                                    0.8287

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8287
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9287


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4004     0.4004
  fifo_0__mem_fifo/dff/data_r_reg_2_/CLK (DFFX1)                  0.1835    0.0000     0.4004 r
  fifo_0__mem_fifo/dff/data_r_reg_2_/Q (DFFX1)                    0.0463    0.2143     0.6147 f
  fifo_0__mem_fifo/dff/data_o[2] (net)          2       9.6195              0.0000     0.6147 f
  fifo_0__mem_fifo/dff/data_o[2] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6147 f
  fifo_0__mem_fifo/data_o[2] (net)                      9.6195              0.0000     0.6147 f
  fifo_0__mem_fifo/data_o[2] (bsg_one_fifo_width_p570_2)                    0.0000     0.6147 f
  fifo_lo[1] (net)                                      9.6195              0.0000     0.6147 f
  U1762/IN1 (MUX21X1)                                             0.0463   -0.0014 &   0.6133 f
  U1762/Q (MUX21X1)                                               0.2430    0.1776 @   0.7909 f
  io_cmd_o[2] (net)                             4      73.4050              0.0000     0.7909 f
  U1763/INP (NBUFFX2)                                             0.2430   -0.0345 @   0.7563 f
  U1763/Z (NBUFFX2)                                               0.0347    0.0743     0.8306 f
  mem_cmd_o[2] (net)                            1       4.6393              0.0000     0.8306 f
  mem_cmd_o[2] (out)                                              0.0347   -0.0018 &   0.8288 f
  data arrival time                                                                    0.8288

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8288
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9288


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_65_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[65]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4483     0.4483
  fifo_1__mem_fifo/dff/data_r_reg_65_/CLK (DFFX1)                 0.1954    0.0000     0.4483 r
  fifo_1__mem_fifo/dff/data_r_reg_65_/Q (DFFX1)                   0.0647    0.2050     0.6533 r
  fifo_1__mem_fifo/dff/data_o[65] (net)         2      14.4774              0.0000     0.6533 r
  fifo_1__mem_fifo/dff/data_o[65] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6533 r
  fifo_1__mem_fifo/data_o[65] (net)                    14.4774              0.0000     0.6533 r
  fifo_1__mem_fifo/data_o[65] (bsg_one_fifo_width_p570_3)                   0.0000     0.6533 r
  fifo_lo[105] (net)                                   14.4774              0.0000     0.6533 r
  U1873/IN2 (AND2X1)                                              0.0647   -0.0015 &   0.6518 r
  U1873/Q (AND2X1)                                                0.2004    0.1363 @   0.7881 r
  io_cmd_o[65] (net)                            4      59.7858              0.0000     0.7881 r
  U1874/INP (NBUFFX2)                                             0.2004   -0.0373 @   0.7508 r
  U1874/Z (NBUFFX2)                                               0.0335    0.0781     0.8288 r
  mem_cmd_o[65] (net)                           1       2.1640              0.0000     0.8288 r
  mem_cmd_o[65] (out)                                             0.0335    0.0000 &   0.8289 r
  data arrival time                                                                    0.8289

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8289
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9289


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[63]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4486     0.4486
  fifo_1__mem_fifo/dff/data_r_reg_63_/CLK (DFFX1)                 0.1947    0.0000     0.4486 r
  fifo_1__mem_fifo/dff/data_r_reg_63_/Q (DFFX1)                   0.0558    0.2217     0.6702 f
  fifo_1__mem_fifo/dff/data_o[63] (net)         2      13.8087              0.0000     0.6702 f
  fifo_1__mem_fifo/dff/data_o[63] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6702 f
  fifo_1__mem_fifo/data_o[63] (net)                    13.8087              0.0000     0.6702 f
  fifo_1__mem_fifo/data_o[63] (bsg_one_fifo_width_p570_3)                   0.0000     0.6702 f
  fifo_lo[103] (net)                                   13.8087              0.0000     0.6702 f
  U1869/IN2 (AND2X1)                                              0.0558   -0.0088 &   0.6614 f
  U1869/Q (AND2X1)                                                0.2702    0.1814 @   0.8428 f
  io_cmd_o[63] (net)                            4      79.8919              0.0000     0.8428 f
  io_cmd_o[63] (out)                                              0.2702   -0.0137 @   0.8291 f
  data arrival time                                                                    0.8291

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8291
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9291


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4013     0.4013
  fifo_0__mem_fifo/dff/data_r_reg_27_/CLK (DFFX1)                 0.1840    0.0000     0.4013 r
  fifo_0__mem_fifo/dff/data_r_reg_27_/Q (DFFX1)                   0.0403    0.2101     0.6114 f
  fifo_0__mem_fifo/dff/data_o[27] (net)         2       6.9634              0.0000     0.6114 f
  fifo_0__mem_fifo/dff/data_o[27] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6114 f
  fifo_0__mem_fifo/data_o[27] (net)                     6.9634              0.0000     0.6114 f
  fifo_0__mem_fifo/data_o[27] (bsg_one_fifo_width_p570_2)                   0.0000     0.6114 f
  fifo_lo[25] (net)                                     6.9634              0.0000     0.6114 f
  U1810/IN1 (MUX21X1)                                             0.0403    0.0001 &   0.6115 f
  U1810/Q (MUX21X1)                                               0.2871    0.1948 @   0.8063 f
  io_cmd_o[27] (net)                            5      87.5454              0.0000     0.8063 f
  io_cmd_o[27] (out)                                              0.2871    0.0229 @   0.8292 f
  data arrival time                                                                    0.8292

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8292
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9292


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[62]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4483     0.4483
  fifo_1__mem_fifo/dff/data_r_reg_62_/CLK (DFFX1)                 0.1954    0.0000     0.4483 r
  fifo_1__mem_fifo/dff/data_r_reg_62_/Q (DFFX1)                   0.0667    0.2060     0.6544 r
  fifo_1__mem_fifo/dff/data_o[62] (net)         2      15.2371              0.0000     0.6544 r
  fifo_1__mem_fifo/dff/data_o[62] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6544 r
  fifo_1__mem_fifo/data_o[62] (net)                    15.2371              0.0000     0.6544 r
  fifo_1__mem_fifo/data_o[62] (bsg_one_fifo_width_p570_3)                   0.0000     0.6544 r
  fifo_lo[102] (net)                                   15.2371              0.0000     0.6544 r
  U1867/IN2 (AND2X1)                                              0.0667   -0.0030 &   0.6514 r
  U1867/Q (AND2X1)                                                0.1968    0.1333 @   0.7847 r
  io_cmd_o[62] (net)                            4      57.6114              0.0000     0.7847 r
  U1868/INP (NBUFFX2)                                             0.1976   -0.0249 @   0.7598 r
  U1868/Z (NBUFFX2)                                               0.0327    0.0772     0.8370 r
  mem_cmd_o[62] (net)                           1       1.6857              0.0000     0.8370 r
  mem_cmd_o[62] (out)                                             0.0327   -0.0074 &   0.8296 r
  data arrival time                                                                    0.8296

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8296
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9296


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4027     0.4027
  fifo_1__mem_fifo/dff/data_r_reg_19_/CLK (DFFX1)                 0.1911    0.0000     0.4027 r
  fifo_1__mem_fifo/dff/data_r_reg_19_/Q (DFFX1)                   0.1875    0.2901 @   0.6928 f
  fifo_1__mem_fifo/dff/data_o[19] (net)         2      66.8228              0.0000     0.6928 f
  fifo_1__mem_fifo/dff/data_o[19] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6928 f
  fifo_1__mem_fifo/data_o[19] (net)                    66.8228              0.0000     0.6928 f
  fifo_1__mem_fifo/data_o[19] (bsg_one_fifo_width_p570_3)                   0.0000     0.6928 f
  fifo_lo[66] (net)                                    66.8228              0.0000     0.6928 f
  U1794/IN2 (MUX21X1)                                             0.1875   -0.0526 @   0.6403 f
  U1794/Q (MUX21X1)                                               0.2869    0.2193 @   0.8595 f
  io_cmd_o[19] (net)                            4      87.6944              0.0000     0.8595 f
  io_cmd_o[19] (out)                                              0.2869   -0.0297 @   0.8298 f
  data arrival time                                                                    0.8298

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8298
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9298


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_68_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[68]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4479     0.4479
  fifo_1__mem_fifo/dff/data_r_reg_68_/CLK (DFFX1)                 0.1947    0.0000     0.4479 r
  fifo_1__mem_fifo/dff/data_r_reg_68_/Q (DFFX1)                   0.0494    0.2174     0.6652 f
  fifo_1__mem_fifo/dff/data_o[68] (net)         2      11.0019              0.0000     0.6652 f
  fifo_1__mem_fifo/dff/data_o[68] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6652 f
  fifo_1__mem_fifo/data_o[68] (net)                    11.0019              0.0000     0.6652 f
  fifo_1__mem_fifo/data_o[68] (bsg_one_fifo_width_p570_3)                   0.0000     0.6652 f
  fifo_lo[108] (net)                                   11.0019              0.0000     0.6652 f
  U1879/IN2 (AND2X1)                                              0.0494   -0.0007 &   0.6645 f
  U1879/Q (AND2X1)                                                0.2561    0.1789 @   0.8434 f
  io_cmd_o[68] (net)                            4      76.2931              0.0000     0.8434 f
  io_cmd_o[68] (out)                                              0.2561   -0.0134 @   0.8300 f
  data arrival time                                                                    0.8300

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8300
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9300


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4029     0.4029
  fifo_1__mem_fifo/dff/data_r_reg_30_/CLK (DFFX1)                 0.1911    0.0000     0.4029 r
  fifo_1__mem_fifo/dff/data_r_reg_30_/Q (DFFX1)                   0.1718    0.2543 @   0.6571 r
  fifo_1__mem_fifo/dff/data_o[30] (net)         2      52.3371              0.0000     0.6571 r
  fifo_1__mem_fifo/dff/data_o[30] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6571 r
  fifo_1__mem_fifo/data_o[30] (net)                    52.3371              0.0000     0.6571 r
  fifo_1__mem_fifo/data_o[30] (bsg_one_fifo_width_p570_3)                   0.0000     0.6571 r
  fifo_lo[77] (net)                                    52.3371              0.0000     0.6571 r
  U1816/IN2 (MUX21X1)                                             0.1719   -0.0004 @   0.6568 r
  U1816/Q (MUX21X1)                                               0.2787    0.2091 @   0.8658 r
  io_cmd_o[30] (net)                            4      83.3475              0.0000     0.8658 r
  io_cmd_o[30] (out)                                              0.2787   -0.0357 @   0.8301 r
  data arrival time                                                                    0.8301

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8301
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9301


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4320     0.4320
  fifo_1__mem_fifo/dff/data_r_reg_45_/CLK (DFFX1)                 0.2630    0.0000     0.4320 r
  fifo_1__mem_fifo/dff/data_r_reg_45_/Q (DFFX1)                   0.1227    0.2630 @   0.6950 f
  fifo_1__mem_fifo/dff/data_o[45] (net)         2      40.9754              0.0000     0.6950 f
  fifo_1__mem_fifo/dff/data_o[45] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6950 f
  fifo_1__mem_fifo/data_o[45] (net)                    40.9754              0.0000     0.6950 f
  fifo_1__mem_fifo/data_o[45] (bsg_one_fifo_width_p570_3)                   0.0000     0.6950 f
  fifo_lo[92] (net)                                    40.9754              0.0000     0.6950 f
  U1846/IN2 (MUX21X1)                                             0.1227   -0.0240 @   0.6710 f
  U1846/Q (MUX21X1)                                               0.2679    0.2041 @   0.8751 f
  io_cmd_o[45] (net)                            4      81.7468              0.0000     0.8751 f
  io_cmd_o[45] (out)                                              0.2679   -0.0449 @   0.8302 f
  data arrival time                                                                    0.8302

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8302
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9302


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_72_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[72]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4478     0.4478
  fifo_1__mem_fifo/dff/data_r_reg_72_/CLK (DFFX1)                 0.1947    0.0000     0.4478 r
  fifo_1__mem_fifo/dff/data_r_reg_72_/Q (DFFX1)                   0.0506    0.2182     0.6660 f
  fifo_1__mem_fifo/dff/data_o[72] (net)         2      11.5177              0.0000     0.6660 f
  fifo_1__mem_fifo/dff/data_o[72] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6660 f
  fifo_1__mem_fifo/data_o[72] (net)                    11.5177              0.0000     0.6660 f
  fifo_1__mem_fifo/data_o[72] (bsg_one_fifo_width_p570_3)                   0.0000     0.6660 f
  fifo_lo[112] (net)                                   11.5177              0.0000     0.6660 f
  U1887/IN2 (AND2X2)                                              0.0506   -0.0020 &   0.6640 f
  U1887/Q (AND2X2)                                                0.1939    0.1445 @   0.8085 f
  io_cmd_o[72] (net)                            4     103.5232              0.0000     0.8085 f
  io_cmd_o[72] (out)                                              0.1939    0.0220 @   0.8305 f
  data arrival time                                                                    0.8305

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8305
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9305


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3962     0.3962
  fifo_0__mem_fifo/dff/data_r_reg_40_/CLK (DFFX1)                 0.1776    0.0000     0.3962 r
  fifo_0__mem_fifo/dff/data_r_reg_40_/Q (DFFX1)                   0.0515    0.1962     0.5924 r
  fifo_0__mem_fifo/dff/data_o[40] (net)         2       9.4161              0.0000     0.5924 r
  fifo_0__mem_fifo/dff/data_o[40] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5924 r
  fifo_0__mem_fifo/data_o[40] (net)                     9.4161              0.0000     0.5924 r
  fifo_0__mem_fifo/data_o[40] (bsg_one_fifo_width_p570_2)                   0.0000     0.5924 r
  fifo_lo[38] (net)                                     9.4161              0.0000     0.5924 r
  U1836/IN1 (MUX21X1)                                             0.0515   -0.0021 &   0.5903 r
  U1836/Q (MUX21X1)                                               0.3057    0.1914 @   0.7817 r
  io_cmd_o[40] (net)                            5      91.6469              0.0000     0.7817 r
  U1837/INP (NBUFFX2)                                             0.3057   -0.0399 @   0.7417 r
  U1837/Z (NBUFFX2)                                               0.0392    0.0915     0.8332 r
  mem_cmd_o[40] (net)                           1       2.0205              0.0000     0.8332 r
  mem_cmd_o[40] (out)                                             0.0392   -0.0024 &   0.8308 r
  data arrival time                                                                    0.8308

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8308
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9308


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4317     0.4317
  fifo_1__mem_fifo/dff/data_r_reg_2_/CLK (DFFX1)                  0.2621    0.0000     0.4317 r
  fifo_1__mem_fifo/dff/data_r_reg_2_/Q (DFFX1)                    0.1142    0.2589 @   0.6905 f
  fifo_1__mem_fifo/dff/data_o[2] (net)          2      37.7138              0.0000     0.6905 f
  fifo_1__mem_fifo/dff/data_o[2] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6905 f
  fifo_1__mem_fifo/data_o[2] (net)                     37.7138              0.0000     0.6905 f
  fifo_1__mem_fifo/data_o[2] (bsg_one_fifo_width_p570_3)                    0.0000     0.6905 f
  fifo_lo[50] (net)                                    37.7138              0.0000     0.6905 f
  U1762/IN2 (MUX21X1)                                             0.1142   -0.0162 @   0.6743 f
  U1762/Q (MUX21X1)                                               0.2430    0.1911 @   0.8655 f
  io_cmd_o[2] (net)                             4      73.4050              0.0000     0.8655 f
  io_cmd_o[2] (out)                                               0.2430   -0.0345 @   0.8310 f
  data arrival time                                                                    0.8310

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8310
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9310


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_115_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[115]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4435     0.4435
  fifo_1__mem_fifo/dff/data_r_reg_115_/CLK (DFFX1)                0.1883    0.0000     0.4435 r
  fifo_1__mem_fifo/dff/data_r_reg_115_/Q (DFFX1)                  0.0848    0.2394 @   0.6829 f
  fifo_1__mem_fifo/dff/data_o[115] (net)        2      27.1100              0.0000     0.6829 f
  fifo_1__mem_fifo/dff/data_o[115] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6829 f
  fifo_1__mem_fifo/data_o[115] (net)                   27.1100              0.0000     0.6829 f
  fifo_1__mem_fifo/data_o[115] (bsg_one_fifo_width_p570_3)                  0.0000     0.6829 f
  fifo_lo[155] (net)                                   27.1100              0.0000     0.6829 f
  U1973/IN2 (AND2X1)                                              0.0849    0.0011 @   0.6840 f
  U1973/Q (AND2X1)                                                0.2275    0.1668 @   0.8508 f
  io_cmd_o[115] (net)                           4      66.5087              0.0000     0.8508 f
  io_cmd_o[115] (out)                                             0.2275   -0.0190 @   0.8318 f
  data arrival time                                                                    0.8318

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8318
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9318


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[0]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4321     0.4321
  fifo_1__mem_fifo/dff/data_r_reg_0_/CLK (DFFX1)                  0.2627    0.0000     0.4321 r
  fifo_1__mem_fifo/dff/data_r_reg_0_/Q (DFFX1)                    0.0440    0.1984     0.6305 r
  fifo_1__mem_fifo/dff/data_o[0] (net)          2       6.6674              0.0000     0.6305 r
  fifo_1__mem_fifo/dff/data_o[0] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6305 r
  fifo_1__mem_fifo/data_o[0] (net)                      6.6674              0.0000     0.6305 r
  fifo_1__mem_fifo/data_o[0] (bsg_one_fifo_width_p570_3)                    0.0000     0.6305 r
  fifo_lo[48] (net)                                     6.6674              0.0000     0.6305 r
  U5079/IN2 (AND2X1)                                              0.0440   -0.0008 &   0.6297 r
  U5079/Q (AND2X1)                                                0.3886    0.1981 @   0.8277 r
  io_cmd_o[0] (net)                             4     116.9265              0.0000     0.8277 r
  io_cmd_o[0] (out)                                               0.3886    0.0041 @   0.8319 r
  data arrival time                                                                    0.8319

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8319
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9319


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4002     0.4002
  fifo_0__mem_fifo/dff/data_r_reg_8_/CLK (DFFX1)                  0.1843    0.0000     0.4002 r
  fifo_0__mem_fifo/dff/data_r_reg_8_/Q (DFFX1)                    0.0466    0.1940     0.5943 r
  fifo_0__mem_fifo/dff/data_o[8] (net)          2       7.5741              0.0000     0.5943 r
  fifo_0__mem_fifo/dff/data_o[8] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5943 r
  fifo_0__mem_fifo/data_o[8] (net)                      7.5741              0.0000     0.5943 r
  fifo_0__mem_fifo/data_o[8] (bsg_one_fifo_width_p570_2)                    0.0000     0.5943 r
  fifo_lo[6] (net)                                      7.5741              0.0000     0.5943 r
  U1772/IN1 (MUX21X1)                                             0.0466    0.0001 &   0.5943 r
  U1772/Q (MUX21X1)                                               0.2598    0.1744 @   0.7687 r
  io_cmd_o[8] (net)                             4      77.6087              0.0000     0.7687 r
  U1773/INP (NBUFFX2)                                             0.2598   -0.0226 @   0.7461 r
  U1773/Z (NBUFFX2)                                               0.0399    0.0889     0.8350 r
  mem_cmd_o[8] (net)                            1       4.2985              0.0000     0.8350 r
  mem_cmd_o[8] (out)                                              0.0399   -0.0030 &   0.8320 r
  data arrival time                                                                    0.8320

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8320
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9320


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[58]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4486     0.4486
  fifo_1__mem_fifo/dff/data_r_reg_58_/CLK (DFFX1)                 0.1947    0.0000     0.4486 r
  fifo_1__mem_fifo/dff/data_r_reg_58_/Q (DFFX1)                   0.0543    0.2207     0.6693 f
  fifo_1__mem_fifo/dff/data_o[58] (net)         2      13.1472              0.0000     0.6693 f
  fifo_1__mem_fifo/dff/data_o[58] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6693 f
  fifo_1__mem_fifo/data_o[58] (net)                    13.1472              0.0000     0.6693 f
  fifo_1__mem_fifo/data_o[58] (bsg_one_fifo_width_p570_3)                   0.0000     0.6693 f
  fifo_lo[98] (net)                                    13.1472              0.0000     0.6693 f
  U1858/IN2 (AND2X1)                                              0.0543   -0.0101 &   0.6591 f
  U1858/Q (AND2X1)                                                0.2539    0.1795 @   0.8386 f
  io_cmd_o[58] (net)                            4      75.8977              0.0000     0.8386 f
  io_cmd_o[58] (out)                                              0.2539   -0.0059 @   0.8328 f
  data arrival time                                                                    0.8328

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8328
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9328


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4028     0.4028
  fifo_1__mem_fifo/dff/data_r_reg_22_/CLK (DFFX1)                 0.1911    0.0000     0.4028 r
  fifo_1__mem_fifo/dff/data_r_reg_22_/Q (DFFX1)                   0.1447    0.2698 @   0.6726 f
  fifo_1__mem_fifo/dff/data_o[22] (net)         2      50.5261              0.0000     0.6726 f
  fifo_1__mem_fifo/dff/data_o[22] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6726 f
  fifo_1__mem_fifo/data_o[22] (net)                    50.5261              0.0000     0.6726 f
  fifo_1__mem_fifo/data_o[22] (bsg_one_fifo_width_p570_3)                   0.0000     0.6726 f
  fifo_lo[69] (net)                                    50.5261              0.0000     0.6726 f
  U1800/IN2 (MUX21X1)                                             0.1447   -0.0291 @   0.6435 f
  U1800/Q (MUX21X1)                                               0.2678    0.2069 @   0.8504 f
  io_cmd_o[22] (net)                            4      81.7398              0.0000     0.8504 f
  io_cmd_o[22] (out)                                              0.2678   -0.0174 @   0.8329 f
  data arrival time                                                                    0.8329

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8329
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9329


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_85_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[85]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4483     0.4483
  fifo_1__mem_fifo/dff/data_r_reg_85_/CLK (DFFX1)                 0.1951    0.0000     0.4483 r
  fifo_1__mem_fifo/dff/data_r_reg_85_/Q (DFFX1)                   0.0482    0.2166     0.6649 f
  fifo_1__mem_fifo/dff/data_o[85] (net)         2      10.4512              0.0000     0.6649 f
  fifo_1__mem_fifo/dff/data_o[85] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6649 f
  fifo_1__mem_fifo/data_o[85] (net)                    10.4512              0.0000     0.6649 f
  fifo_1__mem_fifo/data_o[85] (bsg_one_fifo_width_p570_3)                   0.0000     0.6649 f
  fifo_lo[125] (net)                                   10.4512              0.0000     0.6649 f
  U1913/IN2 (AND2X1)                                              0.0482   -0.0067 &   0.6581 f
  U1913/Q (AND2X1)                                                0.2498    0.1742 @   0.8324 f
  io_cmd_o[85] (net)                            4      73.7661              0.0000     0.8324 f
  io_cmd_o[85] (out)                                              0.2498    0.0006 @   0.8330 f
  data arrival time                                                                    0.8330

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8330
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9330


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[77]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4485     0.4485
  fifo_1__mem_fifo/dff/data_r_reg_77_/CLK (DFFX1)                 0.1955    0.0000     0.4485 r
  fifo_1__mem_fifo/dff/data_r_reg_77_/Q (DFFX1)                   0.0599    0.2245     0.6730 f
  fifo_1__mem_fifo/dff/data_o[77] (net)         2      15.6611              0.0000     0.6730 f
  fifo_1__mem_fifo/dff/data_o[77] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6730 f
  fifo_1__mem_fifo/data_o[77] (net)                    15.6611              0.0000     0.6730 f
  fifo_1__mem_fifo/data_o[77] (bsg_one_fifo_width_p570_3)                   0.0000     0.6730 f
  fifo_lo[117] (net)                                   15.6611              0.0000     0.6730 f
  U1897/IN2 (AND2X1)                                              0.0599    0.0007 &   0.6737 f
  U1897/Q (AND2X1)                                                0.2019    0.1557 @   0.8294 f
  io_cmd_o[77] (net)                            4      59.9517              0.0000     0.8294 f
  io_cmd_o[77] (out)                                              0.2019    0.0037 @   0.8331 f
  data arrival time                                                                    0.8331

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8331
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9331


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4020     0.4020
  fifo_1__mem_fifo/dff/data_r_reg_24_/CLK (DFFX1)                 0.1910    0.0000     0.4020 r
  fifo_1__mem_fifo/dff/data_r_reg_24_/Q (DFFX1)                   0.1646    0.2792 @   0.6812 f
  fifo_1__mem_fifo/dff/data_o[24] (net)         2      58.0723              0.0000     0.6812 f
  fifo_1__mem_fifo/dff/data_o[24] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6812 f
  fifo_1__mem_fifo/data_o[24] (net)                    58.0723              0.0000     0.6812 f
  fifo_1__mem_fifo/data_o[24] (bsg_one_fifo_width_p570_3)                   0.0000     0.6812 f
  fifo_lo[71] (net)                                    58.0723              0.0000     0.6812 f
  U1804/IN2 (MUX21X1)                                             0.1646   -0.0368 @   0.6445 f
  U1804/Q (MUX21X1)                                               0.4183    0.2693 @   0.9138 f
  io_cmd_o[24] (net)                            5     129.2645              0.0000     0.9138 f
  io_cmd_o[24] (out)                                              0.4183   -0.0806 @   0.8332 f
  data arrival time                                                                    0.8332

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8332
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9332


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4006     0.4006
  fifo_0__mem_fifo/dff/data_r_reg_34_/CLK (DFFX1)                 0.1840    0.0000     0.4006 r
  fifo_0__mem_fifo/dff/data_r_reg_34_/Q (DFFX1)                   0.0859    0.2394     0.6400 f
  fifo_0__mem_fifo/dff/data_o[34] (net)         2      27.1439              0.0000     0.6400 f
  fifo_0__mem_fifo/dff/data_o[34] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6400 f
  fifo_0__mem_fifo/data_o[34] (net)                    27.1439              0.0000     0.6400 f
  fifo_0__mem_fifo/data_o[34] (bsg_one_fifo_width_p570_2)                   0.0000     0.6400 f
  fifo_lo[32] (net)                                    27.1439              0.0000     0.6400 f
  U1824/IN1 (MUX21X1)                                             0.0859   -0.0161 &   0.6239 f
  U1824/Q (MUX21X1)                                               0.2694    0.1961 @   0.8200 f
  io_cmd_o[34] (net)                            4      81.9716              0.0000     0.8200 f
  U1825/INP (NBUFFX2)                                             0.2694   -0.0627 @   0.7573 f
  U1825/Z (NBUFFX2)                                               0.0379    0.0780     0.8353 f
  mem_cmd_o[34] (net)                           1       6.2591              0.0000     0.8353 f
  mem_cmd_o[34] (out)                                             0.0379   -0.0017 &   0.8335 f
  data arrival time                                                                    0.8335

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8335
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9335


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_121_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[121]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4469     0.4469
  fifo_1__mem_fifo/dff/data_r_reg_121_/CLK (DFFX1)                0.1947    0.0000     0.4469 r
  fifo_1__mem_fifo/dff/data_r_reg_121_/Q (DFFX1)                  0.0507    0.1971     0.6441 r
  fifo_1__mem_fifo/dff/data_o[121] (net)        2       9.1284              0.0000     0.6441 r
  fifo_1__mem_fifo/dff/data_o[121] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6441 r
  fifo_1__mem_fifo/data_o[121] (net)                    9.1284              0.0000     0.6441 r
  fifo_1__mem_fifo/data_o[121] (bsg_one_fifo_width_p570_3)                  0.0000     0.6441 r
  fifo_lo[161] (net)                                    9.1284              0.0000     0.6441 r
  U1985/IN2 (AND2X1)                                              0.0507   -0.0016 &   0.6425 r
  U1985/Q (AND2X1)                                                0.2052    0.1367 @   0.7791 r
  io_cmd_o[121] (net)                           4      61.4557              0.0000     0.7791 r
  U1986/INP (NBUFFX2)                                             0.2052   -0.0237 @   0.7554 r
  U1986/Z (NBUFFX2)                                               0.0330    0.0781     0.8336 r
  mem_cmd_o[121] (net)                          1       1.5630              0.0000     0.8336 r
  mem_cmd_o[121] (out)                                            0.0330    0.0000 &   0.8336 r
  data arrival time                                                                    0.8336

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8336
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9336


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4021     0.4021
  fifo_1__mem_fifo/dff/data_r_reg_8_/CLK (DFFX1)                  0.1910    0.0000     0.4021 r
  fifo_1__mem_fifo/dff/data_r_reg_8_/Q (DFFX1)                    0.1365    0.2682     0.6703 f
  fifo_1__mem_fifo/dff/data_o[8] (net)          2      48.7609              0.0000     0.6703 f
  fifo_1__mem_fifo/dff/data_o[8] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6703 f
  fifo_1__mem_fifo/data_o[8] (net)                     48.7609              0.0000     0.6703 f
  fifo_1__mem_fifo/data_o[8] (bsg_one_fifo_width_p570_3)                    0.0000     0.6703 f
  fifo_lo[55] (net)                                    48.7609              0.0000     0.6703 f
  U1772/IN2 (MUX21X1)                                             0.1365   -0.0121 &   0.6582 f
  U1772/Q (MUX21X1)                                               0.2528    0.1995 @   0.8578 f
  io_cmd_o[8] (net)                             4      76.8629              0.0000     0.8578 f
  io_cmd_o[8] (out)                                               0.2528   -0.0240 @   0.8337 f
  data arrival time                                                                    0.8337

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8337
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9337


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4014     0.4014
  fifo_0__mem_fifo/dff/data_r_reg_30_/CLK (DFFX1)                 0.1840    0.0000     0.4014 r
  fifo_0__mem_fifo/dff/data_r_reg_30_/Q (DFFX1)                   0.0408    0.2105     0.6119 f
  fifo_0__mem_fifo/dff/data_o[30] (net)         2       7.1645              0.0000     0.6119 f
  fifo_0__mem_fifo/dff/data_o[30] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6119 f
  fifo_0__mem_fifo/data_o[30] (net)                     7.1645              0.0000     0.6119 f
  fifo_0__mem_fifo/data_o[30] (bsg_one_fifo_width_p570_2)                   0.0000     0.6119 f
  fifo_lo[28] (net)                                     7.1645              0.0000     0.6119 f
  U1816/IN1 (MUX21X1)                                             0.0408   -0.0009 &   0.6110 f
  U1816/Q (MUX21X1)                                               0.2709    0.1890 @   0.8000 f
  io_cmd_o[30] (net)                            4      82.6018              0.0000     0.8000 f
  U1817/INP (NBUFFX2)                                             0.2709   -0.0372 @   0.7628 f
  U1817/Z (NBUFFX2)                                               0.0330    0.0736     0.8364 f
  mem_cmd_o[30] (net)                           1       2.2609              0.0000     0.8364 f
  mem_cmd_o[30] (out)                                             0.0330   -0.0022 &   0.8343 f
  data arrival time                                                                    0.8343

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8343
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9343


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_94_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[94]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4477     0.4477
  fifo_1__mem_fifo/dff/data_r_reg_94_/CLK (DFFX1)                 0.1955    0.0000     0.4477 r
  fifo_1__mem_fifo/dff/data_r_reg_94_/Q (DFFX1)                   0.0660    0.2057     0.6534 r
  fifo_1__mem_fifo/dff/data_o[94] (net)         2      14.9613              0.0000     0.6534 r
  fifo_1__mem_fifo/dff/data_o[94] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6534 r
  fifo_1__mem_fifo/data_o[94] (net)                    14.9613              0.0000     0.6534 r
  fifo_1__mem_fifo/data_o[94] (bsg_one_fifo_width_p570_3)                   0.0000     0.6534 r
  fifo_lo[134] (net)                                   14.9613              0.0000     0.6534 r
  U1931/IN2 (AND2X1)                                              0.0660   -0.0039 &   0.6495 r
  U1931/Q (AND2X1)                                                0.0329    0.0593     0.7088 r
  n2644 (net)                                   1       3.2830              0.0000     0.7088 r
  icc_place1903/INP (NBUFFX2)                                     0.0329    0.0000 &   0.7088 r
  icc_place1903/Z (NBUFFX2)                                       0.2979    0.1323 @   0.8411 r
  mem_cmd_o[94] (net)                           4     168.3171              0.0000     0.8411 r
  mem_cmd_o[94] (out)                                             0.2979   -0.0068 @   0.8343 r
  data arrival time                                                                    0.8343

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8343
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9343


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[71]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4479     0.4479
  fifo_1__mem_fifo/dff/data_r_reg_71_/CLK (DFFX1)                 0.1955    0.0000     0.4479 r
  fifo_1__mem_fifo/dff/data_r_reg_71_/Q (DFFX1)                   0.0571    0.2007     0.6486 r
  fifo_1__mem_fifo/dff/data_o[71] (net)         2      11.5658              0.0000     0.6486 r
  fifo_1__mem_fifo/dff/data_o[71] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6486 r
  fifo_1__mem_fifo/data_o[71] (net)                    11.5658              0.0000     0.6486 r
  fifo_1__mem_fifo/data_o[71] (bsg_one_fifo_width_p570_3)                   0.0000     0.6486 r
  fifo_lo[111] (net)                                   11.5658              0.0000     0.6486 r
  U1885/IN2 (AND2X1)                                              0.0571   -0.0022 &   0.6464 r
  U1885/Q (AND2X1)                                                0.2947    0.1732 @   0.8195 r
  io_cmd_o[71] (net)                            4      90.4758              0.0000     0.8195 r
  io_cmd_o[71] (out)                                              0.2947    0.0149 @   0.8344 r
  data arrival time                                                                    0.8344

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8344
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9344


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_83_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[83]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4482     0.4482
  fifo_1__mem_fifo/dff/data_r_reg_83_/CLK (DFFX1)                 0.1950    0.0000     0.4482 r
  fifo_1__mem_fifo/dff/data_r_reg_83_/Q (DFFX1)                   0.0543    0.1991     0.6473 r
  fifo_1__mem_fifo/dff/data_o[83] (net)         2      10.4928              0.0000     0.6473 r
  fifo_1__mem_fifo/dff/data_o[83] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6473 r
  fifo_1__mem_fifo/data_o[83] (net)                    10.4928              0.0000     0.6473 r
  fifo_1__mem_fifo/data_o[83] (bsg_one_fifo_width_p570_3)                   0.0000     0.6473 r
  fifo_lo[123] (net)                                   10.4928              0.0000     0.6473 r
  U1909/IN2 (AND2X1)                                              0.0543   -0.0011 &   0.6462 r
  U1909/Q (AND2X1)                                                0.2336    0.1471 @   0.7933 r
  io_cmd_o[83] (net)                            4      69.6986              0.0000     0.7933 r
  U1910/INP (NBUFFX2)                                             0.2346   -0.0414 @   0.7519 r
  U1910/Z (NBUFFX2)                                               0.0459    0.0917     0.8436 r
  mem_cmd_o[83] (net)                           1      10.1980              0.0000     0.8436 r
  mem_cmd_o[83] (out)                                             0.0459   -0.0091 &   0.8345 r
  data arrival time                                                                    0.8345

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8345
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9345


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4012     0.4012
  fifo_0__mem_fifo/dff/data_r_reg_33_/CLK (DFFX1)                 0.1839    0.0000     0.4012 r
  fifo_0__mem_fifo/dff/data_r_reg_33_/Q (DFFX1)                   0.0670    0.2052     0.6064 r
  fifo_0__mem_fifo/dff/data_o[33] (net)         2      15.3334              0.0000     0.6064 r
  fifo_0__mem_fifo/dff/data_o[33] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6064 r
  fifo_0__mem_fifo/data_o[33] (net)                    15.3334              0.0000     0.6064 r
  fifo_0__mem_fifo/data_o[33] (bsg_one_fifo_width_p570_2)                   0.0000     0.6064 r
  fifo_lo[31] (net)                                    15.3334              0.0000     0.6064 r
  U1822/IN1 (MUX21X1)                                             0.0670   -0.0047 &   0.6017 r
  U1822/Q (MUX21X1)                                               0.3323    0.2021 @   0.8038 r
  io_cmd_o[33] (net)                            4      99.2007              0.0000     0.8038 r
  io_cmd_o[33] (out)                                              0.3323    0.0308 @   0.8346 r
  data arrival time                                                                    0.8346

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8346
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9346


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_84_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[84]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4486     0.4486
  fifo_1__mem_fifo/dff/data_r_reg_84_/CLK (DFFX1)                 0.1947    0.0000     0.4486 r
  fifo_1__mem_fifo/dff/data_r_reg_84_/Q (DFFX1)                   0.0612    0.2252     0.6738 f
  fifo_1__mem_fifo/dff/data_o[84] (net)         2      16.2257              0.0000     0.6738 f
  fifo_1__mem_fifo/dff/data_o[84] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6738 f
  fifo_1__mem_fifo/data_o[84] (net)                    16.2257              0.0000     0.6738 f
  fifo_1__mem_fifo/data_o[84] (bsg_one_fifo_width_p570_3)                   0.0000     0.6738 f
  fifo_lo[124] (net)                                   16.2257              0.0000     0.6738 f
  U1911/IN2 (AND2X1)                                              0.0612   -0.0082 &   0.6656 f
  U1911/Q (AND2X1)                                                0.2217    0.1669 @   0.8324 f
  io_cmd_o[84] (net)                            4      66.6434              0.0000     0.8324 f
  io_cmd_o[84] (out)                                              0.2217    0.0026 @   0.8351 f
  data arrival time                                                                    0.8351

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8351
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9351


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4009     0.4009
  fifo_0__mem_fifo/dff/data_r_reg_35_/CLK (DFFX1)                 0.1840    0.0000     0.4009 r
  fifo_0__mem_fifo/dff/data_r_reg_35_/Q (DFFX1)                   0.0406    0.1900     0.5909 r
  fifo_0__mem_fifo/dff/data_o[35] (net)         2       5.3705              0.0000     0.5909 r
  fifo_0__mem_fifo/dff/data_o[35] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5909 r
  fifo_0__mem_fifo/data_o[35] (net)                     5.3705              0.0000     0.5909 r
  fifo_0__mem_fifo/data_o[35] (bsg_one_fifo_width_p570_2)                   0.0000     0.5909 r
  fifo_lo[33] (net)                                     5.3705              0.0000     0.5909 r
  U1826/IN1 (MUX21X1)                                             0.0406    0.0000 &   0.5909 r
  U1826/Q (MUX21X1)                                               0.1497    0.1285 @   0.7195 r
  n2646 (net)                                   1      41.5235              0.0000     0.7195 r
  icc_place1897/INP (NBUFFX2)                                     0.1501   -0.0109 @   0.7085 r
  icc_place1897/Z (NBUFFX2)                                       0.2694    0.1557 @   0.8642 r
  mem_cmd_o[35] (net)                           5     152.1472              0.0000     0.8642 r
  mem_cmd_o[35] (out)                                             0.2694   -0.0286 @   0.8356 r
  data arrival time                                                                    0.8356

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8356
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9356


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_98_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[98]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4481     0.4481
  fifo_1__mem_fifo/dff/data_r_reg_98_/CLK (DFFX1)                 0.1952    0.0000     0.4481 r
  fifo_1__mem_fifo/dff/data_r_reg_98_/Q (DFFX1)                   0.0409    0.2115     0.6597 f
  fifo_1__mem_fifo/dff/data_o[98] (net)         2       7.2323              0.0000     0.6597 f
  fifo_1__mem_fifo/dff/data_o[98] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6597 f
  fifo_1__mem_fifo/data_o[98] (net)                     7.2323              0.0000     0.6597 f
  fifo_1__mem_fifo/data_o[98] (bsg_one_fifo_width_p570_3)                   0.0000     0.6597 f
  fifo_lo[138] (net)                                    7.2323              0.0000     0.6597 f
  U1939/IN2 (AND2X1)                                              0.0409    0.0000 &   0.6597 f
  U1939/Q (AND2X1)                                                0.2420    0.1644 @   0.8241 f
  io_cmd_o[98] (net)                            4      71.0603              0.0000     0.8241 f
  io_cmd_o[98] (out)                                              0.2420    0.0119 @   0.8360 f
  data arrival time                                                                    0.8360

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8360
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9360


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_108_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[108]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4435     0.4435
  fifo_1__mem_fifo/dff/data_r_reg_108_/CLK (DFFX1)                0.1883    0.0000     0.4435 r
  fifo_1__mem_fifo/dff/data_r_reg_108_/Q (DFFX1)                  0.0853    0.2394     0.6829 f
  fifo_1__mem_fifo/dff/data_o[108] (net)        2      26.8659              0.0000     0.6829 f
  fifo_1__mem_fifo/dff/data_o[108] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6829 f
  fifo_1__mem_fifo/data_o[108] (net)                   26.8659              0.0000     0.6829 f
  fifo_1__mem_fifo/data_o[108] (bsg_one_fifo_width_p570_3)                  0.0000     0.6829 f
  fifo_lo[148] (net)                                   26.8659              0.0000     0.6829 f
  U1959/IN2 (AND2X1)                                              0.0853   -0.0097 &   0.6732 f
  U1959/Q (AND2X1)                                                0.2705    0.1852 @   0.8585 f
  io_cmd_o[108] (net)                           4      79.1922              0.0000     0.8585 f
  io_cmd_o[108] (out)                                             0.2705   -0.0221 @   0.8364 f
  data arrival time                                                                    0.8364

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8364
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9364


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[78]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4481     0.4481
  fifo_1__mem_fifo/dff/data_r_reg_78_/CLK (DFFX1)                 0.1955    0.0000     0.4481 r
  fifo_1__mem_fifo/dff/data_r_reg_78_/Q (DFFX1)                   0.0545    0.1993     0.6474 r
  fifo_1__mem_fifo/dff/data_o[78] (net)         2      10.5979              0.0000     0.6474 r
  fifo_1__mem_fifo/dff/data_o[78] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6474 r
  fifo_1__mem_fifo/data_o[78] (net)                    10.5979              0.0000     0.6474 r
  fifo_1__mem_fifo/data_o[78] (bsg_one_fifo_width_p570_3)                   0.0000     0.6474 r
  fifo_lo[118] (net)                                   10.5979              0.0000     0.6474 r
  U1899/IN2 (AND2X1)                                              0.0545   -0.0009 &   0.6465 r
  U1899/Q (AND2X1)                                                0.2429    0.1516 @   0.7981 r
  io_cmd_o[78] (net)                            4      72.9526              0.0000     0.7981 r
  U1900/INP (NBUFFX2)                                             0.2437   -0.0479 @   0.7502 r
  U1900/Z (NBUFFX2)                                               0.0459    0.0926     0.8428 r
  mem_cmd_o[78] (net)                           1       9.7448              0.0000     0.8428 r
  mem_cmd_o[78] (out)                                             0.0459   -0.0064 &   0.8364 r
  data arrival time                                                                    0.8364

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8364
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9364


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_100_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[100]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4476     0.4476
  fifo_1__mem_fifo/dff/data_r_reg_100_/CLK (DFFX1)                0.1955    0.0000     0.4476 r
  fifo_1__mem_fifo/dff/data_r_reg_100_/Q (DFFX1)                  0.0511    0.1974     0.6451 r
  fifo_1__mem_fifo/dff/data_o[100] (net)        2       9.2851              0.0000     0.6451 r
  fifo_1__mem_fifo/dff/data_o[100] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6451 r
  fifo_1__mem_fifo/data_o[100] (net)                    9.2851              0.0000     0.6451 r
  fifo_1__mem_fifo/data_o[100] (bsg_one_fifo_width_p570_3)                  0.0000     0.6451 r
  fifo_lo[140] (net)                                    9.2851              0.0000     0.6451 r
  U1943/IN2 (AND2X1)                                              0.0511    0.0001 &   0.6452 r
  U1943/Q (AND2X1)                                                0.2047    0.1358 @   0.7809 r
  io_cmd_o[100] (net)                           4      60.9780              0.0000     0.7809 r
  U1944/INP (NBUFFX2)                                             0.2047   -0.0224 @   0.7586 r
  U1944/Z (NBUFFX2)                                               0.0388    0.0828     0.8414 r
  mem_cmd_o[100] (net)                          1       6.0568              0.0000     0.8414 r
  mem_cmd_o[100] (out)                                            0.0388   -0.0049 &   0.8365 r
  data arrival time                                                                    0.8365

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8365
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9365


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3999     0.3999
  fifo_0__mem_fifo/dff/data_r_reg_42_/CLK (DFFX1)                 0.1835    0.0000     0.3999 r
  fifo_0__mem_fifo/dff/data_r_reg_42_/Q (DFFX1)                   0.0574    0.2219     0.6218 f
  fifo_0__mem_fifo/dff/data_o[42] (net)         2      14.5481              0.0000     0.6218 f
  fifo_0__mem_fifo/dff/data_o[42] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6218 f
  fifo_0__mem_fifo/data_o[42] (net)                    14.5481              0.0000     0.6218 f
  fifo_0__mem_fifo/data_o[42] (bsg_one_fifo_width_p570_2)                   0.0000     0.6218 f
  fifo_lo[40] (net)                                    14.5481              0.0000     0.6218 f
  U1840/IN1 (MUX21X1)                                             0.0574   -0.0047 &   0.6171 f
  U1840/Q (MUX21X1)                                               0.3513    0.2233 @   0.8403 f
  io_cmd_o[42] (net)                            5     107.7616              0.0000     0.8403 f
  io_cmd_o[42] (out)                                              0.3513   -0.0038 @   0.8366 f
  data arrival time                                                                    0.8366

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8366
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9366


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4028     0.4028
  fifo_1__mem_fifo/dff/data_r_reg_40_/CLK (DFFX1)                 0.1911    0.0000     0.4028 r
  fifo_1__mem_fifo/dff/data_r_reg_40_/Q (DFFX1)                   0.1363    0.2644 @   0.6671 f
  fifo_1__mem_fifo/dff/data_o[40] (net)         2      46.4663              0.0000     0.6671 f
  fifo_1__mem_fifo/dff/data_o[40] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6671 f
  fifo_1__mem_fifo/data_o[40] (net)                    46.4663              0.0000     0.6671 f
  fifo_1__mem_fifo/data_o[40] (bsg_one_fifo_width_p570_3)                   0.0000     0.6671 f
  fifo_lo[87] (net)                                    46.4663              0.0000     0.6671 f
  U1836/IN2 (MUX21X1)                                             0.1363   -0.0051 @   0.6620 f
  U1836/Q (MUX21X1)                                               0.2946    0.2165 @   0.8785 f
  io_cmd_o[40] (net)                            5      90.1214              0.0000     0.8785 f
  io_cmd_o[40] (out)                                              0.2946   -0.0412 @   0.8373 f
  data arrival time                                                                    0.8373

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8373
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9373


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_70_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[70]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4484     0.4484
  fifo_1__mem_fifo/dff/data_r_reg_70_/CLK (DFFX1)                 0.1953    0.0000     0.4484 r
  fifo_1__mem_fifo/dff/data_r_reg_70_/Q (DFFX1)                   0.0517    0.2190     0.6674 f
  fifo_1__mem_fifo/dff/data_o[70] (net)         2      12.0063              0.0000     0.6674 f
  fifo_1__mem_fifo/dff/data_o[70] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6674 f
  fifo_1__mem_fifo/data_o[70] (net)                    12.0063              0.0000     0.6674 f
  fifo_1__mem_fifo/data_o[70] (bsg_one_fifo_width_p570_3)                   0.0000     0.6674 f
  fifo_lo[110] (net)                                   12.0063              0.0000     0.6674 f
  U1883/IN2 (AND2X1)                                              0.0517   -0.0015 &   0.6658 f
  U1883/Q (AND2X1)                                                0.2301    0.1679 @   0.8338 f
  io_cmd_o[70] (net)                            4      68.8352              0.0000     0.8338 f
  io_cmd_o[70] (out)                                              0.2301    0.0035 @   0.8373 f
  data arrival time                                                                    0.8373

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8373
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9373


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3962     0.3962
  fifo_0__mem_fifo/dff/data_r_reg_40_/CLK (DFFX1)                 0.1776    0.0000     0.3962 r
  fifo_0__mem_fifo/dff/data_r_reg_40_/Q (DFFX1)                   0.0445    0.2126     0.6088 f
  fifo_0__mem_fifo/dff/data_o[40] (net)         2       8.7903              0.0000     0.6088 f
  fifo_0__mem_fifo/dff/data_o[40] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6088 f
  fifo_0__mem_fifo/data_o[40] (net)                     8.7903              0.0000     0.6088 f
  fifo_0__mem_fifo/data_o[40] (bsg_one_fifo_width_p570_2)                   0.0000     0.6088 f
  fifo_lo[38] (net)                                     8.7903              0.0000     0.6088 f
  U1836/IN1 (MUX21X1)                                             0.0445   -0.0020 &   0.6068 f
  U1836/Q (MUX21X1)                                               0.2946    0.1993 @   0.8061 f
  io_cmd_o[40] (net)                            5      90.1214              0.0000     0.8061 f
  U1837/INP (NBUFFX2)                                             0.2946   -0.0413 @   0.7648 f
  U1837/Z (NBUFFX2)                                               0.0337    0.0747     0.8395 f
  mem_cmd_o[40] (net)                           1       2.0205              0.0000     0.8395 f
  mem_cmd_o[40] (out)                                             0.0337   -0.0020 &   0.8375 f
  data arrival time                                                                    0.8375

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8375
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9375


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[74]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4484     0.4484
  fifo_1__mem_fifo/dff/data_r_reg_74_/CLK (DFFX1)                 0.1953    0.0000     0.4484 r
  fifo_1__mem_fifo/dff/data_r_reg_74_/Q (DFFX1)                   0.0701    0.2078     0.6562 r
  fifo_1__mem_fifo/dff/data_o[74] (net)         2      16.5170              0.0000     0.6562 r
  fifo_1__mem_fifo/dff/data_o[74] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6562 r
  fifo_1__mem_fifo/data_o[74] (net)                    16.5170              0.0000     0.6562 r
  fifo_1__mem_fifo/data_o[74] (bsg_one_fifo_width_p570_3)                   0.0000     0.6562 r
  fifo_lo[114] (net)                                   16.5170              0.0000     0.6562 r
  U1891/IN2 (AND2X1)                                              0.0701   -0.0097 &   0.6465 r
  U1891/Q (AND2X1)                                                0.1957    0.1377 @   0.7842 r
  io_cmd_o[74] (net)                            4      58.5455              0.0000     0.7842 r
  U1892/INP (NBUFFX2)                                             0.1958   -0.0249 @   0.7592 r
  U1892/Z (NBUFFX2)                                               0.0471    0.0886     0.8478 r
  mem_cmd_o[74] (net)                           1      12.7534              0.0000     0.8478 r
  mem_cmd_o[74] (out)                                             0.0471   -0.0103 &   0.8375 r
  data arrival time                                                                    0.8375

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8375
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9375


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_104_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[104]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4434     0.4434
  fifo_1__mem_fifo/dff/data_r_reg_104_/CLK (DFFX1)                0.1883    0.0000     0.4434 r
  fifo_1__mem_fifo/dff/data_r_reg_104_/Q (DFFX1)                  0.1206    0.2303 @   0.6737 r
  fifo_1__mem_fifo/dff/data_o[104] (net)        2      34.1580              0.0000     0.6737 r
  fifo_1__mem_fifo/dff/data_o[104] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6737 r
  fifo_1__mem_fifo/data_o[104] (net)                   34.1580              0.0000     0.6737 r
  fifo_1__mem_fifo/data_o[104] (bsg_one_fifo_width_p570_3)                  0.0000     0.6737 r
  fifo_lo[144] (net)                                   34.1580              0.0000     0.6737 r
  U1951/IN2 (AND2X1)                                              0.1206   -0.0004 @   0.6732 r
  U1951/Q (AND2X1)                                                0.2319    0.1547 @   0.8280 r
  io_cmd_o[104] (net)                           4      69.2944              0.0000     0.8280 r
  io_cmd_o[104] (out)                                             0.2319    0.0096 @   0.8376 r
  data arrival time                                                                    0.8376

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8376
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9376


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4326     0.4326
  fifo_1__mem_fifo/dff/data_r_reg_6_/CLK (DFFX1)                  0.2621    0.0000     0.4326 r
  fifo_1__mem_fifo/dff/data_r_reg_6_/Q (DFFX1)                    0.1501    0.2476 @   0.6802 r
  fifo_1__mem_fifo/dff/data_o[6] (net)          2      43.6193              0.0000     0.6802 r
  fifo_1__mem_fifo/dff/data_o[6] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6802 r
  fifo_1__mem_fifo/data_o[6] (net)                     43.6193              0.0000     0.6802 r
  fifo_1__mem_fifo/data_o[6] (bsg_one_fifo_width_p570_3)                    0.0000     0.6802 r
  fifo_lo[53] (net)                                    43.6193              0.0000     0.6802 r
  U1768/IN2 (MUX21X1)                                             0.1504   -0.0184 @   0.6618 r
  U1768/Q (MUX21X1)                                               0.2536    0.1959 @   0.8577 r
  io_cmd_o[6] (net)                             4      75.3880              0.0000     0.8577 r
  io_cmd_o[6] (out)                                               0.2536   -0.0196 @   0.8381 r
  data arrival time                                                                    0.8381

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8381
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9381


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4319     0.4319
  fifo_1__mem_fifo/dff/data_r_reg_52_/CLK (DFFX1)                 0.2629    0.0000     0.4319 r
  fifo_1__mem_fifo/dff/data_r_reg_52_/Q (DFFX1)                   0.1287    0.2663 @   0.6982 f
  fifo_1__mem_fifo/dff/data_o[52] (net)         2      43.4854              0.0000     0.6982 f
  fifo_1__mem_fifo/dff/data_o[52] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6982 f
  fifo_1__mem_fifo/data_o[52] (net)                    43.4854              0.0000     0.6982 f
  fifo_1__mem_fifo/data_o[52] (bsg_one_fifo_width_p570_3)                   0.0000     0.6982 f
  fifo_lo[95] (net)                                    43.4854              0.0000     0.6982 f
  U1852/IN2 (MUX21X1)                                             0.1287   -0.0269 @   0.6713 f
  U1852/Q (MUX21X1)                                               0.2967    0.2173 @   0.8886 f
  io_cmd_o[52] (net)                            4      91.0644              0.0000     0.8886 f
  io_cmd_o[52] (out)                                              0.2967   -0.0497 @   0.8389 f
  data arrival time                                                                    0.8389

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8389
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9389


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4012     0.4012
  fifo_0__mem_fifo/dff/data_r_reg_45_/CLK (DFFX1)                 0.1838    0.0000     0.4012 r
  fifo_0__mem_fifo/dff/data_r_reg_45_/Q (DFFX1)                   0.0916    0.2178     0.6189 r
  fifo_0__mem_fifo/dff/data_o[45] (net)         2      24.6587              0.0000     0.6189 r
  fifo_0__mem_fifo/dff/data_o[45] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6189 r
  fifo_0__mem_fifo/data_o[45] (net)                    24.6587              0.0000     0.6189 r
  fifo_0__mem_fifo/data_o[45] (bsg_one_fifo_width_p570_2)                   0.0000     0.6189 r
  fifo_lo[43] (net)                                    24.6587              0.0000     0.6189 r
  U1846/IN1 (MUX21X1)                                             0.0916   -0.0140 &   0.6050 r
  U1846/Q (MUX21X1)                                               0.2757    0.1902 @   0.7951 r
  io_cmd_o[45] (net)                            4      82.4926              0.0000     0.7951 r
  U1847/INP (NBUFFX2)                                             0.2757   -0.0432 @   0.7519 r
  U1847/Z (NBUFFX2)                                               0.0379    0.0883     0.8402 r
  mem_cmd_o[45] (net)                           1       2.1433              0.0000     0.8402 r
  mem_cmd_o[45] (out)                                             0.0379   -0.0013 &   0.8390 r
  data arrival time                                                                    0.8390

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8390
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9390


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_117_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[117]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4146     0.4146
  fifo_1__mem_fifo/dff/data_r_reg_117_/CLK (DFFX1)                0.2540    0.0000     0.4146 r
  fifo_1__mem_fifo/dff/data_r_reg_117_/Q (DFFX1)                  0.0999    0.2275 @   0.6420 r
  fifo_1__mem_fifo/dff/data_o[117] (net)        2      28.0241              0.0000     0.6420 r
  fifo_1__mem_fifo/dff/data_o[117] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6420 r
  fifo_1__mem_fifo/data_o[117] (net)                   28.0241              0.0000     0.6420 r
  fifo_1__mem_fifo/data_o[117] (bsg_one_fifo_width_p570_3)                  0.0000     0.6420 r
  fifo_lo[157] (net)                                   28.0241              0.0000     0.6420 r
  U1977/IN2 (AND2X1)                                              0.1000   -0.0012 @   0.6408 r
  U1977/Q (AND2X1)                                                0.0896    0.0947     0.7355 r
  n2643 (net)                                   1      23.1501              0.0000     0.7355 r
  icc_place1904/INP (NBUFFX2)                                     0.0896   -0.0111 &   0.7245 r
  icc_place1904/Z (NBUFFX2)                                       0.2568    0.1382 @   0.8627 r
  mem_cmd_o[117] (net)                          4     144.6662              0.0000     0.8627 r
  mem_cmd_o[117] (out)                                            0.2568   -0.0235 @   0.8392 r
  data arrival time                                                                    0.8392

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8392
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9392


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_101_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[101]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4480     0.4480
  fifo_1__mem_fifo/dff/data_r_reg_101_/CLK (DFFX1)                0.1952    0.0000     0.4480 r
  fifo_1__mem_fifo/dff/data_r_reg_101_/Q (DFFX1)                  0.0436    0.2135     0.6615 f
  fifo_1__mem_fifo/dff/data_o[101] (net)        2       8.4449              0.0000     0.6615 f
  fifo_1__mem_fifo/dff/data_o[101] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6615 f
  fifo_1__mem_fifo/data_o[101] (net)                    8.4449              0.0000     0.6615 f
  fifo_1__mem_fifo/data_o[101] (bsg_one_fifo_width_p570_3)                  0.0000     0.6615 f
  fifo_lo[141] (net)                                    8.4449              0.0000     0.6615 f
  U1945/IN2 (AND2X1)                                              0.0436   -0.0006 &   0.6610 f
  U1945/Q (AND2X1)                                                0.2413    0.1632 @   0.8241 f
  io_cmd_o[101] (net)                           4      70.2583              0.0000     0.8241 f
  io_cmd_o[101] (out)                                             0.2413    0.0153 @   0.8395 f
  data arrival time                                                                    0.8395

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8395
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9395


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_96_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[96]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4484     0.4484
  fifo_1__mem_fifo/dff/data_r_reg_96_/CLK (DFFX1)                 0.1954    0.0000     0.4484 r
  fifo_1__mem_fifo/dff/data_r_reg_96_/Q (DFFX1)                   0.0538    0.2204     0.6687 f
  fifo_1__mem_fifo/dff/data_o[96] (net)         2      12.9246              0.0000     0.6687 f
  fifo_1__mem_fifo/dff/data_o[96] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6687 f
  fifo_1__mem_fifo/data_o[96] (net)                    12.9246              0.0000     0.6687 f
  fifo_1__mem_fifo/data_o[96] (bsg_one_fifo_width_p570_3)                   0.0000     0.6687 f
  fifo_lo[136] (net)                                   12.9246              0.0000     0.6687 f
  U1935/IN2 (AND2X1)                                              0.0538    0.0004 &   0.6692 f
  U1935/Q (AND2X1)                                                0.1850    0.1443 @   0.8135 f
  io_cmd_o[96] (net)                            4      53.9048              0.0000     0.8135 f
  U1936/INP (NBUFFX2)                                             0.1850   -0.0391 @   0.7744 f
  U1936/Z (NBUFFX2)                                               0.0432    0.0787     0.8531 f
  mem_cmd_o[96] (net)                           1      13.6135              0.0000     0.8531 f
  mem_cmd_o[96] (out)                                             0.0432   -0.0135 &   0.8396 f
  data arrival time                                                                    0.8396

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8396
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9396


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4012     0.4012
  fifo_0__mem_fifo/dff/data_r_reg_39_/CLK (DFFX1)                 0.1840    0.0000     0.4012 r
  fifo_0__mem_fifo/dff/data_r_reg_39_/Q (DFFX1)                   0.0400    0.2098     0.6111 f
  fifo_0__mem_fifo/dff/data_o[39] (net)         2       6.8301              0.0000     0.6111 f
  fifo_0__mem_fifo/dff/data_o[39] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6111 f
  fifo_0__mem_fifo/data_o[39] (net)                     6.8301              0.0000     0.6111 f
  fifo_0__mem_fifo/data_o[39] (bsg_one_fifo_width_p570_2)                   0.0000     0.6111 f
  fifo_lo[37] (net)                                     6.8301              0.0000     0.6111 f
  U1834/IN1 (MUX21X1)                                             0.0400    0.0001 &   0.6111 f
  U1834/Q (MUX21X1)                                               0.4097    0.2415 @   0.8527 f
  io_cmd_o[39] (net)                            5     125.5759              0.0000     0.8527 f
  io_cmd_o[39] (out)                                              0.4097   -0.0130 @   0.8397 f
  data arrival time                                                                    0.8397

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8397
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9397


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4002     0.4002
  fifo_0__mem_fifo/dff/data_r_reg_8_/CLK (DFFX1)                  0.1843    0.0000     0.4002 r
  fifo_0__mem_fifo/dff/data_r_reg_8_/Q (DFFX1)                    0.0403    0.2101     0.6103 f
  fifo_0__mem_fifo/dff/data_o[8] (net)          2       6.9483              0.0000     0.6103 f
  fifo_0__mem_fifo/dff/data_o[8] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6103 f
  fifo_0__mem_fifo/data_o[8] (net)                      6.9483              0.0000     0.6103 f
  fifo_0__mem_fifo/data_o[8] (bsg_one_fifo_width_p570_2)                    0.0000     0.6103 f
  fifo_lo[6] (net)                                      6.9483              0.0000     0.6103 f
  U1772/IN1 (MUX21X1)                                             0.0403    0.0001 &   0.6104 f
  U1772/Q (MUX21X1)                                               0.2528    0.1815 @   0.7918 f
  io_cmd_o[8] (net)                             4      76.8629              0.0000     0.7918 f
  U1773/INP (NBUFFX2)                                             0.2528   -0.0240 @   0.7678 f
  U1773/Z (NBUFFX2)                                               0.0347    0.0748     0.8426 f
  mem_cmd_o[8] (net)                            1       4.2985              0.0000     0.8426 f
  mem_cmd_o[8] (out)                                              0.0347   -0.0028 &   0.8398 f
  data arrival time                                                                    0.8398

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8398
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9398


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_99_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[99]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4478     0.4478
  fifo_1__mem_fifo/dff/data_r_reg_99_/CLK (DFFX1)                 0.1955    0.0000     0.4478 r
  fifo_1__mem_fifo/dff/data_r_reg_99_/Q (DFFX1)                   0.0707    0.2081     0.6559 r
  fifo_1__mem_fifo/dff/data_o[99] (net)         2      16.7568              0.0000     0.6559 r
  fifo_1__mem_fifo/dff/data_o[99] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6559 r
  fifo_1__mem_fifo/data_o[99] (net)                    16.7568              0.0000     0.6559 r
  fifo_1__mem_fifo/data_o[99] (bsg_one_fifo_width_p570_3)                   0.0000     0.6559 r
  fifo_lo[139] (net)                                   16.7568              0.0000     0.6559 r
  U1941/IN2 (AND2X1)                                              0.0707   -0.0011 &   0.6547 r
  U1941/Q (AND2X1)                                                0.1645    0.1208 @   0.7756 r
  io_cmd_o[99] (net)                            4      47.2748              0.0000     0.7756 r
  U1942/INP (NBUFFX2)                                             0.1649   -0.0136 @   0.7619 r
  U1942/Z (NBUFFX2)                                               0.0448    0.0835     0.8454 r
  mem_cmd_o[99] (net)                           1      12.3602              0.0000     0.8454 r
  mem_cmd_o[99] (out)                                             0.0448   -0.0052 &   0.8401 r
  data arrival time                                                                    0.8401

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8401
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9401


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3987     0.3987
  fifo_0__mem_fifo/dff/data_r_reg_5_/CLK (DFFX1)                  0.1834    0.0000     0.3987 r
  fifo_0__mem_fifo/dff/data_r_reg_5_/Q (DFFX1)                    0.0509    0.2174     0.6161 f
  fifo_0__mem_fifo/dff/data_o[5] (net)          2      11.6570              0.0000     0.6161 f
  fifo_0__mem_fifo/dff/data_o[5] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6161 f
  fifo_0__mem_fifo/data_o[5] (net)                     11.6570              0.0000     0.6161 f
  fifo_0__mem_fifo/data_o[5] (bsg_one_fifo_width_p570_2)                    0.0000     0.6161 f
  fifo_lo[3] (net)                                     11.6570              0.0000     0.6161 f
  U1766/IN1 (MUX21X1)                                             0.0509    0.0003 &   0.6165 f
  U1766/Q (MUX21X1)                                               0.2985    0.2010 @   0.8174 f
  io_cmd_o[5] (net)                             4      91.0434              0.0000     0.8174 f
  io_cmd_o[5] (out)                                               0.2985    0.0227 @   0.8401 f
  data arrival time                                                                    0.8401

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8401
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9401


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_110_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[110]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4479     0.4479
  fifo_1__mem_fifo/dff/data_r_reg_110_/CLK (DFFX1)                0.1947    0.0000     0.4479 r
  fifo_1__mem_fifo/dff/data_r_reg_110_/Q (DFFX1)                  0.0509    0.1973     0.6452 r
  fifo_1__mem_fifo/dff/data_o[110] (net)        2       9.2235              0.0000     0.6452 r
  fifo_1__mem_fifo/dff/data_o[110] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6452 r
  fifo_1__mem_fifo/data_o[110] (net)                    9.2235              0.0000     0.6452 r
  fifo_1__mem_fifo/data_o[110] (bsg_one_fifo_width_p570_3)                  0.0000     0.6452 r
  fifo_lo[150] (net)                                    9.2235              0.0000     0.6452 r
  U1963/IN2 (AND2X1)                                              0.0509   -0.0009 &   0.6443 r
  U1963/Q (AND2X1)                                                0.2172    0.1415 @   0.7858 r
  io_cmd_o[110] (net)                           4      65.3358              0.0000     0.7858 r
  U1964/INP (NBUFFX2)                                             0.2172   -0.0234 @   0.7624 r
  U1964/Z (NBUFFX2)                                               0.0334    0.0796     0.8420 r
  mem_cmd_o[110] (net)                          1       1.2986              0.0000     0.8420 r
  mem_cmd_o[110] (out)                                            0.0334   -0.0019 &   0.8402 r
  data arrival time                                                                    0.8402

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8402
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9402


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3997     0.3997
  fifo_0__mem_fifo/dff/data_r_reg_6_/CLK (DFFX1)                  0.1835    0.0000     0.3997 r
  fifo_0__mem_fifo/dff/data_r_reg_6_/Q (DFFX1)                    0.0519    0.1969     0.5966 r
  fifo_0__mem_fifo/dff/data_o[6] (net)          2       9.6049              0.0000     0.5966 r
  fifo_0__mem_fifo/dff/data_o[6] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5966 r
  fifo_0__mem_fifo/data_o[6] (net)                      9.6049              0.0000     0.5966 r
  fifo_0__mem_fifo/data_o[6] (bsg_one_fifo_width_p570_2)                    0.0000     0.5966 r
  fifo_lo[4] (net)                                      9.6049              0.0000     0.5966 r
  U1768/IN1 (MUX21X1)                                             0.0519   -0.0005 &   0.5961 r
  U1768/Q (MUX21X1)                                               0.2536    0.1728 @   0.7689 r
  io_cmd_o[6] (net)                             4      75.3880              0.0000     0.7689 r
  U1769/INP (NBUFFX2)                                             0.2536   -0.0196 @   0.7492 r
  U1769/Z (NBUFFX2)                                               0.0485    0.0958     0.8451 r
  mem_cmd_o[6] (net)                            1      11.3510              0.0000     0.8451 r
  mem_cmd_o[6] (out)                                              0.0485   -0.0034 &   0.8417 r
  data arrival time                                                                    0.8417

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8417
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9417


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4021     0.4021
  fifo_1__mem_fifo/dff/data_r_reg_4_/CLK (DFFX1)                  0.1910    0.0000     0.4021 r
  fifo_1__mem_fifo/dff/data_r_reg_4_/Q (DFFX1)                    0.1421    0.2669 @   0.6691 f
  fifo_1__mem_fifo/dff/data_o[4] (net)          2      48.5630              0.0000     0.6691 f
  fifo_1__mem_fifo/dff/data_o[4] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6691 f
  fifo_1__mem_fifo/data_o[4] (net)                     48.5630              0.0000     0.6691 f
  fifo_1__mem_fifo/data_o[4] (bsg_one_fifo_width_p570_3)                    0.0000     0.6691 f
  fifo_lo[51] (net)                                    48.5630              0.0000     0.6691 f
  U1764/IN2 (MUX21X1)                                             0.1421   -0.0224 @   0.6466 f
  U1764/Q (MUX21X1)                                               0.2432    0.1952 @   0.8419 f
  io_cmd_o[4] (net)                             4      73.4612              0.0000     0.8419 f
  io_cmd_o[4] (out)                                               0.2432   -0.0002 @   0.8417 f
  data arrival time                                                                    0.8417

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8417
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9417


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_86_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[86]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4479     0.4479
  fifo_1__mem_fifo/dff/data_r_reg_86_/CLK (DFFX1)                 0.1947    0.0000     0.4479 r
  fifo_1__mem_fifo/dff/data_r_reg_86_/Q (DFFX1)                   0.0573    0.2008     0.6487 r
  fifo_1__mem_fifo/dff/data_o[86] (net)         2      11.6497              0.0000     0.6487 r
  fifo_1__mem_fifo/dff/data_o[86] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6487 r
  fifo_1__mem_fifo/data_o[86] (net)                    11.6497              0.0000     0.6487 r
  fifo_1__mem_fifo/data_o[86] (bsg_one_fifo_width_p570_3)                   0.0000     0.6487 r
  fifo_lo[126] (net)                                   11.6497              0.0000     0.6487 r
  U1915/IN2 (AND2X1)                                              0.0573   -0.0037 &   0.6450 r
  U1915/Q (AND2X1)                                                0.2164    0.1426 @   0.7875 r
  io_cmd_o[86] (net)                            4      65.2893              0.0000     0.7875 r
  U1916/INP (NBUFFX2)                                             0.2164   -0.0150 @   0.7725 r
  U1916/Z (NBUFFX2)                                               0.0340    0.0800     0.8525 r
  mem_cmd_o[86] (net)                           1       1.7954              0.0000     0.8525 r
  mem_cmd_o[86] (out)                                             0.0340   -0.0096 &   0.8429 r
  data arrival time                                                                    0.8429

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8429
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9429


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[54]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4322     0.4322
  fifo_1__mem_fifo/dff/data_r_reg_54_/CLK (DFFX1)                 0.2629    0.0000     0.4322 r
  fifo_1__mem_fifo/dff/data_r_reg_54_/Q (DFFX1)                   0.0442    0.1985     0.6307 r
  fifo_1__mem_fifo/dff/data_o[54] (net)         2       6.7327              0.0000     0.6307 r
  fifo_1__mem_fifo/dff/data_o[54] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6307 r
  fifo_1__mem_fifo/data_o[54] (net)                     6.7327              0.0000     0.6307 r
  fifo_1__mem_fifo/data_o[54] (bsg_one_fifo_width_p570_3)                   0.0000     0.6307 r
  fifo_lo[97] (net)                                     6.7327              0.0000     0.6307 r
  U1856/IN2 (AND2X1)                                              0.0442    0.0000 &   0.6307 r
  U1856/Q (AND2X1)                                                0.3400    0.1810 @   0.8117 r
  io_cmd_o[54] (net)                            4     101.9782              0.0000     0.8117 r
  io_cmd_o[54] (out)                                              0.3400    0.0313 @   0.8430 r
  data arrival time                                                                    0.8430

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8430
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9430


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4317     0.4317
  fifo_1__mem_fifo/dff/data_r_reg_51_/CLK (DFFX1)                 0.2630    0.0000     0.4317 r
  fifo_1__mem_fifo/dff/data_r_reg_51_/Q (DFFX1)                   0.1399    0.2438 @   0.6755 r
  fifo_1__mem_fifo/dff/data_o[51] (net)         2      40.4129              0.0000     0.6755 r
  fifo_1__mem_fifo/dff/data_o[51] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6755 r
  fifo_1__mem_fifo/data_o[51] (net)                    40.4129              0.0000     0.6755 r
  fifo_1__mem_fifo/data_o[51] (bsg_one_fifo_width_p570_3)                   0.0000     0.6755 r
  fifo_lo[94] (net)                                    40.4129              0.0000     0.6755 r
  U1850/IN2 (MUX21X1)                                             0.1400   -0.0099 @   0.6656 r
  U1850/Q (MUX21X1)                                               0.2726    0.2009 @   0.8665 r
  io_cmd_o[51] (net)                            4      81.3422              0.0000     0.8665 r
  io_cmd_o[51] (out)                                              0.2726   -0.0233 @   0.8432 r
  data arrival time                                                                    0.8432

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8432
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9432


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_90_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[90]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4472     0.4472
  fifo_1__mem_fifo/dff/data_r_reg_90_/CLK (DFFX1)                 0.1947    0.0000     0.4472 r
  fifo_1__mem_fifo/dff/data_r_reg_90_/Q (DFFX1)                   0.0548    0.1994     0.6466 r
  fifo_1__mem_fifo/dff/data_o[90] (net)         2      10.7048              0.0000     0.6466 r
  fifo_1__mem_fifo/dff/data_o[90] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6466 r
  fifo_1__mem_fifo/data_o[90] (net)                    10.7048              0.0000     0.6466 r
  fifo_1__mem_fifo/data_o[90] (bsg_one_fifo_width_p570_3)                   0.0000     0.6466 r
  fifo_lo[130] (net)                                   10.7048              0.0000     0.6466 r
  U1923/IN2 (AND2X1)                                              0.0548   -0.0011 &   0.6456 r
  U1923/Q (AND2X1)                                                0.3149    0.1818 @   0.8274 r
  io_cmd_o[90] (net)                            4      97.3011              0.0000     0.8274 r
  io_cmd_o[90] (out)                                              0.3149    0.0168 @   0.8442 r
  data arrival time                                                                    0.8442

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8442
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9442


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4028     0.4028
  fifo_1__mem_fifo/dff/data_r_reg_29_/CLK (DFFX1)                 0.1911    0.0000     0.4028 r
  fifo_1__mem_fifo/dff/data_r_reg_29_/Q (DFFX1)                   0.1422    0.2684 @   0.6712 f
  fifo_1__mem_fifo/dff/data_o[29] (net)         2      49.4192              0.0000     0.6712 f
  fifo_1__mem_fifo/dff/data_o[29] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6712 f
  fifo_1__mem_fifo/data_o[29] (net)                    49.4192              0.0000     0.6712 f
  fifo_1__mem_fifo/data_o[29] (bsg_one_fifo_width_p570_3)                   0.0000     0.6712 f
  fifo_lo[76] (net)                                    49.4192              0.0000     0.6712 f
  U1814/IN2 (MUX21X1)                                             0.1422   -0.0261 @   0.6451 f
  U1814/Q (MUX21X1)                                               0.2709    0.2067 @   0.8518 f
  io_cmd_o[29] (net)                            4      82.3646              0.0000     0.8518 f
  io_cmd_o[29] (out)                                              0.2709   -0.0074 @   0.8444 f
  data arrival time                                                                    0.8444

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8444
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9444


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4029     0.4029
  fifo_1__mem_fifo/dff/data_r_reg_30_/CLK (DFFX1)                 0.1911    0.0000     0.4029 r
  fifo_1__mem_fifo/dff/data_r_reg_30_/Q (DFFX1)                   0.1447    0.2719 @   0.6748 f
  fifo_1__mem_fifo/dff/data_o[30] (net)         2      51.7486              0.0000     0.6748 f
  fifo_1__mem_fifo/dff/data_o[30] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6748 f
  fifo_1__mem_fifo/data_o[30] (net)                    51.7486              0.0000     0.6748 f
  fifo_1__mem_fifo/data_o[30] (bsg_one_fifo_width_p570_3)                   0.0000     0.6748 f
  fifo_lo[77] (net)                                    51.7486              0.0000     0.6748 f
  U1816/IN2 (MUX21X1)                                             0.1447   -0.0001 @   0.6747 f
  U1816/Q (MUX21X1)                                               0.2709    0.2079 @   0.8826 f
  io_cmd_o[30] (net)                            4      82.6018              0.0000     0.8826 f
  io_cmd_o[30] (out)                                              0.2709   -0.0372 @   0.8454 f
  data arrival time                                                                    0.8454

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8454
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9454


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[59]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4481     0.4481
  fifo_1__mem_fifo/dff/data_r_reg_59_/CLK (DFFX1)                 0.1955    0.0000     0.4481 r
  fifo_1__mem_fifo/dff/data_r_reg_59_/Q (DFFX1)                   0.0621    0.2035     0.6517 r
  fifo_1__mem_fifo/dff/data_o[59] (net)         2      13.4999              0.0000     0.6517 r
  fifo_1__mem_fifo/dff/data_o[59] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6517 r
  fifo_1__mem_fifo/data_o[59] (net)                    13.4999              0.0000     0.6517 r
  fifo_1__mem_fifo/data_o[59] (bsg_one_fifo_width_p570_3)                   0.0000     0.6517 r
  fifo_lo[99] (net)                                    13.4999              0.0000     0.6517 r
  U1861/IN2 (AND2X1)                                              0.0621   -0.0016 &   0.6501 r
  U1861/Q (AND2X1)                                                0.2388    0.1518 @   0.8018 r
  io_cmd_o[59] (net)                            4      72.3950              0.0000     0.8018 r
  U1862/INP (NBUFFX2)                                             0.2388   -0.0382 @   0.7636 r
  U1862/Z (NBUFFX2)                                               0.0420    0.0888     0.8524 r
  mem_cmd_o[59] (net)                           1       6.9116              0.0000     0.8524 r
  mem_cmd_o[59] (out)                                             0.0420   -0.0069 &   0.8455 r
  data arrival time                                                                    0.8455

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8455
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9455


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_89_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[89]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4479     0.4479
  fifo_1__mem_fifo/dff/data_r_reg_89_/CLK (DFFX1)                 0.1952    0.0000     0.4479 r
  fifo_1__mem_fifo/dff/data_r_reg_89_/Q (DFFX1)                   0.0625    0.2261     0.6740 f
  fifo_1__mem_fifo/dff/data_o[89] (net)         2      16.8143              0.0000     0.6740 f
  fifo_1__mem_fifo/dff/data_o[89] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6740 f
  fifo_1__mem_fifo/data_o[89] (net)                    16.8143              0.0000     0.6740 f
  fifo_1__mem_fifo/data_o[89] (bsg_one_fifo_width_p570_3)                   0.0000     0.6740 f
  fifo_lo[129] (net)                                   16.8143              0.0000     0.6740 f
  U1921/IN2 (AND2X1)                                              0.0625   -0.0073 &   0.6667 f
  U1921/Q (AND2X1)                                                0.2710    0.1845 @   0.8512 f
  io_cmd_o[89] (net)                            4      80.5064              0.0000     0.8512 f
  io_cmd_o[89] (out)                                              0.2710   -0.0057 @   0.8455 f
  data arrival time                                                                    0.8455

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8455
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9455


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_65_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[65]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4483     0.4483
  fifo_1__mem_fifo/dff/data_r_reg_65_/CLK (DFFX1)                 0.1954    0.0000     0.4483 r
  fifo_1__mem_fifo/dff/data_r_reg_65_/Q (DFFX1)                   0.0565    0.2223     0.6706 f
  fifo_1__mem_fifo/dff/data_o[65] (net)         2      14.1596              0.0000     0.6706 f
  fifo_1__mem_fifo/dff/data_o[65] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6706 f
  fifo_1__mem_fifo/data_o[65] (net)                    14.1596              0.0000     0.6706 f
  fifo_1__mem_fifo/data_o[65] (bsg_one_fifo_width_p570_3)                   0.0000     0.6706 f
  fifo_lo[105] (net)                                   14.1596              0.0000     0.6706 f
  U1873/IN2 (AND2X1)                                              0.0565   -0.0012 &   0.6693 f
  U1873/Q (AND2X1)                                                0.2024    0.1505 @   0.8198 f
  io_cmd_o[65] (net)                            4      59.0401              0.0000     0.8198 f
  U1874/INP (NBUFFX2)                                             0.2024   -0.0421 @   0.7777 f
  U1874/Z (NBUFFX2)                                               0.0297    0.0680     0.8457 f
  mem_cmd_o[65] (net)                           1       2.1640              0.0000     0.8457 f
  mem_cmd_o[65] (out)                                             0.0297    0.0000 &   0.8457 f
  data arrival time                                                                    0.8457

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8457
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9457


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4012     0.4012
  fifo_0__mem_fifo/dff/data_r_reg_45_/CLK (DFFX1)                 0.1838    0.0000     0.4012 r
  fifo_0__mem_fifo/dff/data_r_reg_45_/Q (DFFX1)                   0.0788    0.2352     0.6363 f
  fifo_0__mem_fifo/dff/data_o[45] (net)         2      24.0329              0.0000     0.6363 f
  fifo_0__mem_fifo/dff/data_o[45] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6363 f
  fifo_0__mem_fifo/data_o[45] (net)                    24.0329              0.0000     0.6363 f
  fifo_0__mem_fifo/data_o[45] (bsg_one_fifo_width_p570_2)                   0.0000     0.6363 f
  fifo_lo[43] (net)                                    24.0329              0.0000     0.6363 f
  U1846/IN1 (MUX21X1)                                             0.0788   -0.0130 &   0.6234 f
  U1846/Q (MUX21X1)                                               0.2679    0.1950 @   0.8184 f
  io_cmd_o[45] (net)                            4      81.7468              0.0000     0.8184 f
  U1847/INP (NBUFFX2)                                             0.2679   -0.0450 @   0.7734 f
  U1847/Z (NBUFFX2)                                               0.0327    0.0733     0.8468 f
  mem_cmd_o[45] (net)                           1       2.1433              0.0000     0.8468 f
  mem_cmd_o[45] (out)                                             0.0327   -0.0011 &   0.8457 f
  data arrival time                                                                    0.8457

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8457
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9457


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[73]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4480     0.4480
  fifo_1__mem_fifo/dff/data_r_reg_73_/CLK (DFFX1)                 0.1955    0.0000     0.4480 r
  fifo_1__mem_fifo/dff/data_r_reg_73_/Q (DFFX1)                   0.0563    0.2003     0.6483 r
  fifo_1__mem_fifo/dff/data_o[73] (net)         2      11.2588              0.0000     0.6483 r
  fifo_1__mem_fifo/dff/data_o[73] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6483 r
  fifo_1__mem_fifo/data_o[73] (net)                    11.2588              0.0000     0.6483 r
  fifo_1__mem_fifo/data_o[73] (bsg_one_fifo_width_p570_3)                   0.0000     0.6483 r
  fifo_lo[113] (net)                                   11.2588              0.0000     0.6483 r
  U1889/IN2 (AND2X1)                                              0.0563    0.0002 &   0.6485 r
  U1889/Q (AND2X1)                                                0.2318    0.1514 @   0.8000 r
  io_cmd_o[73] (net)                            4      70.4483              0.0000     0.8000 r
  U1890/INP (NBUFFX2)                                             0.2320   -0.0351 @   0.7649 r
  U1890/Z (NBUFFX2)                                               0.0349    0.0822     0.8471 r
  mem_cmd_o[73] (net)                           1       1.7472              0.0000     0.8471 r
  mem_cmd_o[73] (out)                                             0.0349   -0.0007 &   0.8464 r
  data arrival time                                                                    0.8464

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8464
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9464


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_87_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[87]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4478     0.4478
  fifo_1__mem_fifo/dff/data_r_reg_87_/CLK (DFFX1)                 0.1955    0.0000     0.4478 r
  fifo_1__mem_fifo/dff/data_r_reg_87_/Q (DFFX1)                   0.0490    0.2171     0.6649 f
  fifo_1__mem_fifo/dff/data_o[87] (net)         2      10.7964              0.0000     0.6649 f
  fifo_1__mem_fifo/dff/data_o[87] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6649 f
  fifo_1__mem_fifo/data_o[87] (net)                    10.7964              0.0000     0.6649 f
  fifo_1__mem_fifo/data_o[87] (bsg_one_fifo_width_p570_3)                   0.0000     0.6649 f
  fifo_lo[127] (net)                                   10.7964              0.0000     0.6649 f
  U1917/IN2 (AND2X1)                                              0.0490   -0.0012 &   0.6637 f
  U1917/Q (AND2X1)                                                0.2248    0.1595 @   0.8231 f
  io_cmd_o[87] (net)                            4      66.0773              0.0000     0.8231 f
  U1918/INP (NBUFFX2)                                             0.2248   -0.0453 @   0.7778 f
  U1918/Z (NBUFFX2)                                               0.0293    0.0687     0.8465 f
  mem_cmd_o[87] (net)                           1       1.0078              0.0000     0.8465 f
  mem_cmd_o[87] (out)                                             0.0293    0.0000 &   0.8465 f
  data arrival time                                                                    0.8465

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8465
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9465


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4027     0.4027
  fifo_1__mem_fifo/dff/data_r_reg_38_/CLK (DFFX1)                 0.1911    0.0000     0.4027 r
  fifo_1__mem_fifo/dff/data_r_reg_38_/Q (DFFX1)                   0.1392    0.2659 @   0.6686 f
  fifo_1__mem_fifo/dff/data_o[38] (net)         2      47.6500              0.0000     0.6686 f
  fifo_1__mem_fifo/dff/data_o[38] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6686 f
  fifo_1__mem_fifo/data_o[38] (net)                    47.6500              0.0000     0.6686 f
  fifo_1__mem_fifo/data_o[38] (bsg_one_fifo_width_p570_3)                   0.0000     0.6686 f
  fifo_lo[85] (net)                                    47.6500              0.0000     0.6686 f
  U1832/IN2 (MUX21X1)                                             0.1392   -0.0115 @   0.6571 f
  U1832/Q (MUX21X1)                                               0.3228    0.2275 @   0.8846 f
  io_cmd_o[38] (net)                            5      98.9596              0.0000     0.8846 f
  io_cmd_o[38] (out)                                              0.3228   -0.0381 @   0.8465 f
  data arrival time                                                                    0.8465

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8465
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9465


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4010     0.4010
  fifo_0__mem_fifo/dff/data_r_reg_28_/CLK (DFFX1)                 0.1841    0.0000     0.4010 r
  fifo_0__mem_fifo/dff/data_r_reg_28_/Q (DFFX1)                   0.0441    0.1924     0.5933 r
  fifo_0__mem_fifo/dff/data_o[28] (net)         2       6.6673              0.0000     0.5933 r
  fifo_0__mem_fifo/dff/data_o[28] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5933 r
  fifo_0__mem_fifo/data_o[28] (net)                     6.6673              0.0000     0.5933 r
  fifo_0__mem_fifo/data_o[28] (bsg_one_fifo_width_p570_2)                   0.0000     0.5933 r
  fifo_lo[26] (net)                                     6.6673              0.0000     0.5933 r
  U1812/IN1 (MUX21X1)                                             0.0441    0.0000 &   0.5934 r
  U1812/Q (MUX21X1)                                               0.1028    0.1124     0.7057 r
  n2647 (net)                                   1      27.1033              0.0000     0.7057 r
  icc_place1898/INP (NBUFFX2)                                     0.1028   -0.0169 &   0.6888 r
  icc_place1898/Z (NBUFFX2)                                       0.2454    0.1384 @   0.8272 r
  mem_cmd_o[28] (net)                           4     137.7188              0.0000     0.8272 r
  mem_cmd_o[28] (out)                                             0.2454    0.0195 @   0.8468 r
  data arrival time                                                                    0.8468

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8468
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9468


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4027     0.4027
  fifo_1__mem_fifo/dff/data_r_reg_26_/CLK (DFFX1)                 0.1911    0.0000     0.4027 r
  fifo_1__mem_fifo/dff/data_r_reg_26_/Q (DFFX1)                   0.2123    0.2669 @   0.6696 r
  fifo_1__mem_fifo/dff/data_o[26] (net)         2      63.5185              0.0000     0.6696 r
  fifo_1__mem_fifo/dff/data_o[26] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6696 r
  fifo_1__mem_fifo/data_o[26] (net)                    63.5185              0.0000     0.6696 r
  fifo_1__mem_fifo/data_o[26] (bsg_one_fifo_width_p570_3)                   0.0000     0.6696 r
  fifo_lo[73] (net)                                    63.5185              0.0000     0.6696 r
  U1808/IN2 (MUX21X1)                                             0.2131   -0.0461 @   0.6235 r
  U1808/Q (MUX21X1)                                               0.3030    0.2247 @   0.8482 r
  io_cmd_o[26] (net)                            5      90.8450              0.0000     0.8482 r
  io_cmd_o[26] (out)                                              0.3030   -0.0012 @   0.8469 r
  data arrival time                                                                    0.8469

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8469
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9469


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3998     0.3998
  fifo_0__mem_fifo/dff/data_r_reg_51_/CLK (DFFX1)                 0.1835    0.0000     0.3998 r
  fifo_0__mem_fifo/dff/data_r_reg_51_/Q (DFFX1)                   0.0719    0.2077     0.6075 r
  fifo_0__mem_fifo/dff/data_o[51] (net)         2      17.1972              0.0000     0.6075 r
  fifo_0__mem_fifo/dff/data_o[51] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6075 r
  fifo_0__mem_fifo/data_o[51] (net)                    17.1972              0.0000     0.6075 r
  fifo_0__mem_fifo/data_o[51] (bsg_one_fifo_width_p570_2)                   0.0000     0.6075 r
  fifo_lo[45] (net)                                    17.1972              0.0000     0.6075 r
  U1850/IN1 (MUX21X1)                                             0.0719   -0.0083 &   0.5992 r
  U1850/Q (MUX21X1)                                               0.2726    0.1842 @   0.7833 r
  io_cmd_o[51] (net)                            4      81.3422              0.0000     0.7833 r
  U1851/INP (NBUFFX2)                                             0.2726   -0.0236 @   0.7598 r
  U1851/Z (NBUFFX2)                                               0.0377    0.0879     0.8477 r
  mem_cmd_o[51] (net)                           1       2.0749              0.0000     0.8477 r
  mem_cmd_o[51] (out)                                             0.0377   -0.0006 &   0.8471 r
  data arrival time                                                                    0.8471

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8471
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9471


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4002     0.4002
  fifo_0__mem_fifo/dff/data_r_reg_4_/CLK (DFFX1)                  0.1835    0.0000     0.4002 r
  fifo_0__mem_fifo/dff/data_r_reg_4_/Q (DFFX1)                    0.0441    0.1923     0.5925 r
  fifo_0__mem_fifo/dff/data_o[4] (net)          2       6.6459              0.0000     0.5925 r
  fifo_0__mem_fifo/dff/data_o[4] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5925 r
  fifo_0__mem_fifo/data_o[4] (net)                      6.6459              0.0000     0.5925 r
  fifo_0__mem_fifo/data_o[4] (bsg_one_fifo_width_p570_2)                    0.0000     0.5925 r
  fifo_lo[2] (net)                                      6.6459              0.0000     0.5925 r
  U1764/IN1 (MUX21X1)                                             0.0441    0.0000 &   0.5926 r
  U1764/Q (MUX21X1)                                               0.2501    0.1695 @   0.7620 r
  io_cmd_o[4] (net)                             4      74.2070              0.0000     0.7620 r
  U1765/INP (NBUFFX2)                                             0.2501    0.0000 @   0.7620 r
  U1765/Z (NBUFFX2)                                               0.0404    0.0885     0.8506 r
  mem_cmd_o[4] (net)                            1       5.1367              0.0000     0.8506 r
  mem_cmd_o[4] (out)                                              0.0404   -0.0033 &   0.8472 r
  data arrival time                                                                    0.8472

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8472
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9472


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4008     0.4008
  fifo_0__mem_fifo/dff/data_r_reg_11_/CLK (DFFX1)                 0.1841    0.0000     0.4008 r
  fifo_0__mem_fifo/dff/data_r_reg_11_/Q (DFFX1)                   0.0661    0.2273     0.6281 f
  fifo_0__mem_fifo/dff/data_o[11] (net)         2      18.3702              0.0000     0.6281 f
  fifo_0__mem_fifo/dff/data_o[11] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6281 f
  fifo_0__mem_fifo/data_o[11] (net)                    18.3702              0.0000     0.6281 f
  fifo_0__mem_fifo/data_o[11] (bsg_one_fifo_width_p570_2)                   0.0000     0.6281 f
  fifo_lo[9] (net)                                     18.3702              0.0000     0.6281 f
  U1778/IN1 (MUX21X1)                                             0.0661   -0.0001 &   0.6280 f
  U1778/Q (MUX21X1)                                               0.2810    0.1968 @   0.8247 f
  io_cmd_o[11] (net)                            4      85.5097              0.0000     0.8247 f
  io_cmd_o[11] (out)                                              0.2810    0.0228 @   0.8475 f
  data arrival time                                                                    0.8475

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8475
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9475


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[61]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4484     0.4484
  fifo_1__mem_fifo/dff/data_r_reg_61_/CLK (DFFX1)                 0.1954    0.0000     0.4484 r
  fifo_1__mem_fifo/dff/data_r_reg_61_/Q (DFFX1)                   0.0522    0.2193     0.6677 f
  fifo_1__mem_fifo/dff/data_o[61] (net)         2      12.2346              0.0000     0.6677 f
  fifo_1__mem_fifo/dff/data_o[61] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6677 f
  fifo_1__mem_fifo/data_o[61] (net)                    12.2346              0.0000     0.6677 f
  fifo_1__mem_fifo/data_o[61] (bsg_one_fifo_width_p570_3)                   0.0000     0.6677 f
  fifo_lo[101] (net)                                   12.2346              0.0000     0.6677 f
  U1865/IN2 (AND2X1)                                              0.0522   -0.0014 &   0.6662 f
  U1865/Q (AND2X1)                                                0.2432    0.1694 @   0.8356 f
  io_cmd_o[61] (net)                            4      71.9350              0.0000     0.8356 f
  io_cmd_o[61] (out)                                              0.2432    0.0120 @   0.8476 f
  data arrival time                                                                    0.8476

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8476
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9476


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4013     0.4013
  fifo_0__mem_fifo/dff/data_r_reg_21_/CLK (DFFX1)                 0.1840    0.0000     0.4013 r
  fifo_0__mem_fifo/dff/data_r_reg_21_/Q (DFFX1)                   0.0763    0.2100     0.6113 r
  fifo_0__mem_fifo/dff/data_o[21] (net)         2      18.8457              0.0000     0.6113 r
  fifo_0__mem_fifo/dff/data_o[21] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6113 r
  fifo_0__mem_fifo/data_o[21] (net)                    18.8457              0.0000     0.6113 r
  fifo_0__mem_fifo/data_o[21] (bsg_one_fifo_width_p570_2)                   0.0000     0.6113 r
  fifo_lo[19] (net)                                    18.8457              0.0000     0.6113 r
  U1798/IN1 (MUX21X1)                                             0.0763   -0.0133 &   0.5980 r
  U1798/Q (MUX21X1)                                               0.2740    0.1853 @   0.7833 r
  io_cmd_o[21] (net)                            4      81.6593              0.0000     0.7833 r
  U1799/INP (NBUFFX2)                                             0.2740   -0.0232 @   0.7602 r
  U1799/Z (NBUFFX2)                                               0.0375    0.0878     0.8480 r
  mem_cmd_o[21] (net)                           1       1.8594              0.0000     0.8480 r
  mem_cmd_o[21] (out)                                             0.0375    0.0000 &   0.8480 r
  data arrival time                                                                    0.8480

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8480
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9480


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4008     0.4008
  fifo_0__mem_fifo/dff/data_r_reg_7_/CLK (DFFX1)                  0.1839    0.0000     0.4008 r
  fifo_0__mem_fifo/dff/data_r_reg_7_/Q (DFFX1)                    0.0776    0.2106     0.6115 r
  fifo_0__mem_fifo/dff/data_o[7] (net)          2      19.3574              0.0000     0.6115 r
  fifo_0__mem_fifo/dff/data_o[7] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6115 r
  fifo_0__mem_fifo/data_o[7] (net)                     19.3574              0.0000     0.6115 r
  fifo_0__mem_fifo/data_o[7] (bsg_one_fifo_width_p570_2)                    0.0000     0.6115 r
  fifo_lo[5] (net)                                     19.3574              0.0000     0.6115 r
  U1770/IN1 (MUX21X1)                                             0.0776   -0.0078 &   0.6037 r
  U1770/Q (MUX21X1)                                               0.3266    0.2061 @   0.8098 r
  io_cmd_o[7] (net)                             4      98.6681              0.0000     0.8098 r
  U1771/INP (NBUFFX2)                                             0.3266   -0.0626 @   0.7472 r
  U1771/Z (NBUFFX2)                                               0.0588    0.1100 @   0.8572 r
  mem_cmd_o[7] (net)                            1      17.3035              0.0000     0.8572 r
  mem_cmd_o[7] (out)                                              0.0589   -0.0089 @   0.8483 r
  data arrival time                                                                    0.8483

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8483
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9483


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_97_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[97]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4478     0.4478
  fifo_1__mem_fifo/dff/data_r_reg_97_/CLK (DFFX1)                 0.1947    0.0000     0.4478 r
  fifo_1__mem_fifo/dff/data_r_reg_97_/Q (DFFX1)                   0.0620    0.2257     0.6735 f
  fifo_1__mem_fifo/dff/data_o[97] (net)         2      16.5865              0.0000     0.6735 f
  fifo_1__mem_fifo/dff/data_o[97] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6735 f
  fifo_1__mem_fifo/data_o[97] (net)                    16.5865              0.0000     0.6735 f
  fifo_1__mem_fifo/data_o[97] (bsg_one_fifo_width_p570_3)                   0.0000     0.6735 f
  fifo_lo[137] (net)                                   16.5865              0.0000     0.6735 f
  U1937/IN2 (AND2X1)                                              0.0620   -0.0013 &   0.6722 f
  U1937/Q (AND2X1)                                                0.1526    0.1299 @   0.8022 f
  io_cmd_o[97] (net)                            4      43.6269              0.0000     0.8022 f
  U1938/INP (NBUFFX2)                                             0.1526   -0.0208 @   0.7814 f
  U1938/Z (NBUFFX2)                                               0.0361    0.0710     0.8523 f
  mem_cmd_o[97] (net)                           1       9.1390              0.0000     0.8523 f
  mem_cmd_o[97] (out)                                             0.0361   -0.0036 &   0.8487 f
  data arrival time                                                                    0.8487

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8487
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9487


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4317     0.4317
  fifo_1__mem_fifo/dff/data_r_reg_44_/CLK (DFFX1)                 0.2621    0.0000     0.4317 r
  fifo_1__mem_fifo/dff/data_r_reg_44_/Q (DFFX1)                   0.1631    0.2534 @   0.6851 r
  fifo_1__mem_fifo/dff/data_o[44] (net)         2      48.0578              0.0000     0.6851 r
  fifo_1__mem_fifo/dff/data_o[44] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6851 r
  fifo_1__mem_fifo/data_o[44] (net)                    48.0578              0.0000     0.6851 r
  fifo_1__mem_fifo/data_o[44] (bsg_one_fifo_width_p570_3)                   0.0000     0.6851 r
  fifo_lo[91] (net)                                    48.0578              0.0000     0.6851 r
  U1844/IN2 (MUX21X1)                                             0.1633   -0.0410 @   0.6441 r
  U1844/Q (MUX21X1)                                               0.2873    0.2098 @   0.8539 r
  io_cmd_o[44] (net)                            4      85.7149              0.0000     0.8539 r
  io_cmd_o[44] (out)                                              0.2873   -0.0052 @   0.8487 r
  data arrival time                                                                    0.8487

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8487
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9487


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4000     0.4000
  fifo_0__mem_fifo/dff/data_r_reg_20_/CLK (DFFX1)                 0.1834    0.0000     0.4000 r
  fifo_0__mem_fifo/dff/data_r_reg_20_/Q (DFFX1)                   0.0563    0.2211     0.6211 f
  fifo_0__mem_fifo/dff/data_o[20] (net)         2      14.0533              0.0000     0.6211 f
  fifo_0__mem_fifo/dff/data_o[20] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6211 f
  fifo_0__mem_fifo/data_o[20] (net)                    14.0533              0.0000     0.6211 f
  fifo_0__mem_fifo/data_o[20] (bsg_one_fifo_width_p570_2)                   0.0000     0.6211 f
  fifo_lo[18] (net)                                    14.0533              0.0000     0.6211 f
  U1796/IN1 (MUX21X1)                                             0.0563   -0.0031 &   0.6180 f
  U1796/Q (MUX21X1)                                               0.3035    0.2029 @   0.8209 f
  io_cmd_o[20] (net)                            4      92.3176              0.0000     0.8209 f
  io_cmd_o[20] (out)                                              0.3035    0.0282 @   0.8491 f
  data arrival time                                                                    0.8491

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8491
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9491


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4018     0.4018
  fifo_1__mem_fifo/dff/data_r_reg_16_/CLK (DFFX1)                 0.1911    0.0000     0.4018 r
  fifo_1__mem_fifo/dff/data_r_reg_16_/Q (DFFX1)                   0.1764    0.2517 @   0.6535 r
  fifo_1__mem_fifo/dff/data_o[16] (net)         2      51.5434              0.0000     0.6535 r
  fifo_1__mem_fifo/dff/data_o[16] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6535 r
  fifo_1__mem_fifo/data_o[16] (net)                    51.5434              0.0000     0.6535 r
  fifo_1__mem_fifo/data_o[16] (bsg_one_fifo_width_p570_3)                   0.0000     0.6535 r
  fifo_lo[63] (net)                                    51.5434              0.0000     0.6535 r
  U1788/IN2 (MUX21X1)                                             0.1771   -0.0201 @   0.6334 r
  U1788/Q (MUX21X1)                                               0.2765    0.2086 @   0.8419 r
  io_cmd_o[16] (net)                            4      82.4405              0.0000     0.8419 r
  io_cmd_o[16] (out)                                              0.2765    0.0078 @   0.8497 r
  data arrival time                                                                    0.8497

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8497
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9497


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4008     0.4008
  fifo_0__mem_fifo/dff/data_r_reg_14_/CLK (DFFX1)                 0.1842    0.0000     0.4008 r
  fifo_0__mem_fifo/dff/data_r_reg_14_/Q (DFFX1)                   0.0832    0.2135     0.6143 r
  fifo_0__mem_fifo/dff/data_o[14] (net)         2      21.4672              0.0000     0.6143 r
  fifo_0__mem_fifo/dff/data_o[14] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6143 r
  fifo_0__mem_fifo/data_o[14] (net)                    21.4672              0.0000     0.6143 r
  fifo_0__mem_fifo/data_o[14] (bsg_one_fifo_width_p570_2)                   0.0000     0.6143 r
  fifo_lo[12] (net)                                    21.4672              0.0000     0.6143 r
  U1784/IN1 (MUX21X1)                                             0.0832   -0.0013 &   0.6130 r
  U1784/Q (MUX21X1)                                               0.3359    0.2066 @   0.8196 r
  io_cmd_o[14] (net)                            4     100.1539              0.0000     0.8196 r
  io_cmd_o[14] (out)                                              0.3359    0.0310 @   0.8506 r
  data arrival time                                                                    0.8506

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8506
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9506


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4014     0.4014
  fifo_0__mem_fifo/dff/data_r_reg_19_/CLK (DFFX1)                 0.1840    0.0000     0.4014 r
  fifo_0__mem_fifo/dff/data_r_reg_19_/Q (DFFX1)                   0.0618    0.2024     0.6038 r
  fifo_0__mem_fifo/dff/data_o[19] (net)         2      13.3613              0.0000     0.6038 r
  fifo_0__mem_fifo/dff/data_o[19] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6038 r
  fifo_0__mem_fifo/data_o[19] (net)                    13.3613              0.0000     0.6038 r
  fifo_0__mem_fifo/data_o[19] (bsg_one_fifo_width_p570_2)                   0.0000     0.6038 r
  fifo_lo[17] (net)                                    13.3613              0.0000     0.6038 r
  U1794/IN1 (MUX21X1)                                             0.0618   -0.0034 &   0.6005 r
  U1794/Q (MUX21X1)                                               0.2954    0.1900 @   0.7905 r
  io_cmd_o[19] (net)                            4      88.4402              0.0000     0.7905 r
  U1795/INP (NBUFFX2)                                             0.2954   -0.0285 @   0.7620 r
  U1795/Z (NBUFFX2)                                               0.0443    0.0952     0.8572 r
  mem_cmd_o[19] (net)                           1       6.4518              0.0000     0.8572 r
  mem_cmd_o[19] (out)                                             0.0443   -0.0065 &   0.8507 r
  data arrival time                                                                    0.8507

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8507
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9507


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3997     0.3997
  fifo_0__mem_fifo/dff/data_r_reg_6_/CLK (DFFX1)                  0.1835    0.0000     0.3997 r
  fifo_0__mem_fifo/dff/data_r_reg_6_/Q (DFFX1)                    0.0449    0.2133     0.6130 f
  fifo_0__mem_fifo/dff/data_o[6] (net)          2       8.9791              0.0000     0.6130 f
  fifo_0__mem_fifo/dff/data_o[6] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6130 f
  fifo_0__mem_fifo/data_o[6] (net)                      8.9791              0.0000     0.6130 f
  fifo_0__mem_fifo/data_o[6] (bsg_one_fifo_width_p570_2)                    0.0000     0.6130 f
  fifo_lo[4] (net)                                      8.9791              0.0000     0.6130 f
  U1768/IN1 (MUX21X1)                                             0.0449    0.0002 &   0.6132 f
  U1768/Q (MUX21X1)                                               0.2465    0.1791 @   0.7923 f
  io_cmd_o[6] (net)                             4      74.6422              0.0000     0.7923 f
  U1769/INP (NBUFFX2)                                             0.2465   -0.0206 @   0.7718 f
  U1769/Z (NBUFFX2)                                               0.0432    0.0819     0.8537 f
  mem_cmd_o[6] (net)                            1      11.3510              0.0000     0.8537 f
  mem_cmd_o[6] (out)                                              0.0432   -0.0029 &   0.8509 f
  data arrival time                                                                    0.8509

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8509
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9509


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_121_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[121]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4469     0.4469
  fifo_1__mem_fifo/dff/data_r_reg_121_/CLK (DFFX1)                0.1947    0.0000     0.4469 r
  fifo_1__mem_fifo/dff/data_r_reg_121_/Q (DFFX1)                  0.0445    0.2140     0.6610 f
  fifo_1__mem_fifo/dff/data_o[121] (net)        2       8.8107              0.0000     0.6610 f
  fifo_1__mem_fifo/dff/data_o[121] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6610 f
  fifo_1__mem_fifo/data_o[121] (net)                    8.8107              0.0000     0.6610 f
  fifo_1__mem_fifo/data_o[121] (bsg_one_fifo_width_p570_3)                  0.0000     0.6610 f
  fifo_lo[161] (net)                                    8.8107              0.0000     0.6610 f
  U1985/IN2 (AND2X1)                                              0.0445   -0.0014 &   0.6595 f
  U1985/Q (AND2X1)                                                0.2075    0.1503 @   0.8098 f
  io_cmd_o[121] (net)                           4      60.7100              0.0000     0.8098 f
  U1986/INP (NBUFFX2)                                             0.2075   -0.0265 @   0.7833 f
  U1986/Z (NBUFFX2)                                               0.0292    0.0678     0.8511 f
  mem_cmd_o[121] (net)                          1       1.5630              0.0000     0.8511 f
  mem_cmd_o[121] (out)                                            0.0292    0.0000 &   0.8511 f
  data arrival time                                                                    0.8511

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8511
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9511


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4316     0.4316
  fifo_1__mem_fifo/dff/data_r_reg_1_/CLK (DFFX1)                  0.2630    0.0000     0.4316 r
  fifo_1__mem_fifo/dff/data_r_reg_1_/Q (DFFX1)                    0.1429    0.2441 @   0.6757 r
  fifo_1__mem_fifo/dff/data_o[1] (net)          2      40.9470              0.0000     0.6757 r
  fifo_1__mem_fifo/dff/data_o[1] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6757 r
  fifo_1__mem_fifo/data_o[1] (net)                     40.9470              0.0000     0.6757 r
  fifo_1__mem_fifo/data_o[1] (bsg_one_fifo_width_p570_3)                    0.0000     0.6757 r
  fifo_lo[49] (net)                                    40.9470              0.0000     0.6757 r
  U1760/IN2 (MUX21X1)                                             0.1431   -0.0362 @   0.6395 r
  U1760/Q (MUX21X1)                                               0.3869    0.2404 @   0.8799 r
  io_cmd_o[1] (net)                             4     116.4944              0.0000     0.8799 r
  io_cmd_o[1] (out)                                               0.3869   -0.0288 @   0.8511 r
  data arrival time                                                                    0.8511

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8511
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9511


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_64_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[64]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4482     0.4482
  fifo_1__mem_fifo/dff/data_r_reg_64_/CLK (DFFX1)                 0.1955    0.0000     0.4482 r
  fifo_1__mem_fifo/dff/data_r_reg_64_/Q (DFFX1)                   0.0618    0.2034     0.6515 r
  fifo_1__mem_fifo/dff/data_o[64] (net)         2      13.3671              0.0000     0.6515 r
  fifo_1__mem_fifo/dff/data_o[64] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6515 r
  fifo_1__mem_fifo/data_o[64] (net)                    13.3671              0.0000     0.6515 r
  fifo_1__mem_fifo/data_o[64] (bsg_one_fifo_width_p570_3)                   0.0000     0.6515 r
  fifo_lo[104] (net)                                   13.3671              0.0000     0.6515 r
  U1871/IN2 (AND2X1)                                              0.0618   -0.0023 &   0.6492 r
  U1871/Q (AND2X1)                                                0.3232    0.1882 @   0.8374 r
  io_cmd_o[64] (net)                            4     100.6846              0.0000     0.8374 r
  io_cmd_o[64] (out)                                              0.3232    0.0139 @   0.8513 r
  data arrival time                                                                    0.8513

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8513
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9513


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4013     0.4013
  fifo_0__mem_fifo/dff/data_r_reg_22_/CLK (DFFX1)                 0.1840    0.0000     0.4013 r
  fifo_0__mem_fifo/dff/data_r_reg_22_/Q (DFFX1)                   0.0547    0.1985     0.5998 r
  fifo_0__mem_fifo/dff/data_o[22] (net)         2      10.6709              0.0000     0.5998 r
  fifo_0__mem_fifo/dff/data_o[22] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5998 r
  fifo_0__mem_fifo/data_o[22] (net)                    10.6709              0.0000     0.5998 r
  fifo_0__mem_fifo/data_o[22] (bsg_one_fifo_width_p570_2)                   0.0000     0.5998 r
  fifo_lo[20] (net)                                    10.6709              0.0000     0.5998 r
  U1800/IN1 (MUX21X1)                                             0.0547   -0.0020 &   0.5978 r
  U1800/Q (MUX21X1)                                               0.2757    0.1819 @   0.7797 r
  io_cmd_o[22] (net)                            4      82.4855              0.0000     0.7797 r
  U1801/INP (NBUFFX2)                                             0.2757   -0.0178 @   0.7619 r
  U1801/Z (NBUFFX2)                                               0.0396    0.0898     0.8516 r
  mem_cmd_o[22] (net)                           1       3.4548              0.0000     0.8516 r
  mem_cmd_o[22] (out)                                             0.0396    0.0000 &   0.8517 r
  data arrival time                                                                    0.8517

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8517
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9517


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[62]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4483     0.4483
  fifo_1__mem_fifo/dff/data_r_reg_62_/CLK (DFFX1)                 0.1954    0.0000     0.4483 r
  fifo_1__mem_fifo/dff/data_r_reg_62_/Q (DFFX1)                   0.0583    0.2234     0.6717 f
  fifo_1__mem_fifo/dff/data_o[62] (net)         2      14.9193              0.0000     0.6717 f
  fifo_1__mem_fifo/dff/data_o[62] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6717 f
  fifo_1__mem_fifo/data_o[62] (net)                    14.9193              0.0000     0.6717 f
  fifo_1__mem_fifo/data_o[62] (bsg_one_fifo_width_p570_3)                   0.0000     0.6717 f
  fifo_lo[102] (net)                                   14.9193              0.0000     0.6717 f
  U1867/IN2 (AND2X1)                                              0.0583   -0.0027 &   0.6690 f
  U1867/Q (AND2X1)                                                0.1969    0.1496 @   0.8186 f
  io_cmd_o[62] (net)                            4      56.8657              0.0000     0.8186 f
  U1868/INP (NBUFFX2)                                             0.1969   -0.0273 @   0.7913 f
  U1868/Z (NBUFFX2)                                               0.0289    0.0670     0.8583 f
  mem_cmd_o[62] (net)                           1       1.6857              0.0000     0.8583 f
  mem_cmd_o[62] (out)                                             0.0289   -0.0066 &   0.8517 f
  data arrival time                                                                    0.8517

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8517
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9517


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4028     0.4028
  fifo_1__mem_fifo/dff/data_r_reg_43_/CLK (DFFX1)                 0.1911    0.0000     0.4028 r
  fifo_1__mem_fifo/dff/data_r_reg_43_/Q (DFFX1)                   0.1569    0.2447 @   0.6475 r
  fifo_1__mem_fifo/dff/data_o[43] (net)         2      45.7065              0.0000     0.6475 r
  fifo_1__mem_fifo/dff/data_o[43] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6475 r
  fifo_1__mem_fifo/data_o[43] (net)                    45.7065              0.0000     0.6475 r
  fifo_1__mem_fifo/data_o[43] (bsg_one_fifo_width_p570_3)                   0.0000     0.6475 r
  fifo_lo[90] (net)                                    45.7065              0.0000     0.6475 r
  U1842/IN2 (MUX21X1)                                             0.1572   -0.0076 @   0.6399 r
  U1842/Q (MUX21X1)                                               0.3431    0.2287 @   0.8686 r
  io_cmd_o[43] (net)                            5     103.2243              0.0000     0.8686 r
  io_cmd_o[43] (out)                                              0.3431   -0.0165 @   0.8521 r
  data arrival time                                                                    0.8521

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8521
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9521


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_75_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[75]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4486     0.4486
  fifo_1__mem_fifo/dff/data_r_reg_75_/CLK (DFFX1)                 0.1947    0.0000     0.4486 r
  fifo_1__mem_fifo/dff/data_r_reg_75_/Q (DFFX1)                   0.0668    0.2061     0.6547 r
  fifo_1__mem_fifo/dff/data_o[75] (net)         2      15.2883              0.0000     0.6547 r
  fifo_1__mem_fifo/dff/data_o[75] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6547 r
  fifo_1__mem_fifo/data_o[75] (net)                    15.2883              0.0000     0.6547 r
  fifo_1__mem_fifo/data_o[75] (bsg_one_fifo_width_p570_3)                   0.0000     0.6547 r
  fifo_lo[115] (net)                                   15.2883              0.0000     0.6547 r
  U1893/IN2 (AND2X1)                                              0.0668   -0.0071 &   0.6475 r
  U1893/Q (AND2X1)                                                0.2206    0.1491 @   0.7966 r
  io_cmd_o[75] (net)                            4      67.2807              0.0000     0.7966 r
  U1894/INP (NBUFFX2)                                             0.2206   -0.0308 @   0.7658 r
  U1894/Z (NBUFFX2)                                               0.0531    0.0960 @   0.8618 r
  mem_cmd_o[75] (net)                           1      16.8210              0.0000     0.8618 r
  mem_cmd_o[75] (out)                                             0.0531   -0.0095 @   0.8523 r
  data arrival time                                                                    0.8523

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8523
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9523


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_113_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[113]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4477     0.4477
  fifo_1__mem_fifo/dff/data_r_reg_113_/CLK (DFFX1)                0.1954    0.0000     0.4477 r
  fifo_1__mem_fifo/dff/data_r_reg_113_/Q (DFFX1)                  0.0480    0.1957     0.6434 r
  fifo_1__mem_fifo/dff/data_o[113] (net)        2       8.0946              0.0000     0.6434 r
  fifo_1__mem_fifo/dff/data_o[113] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6434 r
  fifo_1__mem_fifo/data_o[113] (net)                    8.0946              0.0000     0.6434 r
  fifo_1__mem_fifo/data_o[113] (bsg_one_fifo_width_p570_3)                  0.0000     0.6434 r
  fifo_lo[153] (net)                                    8.0946              0.0000     0.6434 r
  U1969/IN2 (AND2X1)                                              0.0480   -0.0006 &   0.6428 r
  U1969/Q (AND2X1)                                                0.2152    0.1393 @   0.7821 r
  io_cmd_o[113] (net)                           4      63.9674              0.0000     0.7821 r
  U1970/INP (NBUFFX2)                                             0.2160   -0.0069 @   0.7752 r
  U1970/Z (NBUFFX2)                                               0.0335    0.0796     0.8548 r
  mem_cmd_o[113] (net)                          1       1.4452              0.0000     0.8548 r
  mem_cmd_o[113] (out)                                            0.0335   -0.0017 &   0.8531 r
  data arrival time                                                                    0.8531

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8531
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9531


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4025     0.4025
  fifo_1__mem_fifo/dff/data_r_reg_39_/CLK (DFFX1)                 0.1911    0.0000     0.4025 r
  fifo_1__mem_fifo/dff/data_r_reg_39_/Q (DFFX1)                   0.1742    0.2514 @   0.6539 r
  fifo_1__mem_fifo/dff/data_o[39] (net)         2      51.1857              0.0000     0.6539 r
  fifo_1__mem_fifo/dff/data_o[39] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6539 r
  fifo_1__mem_fifo/data_o[39] (net)                    51.1857              0.0000     0.6539 r
  fifo_1__mem_fifo/data_o[39] (bsg_one_fifo_width_p570_3)                   0.0000     0.6539 r
  fifo_lo[86] (net)                                    51.1857              0.0000     0.6539 r
  U1834/IN2 (MUX21X1)                                             0.1746   -0.0457 @   0.6082 r
  U1834/Q (MUX21X1)                                               0.4235    0.2567 @   0.8649 r
  io_cmd_o[39] (net)                            5     127.0604              0.0000     0.8649 r
  io_cmd_o[39] (out)                                              0.4235   -0.0114 @   0.8535 r
  data arrival time                                                                    0.8535

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8535
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9535


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_111_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[111]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4474     0.4474
  fifo_1__mem_fifo/dff/data_r_reg_111_/CLK (DFFX1)                0.1947    0.0000     0.4474 r
  fifo_1__mem_fifo/dff/data_r_reg_111_/Q (DFFX1)                  0.0513    0.1974     0.6449 r
  fifo_1__mem_fifo/dff/data_o[111] (net)        2       9.3536              0.0000     0.6449 r
  fifo_1__mem_fifo/dff/data_o[111] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6449 r
  fifo_1__mem_fifo/data_o[111] (net)                    9.3536              0.0000     0.6449 r
  fifo_1__mem_fifo/data_o[111] (bsg_one_fifo_width_p570_3)                  0.0000     0.6449 r
  fifo_lo[151] (net)                                    9.3536              0.0000     0.6449 r
  U1965/IN2 (AND2X1)                                              0.0513   -0.0008 &   0.6441 r
  U1965/Q (AND2X1)                                                0.2486    0.1541 @   0.7982 r
  io_cmd_o[111] (net)                           4      75.5376              0.0000     0.7982 r
  U1966/INP (NBUFFX2)                                             0.2486   -0.0290 @   0.7692 r
  U1966/Z (NBUFFX2)                                               0.0490    0.0958     0.8650 r
  mem_cmd_o[111] (net)                          1      11.9733              0.0000     0.8650 r
  mem_cmd_o[111] (out)                                            0.0490   -0.0106 &   0.8544 r
  data arrival time                                                                    0.8544

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8544
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9544


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[80]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4481     0.4481
  fifo_1__mem_fifo/dff/data_r_reg_80_/CLK (DFFX1)                 0.1955    0.0000     0.4481 r
  fifo_1__mem_fifo/dff/data_r_reg_80_/Q (DFFX1)                   0.0523    0.2194     0.6675 f
  fifo_1__mem_fifo/dff/data_o[80] (net)         2      12.2713              0.0000     0.6675 f
  fifo_1__mem_fifo/dff/data_o[80] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6675 f
  fifo_1__mem_fifo/data_o[80] (net)                    12.2713              0.0000     0.6675 f
  fifo_1__mem_fifo/data_o[80] (bsg_one_fifo_width_p570_3)                   0.0000     0.6675 f
  fifo_lo[120] (net)                                   12.2713              0.0000     0.6675 f
  U1903/IN2 (AND2X2)                                              0.0523   -0.0021 &   0.6655 f
  U1903/Q (AND2X2)                                                0.2249    0.1555 @   0.8209 f
  io_cmd_o[80] (net)                            4     121.2600              0.0000     0.8209 f
  io_cmd_o[80] (out)                                              0.2249    0.0335 @   0.8544 f
  data arrival time                                                                    0.8544

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8544
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9544


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_100_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[100]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4476     0.4476
  fifo_1__mem_fifo/dff/data_r_reg_100_/CLK (DFFX1)                0.1955    0.0000     0.4476 r
  fifo_1__mem_fifo/dff/data_r_reg_100_/Q (DFFX1)                  0.0448    0.2143     0.6620 f
  fifo_1__mem_fifo/dff/data_o[100] (net)        2       8.9674              0.0000     0.6620 f
  fifo_1__mem_fifo/dff/data_o[100] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6620 f
  fifo_1__mem_fifo/data_o[100] (net)                    8.9674              0.0000     0.6620 f
  fifo_1__mem_fifo/data_o[100] (bsg_one_fifo_width_p570_3)                  0.0000     0.6620 f
  fifo_lo[140] (net)                                    8.9674              0.0000     0.6620 f
  U1943/IN2 (AND2X1)                                              0.0448    0.0001 &   0.6621 f
  U1943/Q (AND2X1)                                                0.2067    0.1492 @   0.8113 f
  io_cmd_o[100] (net)                           4      60.2322              0.0000     0.8113 f
  U1944/INP (NBUFFX2)                                             0.2067   -0.0248 @   0.7865 f
  U1944/Z (NBUFFX2)                                               0.0348    0.0726     0.8591 f
  mem_cmd_o[100] (net)                          1       6.0568              0.0000     0.8591 f
  mem_cmd_o[100] (out)                                            0.0348   -0.0046 &   0.8545 f
  data arrival time                                                                    0.8545

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8545
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9545


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_83_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[83]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4482     0.4482
  fifo_1__mem_fifo/dff/data_r_reg_83_/CLK (DFFX1)                 0.1950    0.0000     0.4482 r
  fifo_1__mem_fifo/dff/data_r_reg_83_/Q (DFFX1)                   0.0475    0.2161     0.6643 f
  fifo_1__mem_fifo/dff/data_o[83] (net)         2      10.1750              0.0000     0.6643 f
  fifo_1__mem_fifo/dff/data_o[83] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6643 f
  fifo_1__mem_fifo/data_o[83] (net)                    10.1750              0.0000     0.6643 f
  fifo_1__mem_fifo/data_o[83] (bsg_one_fifo_width_p570_3)                   0.0000     0.6643 f
  fifo_lo[123] (net)                                   10.1750              0.0000     0.6643 f
  U1909/IN2 (AND2X1)                                              0.0475   -0.0009 &   0.6634 f
  U1909/Q (AND2X1)                                                0.2356    0.1663 @   0.8297 f
  io_cmd_o[83] (net)                            4      68.9529              0.0000     0.8297 f
  U1910/INP (NBUFFX2)                                             0.2356   -0.0457 @   0.7840 f
  U1910/Z (NBUFFX2)                                               0.0412    0.0797     0.8637 f
  mem_cmd_o[83] (net)                           1      10.1980              0.0000     0.8637 f
  mem_cmd_o[83] (out)                                             0.0412   -0.0086 &   0.8551 f
  data arrival time                                                                    0.8551

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8551
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9551


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3998     0.3998
  fifo_0__mem_fifo/dff/data_r_reg_51_/CLK (DFFX1)                 0.1835    0.0000     0.3998 r
  fifo_0__mem_fifo/dff/data_r_reg_51_/Q (DFFX1)                   0.0620    0.2248     0.6245 f
  fifo_0__mem_fifo/dff/data_o[51] (net)         2      16.5714              0.0000     0.6245 f
  fifo_0__mem_fifo/dff/data_o[51] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6245 f
  fifo_0__mem_fifo/data_o[51] (net)                    16.5714              0.0000     0.6245 f
  fifo_0__mem_fifo/data_o[51] (bsg_one_fifo_width_p570_2)                   0.0000     0.6245 f
  fifo_lo[45] (net)                                    16.5714              0.0000     0.6245 f
  U1850/IN1 (MUX21X1)                                             0.0620   -0.0078 &   0.6168 f
  U1850/Q (MUX21X1)                                               0.2645    0.1904 @   0.8072 f
  io_cmd_o[51] (net)                            4      80.5965              0.0000     0.8072 f
  U1851/INP (NBUFFX2)                                             0.2645   -0.0244 @   0.7828 f
  U1851/Z (NBUFFX2)                                               0.0325    0.0731     0.8559 f
  mem_cmd_o[51] (net)                           1       2.0749              0.0000     0.8559 f
  mem_cmd_o[51] (out)                                             0.0325   -0.0005 &   0.8554 f
  data arrival time                                                                    0.8554

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8554
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9554


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_114_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[114]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4480     0.4480
  fifo_1__mem_fifo/dff/data_r_reg_114_/CLK (DFFX1)                0.1947    0.0000     0.4480 r
  fifo_1__mem_fifo/dff/data_r_reg_114_/Q (DFFX1)                  0.0500    0.1967     0.6447 r
  fifo_1__mem_fifo/dff/data_o[114] (net)        2       8.8708              0.0000     0.6447 r
  fifo_1__mem_fifo/dff/data_o[114] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6447 r
  fifo_1__mem_fifo/data_o[114] (net)                    8.8708              0.0000     0.6447 r
  fifo_1__mem_fifo/data_o[114] (bsg_one_fifo_width_p570_3)                  0.0000     0.6447 r
  fifo_lo[154] (net)                                    8.8708              0.0000     0.6447 r
  U1971/IN2 (AND2X1)                                              0.0500    0.0001 &   0.6448 r
  U1971/Q (AND2X1)                                                0.2390    0.1493 @   0.7941 r
  io_cmd_o[114] (net)                           4      72.0950              0.0000     0.7941 r
  U1972/INP (NBUFFX2)                                             0.2390   -0.0215 @   0.7725 r
  U1972/Z (NBUFFX2)                                               0.0459    0.0921     0.8647 r
  mem_cmd_o[114] (net)                          1       9.9837              0.0000     0.8647 r
  mem_cmd_o[114] (out)                                            0.0459   -0.0090 &   0.8557 r
  data arrival time                                                                    0.8557

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8557
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9557


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4009     0.4009
  fifo_0__mem_fifo/dff/data_r_reg_35_/CLK (DFFX1)                 0.1840    0.0000     0.4009 r
  fifo_0__mem_fifo/dff/data_r_reg_35_/Q (DFFX1)                   0.0351    0.2059     0.6068 f
  fifo_0__mem_fifo/dff/data_o[35] (net)         2       4.7448              0.0000     0.6068 f
  fifo_0__mem_fifo/dff/data_o[35] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6068 f
  fifo_0__mem_fifo/data_o[35] (net)                     4.7448              0.0000     0.6068 f
  fifo_0__mem_fifo/data_o[35] (bsg_one_fifo_width_p570_2)                   0.0000     0.6068 f
  fifo_lo[33] (net)                                     4.7448              0.0000     0.6068 f
  U1826/IN1 (MUX21X1)                                             0.0351    0.0000 &   0.6069 f
  U1826/Q (MUX21X1)                                               0.1466    0.1323 @   0.7391 f
  n2646 (net)                                   1      41.4036              0.0000     0.7391 f
  icc_place1897/INP (NBUFFX2)                                     0.1466   -0.0108 @   0.7283 f
  icc_place1897/Z (NBUFFX2)                                       0.2581    0.1561 @   0.8844 f
  mem_cmd_o[35] (net)                           5     151.3434              0.0000     0.8844 f
  mem_cmd_o[35] (out)                                             0.2581   -0.0282 @   0.8561 f
  data arrival time                                                                    0.8561

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8561
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9561


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4002     0.4002
  fifo_0__mem_fifo/dff/data_r_reg_4_/CLK (DFFX1)                  0.1835    0.0000     0.4002 r
  fifo_0__mem_fifo/dff/data_r_reg_4_/Q (DFFX1)                    0.0381    0.2083     0.6085 f
  fifo_0__mem_fifo/dff/data_o[4] (net)          2       6.0201              0.0000     0.6085 f
  fifo_0__mem_fifo/dff/data_o[4] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6085 f
  fifo_0__mem_fifo/data_o[4] (net)                      6.0201              0.0000     0.6085 f
  fifo_0__mem_fifo/data_o[4] (bsg_one_fifo_width_p570_2)                    0.0000     0.6085 f
  fifo_lo[2] (net)                                      6.0201              0.0000     0.6085 f
  U1764/IN1 (MUX21X1)                                             0.0381    0.0000 &   0.6086 f
  U1764/Q (MUX21X1)                                               0.2432    0.1761 @   0.7846 f
  io_cmd_o[4] (net)                             4      73.4612              0.0000     0.7846 f
  U1765/INP (NBUFFX2)                                             0.2432   -0.0002 @   0.7844 f
  U1765/Z (NBUFFX2)                                               0.0353    0.0748     0.8593 f
  mem_cmd_o[4] (net)                            1       5.1367              0.0000     0.8593 f
  mem_cmd_o[4] (out)                                              0.0353   -0.0031 &   0.8562 f
  data arrival time                                                                    0.8562

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8562
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9562


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_92_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[92]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4472     0.4472
  fifo_1__mem_fifo/dff/data_r_reg_92_/CLK (DFFX1)                 0.1947    0.0000     0.4472 r
  fifo_1__mem_fifo/dff/data_r_reg_92_/Q (DFFX1)                   0.0683    0.2068     0.6540 r
  fifo_1__mem_fifo/dff/data_o[92] (net)         2      15.8541              0.0000     0.6540 r
  fifo_1__mem_fifo/dff/data_o[92] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6540 r
  fifo_1__mem_fifo/data_o[92] (net)                    15.8541              0.0000     0.6540 r
  fifo_1__mem_fifo/data_o[92] (bsg_one_fifo_width_p570_3)                   0.0000     0.6540 r
  fifo_lo[132] (net)                                   15.8541              0.0000     0.6540 r
  U1927/IN2 (AND2X1)                                              0.0683   -0.0038 &   0.6502 r
  U1927/Q (AND2X1)                                                0.2754    0.1666 @   0.8168 r
  io_cmd_o[92] (net)                            4      84.0347              0.0000     0.8168 r
  U1928/INP (NBUFFX2)                                             0.2754   -0.0517 @   0.7651 r
  U1928/Z (NBUFFX2)                                               0.0467    0.0960     0.8611 r
  mem_cmd_o[92] (net)                           1       9.1420              0.0000     0.8611 r
  mem_cmd_o[92] (out)                                             0.0467   -0.0047 &   0.8564 r
  data arrival time                                                                    0.8564

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8564
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9564


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4013     0.4013
  fifo_0__mem_fifo/dff/data_r_reg_21_/CLK (DFFX1)                 0.1840    0.0000     0.4013 r
  fifo_0__mem_fifo/dff/data_r_reg_21_/Q (DFFX1)                   0.0657    0.2271     0.6284 f
  fifo_0__mem_fifo/dff/data_o[21] (net)         2      18.2199              0.0000     0.6284 f
  fifo_0__mem_fifo/dff/data_o[21] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6284 f
  fifo_0__mem_fifo/data_o[21] (net)                    18.2199              0.0000     0.6284 f
  fifo_0__mem_fifo/data_o[21] (bsg_one_fifo_width_p570_2)                   0.0000     0.6284 f
  fifo_lo[19] (net)                                    18.2199              0.0000     0.6284 f
  U1798/IN1 (MUX21X1)                                             0.0657   -0.0122 &   0.6162 f
  U1798/Q (MUX21X1)                                               0.2658    0.1913 @   0.8075 f
  io_cmd_o[21] (net)                            4      80.9135              0.0000     0.8075 f
  U1799/INP (NBUFFX2)                                             0.2658   -0.0239 @   0.7835 f
  U1799/Z (NBUFFX2)                                               0.0323    0.0729     0.8564 f
  mem_cmd_o[21] (net)                           1       1.8594              0.0000     0.8564 f
  mem_cmd_o[21] (out)                                             0.0323    0.0000 &   0.8565 f
  data arrival time                                                                    0.8565

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8565
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9565


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[78]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4481     0.4481
  fifo_1__mem_fifo/dff/data_r_reg_78_/CLK (DFFX1)                 0.1955    0.0000     0.4481 r
  fifo_1__mem_fifo/dff/data_r_reg_78_/Q (DFFX1)                   0.0478    0.2163     0.6644 f
  fifo_1__mem_fifo/dff/data_o[78] (net)         2      10.2802              0.0000     0.6644 f
  fifo_1__mem_fifo/dff/data_o[78] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6644 f
  fifo_1__mem_fifo/data_o[78] (net)                    10.2802              0.0000     0.6644 f
  fifo_1__mem_fifo/data_o[78] (bsg_one_fifo_width_p570_3)                   0.0000     0.6644 f
  fifo_lo[118] (net)                                   10.2802              0.0000     0.6644 f
  U1899/IN2 (AND2X1)                                              0.0478   -0.0007 &   0.6637 f
  U1899/Q (AND2X1)                                                0.2453    0.1716 @   0.8353 f
  io_cmd_o[78] (net)                            4      72.2069              0.0000     0.8353 f
  U1900/INP (NBUFFX2)                                             0.2453   -0.0529 @   0.7824 f
  U1900/Z (NBUFFX2)                                               0.0411    0.0801     0.8625 f
  mem_cmd_o[78] (net)                           1       9.7448              0.0000     0.8625 f
  mem_cmd_o[78] (out)                                             0.0411   -0.0060 &   0.8565 f
  data arrival time                                                                    0.8565

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8565
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9565


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4006     0.4006
  fifo_0__mem_fifo/dff/data_r_reg_34_/CLK (DFFX1)                 0.1840    0.0000     0.4006 r
  fifo_0__mem_fifo/dff/data_r_reg_34_/Q (DFFX1)                   0.1002    0.2219     0.6225 r
  fifo_0__mem_fifo/dff/data_o[34] (net)         2      27.7697              0.0000     0.6225 r
  fifo_0__mem_fifo/dff/data_o[34] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6225 r
  fifo_0__mem_fifo/data_o[34] (net)                    27.7697              0.0000     0.6225 r
  fifo_0__mem_fifo/data_o[34] (bsg_one_fifo_width_p570_2)                   0.0000     0.6225 r
  fifo_lo[32] (net)                                    27.7697              0.0000     0.6225 r
  U1824/IN1 (MUX21X1)                                             0.1002   -0.0181 &   0.6044 r
  U1824/Q (MUX21X1)                                               0.2774    0.1920 @   0.7964 r
  io_cmd_o[34] (net)                            4      82.7173              0.0000     0.7964 r
  U1825/INP (NBUFFX2)                                             0.2774   -0.0309 @   0.7655 r
  U1825/Z (NBUFFX2)                                               0.0432    0.0930     0.8585 r
  mem_cmd_o[34] (net)                           1       6.2591              0.0000     0.8585 r
  mem_cmd_o[34] (out)                                             0.0432   -0.0020 &   0.8566 r
  data arrival time                                                                    0.8566

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8566
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9566


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4008     0.4008
  fifo_0__mem_fifo/dff/data_r_reg_7_/CLK (DFFX1)                  0.1839    0.0000     0.4008 r
  fifo_0__mem_fifo/dff/data_r_reg_7_/Q (DFFX1)                    0.0669    0.2278     0.6286 f
  fifo_0__mem_fifo/dff/data_o[7] (net)          2      18.7316              0.0000     0.6286 f
  fifo_0__mem_fifo/dff/data_o[7] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6286 f
  fifo_0__mem_fifo/data_o[7] (net)                     18.7316              0.0000     0.6286 f
  fifo_0__mem_fifo/data_o[7] (bsg_one_fifo_width_p570_2)                    0.0000     0.6286 f
  fifo_lo[5] (net)                                     18.7316              0.0000     0.6286 f
  U1770/IN1 (MUX21X1)                                             0.0669   -0.0069 &   0.6218 f
  U1770/Q (MUX21X1)                                               0.3170    0.2146 @   0.8364 f
  io_cmd_o[7] (net)                             4      97.9224              0.0000     0.8364 f
  U1771/INP (NBUFFX2)                                             0.3170   -0.0638 @   0.7725 f
  U1771/Z (NBUFFX2)                                               0.0529    0.0922 @   0.8647 f
  mem_cmd_o[7] (net)                            1      17.3035              0.0000     0.8647 f
  mem_cmd_o[7] (out)                                              0.0529   -0.0080 @   0.8567 f
  data arrival time                                                                    0.8567

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8567
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9567


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_94_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[94]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4477     0.4477
  fifo_1__mem_fifo/dff/data_r_reg_94_/CLK (DFFX1)                 0.1955    0.0000     0.4477 r
  fifo_1__mem_fifo/dff/data_r_reg_94_/Q (DFFX1)                   0.0576    0.2230     0.6708 f
  fifo_1__mem_fifo/dff/data_o[94] (net)         2      14.6436              0.0000     0.6708 f
  fifo_1__mem_fifo/dff/data_o[94] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6708 f
  fifo_1__mem_fifo/data_o[94] (net)                    14.6436              0.0000     0.6708 f
  fifo_1__mem_fifo/data_o[94] (bsg_one_fifo_width_p570_3)                   0.0000     0.6708 f
  fifo_lo[134] (net)                                   14.6436              0.0000     0.6708 f
  U1931/IN2 (AND2X1)                                              0.0576   -0.0035 &   0.6673 f
  U1931/Q (AND2X1)                                                0.0301    0.0612     0.7285 f
  n2644 (net)                                   1       3.1631              0.0000     0.7285 f
  icc_place1903/INP (NBUFFX2)                                     0.0301    0.0000 &   0.7285 f
  icc_place1903/Z (NBUFFX2)                                       0.2866    0.1373 @   0.8658 f
  mem_cmd_o[94] (net)                           4     167.5714              0.0000     0.8658 f
  mem_cmd_o[94] (out)                                             0.2866   -0.0088 @   0.8570 f
  data arrival time                                                                    0.8570

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8570
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9570


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_67_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[67]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4477     0.4477
  fifo_1__mem_fifo/dff/data_r_reg_67_/CLK (DFFX1)                 0.1955    0.0000     0.4477 r
  fifo_1__mem_fifo/dff/data_r_reg_67_/Q (DFFX1)                   0.0574    0.2009     0.6486 r
  fifo_1__mem_fifo/dff/data_o[67] (net)         2      11.6935              0.0000     0.6486 r
  fifo_1__mem_fifo/dff/data_o[67] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6486 r
  fifo_1__mem_fifo/data_o[67] (net)                    11.6935              0.0000     0.6486 r
  fifo_1__mem_fifo/data_o[67] (bsg_one_fifo_width_p570_3)                   0.0000     0.6486 r
  fifo_lo[107] (net)                                   11.6935              0.0000     0.6486 r
  U1877/IN2 (AND2X1)                                              0.0574   -0.0011 &   0.6476 r
  U1877/Q (AND2X1)                                                0.2285    0.1478 @   0.7954 r
  io_cmd_o[67] (net)                            4      69.3386              0.0000     0.7954 r
  U1878/INP (NBUFFX2)                                             0.2285   -0.0202 @   0.7751 r
  U1878/Z (NBUFFX2)                                               0.0435    0.0890     0.8642 r
  mem_cmd_o[67] (net)                           1       8.5511              0.0000     0.8642 r
  mem_cmd_o[67] (out)                                             0.0435   -0.0067 &   0.8575 r
  data arrival time                                                                    0.8575

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8575
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9575


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_110_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[110]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4479     0.4479
  fifo_1__mem_fifo/dff/data_r_reg_110_/CLK (DFFX1)                0.1947    0.0000     0.4479 r
  fifo_1__mem_fifo/dff/data_r_reg_110_/Q (DFFX1)                  0.0447    0.2142     0.6621 f
  fifo_1__mem_fifo/dff/data_o[110] (net)        2       8.9057              0.0000     0.6621 f
  fifo_1__mem_fifo/dff/data_o[110] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6621 f
  fifo_1__mem_fifo/data_o[110] (net)                    8.9057              0.0000     0.6621 f
  fifo_1__mem_fifo/data_o[110] (bsg_one_fifo_width_p570_3)                  0.0000     0.6621 f
  fifo_lo[150] (net)                                    8.9057              0.0000     0.6621 f
  U1963/IN2 (AND2X1)                                              0.0447   -0.0008 &   0.6613 f
  U1963/Q (AND2X1)                                                0.2201    0.1562 @   0.8175 f
  io_cmd_o[110] (net)                           4      64.5901              0.0000     0.8175 f
  U1964/INP (NBUFFX2)                                             0.2201   -0.0259 @   0.7916 f
  U1964/Z (NBUFFX2)                                               0.0295    0.0686     0.8602 f
  mem_cmd_o[110] (net)                          1       1.2986              0.0000     0.8602 f
  mem_cmd_o[110] (out)                                            0.0295   -0.0016 &   0.8586 f
  data arrival time                                                                    0.8586

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8586
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9586


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4014     0.4014
  fifo_0__mem_fifo/dff/data_r_reg_19_/CLK (DFFX1)                 0.1840    0.0000     0.4014 r
  fifo_0__mem_fifo/dff/data_r_reg_19_/Q (DFFX1)                   0.0534    0.2191     0.6206 f
  fifo_0__mem_fifo/dff/data_o[19] (net)         2      12.7355              0.0000     0.6206 f
  fifo_0__mem_fifo/dff/data_o[19] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6206 f
  fifo_0__mem_fifo/data_o[19] (net)                    12.7355              0.0000     0.6206 f
  fifo_0__mem_fifo/data_o[19] (bsg_one_fifo_width_p570_2)                   0.0000     0.6206 f
  fifo_lo[17] (net)                                    12.7355              0.0000     0.6206 f
  U1794/IN1 (MUX21X1)                                             0.0534   -0.0032 &   0.6174 f
  U1794/Q (MUX21X1)                                               0.2869    0.1978 @   0.8152 f
  io_cmd_o[19] (net)                            4      87.6944              0.0000     0.8152 f
  U1795/INP (NBUFFX2)                                             0.2869   -0.0297 @   0.7855 f
  U1795/Z (NBUFFX2)                                               0.0388    0.0792     0.8646 f
  mem_cmd_o[19] (net)                           1       6.4518              0.0000     0.8646 f
  mem_cmd_o[19] (out)                                             0.0388   -0.0060 &   0.8587 f
  data arrival time                                                                    0.8587

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8587
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9587


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3999     0.3999
  fifo_0__mem_fifo/dff/data_r_reg_52_/CLK (DFFX1)                 0.1835    0.0000     0.3999 r
  fifo_0__mem_fifo/dff/data_r_reg_52_/Q (DFFX1)                   0.0918    0.2178     0.6177 r
  fifo_0__mem_fifo/dff/data_o[52] (net)         2      24.7169              0.0000     0.6177 r
  fifo_0__mem_fifo/dff/data_o[52] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6177 r
  fifo_0__mem_fifo/data_o[52] (net)                    24.7169              0.0000     0.6177 r
  fifo_0__mem_fifo/data_o[52] (bsg_one_fifo_width_p570_2)                   0.0000     0.6177 r
  fifo_lo[46] (net)                                    24.7169              0.0000     0.6177 r
  U1852/IN1 (MUX21X1)                                             0.0918   -0.0124 &   0.6052 r
  U1852/Q (MUX21X1)                                               0.3055    0.2010 @   0.8062 r
  io_cmd_o[52] (net)                            4      91.8101              0.0000     0.8062 r
  U1853/INP (NBUFFX2)                                             0.3055   -0.0476 @   0.7586 r
  U1853/Z (NBUFFX2)                                               0.0513    0.1021     0.8607 r
  mem_cmd_o[52] (net)                           1      11.6222              0.0000     0.8607 r
  mem_cmd_o[52] (out)                                             0.0513   -0.0020 &   0.8588 r
  data arrival time                                                                    0.8588

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8588
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9588


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_112_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[112]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4483     0.4483
  fifo_1__mem_fifo/dff/data_r_reg_112_/CLK (DFFX1)                0.1952    0.0000     0.4483 r
  fifo_1__mem_fifo/dff/data_r_reg_112_/Q (DFFX1)                  0.0642    0.2047     0.6530 r
  fifo_1__mem_fifo/dff/data_o[112] (net)        2      14.2790              0.0000     0.6530 r
  fifo_1__mem_fifo/dff/data_o[112] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6530 r
  fifo_1__mem_fifo/data_o[112] (net)                   14.2790              0.0000     0.6530 r
  fifo_1__mem_fifo/data_o[112] (bsg_one_fifo_width_p570_3)                  0.0000     0.6530 r
  fifo_lo[152] (net)                                   14.2790              0.0000     0.6530 r
  U1967/IN2 (AND2X1)                                              0.0642   -0.0065 &   0.6465 r
  U1967/Q (AND2X1)                                                0.2192    0.1479 @   0.7944 r
  io_cmd_o[112] (net)                           4      66.7111              0.0000     0.7944 r
  U1968/INP (NBUFFX2)                                             0.2193   -0.0229 @   0.7715 r
  U1968/Z (NBUFFX2)                                               0.0724    0.1048 @   0.8764 r
  mem_cmd_o[112] (net)                          1      28.7561              0.0000     0.8764 r
  mem_cmd_o[112] (out)                                            0.0727   -0.0170 @   0.8594 r
  data arrival time                                                                    0.8594

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8594
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9594


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_103_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[103]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4480     0.4480
  fifo_1__mem_fifo/dff/data_r_reg_103_/CLK (DFFX1)                0.1947    0.0000     0.4480 r
  fifo_1__mem_fifo/dff/data_r_reg_103_/Q (DFFX1)                  0.0505    0.1970     0.6450 r
  fifo_1__mem_fifo/dff/data_o[103] (net)        2       9.0737              0.0000     0.6450 r
  fifo_1__mem_fifo/dff/data_o[103] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6450 r
  fifo_1__mem_fifo/data_o[103] (net)                    9.0737              0.0000     0.6450 r
  fifo_1__mem_fifo/data_o[103] (bsg_one_fifo_width_p570_3)                  0.0000     0.6450 r
  fifo_lo[143] (net)                                    9.0737              0.0000     0.6450 r
  U1949/IN2 (AND2X1)                                              0.0505   -0.0017 &   0.6433 r
  U1949/Q (AND2X1)                                                0.3055    0.1744 @   0.8177 r
  io_cmd_o[103] (net)                           4      92.9866              0.0000     0.8177 r
  U1950/INP (NBUFFX2)                                             0.3055   -0.0479 @   0.7698 r
  U1950/Z (NBUFFX2)                                               0.0628    0.1109 @   0.8807 r
  mem_cmd_o[103] (net)                          1      21.4084              0.0000     0.8807 r
  mem_cmd_o[103] (out)                                            0.0629   -0.0207 @   0.8600 r
  data arrival time                                                                    0.8600

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8600
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9600


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[74]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4484     0.4484
  fifo_1__mem_fifo/dff/data_r_reg_74_/CLK (DFFX1)                 0.1953    0.0000     0.4484 r
  fifo_1__mem_fifo/dff/data_r_reg_74_/Q (DFFX1)                   0.0612    0.2252     0.6736 f
  fifo_1__mem_fifo/dff/data_o[74] (net)         2      16.1992              0.0000     0.6736 f
  fifo_1__mem_fifo/dff/data_o[74] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6736 f
  fifo_1__mem_fifo/data_o[74] (net)                    16.1992              0.0000     0.6736 f
  fifo_1__mem_fifo/data_o[74] (bsg_one_fifo_width_p570_3)                   0.0000     0.6736 f
  fifo_lo[114] (net)                                   16.1992              0.0000     0.6736 f
  U1891/IN2 (AND2X1)                                              0.0612   -0.0084 &   0.6652 f
  U1891/Q (AND2X1)                                                0.1957    0.1525 @   0.8177 f
  io_cmd_o[74] (net)                            4      57.7997              0.0000     0.8177 f
  U1892/INP (NBUFFX2)                                             0.1957   -0.0269 @   0.7908 f
  U1892/Z (NBUFFX2)                                               0.0426    0.0788     0.8696 f
  mem_cmd_o[74] (net)                           1      12.7534              0.0000     0.8696 f
  mem_cmd_o[74] (out)                                             0.0426   -0.0094 &   0.8602 f
  data arrival time                                                                    0.8602

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8602
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9602


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4012     0.4012
  fifo_0__mem_fifo/dff/data_r_reg_33_/CLK (DFFX1)                 0.1839    0.0000     0.4012 r
  fifo_0__mem_fifo/dff/data_r_reg_33_/Q (DFFX1)                   0.0578    0.2222     0.6233 f
  fifo_0__mem_fifo/dff/data_o[33] (net)         2      14.7076              0.0000     0.6233 f
  fifo_0__mem_fifo/dff/data_o[33] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6233 f
  fifo_0__mem_fifo/data_o[33] (net)                    14.7076              0.0000     0.6233 f
  fifo_0__mem_fifo/data_o[33] (bsg_one_fifo_width_p570_2)                   0.0000     0.6233 f
  fifo_lo[31] (net)                                    14.7076              0.0000     0.6233 f
  U1822/IN1 (MUX21X1)                                             0.0578   -0.0041 &   0.6193 f
  U1822/Q (MUX21X1)                                               0.3226    0.2111 @   0.8303 f
  io_cmd_o[33] (net)                            4      98.4550              0.0000     0.8303 f
  io_cmd_o[33] (out)                                              0.3226    0.0304 @   0.8607 f
  data arrival time                                                                    0.8607

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8607
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9607


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4024     0.4024
  fifo_1__mem_fifo/dff/data_r_reg_27_/CLK (DFFX1)                 0.1911    0.0000     0.4024 r
  fifo_1__mem_fifo/dff/data_r_reg_27_/Q (DFFX1)                   0.1640    0.2468 @   0.6492 r
  fifo_1__mem_fifo/dff/data_o[27] (net)         2      47.6355              0.0000     0.6492 r
  fifo_1__mem_fifo/dff/data_o[27] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6492 r
  fifo_1__mem_fifo/data_o[27] (net)                    47.6355              0.0000     0.6492 r
  fifo_1__mem_fifo/data_o[27] (bsg_one_fifo_width_p570_3)                   0.0000     0.6492 r
  fifo_lo[74] (net)                                    47.6355              0.0000     0.6492 r
  U1810/IN2 (MUX21X1)                                             0.1645   -0.0248 @   0.6243 r
  U1810/Q (MUX21X1)                                               0.2965    0.2134 @   0.8377 r
  io_cmd_o[27] (net)                            5      88.6565              0.0000     0.8377 r
  io_cmd_o[27] (out)                                              0.2965    0.0233 @   0.8611 r
  data arrival time                                                                    0.8611

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8611
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9611


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_109_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[109]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4434     0.4434
  fifo_1__mem_fifo/dff/data_r_reg_109_/CLK (DFFX1)                0.1883    0.0000     0.4434 r
  fifo_1__mem_fifo/dff/data_r_reg_109_/Q (DFFX1)                  0.0961    0.2205 @   0.6639 r
  fifo_1__mem_fifo/dff/data_o[109] (net)        2      26.6678              0.0000     0.6639 r
  fifo_1__mem_fifo/dff/data_o[109] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6639 r
  fifo_1__mem_fifo/data_o[109] (net)                   26.6678              0.0000     0.6639 r
  fifo_1__mem_fifo/data_o[109] (bsg_one_fifo_width_p570_3)                  0.0000     0.6639 r
  fifo_lo[149] (net)                                   26.6678              0.0000     0.6639 r
  U1961/IN2 (AND2X1)                                              0.0962    0.0002 @   0.6640 r
  U1961/Q (AND2X1)                                                0.2216    0.1488 @   0.8128 r
  io_cmd_o[109] (net)                           4      66.5510              0.0000     0.8128 r
  U1962/INP (NBUFFX2)                                             0.2216   -0.0301 @   0.7827 r
  U1962/Z (NBUFFX2)                                               0.0343    0.0807     0.8635 r
  mem_cmd_o[109] (net)                          1       1.7541              0.0000     0.8635 r
  mem_cmd_o[109] (out)                                            0.0343   -0.0024 &   0.8611 r
  data arrival time                                                                    0.8611

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8611
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9611


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4014     0.4014
  fifo_0__mem_fifo/dff/data_r_reg_29_/CLK (DFFX1)                 0.1840    0.0000     0.4014 r
  fifo_0__mem_fifo/dff/data_r_reg_29_/Q (DFFX1)                   0.0867    0.2153     0.6167 r
  fifo_0__mem_fifo/dff/data_o[29] (net)         2      22.7949              0.0000     0.6167 r
  fifo_0__mem_fifo/dff/data_o[29] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6167 r
  fifo_0__mem_fifo/data_o[29] (net)                    22.7949              0.0000     0.6167 r
  fifo_0__mem_fifo/data_o[29] (bsg_one_fifo_width_p570_2)                   0.0000     0.6167 r
  fifo_lo[27] (net)                                    22.7949              0.0000     0.6167 r
  U1814/IN1 (MUX21X1)                                             0.0867   -0.0178 &   0.5989 r
  U1814/Q (MUX21X1)                                               0.2791    0.1891 @   0.7881 r
  io_cmd_o[29] (net)                            4      83.1103              0.0000     0.7881 r
  U1815/INP (NBUFFX2)                                             0.2791   -0.0069 @   0.7812 r
  U1815/Z (NBUFFX2)                                               0.0413    0.0915     0.8727 r
  mem_cmd_o[29] (net)                           1       4.7335              0.0000     0.8727 r
  mem_cmd_o[29] (out)                                             0.0413   -0.0116 &   0.8611 r
  data arrival time                                                                    0.8611

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8611
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9611


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4326     0.4326
  fifo_1__mem_fifo/dff/data_r_reg_6_/CLK (DFFX1)                  0.2621    0.0000     0.4326 r
  fifo_1__mem_fifo/dff/data_r_reg_6_/Q (DFFX1)                    0.1267    0.2658 @   0.6984 f
  fifo_1__mem_fifo/dff/data_o[6] (net)          2      43.0307              0.0000     0.6984 f
  fifo_1__mem_fifo/dff/data_o[6] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6984 f
  fifo_1__mem_fifo/data_o[6] (net)                     43.0307              0.0000     0.6984 f
  fifo_1__mem_fifo/data_o[6] (bsg_one_fifo_width_p570_3)                    0.0000     0.6984 f
  fifo_lo[53] (net)                                    43.0307              0.0000     0.6984 f
  U1768/IN2 (MUX21X1)                                             0.1267   -0.0117 @   0.6867 f
  U1768/Q (MUX21X1)                                               0.2465    0.1951 @   0.8818 f
  io_cmd_o[6] (net)                             4      74.6422              0.0000     0.8818 f
  io_cmd_o[6] (out)                                               0.2465   -0.0205 @   0.8612 f
  data arrival time                                                                    0.8612

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8612
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9612


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4013     0.4013
  fifo_0__mem_fifo/dff/data_r_reg_22_/CLK (DFFX1)                 0.1840    0.0000     0.4013 r
  fifo_0__mem_fifo/dff/data_r_reg_22_/Q (DFFX1)                   0.0473    0.2150     0.6163 f
  fifo_0__mem_fifo/dff/data_o[22] (net)         2      10.0452              0.0000     0.6163 f
  fifo_0__mem_fifo/dff/data_o[22] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6163 f
  fifo_0__mem_fifo/data_o[22] (net)                    10.0452              0.0000     0.6163 f
  fifo_0__mem_fifo/data_o[22] (bsg_one_fifo_width_p570_2)                   0.0000     0.6163 f
  fifo_lo[20] (net)                                    10.0452              0.0000     0.6163 f
  U1800/IN1 (MUX21X1)                                             0.0473   -0.0016 &   0.6147 f
  U1800/Q (MUX21X1)                                               0.2678    0.1892 @   0.8040 f
  io_cmd_o[22] (net)                            4      81.7398              0.0000     0.8040 f
  U1801/INP (NBUFFX2)                                             0.2678   -0.0175 @   0.7865 f
  U1801/Z (NBUFFX2)                                               0.0343    0.0748     0.8613 f
  mem_cmd_o[22] (net)                           1       3.4548              0.0000     0.8613 f
  mem_cmd_o[22] (out)                                             0.0343    0.0000 &   0.8613 f
  data arrival time                                                                    0.8613

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8613
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9613


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_107_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[107]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4479     0.4479
  fifo_1__mem_fifo/dff/data_r_reg_107_/CLK (DFFX1)                0.1947    0.0000     0.4479 r
  fifo_1__mem_fifo/dff/data_r_reg_107_/Q (DFFX1)                  0.0504    0.1969     0.6449 r
  fifo_1__mem_fifo/dff/data_o[107] (net)        2       9.0070              0.0000     0.6449 r
  fifo_1__mem_fifo/dff/data_o[107] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6449 r
  fifo_1__mem_fifo/data_o[107] (net)                    9.0070              0.0000     0.6449 r
  fifo_1__mem_fifo/data_o[107] (bsg_one_fifo_width_p570_3)                  0.0000     0.6449 r
  fifo_lo[147] (net)                                    9.0070              0.0000     0.6449 r
  U1957/IN2 (AND2X1)                                              0.0504   -0.0040 &   0.6409 r
  U1957/Q (AND2X1)                                                0.2375    0.1487 @   0.7896 r
  io_cmd_o[107] (net)                           4      71.5978              0.0000     0.7896 r
  U1958/INP (NBUFFX2)                                             0.2375   -0.0093 @   0.7803 r
  U1958/Z (NBUFFX2)                                               0.0439    0.0903     0.8706 r
  mem_cmd_o[107] (net)                          1       8.4910              0.0000     0.8706 r
  mem_cmd_o[107] (out)                                            0.0439   -0.0090 &   0.8615 r
  data arrival time                                                                    0.8615

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8615
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9615


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4010     0.4010
  fifo_0__mem_fifo/dff/data_r_reg_28_/CLK (DFFX1)                 0.1841    0.0000     0.4010 r
  fifo_0__mem_fifo/dff/data_r_reg_28_/Q (DFFX1)                   0.0382    0.2084     0.6093 f
  fifo_0__mem_fifo/dff/data_o[28] (net)         2       6.0415              0.0000     0.6093 f
  fifo_0__mem_fifo/dff/data_o[28] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6093 f
  fifo_0__mem_fifo/data_o[28] (net)                     6.0415              0.0000     0.6093 f
  fifo_0__mem_fifo/data_o[28] (bsg_one_fifo_width_p570_2)                   0.0000     0.6093 f
  fifo_lo[26] (net)                                     6.0415              0.0000     0.6093 f
  U1812/IN1 (MUX21X1)                                             0.0382    0.0000 &   0.6094 f
  U1812/Q (MUX21X1)                                               0.1021    0.1112     0.7205 f
  n2647 (net)                                   1      26.9834              0.0000     0.7205 f
  icc_place1898/INP (NBUFFX2)                                     0.1021   -0.0184 &   0.7021 f
  icc_place1898/Z (NBUFFX2)                                       0.2351    0.1407 @   0.8429 f
  mem_cmd_o[28] (net)                           4     136.9730              0.0000     0.8429 f
  mem_cmd_o[28] (out)                                             0.2351    0.0189 @   0.8617 f
  data arrival time                                                                    0.8617

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8617
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9617


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_99_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[99]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4478     0.4478
  fifo_1__mem_fifo/dff/data_r_reg_99_/CLK (DFFX1)                 0.1955    0.0000     0.4478 r
  fifo_1__mem_fifo/dff/data_r_reg_99_/Q (DFFX1)                   0.0617    0.2256     0.6734 f
  fifo_1__mem_fifo/dff/data_o[99] (net)         2      16.4390              0.0000     0.6734 f
  fifo_1__mem_fifo/dff/data_o[99] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6734 f
  fifo_1__mem_fifo/data_o[99] (net)                    16.4390              0.0000     0.6734 f
  fifo_1__mem_fifo/data_o[99] (bsg_one_fifo_width_p570_3)                   0.0000     0.6734 f
  fifo_lo[139] (net)                                   16.4390              0.0000     0.6734 f
  U1941/IN2 (AND2X1)                                              0.0617   -0.0008 &   0.6725 f
  U1941/Q (AND2X1)                                                0.1634    0.1342 @   0.8067 f
  io_cmd_o[99] (net)                            4      46.5290              0.0000     0.8067 f
  U1942/INP (NBUFFX2)                                             0.1634   -0.0150 @   0.7917 f
  U1942/Z (NBUFFX2)                                               0.0406    0.0754     0.8671 f
  mem_cmd_o[99] (net)                           1      12.3602              0.0000     0.8671 f
  mem_cmd_o[99] (out)                                             0.0406   -0.0047 &   0.8624 f
  data arrival time                                                                    0.8624

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8624
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9624


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4326     0.4326
  fifo_1__mem_fifo/dff/data_r_reg_46_/CLK (DFFX1)                 0.2621    0.0000     0.4326 r
  fifo_1__mem_fifo/dff/data_r_reg_46_/Q (DFFX1)                   0.2235    0.2755 @   0.7080 r
  fifo_1__mem_fifo/dff/data_o[46] (net)         2      66.2923              0.0000     0.7080 r
  fifo_1__mem_fifo/dff/data_o[46] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.7080 r
  fifo_1__mem_fifo/data_o[46] (net)                    66.2923              0.0000     0.7080 r
  fifo_1__mem_fifo/data_o[46] (bsg_one_fifo_width_p570_3)                   0.0000     0.7080 r
  fifo_lo[93] (net)                                    66.2923              0.0000     0.7080 r
  U1848/IN2 (MUX21X1)                                             0.2246   -0.0515 @   0.6566 r
  U1848/Q (MUX21X1)                                               0.2915    0.2222 @   0.8788 r
  io_cmd_o[46] (net)                            4      87.0509              0.0000     0.8788 r
  io_cmd_o[46] (out)                                              0.2915   -0.0161 @   0.8627 r
  data arrival time                                                                    0.8627

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8627
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9627


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[96]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4329     0.4329
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2627    0.0000     0.4329 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2912    0.3002 @   0.7332 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17      88.7319              0.0000     0.7332 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7332 r
  fifo_1__mem_fifo/v_o (net)                           88.7319              0.0000     0.7332 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7332 r
  n2386 (net)                                          88.7319              0.0000     0.7332 r
  U1935/IN1 (AND2X1)                                              0.2912    0.0154 @   0.7485 r
  U1935/Q (AND2X1)                                                0.1858    0.1671 @   0.9156 r
  io_cmd_o[96] (net)                            4      54.6506              0.0000     0.9156 r
  io_cmd_o[96] (out)                                              0.1862   -0.0522 @   0.8634 r
  data arrival time                                                                    0.8634

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8634
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9634


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4013     0.4013
  fifo_0__mem_fifo/dff/data_r_reg_38_/CLK (DFFX1)                 0.1840    0.0000     0.4013 r
  fifo_0__mem_fifo/dff/data_r_reg_38_/Q (DFFX1)                   0.0781    0.2109     0.6122 r
  fifo_0__mem_fifo/dff/data_o[38] (net)         2      19.5307              0.0000     0.6122 r
  fifo_0__mem_fifo/dff/data_o[38] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6122 r
  fifo_0__mem_fifo/data_o[38] (net)                    19.5307              0.0000     0.6122 r
  fifo_0__mem_fifo/data_o[38] (bsg_one_fifo_width_p570_2)                   0.0000     0.6122 r
  fifo_lo[36] (net)                                    19.5307              0.0000     0.6122 r
  U1832/IN1 (MUX21X1)                                             0.0781   -0.0131 &   0.5991 r
  U1832/Q (MUX21X1)                                               0.3342    0.2063 @   0.8054 r
  io_cmd_o[38] (net)                            5     100.0989              0.0000     0.8054 r
  U1833/INP (NBUFFX2)                                             0.3342   -0.0359 @   0.7695 r
  U1833/Z (NBUFFX2)                                               0.0479    0.1011     0.8706 r
  mem_cmd_o[38] (net)                           1       7.8311              0.0000     0.8706 r
  mem_cmd_o[38] (out)                                             0.0479   -0.0069 &   0.8637 r
  data arrival time                                                                    0.8637

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8637
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9637


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_86_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[86]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4479     0.4479
  fifo_1__mem_fifo/dff/data_r_reg_86_/CLK (DFFX1)                 0.1947    0.0000     0.4479 r
  fifo_1__mem_fifo/dff/data_r_reg_86_/Q (DFFX1)                   0.0502    0.2179     0.6657 f
  fifo_1__mem_fifo/dff/data_o[86] (net)         2      11.3320              0.0000     0.6657 f
  fifo_1__mem_fifo/dff/data_o[86] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6657 f
  fifo_1__mem_fifo/data_o[86] (net)                    11.3320              0.0000     0.6657 f
  fifo_1__mem_fifo/data_o[86] (bsg_one_fifo_width_p570_3)                   0.0000     0.6657 f
  fifo_lo[126] (net)                                   11.3320              0.0000     0.6657 f
  U1915/IN2 (AND2X1)                                              0.0502   -0.0033 &   0.6624 f
  U1915/Q (AND2X1)                                                0.2194    0.1577 @   0.8201 f
  io_cmd_o[86] (net)                            4      64.5436              0.0000     0.8201 f
  U1916/INP (NBUFFX2)                                             0.2194   -0.0167 @   0.8034 f
  U1916/Z (NBUFFX2)                                               0.0301    0.0691     0.8725 f
  mem_cmd_o[86] (net)                           1       1.7954              0.0000     0.8725 f
  mem_cmd_o[86] (out)                                             0.0301   -0.0085 &   0.8640 f
  data arrival time                                                                    0.8640

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8640
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9640


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_106_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[106]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4476     0.4476
  fifo_1__mem_fifo/dff/data_r_reg_106_/CLK (DFFX1)                0.1947    0.0000     0.4476 r
  fifo_1__mem_fifo/dff/data_r_reg_106_/Q (DFFX1)                  0.0581    0.2233     0.6709 f
  fifo_1__mem_fifo/dff/data_o[106] (net)        2      14.8552              0.0000     0.6709 f
  fifo_1__mem_fifo/dff/data_o[106] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6709 f
  fifo_1__mem_fifo/data_o[106] (net)                   14.8552              0.0000     0.6709 f
  fifo_1__mem_fifo/data_o[106] (bsg_one_fifo_width_p570_3)                  0.0000     0.6709 f
  fifo_lo[146] (net)                                   14.8552              0.0000     0.6709 f
  U1955/IN2 (AND2X1)                                              0.0581   -0.0016 &   0.6692 f
  U1955/Q (AND2X1)                                                0.2713    0.1826 @   0.8519 f
  io_cmd_o[106] (net)                           4      80.2706              0.0000     0.8519 f
  io_cmd_o[106] (out)                                             0.2713    0.0123 @   0.8642 f
  data arrival time                                                                    0.8642

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8642
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9642


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4011     0.4011
  fifo_0__mem_fifo/dff/data_r_reg_18_/CLK (DFFX1)                 0.1839    0.0000     0.4011 r
  fifo_0__mem_fifo/dff/data_r_reg_18_/Q (DFFX1)                   0.0844    0.2141     0.6152 r
  fifo_0__mem_fifo/dff/data_o[18] (net)         2      21.9352              0.0000     0.6152 r
  fifo_0__mem_fifo/dff/data_o[18] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6152 r
  fifo_0__mem_fifo/data_o[18] (net)                    21.9352              0.0000     0.6152 r
  fifo_0__mem_fifo/data_o[18] (bsg_one_fifo_width_p570_2)                   0.0000     0.6152 r
  fifo_lo[16] (net)                                    21.9352              0.0000     0.6152 r
  U1792/IN1 (MUX21X1)                                             0.0844   -0.0104 &   0.6048 r
  U1792/Q (MUX21X1)                                               0.2845    0.1910 @   0.7958 r
  io_cmd_o[18] (net)                            4      84.9471              0.0000     0.7958 r
  U1793/INP (NBUFFX2)                                             0.2845   -0.0203 @   0.7755 r
  U1793/Z (NBUFFX2)                                               0.0406    0.0913     0.8668 r
  mem_cmd_o[18] (net)                           1       3.9640              0.0000     0.8668 r
  mem_cmd_o[18] (out)                                             0.0406   -0.0025 &   0.8642 r
  data arrival time                                                                    0.8642

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8642
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9642


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[59]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4481     0.4481
  fifo_1__mem_fifo/dff/data_r_reg_59_/CLK (DFFX1)                 0.1955    0.0000     0.4481 r
  fifo_1__mem_fifo/dff/data_r_reg_59_/Q (DFFX1)                   0.0543    0.2208     0.6689 f
  fifo_1__mem_fifo/dff/data_o[59] (net)         2      13.1822              0.0000     0.6689 f
  fifo_1__mem_fifo/dff/data_o[59] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6689 f
  fifo_1__mem_fifo/data_o[59] (net)                    13.1822              0.0000     0.6689 f
  fifo_1__mem_fifo/data_o[59] (bsg_one_fifo_width_p570_3)                   0.0000     0.6689 f
  fifo_lo[99] (net)                                    13.1822              0.0000     0.6689 f
  U1861/IN2 (AND2X1)                                              0.0543   -0.0013 &   0.6677 f
  U1861/Q (AND2X1)                                                0.2428    0.1691 @   0.8368 f
  io_cmd_o[59] (net)                            4      71.6492              0.0000     0.8368 f
  U1862/INP (NBUFFX2)                                             0.2428   -0.0420 @   0.7948 f
  U1862/Z (NBUFFX2)                                               0.0375    0.0767     0.8715 f
  mem_cmd_o[59] (net)                           1       6.9116              0.0000     0.8715 f
  mem_cmd_o[59] (out)                                             0.0375   -0.0064 &   0.8651 f
  data arrival time                                                                    0.8651

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8651
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9651


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_93_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[93]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4470     0.4470
  fifo_1__mem_fifo/dff/data_r_reg_93_/CLK (DFFX1)                 0.1947    0.0000     0.4470 r
  fifo_1__mem_fifo/dff/data_r_reg_93_/Q (DFFX1)                   0.0548    0.1994     0.6464 r
  fifo_1__mem_fifo/dff/data_o[93] (net)         2      10.7098              0.0000     0.6464 r
  fifo_1__mem_fifo/dff/data_o[93] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6464 r
  fifo_1__mem_fifo/data_o[93] (net)                    10.7098              0.0000     0.6464 r
  fifo_1__mem_fifo/data_o[93] (bsg_one_fifo_width_p570_3)                   0.0000     0.6464 r
  fifo_lo[133] (net)                                   10.7098              0.0000     0.6464 r
  U1929/IN2 (AND2X1)                                              0.0548   -0.0049 &   0.6415 r
  U1929/Q (AND2X1)                                                0.2095    0.1388 @   0.7803 r
  io_cmd_o[93] (net)                            4      62.8130              0.0000     0.7803 r
  U1930/INP (NBUFFX2)                                             0.2095    0.0073 @   0.7876 r
  U1930/Z (NBUFFX2)                                               0.0334    0.0789     0.8665 r
  mem_cmd_o[93] (net)                           1       1.6584              0.0000     0.8665 r
  mem_cmd_o[93] (out)                                             0.0334   -0.0012 &   0.8653 r
  data arrival time                                                                    0.8653

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8653
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9653


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_82_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[82]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4484     0.4484
  fifo_1__mem_fifo/dff/data_r_reg_82_/CLK (DFFX1)                 0.1953    0.0000     0.4484 r
  fifo_1__mem_fifo/dff/data_r_reg_82_/Q (DFFX1)                   0.0652    0.2052     0.6536 r
  fifo_1__mem_fifo/dff/data_o[82] (net)         2      14.6560              0.0000     0.6536 r
  fifo_1__mem_fifo/dff/data_o[82] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6536 r
  fifo_1__mem_fifo/data_o[82] (net)                    14.6560              0.0000     0.6536 r
  fifo_1__mem_fifo/data_o[82] (bsg_one_fifo_width_p570_3)                   0.0000     0.6536 r
  fifo_lo[122] (net)                                   14.6560              0.0000     0.6536 r
  U1907/IN2 (AND2X1)                                              0.0652   -0.0051 &   0.6485 r
  U1907/Q (AND2X1)                                                0.2106    0.1447 @   0.7931 r
  io_cmd_o[82] (net)                            4      64.0527              0.0000     0.7931 r
  U1908/INP (NBUFFX2)                                             0.2107   -0.0095 @   0.7837 r
  U1908/Z (NBUFFX2)                                               0.0680    0.1015 @   0.8851 r
  mem_cmd_o[82] (net)                           1      26.1243              0.0000     0.8851 r
  mem_cmd_o[82] (out)                                             0.0682   -0.0198 @   0.8653 r
  data arrival time                                                                    0.8653

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8653
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9653


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3999     0.3999
  fifo_0__mem_fifo/dff/data_r_reg_52_/CLK (DFFX1)                 0.1835    0.0000     0.3999 r
  fifo_0__mem_fifo/dff/data_r_reg_52_/Q (DFFX1)                   0.0790    0.2352     0.6351 f
  fifo_0__mem_fifo/dff/data_o[52] (net)         2      24.0912              0.0000     0.6351 f
  fifo_0__mem_fifo/dff/data_o[52] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6351 f
  fifo_0__mem_fifo/data_o[52] (net)                    24.0912              0.0000     0.6351 f
  fifo_0__mem_fifo/data_o[52] (bsg_one_fifo_width_p570_2)                   0.0000     0.6351 f
  fifo_lo[46] (net)                                    24.0912              0.0000     0.6351 f
  U1852/IN1 (MUX21X1)                                             0.0790   -0.0109 &   0.6242 f
  U1852/Q (MUX21X1)                                               0.2967    0.2073 @   0.8315 f
  io_cmd_o[52] (net)                            4      91.0644              0.0000     0.8315 f
  U1853/INP (NBUFFX2)                                             0.2967   -0.0497 @   0.7818 f
  U1853/Z (NBUFFX2)                                               0.0456    0.0855     0.8672 f
  mem_cmd_o[52] (net)                           1      11.6222              0.0000     0.8672 f
  mem_cmd_o[52] (out)                                             0.0456   -0.0018 &   0.8655 f
  data arrival time                                                                    0.8655

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8655
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9655


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4009     0.4009
  fifo_0__mem_fifo/dff/data_r_reg_17_/CLK (DFFX1)                 0.1839    0.0000     0.4009 r
  fifo_0__mem_fifo/dff/data_r_reg_17_/Q (DFFX1)                   0.1050    0.2241     0.6249 r
  fifo_0__mem_fifo/dff/data_o[17] (net)         2      29.4674              0.0000     0.6249 r
  fifo_0__mem_fifo/dff/data_o[17] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6249 r
  fifo_0__mem_fifo/data_o[17] (net)                    29.4674              0.0000     0.6249 r
  fifo_0__mem_fifo/data_o[17] (bsg_one_fifo_width_p570_2)                   0.0000     0.6249 r
  fifo_lo[15] (net)                                    29.4674              0.0000     0.6249 r
  U1790/IN1 (MUX21X1)                                             0.1050   -0.0174 &   0.6075 r
  U1790/Q (MUX21X1)                                               0.4058    0.2349 @   0.8425 r
  io_cmd_o[17] (net)                            4     121.5895              0.0000     0.8425 r
  io_cmd_o[17] (out)                                              0.4058    0.0232 @   0.8656 r
  data arrival time                                                                    0.8656

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8656
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9656


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4020     0.4020
  fifo_1__mem_fifo/dff/data_r_reg_34_/CLK (DFFX1)                 0.1910    0.0000     0.4020 r
  fifo_1__mem_fifo/dff/data_r_reg_34_/Q (DFFX1)                   0.1419    0.2705 @   0.6725 f
  fifo_1__mem_fifo/dff/data_o[34] (net)         2      50.6252              0.0000     0.6725 f
  fifo_1__mem_fifo/dff/data_o[34] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6725 f
  fifo_1__mem_fifo/data_o[34] (net)                    50.6252              0.0000     0.6725 f
  fifo_1__mem_fifo/data_o[34] (bsg_one_fifo_width_p570_3)                   0.0000     0.6725 f
  fifo_lo[81] (net)                                    50.6252              0.0000     0.6725 f
  U1824/IN2 (MUX21X1)                                             0.1419   -0.0268 @   0.6457 f
  U1824/Q (MUX21X1)                                               0.2694    0.2066 @   0.8523 f
  io_cmd_o[34] (net)                            4      81.9716              0.0000     0.8523 f
  U1825/INP (NBUFFX2)                                             0.2694   -0.0627 @   0.7896 f
  U1825/Z (NBUFFX2)                                               0.0379    0.0780     0.8675 f
  mem_cmd_o[34] (net)                           1       6.2591              0.0000     0.8675 f
  mem_cmd_o[34] (out)                                             0.0379   -0.0017 &   0.8658 f
  data arrival time                                                                    0.8658

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8658
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9658


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[73]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4480     0.4480
  fifo_1__mem_fifo/dff/data_r_reg_73_/CLK (DFFX1)                 0.1955    0.0000     0.4480 r
  fifo_1__mem_fifo/dff/data_r_reg_73_/Q (DFFX1)                   0.0493    0.2173     0.6653 f
  fifo_1__mem_fifo/dff/data_o[73] (net)         2      10.9410              0.0000     0.6653 f
  fifo_1__mem_fifo/dff/data_o[73] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6653 f
  fifo_1__mem_fifo/data_o[73] (net)                    10.9410              0.0000     0.6653 f
  fifo_1__mem_fifo/data_o[73] (bsg_one_fifo_width_p570_3)                   0.0000     0.6653 f
  fifo_lo[113] (net)                                   10.9410              0.0000     0.6653 f
  U1889/IN2 (AND2X1)                                              0.0493    0.0002 &   0.6656 f
  U1889/Q (AND2X1)                                                0.2332    0.1687 @   0.8343 f
  io_cmd_o[73] (net)                            4      69.7026              0.0000     0.8343 f
  U1890/INP (NBUFFX2)                                             0.2332   -0.0381 @   0.7962 f
  U1890/Z (NBUFFX2)                                               0.0307    0.0702     0.8664 f
  mem_cmd_o[73] (net)                           1       1.7472              0.0000     0.8664 f
  mem_cmd_o[73] (out)                                             0.0307   -0.0006 &   0.8658 f
  data arrival time                                                                    0.8658

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8658
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9658


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4317     0.4317
  fifo_1__mem_fifo/dff/data_r_reg_51_/CLK (DFFX1)                 0.2630    0.0000     0.4317 r
  fifo_1__mem_fifo/dff/data_r_reg_51_/Q (DFFX1)                   0.1183    0.2618 @   0.6935 f
  fifo_1__mem_fifo/dff/data_o[51] (net)         2      39.8243              0.0000     0.6935 f
  fifo_1__mem_fifo/dff/data_o[51] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6935 f
  fifo_1__mem_fifo/data_o[51] (net)                    39.8243              0.0000     0.6935 f
  fifo_1__mem_fifo/data_o[51] (bsg_one_fifo_width_p570_3)                   0.0000     0.6935 f
  fifo_lo[94] (net)                                    39.8243              0.0000     0.6935 f
  U1850/IN2 (MUX21X1)                                             0.1183   -0.0044 @   0.6891 f
  U1850/Q (MUX21X1)                                               0.2645    0.2015 @   0.8906 f
  io_cmd_o[51] (net)                            4      80.5965              0.0000     0.8906 f
  io_cmd_o[51] (out)                                              0.2645   -0.0241 @   0.8664 f
  data arrival time                                                                    0.8664

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8664
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9664


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_116_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[116]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4433     0.4433
  fifo_1__mem_fifo/dff/data_r_reg_116_/CLK (DFFX1)                0.1883    0.0000     0.4433 r
  fifo_1__mem_fifo/dff/data_r_reg_116_/Q (DFFX1)                  0.1006    0.2225 @   0.6659 r
  fifo_1__mem_fifo/dff/data_o[116] (net)        2      28.2643              0.0000     0.6659 r
  fifo_1__mem_fifo/dff/data_o[116] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6659 r
  fifo_1__mem_fifo/data_o[116] (net)                   28.2643              0.0000     0.6659 r
  fifo_1__mem_fifo/data_o[116] (bsg_one_fifo_width_p570_3)                  0.0000     0.6659 r
  fifo_lo[156] (net)                                   28.2643              0.0000     0.6659 r
  U1975/IN2 (AND2X1)                                              0.1006   -0.0022 @   0.6637 r
  U1975/Q (AND2X1)                                                0.2129    0.1459 @   0.8096 r
  io_cmd_o[116] (net)                           4      63.7101              0.0000     0.8096 r
  U1976/INP (NBUFFX2)                                             0.2129   -0.0219 @   0.7877 r
  U1976/Z (NBUFFX2)                                               0.0339    0.0796     0.8673 r
  mem_cmd_o[116] (net)                          1       1.8959              0.0000     0.8673 r
  mem_cmd_o[116] (out)                                            0.0339    0.0000 &   0.8673 r
  data arrival time                                                                    0.8673

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8673
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9673


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4027     0.4027
  fifo_1__mem_fifo/dff/data_r_reg_26_/CLK (DFFX1)                 0.1911    0.0000     0.4027 r
  fifo_1__mem_fifo/dff/data_r_reg_26_/Q (DFFX1)                   0.1779    0.2851 @   0.6878 f
  fifo_1__mem_fifo/dff/data_o[26] (net)         2      62.9299              0.0000     0.6878 f
  fifo_1__mem_fifo/dff/data_o[26] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6878 f
  fifo_1__mem_fifo/data_o[26] (net)                    62.9299              0.0000     0.6878 f
  fifo_1__mem_fifo/data_o[26] (bsg_one_fifo_width_p570_3)                   0.0000     0.6878 f
  fifo_lo[73] (net)                                    62.9299              0.0000     0.6878 f
  U1808/IN2 (MUX21X1)                                             0.1779   -0.0383 @   0.6495 f
  U1808/Q (MUX21X1)                                               0.2941    0.2212 @   0.8707 f
  io_cmd_o[26] (net)                            5      90.0412              0.0000     0.8707 f
  io_cmd_o[26] (out)                                              0.2941   -0.0034 @   0.8673 f
  data arrival time                                                                    0.8673

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8673
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9673


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_117_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[117]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4146     0.4146
  fifo_1__mem_fifo/dff/data_r_reg_117_/CLK (DFFX1)                0.2540    0.0000     0.4146 r
  fifo_1__mem_fifo/dff/data_r_reg_117_/Q (DFFX1)                  0.0863    0.2456 @   0.6602 f
  fifo_1__mem_fifo/dff/data_o[117] (net)        2      27.7064              0.0000     0.6602 f
  fifo_1__mem_fifo/dff/data_o[117] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6602 f
  fifo_1__mem_fifo/data_o[117] (net)                   27.7064              0.0000     0.6602 f
  fifo_1__mem_fifo/data_o[117] (bsg_one_fifo_width_p570_3)                  0.0000     0.6602 f
  fifo_lo[157] (net)                                   27.7064              0.0000     0.6602 f
  U1977/IN2 (AND2X1)                                              0.0863   -0.0009 @   0.6593 f
  U1977/Q (AND2X1)                                                0.0878    0.1018     0.7611 f
  n2643 (net)                                   1      23.0301              0.0000     0.7611 f
  icc_place1904/INP (NBUFFX2)                                     0.0878   -0.0114 &   0.7497 f
  icc_place1904/Z (NBUFFX2)                                       0.2468    0.1411 @   0.8909 f
  mem_cmd_o[117] (net)                          4     143.9205              0.0000     0.8909 f
  mem_cmd_o[117] (out)                                            0.2468   -0.0232 @   0.8677 f
  data arrival time                                                                    0.8677

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8677
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9677


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_118_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[118]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4433     0.4433
  fifo_1__mem_fifo/dff/data_r_reg_118_/CLK (DFFX1)                0.1883    0.0000     0.4433 r
  fifo_1__mem_fifo/dff/data_r_reg_118_/Q (DFFX1)                  0.0983    0.2213     0.6647 r
  fifo_1__mem_fifo/dff/data_o[118] (net)        2      27.0875              0.0000     0.6647 r
  fifo_1__mem_fifo/dff/data_o[118] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6647 r
  fifo_1__mem_fifo/data_o[118] (net)                   27.0875              0.0000     0.6647 r
  fifo_1__mem_fifo/data_o[118] (bsg_one_fifo_width_p570_3)                  0.0000     0.6647 r
  fifo_lo[158] (net)                                   27.0875              0.0000     0.6647 r
  U1979/IN2 (AND2X1)                                              0.0983   -0.0120 &   0.6527 r
  U1979/Q (AND2X1)                                                0.2511    0.1600 @   0.8126 r
  io_cmd_o[118] (net)                           4      75.7354              0.0000     0.8126 r
  U1980/INP (NBUFFX2)                                             0.2511   -0.0345 @   0.7782 r
  U1980/Z (NBUFFX2)                                               0.0441    0.0919     0.8700 r
  mem_cmd_o[118] (net)                          1       8.0511              0.0000     0.8700 r
  mem_cmd_o[118] (out)                                            0.0441   -0.0020 &   0.8680 r
  data arrival time                                                                    0.8680

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8680
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9680


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_88_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[88]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4484     0.4484
  fifo_1__mem_fifo/dff/data_r_reg_88_/CLK (DFFX1)                 0.1953    0.0000     0.4484 r
  fifo_1__mem_fifo/dff/data_r_reg_88_/Q (DFFX1)                   0.0612    0.2030     0.6514 r
  fifo_1__mem_fifo/dff/data_o[88] (net)         2      13.1388              0.0000     0.6514 r
  fifo_1__mem_fifo/dff/data_o[88] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6514 r
  fifo_1__mem_fifo/data_o[88] (net)                    13.1388              0.0000     0.6514 r
  fifo_1__mem_fifo/data_o[88] (bsg_one_fifo_width_p570_3)                   0.0000     0.6514 r
  fifo_lo[128] (net)                                   13.1388              0.0000     0.6514 r
  U1919/IN2 (AND2X1)                                              0.0612    0.0004 &   0.6518 r
  U1919/Q (AND2X1)                                                0.2203    0.1487 @   0.8005 r
  io_cmd_o[88] (net)                            4      67.4622              0.0000     0.8005 r
  U1920/INP (NBUFFX2)                                             0.2203   -0.0235 @   0.7771 r
  U1920/Z (NBUFFX2)                                               0.0488    0.0926     0.8697 r
  mem_cmd_o[88] (net)                           1      13.0231              0.0000     0.8697 r
  mem_cmd_o[88] (out)                                             0.0488   -0.0013 &   0.8683 r
  data arrival time                                                                    0.8683

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8683
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9683


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4000     0.4000
  fifo_0__mem_fifo/dff/data_r_reg_16_/CLK (DFFX1)                 0.1834    0.0000     0.4000 r
  fifo_0__mem_fifo/dff/data_r_reg_16_/Q (DFFX1)                   0.0471    0.1942     0.5943 r
  fifo_0__mem_fifo/dff/data_o[16] (net)         2       7.7748              0.0000     0.5943 r
  fifo_0__mem_fifo/dff/data_o[16] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5943 r
  fifo_0__mem_fifo/data_o[16] (net)                     7.7748              0.0000     0.5943 r
  fifo_0__mem_fifo/data_o[16] (bsg_one_fifo_width_p570_2)                   0.0000     0.5943 r
  fifo_lo[14] (net)                                     7.7748              0.0000     0.5943 r
  U1788/IN1 (MUX21X1)                                             0.0471   -0.0009 &   0.5934 r
  U1788/Q (MUX21X1)                                               0.2765    0.1797 @   0.7730 r
  io_cmd_o[16] (net)                            4      82.4405              0.0000     0.7730 r
  U1789/INP (NBUFFX2)                                             0.2765    0.0078 @   0.7809 r
  U1789/Z (NBUFFX2)                                               0.0401    0.0903     0.8712 r
  mem_cmd_o[16] (net)                           1       3.8692              0.0000     0.8712 r
  mem_cmd_o[16] (out)                                             0.0401   -0.0020 &   0.8691 r
  data arrival time                                                                    0.8691

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8691
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9691


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4028     0.4028
  fifo_1__mem_fifo/dff/data_r_reg_23_/CLK (DFFX1)                 0.1911    0.0000     0.4028 r
  fifo_1__mem_fifo/dff/data_r_reg_23_/Q (DFFX1)                   0.2197    0.2713 @   0.6741 r
  fifo_1__mem_fifo/dff/data_o[23] (net)         2      66.5161              0.0000     0.6741 r
  fifo_1__mem_fifo/dff/data_o[23] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6741 r
  fifo_1__mem_fifo/data_o[23] (net)                    66.5161              0.0000     0.6741 r
  fifo_1__mem_fifo/data_o[23] (bsg_one_fifo_width_p570_3)                   0.0000     0.6741 r
  fifo_lo[70] (net)                                    66.5161              0.0000     0.6741 r
  U1802/IN2 (MUX21X1)                                             0.2203   -0.0217 @   0.6524 r
  U1802/Q (MUX21X1)                                               0.2843    0.2189 @   0.8713 r
  io_cmd_o[23] (net)                            4      84.8577              0.0000     0.8713 r
  io_cmd_o[23] (out)                                              0.2843   -0.0019 @   0.8694 r
  data arrival time                                                                    0.8694

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8694
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9694


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4021     0.4021
  fifo_1__mem_fifo/dff/data_r_reg_32_/CLK (DFFX1)                 0.1911    0.0000     0.4021 r
  fifo_1__mem_fifo/dff/data_r_reg_32_/Q (DFFX1)                   0.2346    0.2755 @   0.6776 r
  fifo_1__mem_fifo/dff/data_o[32] (net)         2      70.3365              0.0000     0.6776 r
  fifo_1__mem_fifo/dff/data_o[32] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6776 r
  fifo_1__mem_fifo/data_o[32] (net)                    70.3365              0.0000     0.6776 r
  fifo_1__mem_fifo/data_o[32] (bsg_one_fifo_width_p570_3)                   0.0000     0.6776 r
  fifo_lo[79] (net)                                    70.3365              0.0000     0.6776 r
  U1820/IN2 (MUX21X1)                                             0.2357   -0.0337 @   0.6439 r
  U1820/Q (MUX21X1)                                               0.2819    0.2205 @   0.8645 r
  io_cmd_o[32] (net)                            4      83.9871              0.0000     0.8645 r
  io_cmd_o[32] (out)                                              0.2819    0.0050 @   0.8695 r
  data arrival time                                                                    0.8695

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8695
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9695


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[77]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4485     0.4485
  fifo_1__mem_fifo/dff/data_r_reg_77_/CLK (DFFX1)                 0.1955    0.0000     0.4485 r
  fifo_1__mem_fifo/dff/data_r_reg_77_/Q (DFFX1)                   0.0687    0.2070     0.6556 r
  fifo_1__mem_fifo/dff/data_o[77] (net)         2      15.9789              0.0000     0.6556 r
  fifo_1__mem_fifo/dff/data_o[77] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6556 r
  fifo_1__mem_fifo/data_o[77] (net)                    15.9789              0.0000     0.6556 r
  fifo_1__mem_fifo/data_o[77] (bsg_one_fifo_width_p570_3)                   0.0000     0.6556 r
  fifo_lo[117] (net)                                   15.9789              0.0000     0.6556 r
  U1897/IN2 (AND2X1)                                              0.0687    0.0007 &   0.6562 r
  U1897/Q (AND2X1)                                                0.2015    0.1405 @   0.7967 r
  io_cmd_o[77] (net)                            4      60.6975              0.0000     0.7967 r
  U1898/INP (NBUFFX2)                                             0.2015    0.0005 @   0.7972 r
  U1898/Z (NBUFFX2)                                               0.0424    0.0854     0.8825 r
  mem_cmd_o[77] (net)                           1       8.8999              0.0000     0.8825 r
  mem_cmd_o[77] (out)                                             0.0424   -0.0130 &   0.8696 r
  data arrival time                                                                    0.8696

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8696
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9696


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_102_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[102]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4481     0.4481
  fifo_1__mem_fifo/dff/data_r_reg_102_/CLK (DFFX1)                0.1952    0.0000     0.4481 r
  fifo_1__mem_fifo/dff/data_r_reg_102_/Q (DFFX1)                  0.0565    0.2004     0.6485 r
  fifo_1__mem_fifo/dff/data_o[102] (net)        2      11.3646              0.0000     0.6485 r
  fifo_1__mem_fifo/dff/data_o[102] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6485 r
  fifo_1__mem_fifo/data_o[102] (net)                   11.3646              0.0000     0.6485 r
  fifo_1__mem_fifo/data_o[102] (bsg_one_fifo_width_p570_3)                  0.0000     0.6485 r
  fifo_lo[142] (net)                                   11.3646              0.0000     0.6485 r
  U1947/IN2 (AND2X2)                                              0.0565    0.0003 &   0.6487 r
  U1947/Q (AND2X2)                                                0.2081    0.1394 @   0.7881 r
  io_cmd_o[102] (net)                           4     112.8050              0.0000     0.7881 r
  U1948/INP (NBUFFX2)                                             0.2081    0.0013 @   0.7894 r
  U1948/Z (NBUFFX2)                                               0.0786    0.1066 @   0.8960 r
  mem_cmd_o[102] (net)                          1      33.7537              0.0000     0.8960 r
  mem_cmd_o[102] (out)                                            0.0789   -0.0253 @   0.8707 r
  data arrival time                                                                    0.8707

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8707
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9707


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4014     0.4014
  fifo_0__mem_fifo/dff/data_r_reg_29_/CLK (DFFX1)                 0.1840    0.0000     0.4014 r
  fifo_0__mem_fifo/dff/data_r_reg_29_/Q (DFFX1)                   0.0746    0.2326     0.6340 f
  fifo_0__mem_fifo/dff/data_o[29] (net)         2      22.1691              0.0000     0.6340 f
  fifo_0__mem_fifo/dff/data_o[29] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6340 f
  fifo_0__mem_fifo/data_o[29] (net)                    22.1691              0.0000     0.6340 f
  fifo_0__mem_fifo/data_o[29] (bsg_one_fifo_width_p570_2)                   0.0000     0.6340 f
  fifo_lo[27] (net)                                    22.1691              0.0000     0.6340 f
  U1814/IN1 (MUX21X1)                                             0.0746   -0.0162 &   0.6178 f
  U1814/Q (MUX21X1)                                               0.2709    0.1944 @   0.8122 f
  io_cmd_o[29] (net)                            4      82.3646              0.0000     0.8122 f
  U1815/INP (NBUFFX2)                                             0.2709   -0.0074 @   0.8048 f
  U1815/Z (NBUFFX2)                                               0.0360    0.0764     0.8811 f
  mem_cmd_o[29] (net)                           1       4.7335              0.0000     0.8811 f
  mem_cmd_o[29] (out)                                             0.0360   -0.0102 &   0.8710 f
  data arrival time                                                                    0.8710

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8710
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9710


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4013     0.4013
  fifo_0__mem_fifo/dff/data_r_reg_38_/CLK (DFFX1)                 0.1840    0.0000     0.4013 r
  fifo_0__mem_fifo/dff/data_r_reg_38_/Q (DFFX1)                   0.0673    0.2280     0.6294 f
  fifo_0__mem_fifo/dff/data_o[38] (net)         2      18.9049              0.0000     0.6294 f
  fifo_0__mem_fifo/dff/data_o[38] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6294 f
  fifo_0__mem_fifo/data_o[38] (net)                    18.9049              0.0000     0.6294 f
  fifo_0__mem_fifo/data_o[38] (bsg_one_fifo_width_p570_2)                   0.0000     0.6294 f
  fifo_lo[36] (net)                                    18.9049              0.0000     0.6294 f
  U1832/IN1 (MUX21X1)                                             0.0673   -0.0121 &   0.6173 f
  U1832/Q (MUX21X1)                                               0.3228    0.2143 @   0.8316 f
  io_cmd_o[38] (net)                            5      98.9596              0.0000     0.8316 f
  U1833/INP (NBUFFX2)                                             0.3228   -0.0371 @   0.7946 f
  U1833/Z (NBUFFX2)                                               0.0420    0.0827     0.8773 f
  mem_cmd_o[38] (net)                           1       7.8311              0.0000     0.8773 f
  mem_cmd_o[38] (out)                                             0.0420   -0.0061 &   0.8711 f
  data arrival time                                                                    0.8711

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8711
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9711


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4011     0.4011
  fifo_0__mem_fifo/dff/data_r_reg_18_/CLK (DFFX1)                 0.1839    0.0000     0.4011 r
  fifo_0__mem_fifo/dff/data_r_reg_18_/Q (DFFX1)                   0.0727    0.2314     0.6325 f
  fifo_0__mem_fifo/dff/data_o[18] (net)         2      21.3094              0.0000     0.6325 f
  fifo_0__mem_fifo/dff/data_o[18] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6325 f
  fifo_0__mem_fifo/data_o[18] (net)                    21.3094              0.0000     0.6325 f
  fifo_0__mem_fifo/data_o[18] (bsg_one_fifo_width_p570_2)                   0.0000     0.6325 f
  fifo_lo[16] (net)                                    21.3094              0.0000     0.6325 f
  U1792/IN1 (MUX21X1)                                             0.0727   -0.0094 &   0.6231 f
  U1792/Q (MUX21X1)                                               0.2760    0.1968 @   0.8199 f
  io_cmd_o[18] (net)                            4      84.2014              0.0000     0.8199 f
  U1793/INP (NBUFFX2)                                             0.2760   -0.0216 @   0.7983 f
  U1793/Z (NBUFFX2)                                               0.0353    0.0758     0.8741 f
  mem_cmd_o[18] (net)                           1       3.9640              0.0000     0.8741 f
  mem_cmd_o[18] (out)                                             0.0353   -0.0024 &   0.8717 f
  data arrival time                                                                    0.8717

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8717
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9717


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4317     0.4317
  fifo_1__mem_fifo/dff/data_r_reg_44_/CLK (DFFX1)                 0.2621    0.0000     0.4317 r
  fifo_1__mem_fifo/dff/data_r_reg_44_/Q (DFFX1)                   0.1374    0.2715 @   0.7033 f
  fifo_1__mem_fifo/dff/data_o[44] (net)         2      47.4692              0.0000     0.7033 f
  fifo_1__mem_fifo/dff/data_o[44] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.7033 f
  fifo_1__mem_fifo/data_o[44] (net)                    47.4692              0.0000     0.7033 f
  fifo_1__mem_fifo/data_o[44] (bsg_one_fifo_width_p570_3)                   0.0000     0.7033 f
  fifo_lo[91] (net)                                    47.4692              0.0000     0.7033 f
  U1844/IN2 (MUX21X1)                                             0.1374   -0.0350 @   0.6683 f
  U1844/Q (MUX21X1)                                               0.2788    0.2097 @   0.8780 f
  io_cmd_o[44] (net)                            4      84.9691              0.0000     0.8780 f
  io_cmd_o[44] (out)                                              0.2788   -0.0060 @   0.8719 f
  data arrival time                                                                    0.8719

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8719
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9719


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4017     0.4017
  fifo_1__mem_fifo/dff/data_r_reg_33_/CLK (DFFX1)                 0.1911    0.0000     0.4017 r
  fifo_1__mem_fifo/dff/data_r_reg_33_/Q (DFFX1)                   0.2178    0.2677 @   0.6695 r
  fifo_1__mem_fifo/dff/data_o[33] (net)         2      64.4783              0.0000     0.6695 r
  fifo_1__mem_fifo/dff/data_o[33] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6695 r
  fifo_1__mem_fifo/data_o[33] (net)                    64.4783              0.0000     0.6695 r
  fifo_1__mem_fifo/data_o[33] (bsg_one_fifo_width_p570_3)                   0.0000     0.6695 r
  fifo_lo[80] (net)                                    64.4783              0.0000     0.6695 r
  U1822/IN2 (MUX21X1)                                             0.2189   -0.0621 @   0.6074 r
  U1822/Q (MUX21X1)                                               0.3323    0.2338 @   0.8412 r
  io_cmd_o[33] (net)                            4      99.2007              0.0000     0.8412 r
  io_cmd_o[33] (out)                                              0.3323    0.0308 @   0.8720 r
  data arrival time                                                                    0.8720

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8720
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9720


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[60]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4329     0.4329
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2627    0.0000     0.4329 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2912    0.3002 @   0.7332 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17      88.7319              0.0000     0.7332 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7332 r
  fifo_1__mem_fifo/v_o (net)                           88.7319              0.0000     0.7332 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7332 r
  n2386 (net)                                          88.7319              0.0000     0.7332 r
  U1863/IN1 (AND2X1)                                              0.2912    0.0143 @   0.7474 r
  U1863/Q (AND2X1)                                                0.1661    0.1583 @   0.9057 r
  io_cmd_o[60] (net)                            4      47.9351              0.0000     0.9057 r
  io_cmd_o[60] (out)                                              0.1665   -0.0336 @   0.8721 r
  data arrival time                                                                    0.8721

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8721
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9721


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3997     0.3997
  fifo_0__mem_fifo/dff/data_r_reg_46_/CLK (DFFX1)                 0.1835    0.0000     0.3997 r
  fifo_0__mem_fifo/dff/data_r_reg_46_/Q (DFFX1)                   0.0763    0.2100     0.6097 r
  fifo_0__mem_fifo/dff/data_o[46] (net)         2      18.8783              0.0000     0.6097 r
  fifo_0__mem_fifo/dff/data_o[46] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6097 r
  fifo_0__mem_fifo/data_o[46] (net)                    18.8783              0.0000     0.6097 r
  fifo_0__mem_fifo/data_o[46] (bsg_one_fifo_width_p570_2)                   0.0000     0.6097 r
  fifo_lo[44] (net)                                    18.8783              0.0000     0.6097 r
  U1848/IN1 (MUX21X1)                                             0.0763   -0.0088 &   0.6009 r
  U1848/Q (MUX21X1)                                               0.2915    0.1915 @   0.7923 r
  io_cmd_o[46] (net)                            4      87.0509              0.0000     0.7923 r
  U1849/INP (NBUFFX2)                                             0.2915   -0.0161 @   0.7762 r
  U1849/Z (NBUFFX2)                                               0.0480    0.0982     0.8744 r
  mem_cmd_o[46] (net)                           1       9.5178              0.0000     0.8744 r
  mem_cmd_o[46] (out)                                             0.0480   -0.0021 &   0.8723 r
  data arrival time                                                                    0.8723

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8723
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9723


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[0]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4321     0.4321
  fifo_1__mem_fifo/dff/data_r_reg_0_/CLK (DFFX1)                  0.2627    0.0000     0.4321 r
  fifo_1__mem_fifo/dff/data_r_reg_0_/Q (DFFX1)                    0.0387    0.2152     0.6473 f
  fifo_1__mem_fifo/dff/data_o[0] (net)          2       6.3497              0.0000     0.6473 f
  fifo_1__mem_fifo/dff/data_o[0] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6473 f
  fifo_1__mem_fifo/data_o[0] (net)                      6.3497              0.0000     0.6473 f
  fifo_1__mem_fifo/data_o[0] (bsg_one_fifo_width_p570_3)                    0.0000     0.6473 f
  fifo_lo[48] (net)                                     6.3497              0.0000     0.6473 f
  U5079/IN2 (AND2X1)                                              0.0387   -0.0006 &   0.6466 f
  U5079/Q (AND2X1)                                                0.3989    0.2253 @   0.8720 f
  io_cmd_o[0] (net)                             4     116.1807              0.0000     0.8720 f
  io_cmd_o[0] (out)                                               0.3989    0.0003 @   0.8723 f
  data arrival time                                                                    0.8723

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8723
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9723


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4018     0.4018
  fifo_1__mem_fifo/dff/data_r_reg_16_/CLK (DFFX1)                 0.1911    0.0000     0.4018 r
  fifo_1__mem_fifo/dff/data_r_reg_16_/Q (DFFX1)                   0.1483    0.2699 @   0.6718 f
  fifo_1__mem_fifo/dff/data_o[16] (net)         2      50.9548              0.0000     0.6718 f
  fifo_1__mem_fifo/dff/data_o[16] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6718 f
  fifo_1__mem_fifo/data_o[16] (net)                    50.9548              0.0000     0.6718 f
  fifo_1__mem_fifo/data_o[16] (bsg_one_fifo_width_p570_3)                   0.0000     0.6718 f
  fifo_lo[63] (net)                                    50.9548              0.0000     0.6718 f
  U1788/IN2 (MUX21X1)                                             0.1483   -0.0131 @   0.6587 f
  U1788/Q (MUX21X1)                                               0.2688    0.2067 @   0.8654 f
  io_cmd_o[16] (net)                            4      81.6947              0.0000     0.8654 f
  io_cmd_o[16] (out)                                              0.2688    0.0071 @   0.8725 f
  data arrival time                                                                    0.8725

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8725
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9725


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4013     0.4013
  fifo_0__mem_fifo/dff/data_r_reg_23_/CLK (DFFX1)                 0.1840    0.0000     0.4013 r
  fifo_0__mem_fifo/dff/data_r_reg_23_/Q (DFFX1)                   0.0596    0.2012     0.6025 r
  fifo_0__mem_fifo/dff/data_o[23] (net)         2      12.5102              0.0000     0.6025 r
  fifo_0__mem_fifo/dff/data_o[23] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6025 r
  fifo_0__mem_fifo/data_o[23] (net)                    12.5102              0.0000     0.6025 r
  fifo_0__mem_fifo/data_o[23] (bsg_one_fifo_width_p570_2)                   0.0000     0.6025 r
  fifo_lo[21] (net)                                    12.5102              0.0000     0.6025 r
  U1802/IN1 (MUX21X1)                                             0.0596   -0.0034 &   0.5991 r
  U1802/Q (MUX21X1)                                               0.2843    0.1851 @   0.7842 r
  io_cmd_o[23] (net)                            4      84.8577              0.0000     0.7842 r
  U1803/INP (NBUFFX2)                                             0.2843   -0.0019 @   0.7823 r
  U1803/Z (NBUFFX2)                                               0.0394    0.0902     0.8725 r
  mem_cmd_o[23] (net)                           1       2.9963              0.0000     0.8725 r
  mem_cmd_o[23] (out)                                             0.0394    0.0000 &   0.8725 r
  data arrival time                                                                    0.8725

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8725
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9725


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4013     0.4013
  fifo_0__mem_fifo/dff/data_r_reg_44_/CLK (DFFX1)                 0.1839    0.0000     0.4013 r
  fifo_0__mem_fifo/dff/data_r_reg_44_/Q (DFFX1)                   0.0873    0.2156     0.6169 r
  fifo_0__mem_fifo/dff/data_o[44] (net)         2      23.0164              0.0000     0.6169 r
  fifo_0__mem_fifo/dff/data_o[44] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6169 r
  fifo_0__mem_fifo/data_o[44] (net)                    23.0164              0.0000     0.6169 r
  fifo_0__mem_fifo/data_o[44] (bsg_one_fifo_width_p570_2)                   0.0000     0.6169 r
  fifo_lo[42] (net)                                    23.0164              0.0000     0.6169 r
  U1844/IN1 (MUX21X1)                                             0.0873   -0.0200 &   0.5968 r
  U1844/Q (MUX21X1)                                               0.2873    0.1924 @   0.7892 r
  io_cmd_o[44] (net)                            4      85.7149              0.0000     0.7892 r
  U1845/INP (NBUFFX2)                                             0.2873   -0.0052 @   0.7840 r
  U1845/Z (NBUFFX2)                                               0.0396    0.0906     0.8745 r
  mem_cmd_o[44] (net)                           1       3.0225              0.0000     0.8745 r
  mem_cmd_o[44] (out)                                             0.0396   -0.0013 &   0.8732 r
  data arrival time                                                                    0.8732

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8732
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9732


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_66_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[66]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4479     0.4479
  fifo_1__mem_fifo/dff/data_r_reg_66_/CLK (DFFX1)                 0.1953    0.0000     0.4479 r
  fifo_1__mem_fifo/dff/data_r_reg_66_/Q (DFFX1)                   0.0585    0.2015     0.6494 r
  fifo_1__mem_fifo/dff/data_o[66] (net)         2      12.1056              0.0000     0.6494 r
  fifo_1__mem_fifo/dff/data_o[66] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6494 r
  fifo_1__mem_fifo/data_o[66] (net)                    12.1056              0.0000     0.6494 r
  fifo_1__mem_fifo/data_o[66] (bsg_one_fifo_width_p570_3)                   0.0000     0.6494 r
  fifo_lo[106] (net)                                   12.1056              0.0000     0.6494 r
  U1875/IN2 (AND2X1)                                              0.0585   -0.0017 &   0.6477 r
  U1875/Q (AND2X1)                                                0.2835    0.1674 @   0.8151 r
  io_cmd_o[66] (net)                            4      86.1145              0.0000     0.8151 r
  U1876/INP (NBUFFX2)                                             0.2835   -0.0312 @   0.7839 r
  U1876/Z (NBUFFX2)                                               0.0595    0.1068 @   0.8907 r
  mem_cmd_o[66] (net)                           1      19.4869              0.0000     0.8907 r
  mem_cmd_o[66] (out)                                             0.0595   -0.0173 @   0.8734 r
  data arrival time                                                                    0.8734

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8734
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9734


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_68_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[68]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4479     0.4479
  fifo_1__mem_fifo/dff/data_r_reg_68_/CLK (DFFX1)                 0.1947    0.0000     0.4479 r
  fifo_1__mem_fifo/dff/data_r_reg_68_/Q (DFFX1)                   0.0564    0.2003     0.6482 r
  fifo_1__mem_fifo/dff/data_o[68] (net)         2      11.3196              0.0000     0.6482 r
  fifo_1__mem_fifo/dff/data_o[68] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6482 r
  fifo_1__mem_fifo/data_o[68] (net)                    11.3196              0.0000     0.6482 r
  fifo_1__mem_fifo/data_o[68] (bsg_one_fifo_width_p570_3)                   0.0000     0.6482 r
  fifo_lo[108] (net)                                   11.3196              0.0000     0.6482 r
  U1879/IN2 (AND2X1)                                              0.0564   -0.0009 &   0.6473 r
  U1879/Q (AND2X1)                                                0.2531    0.1579 @   0.8053 r
  io_cmd_o[68] (net)                            4      77.0388              0.0000     0.8053 r
  U1880/INP (NBUFFX2)                                             0.2536   -0.0150 @   0.7902 r
  U1880/Z (NBUFFX2)                                               0.0363    0.0854     0.8756 r
  mem_cmd_o[68] (net)                           1       1.7470              0.0000     0.8756 r
  mem_cmd_o[68] (out)                                             0.0363   -0.0022 &   0.8734 r
  data arrival time                                                                    0.8734

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8734
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9734


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_120_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[120]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4480     0.4480
  fifo_1__mem_fifo/dff/data_r_reg_120_/CLK (DFFX1)                0.1947    0.0000     0.4480 r
  fifo_1__mem_fifo/dff/data_r_reg_120_/Q (DFFX1)                  0.0522    0.1979     0.6459 r
  fifo_1__mem_fifo/dff/data_o[120] (net)        2       9.6928              0.0000     0.6459 r
  fifo_1__mem_fifo/dff/data_o[120] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6459 r
  fifo_1__mem_fifo/data_o[120] (net)                    9.6928              0.0000     0.6459 r
  fifo_1__mem_fifo/data_o[120] (bsg_one_fifo_width_p570_3)                  0.0000     0.6459 r
  fifo_lo[160] (net)                                    9.6928              0.0000     0.6459 r
  U1983/IN2 (AND2X1)                                              0.0522   -0.0053 &   0.6407 r
  U1983/Q (AND2X1)                                                0.1693    0.1232 @   0.7639 r
  io_cmd_o[120] (net)                           4      49.4778              0.0000     0.7639 r
  U1984/INP (NBUFFX2)                                             0.1695   -0.0160 @   0.7479 r
  U1984/Z (NBUFFX2)                                               0.1534    0.1262 @   0.8741 r
  mem_cmd_o[120] (net)                          1      81.0329              0.0000     0.8741 r
  mem_cmd_o[120] (out)                                            0.1534   -0.0004 @   0.8737 r
  data arrival time                                                                    0.8737

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8737
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9737


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[96]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4329     0.4329
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2627    0.0000     0.4329 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2444    0.3151 @   0.7480 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17      87.1887              0.0000     0.7480 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7480 f
  fifo_1__mem_fifo/v_o (net)                           87.1887              0.0000     0.7480 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7480 f
  n2386 (net)                                          87.1887              0.0000     0.7480 f
  U1935/IN1 (AND2X1)                                              0.2444    0.0168 @   0.7648 f
  U1935/Q (AND2X1)                                                0.1850    0.1640 @   0.9288 f
  io_cmd_o[96] (net)                            4      53.9048              0.0000     0.9288 f
  io_cmd_o[96] (out)                                              0.1850   -0.0550 @   0.8737 f
  data arrival time                                                                    0.8737

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8737
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9737


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_111_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[111]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4474     0.4474
  fifo_1__mem_fifo/dff/data_r_reg_111_/CLK (DFFX1)                0.1947    0.0000     0.4474 r
  fifo_1__mem_fifo/dff/data_r_reg_111_/Q (DFFX1)                  0.0450    0.2144     0.6618 f
  fifo_1__mem_fifo/dff/data_o[111] (net)        2       9.0359              0.0000     0.6618 f
  fifo_1__mem_fifo/dff/data_o[111] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6618 f
  fifo_1__mem_fifo/data_o[111] (net)                    9.0359              0.0000     0.6618 f
  fifo_1__mem_fifo/data_o[111] (bsg_one_fifo_width_p570_3)                  0.0000     0.6618 f
  fifo_lo[151] (net)                                    9.0359              0.0000     0.6618 f
  U1965/IN2 (AND2X1)                                              0.0450   -0.0006 &   0.6611 f
  U1965/Q (AND2X1)                                                0.2532    0.1716 @   0.8327 f
  io_cmd_o[111] (net)                           4      74.7918              0.0000     0.8327 f
  U1966/INP (NBUFFX2)                                             0.2532   -0.0322 @   0.8005 f
  U1966/Z (NBUFFX2)                                               0.0443    0.0832     0.8837 f
  mem_cmd_o[111] (net)                          1      11.9733              0.0000     0.8837 f
  mem_cmd_o[111] (out)                                            0.0443   -0.0099 &   0.8738 f
  data arrival time                                                                    0.8738

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8738
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9738


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[71]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4479     0.4479
  fifo_1__mem_fifo/dff/data_r_reg_71_/CLK (DFFX1)                 0.1955    0.0000     0.4479 r
  fifo_1__mem_fifo/dff/data_r_reg_71_/Q (DFFX1)                   0.0500    0.2178     0.6657 f
  fifo_1__mem_fifo/dff/data_o[71] (net)         2      11.2480              0.0000     0.6657 f
  fifo_1__mem_fifo/dff/data_o[71] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6657 f
  fifo_1__mem_fifo/data_o[71] (net)                    11.2480              0.0000     0.6657 f
  fifo_1__mem_fifo/data_o[71] (bsg_one_fifo_width_p570_3)                   0.0000     0.6657 f
  fifo_lo[111] (net)                                   11.2480              0.0000     0.6657 f
  U1885/IN2 (AND2X1)                                              0.0500   -0.0020 &   0.6637 f
  U1885/Q (AND2X1)                                                0.3015    0.1950 @   0.8587 f
  io_cmd_o[71] (net)                            4      89.7300              0.0000     0.8587 f
  io_cmd_o[71] (out)                                              0.3015    0.0156 @   0.8743 f
  data arrival time                                                                    0.8743

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8743
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9743


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_113_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[113]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4477     0.4477
  fifo_1__mem_fifo/dff/data_r_reg_113_/CLK (DFFX1)                0.1954    0.0000     0.4477 r
  fifo_1__mem_fifo/dff/data_r_reg_113_/Q (DFFX1)                  0.0421    0.2125     0.6602 f
  fifo_1__mem_fifo/dff/data_o[113] (net)        2       7.7769              0.0000     0.6602 f
  fifo_1__mem_fifo/dff/data_o[113] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6602 f
  fifo_1__mem_fifo/data_o[113] (net)                    7.7769              0.0000     0.6602 f
  fifo_1__mem_fifo/data_o[113] (bsg_one_fifo_width_p570_3)                  0.0000     0.6602 f
  fifo_lo[153] (net)                                    7.7769              0.0000     0.6602 f
  U1969/IN2 (AND2X1)                                              0.0421   -0.0005 &   0.6597 f
  U1969/Q (AND2X1)                                                0.2165    0.1561 @   0.8158 f
  io_cmd_o[113] (net)                           4      63.2217              0.0000     0.8158 f
  U1970/INP (NBUFFX2)                                             0.2165   -0.0085 @   0.8073 f
  U1970/Z (NBUFFX2)                                               0.0295    0.0684     0.8757 f
  mem_cmd_o[113] (net)                          1       1.4452              0.0000     0.8757 f
  mem_cmd_o[113] (out)                                            0.0295   -0.0015 &   0.8743 f
  data arrival time                                                                    0.8743

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8743
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9743


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_104_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[104]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4434     0.4434
  fifo_1__mem_fifo/dff/data_r_reg_104_/CLK (DFFX1)                0.1883    0.0000     0.4434 r
  fifo_1__mem_fifo/dff/data_r_reg_104_/Q (DFFX1)                  0.1041    0.2483 @   0.6917 f
  fifo_1__mem_fifo/dff/data_o[104] (net)        2      33.8403              0.0000     0.6917 f
  fifo_1__mem_fifo/dff/data_o[104] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6917 f
  fifo_1__mem_fifo/data_o[104] (net)                   33.8403              0.0000     0.6917 f
  fifo_1__mem_fifo/data_o[104] (bsg_one_fifo_width_p570_3)                  0.0000     0.6917 f
  fifo_lo[144] (net)                                   33.8403              0.0000     0.6917 f
  U1951/IN2 (AND2X1)                                              0.1041    0.0000 @   0.6918 f
  U1951/Q (AND2X1)                                                0.2349    0.1731 @   0.8648 f
  io_cmd_o[104] (net)                           4      68.5487              0.0000     0.8648 f
  io_cmd_o[104] (out)                                             0.2349    0.0098 @   0.8746 f
  data arrival time                                                                    0.8746

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8746
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9746


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_75_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[75]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4486     0.4486
  fifo_1__mem_fifo/dff/data_r_reg_75_/CLK (DFFX1)                 0.1947    0.0000     0.4486 r
  fifo_1__mem_fifo/dff/data_r_reg_75_/Q (DFFX1)                   0.0584    0.2235     0.6721 f
  fifo_1__mem_fifo/dff/data_o[75] (net)         2      14.9706              0.0000     0.6721 f
  fifo_1__mem_fifo/dff/data_o[75] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6721 f
  fifo_1__mem_fifo/data_o[75] (net)                    14.9706              0.0000     0.6721 f
  fifo_1__mem_fifo/data_o[75] (bsg_one_fifo_width_p570_3)                   0.0000     0.6721 f
  fifo_lo[115] (net)                                   14.9706              0.0000     0.6721 f
  U1893/IN2 (AND2X1)                                              0.0584   -0.0064 &   0.6657 f
  U1893/Q (AND2X1)                                                0.2218    0.1660 @   0.8316 f
  io_cmd_o[75] (net)                            4      66.5349              0.0000     0.8316 f
  U1894/INP (NBUFFX2)                                             0.2218   -0.0330 @   0.7987 f
  U1894/Z (NBUFFX2)                                               0.0482    0.0850 @   0.8836 f
  mem_cmd_o[75] (net)                           1      16.8210              0.0000     0.8836 f
  mem_cmd_o[75] (out)                                             0.0483   -0.0087 @   0.8749 f
  data arrival time                                                                    0.8749

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8749
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9749


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_114_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[114]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4480     0.4480
  fifo_1__mem_fifo/dff/data_r_reg_114_/CLK (DFFX1)                0.1947    0.0000     0.4480 r
  fifo_1__mem_fifo/dff/data_r_reg_114_/Q (DFFX1)                  0.0439    0.2136     0.6616 f
  fifo_1__mem_fifo/dff/data_o[114] (net)        2       8.5531              0.0000     0.6616 f
  fifo_1__mem_fifo/dff/data_o[114] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6616 f
  fifo_1__mem_fifo/data_o[114] (net)                    8.5531              0.0000     0.6616 f
  fifo_1__mem_fifo/data_o[114] (bsg_one_fifo_width_p570_3)                  0.0000     0.6616 f
  fifo_lo[154] (net)                                    8.5531              0.0000     0.6616 f
  U1971/IN2 (AND2X1)                                              0.0439    0.0001 &   0.6617 f
  U1971/Q (AND2X1)                                                0.2427    0.1657 @   0.8274 f
  io_cmd_o[114] (net)                           4      71.3492              0.0000     0.8274 f
  U1972/INP (NBUFFX2)                                             0.2427   -0.0240 @   0.8033 f
  U1972/Z (NBUFFX2)                                               0.0413    0.0801     0.8834 f
  mem_cmd_o[114] (net)                          1       9.9837              0.0000     0.8834 f
  mem_cmd_o[114] (out)                                            0.0413   -0.0084 &   0.8750 f
  data arrival time                                                                    0.8750

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8750
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9750


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_119_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[119]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4434     0.4434
  fifo_1__mem_fifo/dff/data_r_reg_119_/CLK (DFFX1)                0.1883    0.0000     0.4434 r
  fifo_1__mem_fifo/dff/data_r_reg_119_/Q (DFFX1)                  0.0991    0.2219 @   0.6653 r
  fifo_1__mem_fifo/dff/data_o[119] (net)        2      27.7275              0.0000     0.6653 r
  fifo_1__mem_fifo/dff/data_o[119] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6653 r
  fifo_1__mem_fifo/data_o[119] (net)                   27.7275              0.0000     0.6653 r
  fifo_1__mem_fifo/data_o[119] (bsg_one_fifo_width_p570_3)                  0.0000     0.6653 r
  fifo_lo[159] (net)                                   27.7275              0.0000     0.6653 r
  U1981/IN2 (AND2X1)                                              0.0991   -0.0067 @   0.6585 r
  U1981/Q (AND2X1)                                                0.2415    0.1554 @   0.8139 r
  io_cmd_o[119] (net)                           4      72.1751              0.0000     0.8139 r
  U1982/INP (NBUFFX2)                                             0.2415   -0.0240 @   0.7899 r
  U1982/Z (NBUFFX2)                                               0.0472    0.0935     0.8834 r
  mem_cmd_o[119] (net)                          1      10.8917              0.0000     0.8834 r
  mem_cmd_o[119] (out)                                            0.0472   -0.0080 &   0.8753 r
  data arrival time                                                                    0.8753

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8753
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9753


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4008     0.4008
  fifo_0__mem_fifo/dff/data_r_reg_14_/CLK (DFFX1)                 0.1842    0.0000     0.4008 r
  fifo_0__mem_fifo/dff/data_r_reg_14_/Q (DFFX1)                   0.0716    0.2308     0.6316 f
  fifo_0__mem_fifo/dff/data_o[14] (net)         2      20.8414              0.0000     0.6316 f
  fifo_0__mem_fifo/dff/data_o[14] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6316 f
  fifo_0__mem_fifo/data_o[14] (net)                    20.8414              0.0000     0.6316 f
  fifo_0__mem_fifo/data_o[14] (bsg_one_fifo_width_p570_2)                   0.0000     0.6316 f
  fifo_lo[12] (net)                                    20.8414              0.0000     0.6316 f
  U1784/IN1 (MUX21X1)                                             0.0716   -0.0009 &   0.6307 f
  U1784/Q (MUX21X1)                                               0.3257    0.2146 @   0.8453 f
  io_cmd_o[14] (net)                            4      99.4082              0.0000     0.8453 f
  io_cmd_o[14] (out)                                              0.3257    0.0306 @   0.8759 f
  data arrival time                                                                    0.8759

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8759
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9759


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3999     0.3999
  fifo_0__mem_fifo/dff/data_r_reg_37_/CLK (DFFX1)                 0.1835    0.0000     0.3999 r
  fifo_0__mem_fifo/dff/data_r_reg_37_/Q (DFFX1)                   0.1039    0.2237 @   0.6236 r
  fifo_0__mem_fifo/dff/data_o[37] (net)         2      29.4773              0.0000     0.6236 r
  fifo_0__mem_fifo/dff/data_o[37] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6236 r
  fifo_0__mem_fifo/data_o[37] (net)                    29.4773              0.0000     0.6236 r
  fifo_0__mem_fifo/data_o[37] (bsg_one_fifo_width_p570_2)                   0.0000     0.6236 r
  fifo_lo[35] (net)                                    29.4773              0.0000     0.6236 r
  U1830/IN1 (MUX21X1)                                             0.1040   -0.0091 @   0.6146 r
  U1830/Q (MUX21X1)                                               0.3880    0.2290 @   0.8436 r
  io_cmd_o[37] (net)                            5     116.2851              0.0000     0.8436 r
  io_cmd_o[37] (out)                                              0.3880    0.0323 @   0.8759 r
  data arrival time                                                                    0.8759

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8759
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9759


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4028     0.4028
  fifo_1__mem_fifo/dff/data_r_reg_43_/CLK (DFFX1)                 0.1911    0.0000     0.4028 r
  fifo_1__mem_fifo/dff/data_r_reg_43_/Q (DFFX1)                   0.1324    0.2627 @   0.6655 f
  fifo_1__mem_fifo/dff/data_o[43] (net)         2      45.1179              0.0000     0.6655 f
  fifo_1__mem_fifo/dff/data_o[43] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6655 f
  fifo_1__mem_fifo/data_o[43] (net)                    45.1179              0.0000     0.6655 f
  fifo_1__mem_fifo/data_o[43] (bsg_one_fifo_width_p570_3)                   0.0000     0.6655 f
  fifo_lo[90] (net)                                    45.1179              0.0000     0.6655 f
  U1842/IN2 (MUX21X1)                                             0.1324   -0.0024 @   0.6631 f
  U1842/Q (MUX21X1)                                               0.3314    0.2311 @   0.8942 f
  io_cmd_o[43] (net)                            5     101.8761              0.0000     0.8942 f
  io_cmd_o[43] (out)                                              0.3314   -0.0178 @   0.8764 f
  data arrival time                                                                    0.8764

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8764
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9764


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_92_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[92]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4472     0.4472
  fifo_1__mem_fifo/dff/data_r_reg_92_/CLK (DFFX1)                 0.1947    0.0000     0.4472 r
  fifo_1__mem_fifo/dff/data_r_reg_92_/Q (DFFX1)                   0.0597    0.2242     0.6714 f
  fifo_1__mem_fifo/dff/data_o[92] (net)         2      15.5364              0.0000     0.6714 f
  fifo_1__mem_fifo/dff/data_o[92] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6714 f
  fifo_1__mem_fifo/data_o[92] (net)                    15.5364              0.0000     0.6714 f
  fifo_1__mem_fifo/data_o[92] (bsg_one_fifo_width_p570_3)                   0.0000     0.6714 f
  fifo_lo[132] (net)                                   15.5364              0.0000     0.6714 f
  U1927/IN2 (AND2X1)                                              0.0597   -0.0032 &   0.6682 f
  U1927/Q (AND2X1)                                                0.2810    0.1875 @   0.8557 f
  io_cmd_o[92] (net)                            4      83.2890              0.0000     0.8557 f
  U1928/INP (NBUFFX2)                                             0.2810   -0.0567 @   0.7990 f
  U1928/Z (NBUFFX2)                                               0.0419    0.0818     0.8808 f
  mem_cmd_o[92] (net)                           1       9.1420              0.0000     0.8808 f
  mem_cmd_o[92] (out)                                             0.0419   -0.0043 &   0.8765 f
  data arrival time                                                                    0.8765

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8765
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9765


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_67_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[67]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4477     0.4477
  fifo_1__mem_fifo/dff/data_r_reg_67_/CLK (DFFX1)                 0.1955    0.0000     0.4477 r
  fifo_1__mem_fifo/dff/data_r_reg_67_/Q (DFFX1)                   0.0503    0.2180     0.6657 f
  fifo_1__mem_fifo/dff/data_o[67] (net)         2      11.3757              0.0000     0.6657 f
  fifo_1__mem_fifo/dff/data_o[67] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6657 f
  fifo_1__mem_fifo/data_o[67] (net)                    11.3757              0.0000     0.6657 f
  fifo_1__mem_fifo/data_o[67] (bsg_one_fifo_width_p570_3)                   0.0000     0.6657 f
  fifo_lo[107] (net)                                   11.3757              0.0000     0.6657 f
  U1877/IN2 (AND2X1)                                              0.0503   -0.0009 &   0.6648 f
  U1877/Q (AND2X1)                                                0.2321    0.1641 @   0.8289 f
  io_cmd_o[67] (net)                            4      68.5929              0.0000     0.8289 f
  U1878/INP (NBUFFX2)                                             0.2321   -0.0229 @   0.8060 f
  U1878/Z (NBUFFX2)                                               0.0390    0.0776     0.8836 f
  mem_cmd_o[67] (net)                           1       8.5511              0.0000     0.8836 f
  mem_cmd_o[67] (out)                                             0.0390   -0.0063 &   0.8773 f
  data arrival time                                                                    0.8773

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8773
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9773


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4000     0.4000
  fifo_0__mem_fifo/dff/data_r_reg_16_/CLK (DFFX1)                 0.1834    0.0000     0.4000 r
  fifo_0__mem_fifo/dff/data_r_reg_16_/Q (DFFX1)                   0.0407    0.2104     0.6104 f
  fifo_0__mem_fifo/dff/data_o[16] (net)         2       7.1490              0.0000     0.6104 f
  fifo_0__mem_fifo/dff/data_o[16] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6104 f
  fifo_0__mem_fifo/data_o[16] (net)                     7.1490              0.0000     0.6104 f
  fifo_0__mem_fifo/data_o[16] (bsg_one_fifo_width_p570_2)                   0.0000     0.6104 f
  fifo_lo[14] (net)                                     7.1490              0.0000     0.6104 f
  U1788/IN1 (MUX21X1)                                             0.0407   -0.0008 &   0.6096 f
  U1788/Q (MUX21X1)                                               0.2688    0.1873 @   0.7970 f
  io_cmd_o[16] (net)                            4      81.6947              0.0000     0.7970 f
  U1789/INP (NBUFFX2)                                             0.2688    0.0071 @   0.8041 f
  U1789/Z (NBUFFX2)                                               0.0349    0.0753     0.8794 f
  mem_cmd_o[16] (net)                           1       3.8692              0.0000     0.8794 f
  mem_cmd_o[16] (out)                                             0.0349   -0.0019 &   0.8775 f
  data arrival time                                                                    0.8775

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8775
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9775


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[76]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4484     0.4484
  fifo_1__mem_fifo/dff/data_r_reg_76_/CLK (DFFX1)                 0.1954    0.0000     0.4484 r
  fifo_1__mem_fifo/dff/data_r_reg_76_/Q (DFFX1)                   0.0602    0.2024     0.6508 r
  fifo_1__mem_fifo/dff/data_o[76] (net)         2      12.7482              0.0000     0.6508 r
  fifo_1__mem_fifo/dff/data_o[76] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6508 r
  fifo_1__mem_fifo/data_o[76] (net)                    12.7482              0.0000     0.6508 r
  fifo_1__mem_fifo/data_o[76] (bsg_one_fifo_width_p570_3)                   0.0000     0.6508 r
  fifo_lo[116] (net)                                   12.7482              0.0000     0.6508 r
  U1895/IN2 (AND2X1)                                              0.0602   -0.0006 &   0.6502 r
  U1895/Q (AND2X1)                                                0.2248    0.1460 @   0.7962 r
  io_cmd_o[76] (net)                            4      67.8963              0.0000     0.7962 r
  U1896/INP (NBUFFX2)                                             0.2248   -0.0032 @   0.7930 r
  U1896/Z (NBUFFX2)                                               0.0436    0.0887     0.8817 r
  mem_cmd_o[76] (net)                           1       8.7946              0.0000     0.8817 r
  mem_cmd_o[76] (out)                                             0.0436   -0.0038 &   0.8779 r
  data arrival time                                                                    0.8779

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8779
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9779


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4316     0.4316
  fifo_1__mem_fifo/dff/data_r_reg_1_/CLK (DFFX1)                  0.2630    0.0000     0.4316 r
  fifo_1__mem_fifo/dff/data_r_reg_1_/Q (DFFX1)                    0.1208    0.2623 @   0.6939 f
  fifo_1__mem_fifo/dff/data_o[1] (net)          2      40.3584              0.0000     0.6939 f
  fifo_1__mem_fifo/dff/data_o[1] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6939 f
  fifo_1__mem_fifo/data_o[1] (net)                     40.3584              0.0000     0.6939 f
  fifo_1__mem_fifo/data_o[1] (bsg_one_fifo_width_p570_3)                    0.0000     0.6939 f
  fifo_lo[49] (net)                                    40.3584              0.0000     0.6939 f
  U1760/IN2 (MUX21X1)                                             0.1208   -0.0318 @   0.6621 f
  U1760/Q (MUX21X1)                                               0.3768    0.2463 @   0.9083 f
  io_cmd_o[1] (net)                             4     115.7486              0.0000     0.9083 f
  io_cmd_o[1] (out)                                               0.3768   -0.0301 @   0.8782 f
  data arrival time                                                                    0.8782

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8782
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9782


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4000     0.4000
  fifo_0__mem_fifo/dff/data_r_reg_32_/CLK (DFFX1)                 0.1834    0.0000     0.4000 r
  fifo_0__mem_fifo/dff/data_r_reg_32_/Q (DFFX1)                   0.0730    0.2083     0.6083 r
  fifo_0__mem_fifo/dff/data_o[32] (net)         2      17.6222              0.0000     0.6083 r
  fifo_0__mem_fifo/dff/data_o[32] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6083 r
  fifo_0__mem_fifo/data_o[32] (net)                    17.6222              0.0000     0.6083 r
  fifo_0__mem_fifo/data_o[32] (bsg_one_fifo_width_p570_2)                   0.0000     0.6083 r
  fifo_lo[30] (net)                                    17.6222              0.0000     0.6083 r
  U1820/IN1 (MUX21X1)                                             0.0730   -0.0071 &   0.6011 r
  U1820/Q (MUX21X1)                                               0.2819    0.1870 @   0.7882 r
  io_cmd_o[32] (net)                            4      83.9871              0.0000     0.7882 r
  U1821/INP (NBUFFX2)                                             0.2819    0.0050 @   0.7932 r
  U1821/Z (NBUFFX2)                                               0.0389    0.0896     0.8827 r
  mem_cmd_o[32] (net)                           1       2.6594              0.0000     0.8827 r
  mem_cmd_o[32] (out)                                             0.0389   -0.0039 &   0.8788 r
  data arrival time                                                                    0.8788

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8788
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9788


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_85_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[85]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4483     0.4483
  fifo_1__mem_fifo/dff/data_r_reg_85_/CLK (DFFX1)                 0.1951    0.0000     0.4483 r
  fifo_1__mem_fifo/dff/data_r_reg_85_/Q (DFFX1)                   0.0550    0.1995     0.6478 r
  fifo_1__mem_fifo/dff/data_o[85] (net)         2      10.7689              0.0000     0.6478 r
  fifo_1__mem_fifo/dff/data_o[85] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6478 r
  fifo_1__mem_fifo/data_o[85] (net)                    10.7689              0.0000     0.6478 r
  fifo_1__mem_fifo/data_o[85] (bsg_one_fifo_width_p570_3)                   0.0000     0.6478 r
  fifo_lo[125] (net)                                   10.7689              0.0000     0.6478 r
  U1913/IN2 (AND2X1)                                              0.0550   -0.0073 &   0.6406 r
  U1913/Q (AND2X1)                                                0.2471    0.1534 @   0.7940 r
  io_cmd_o[85] (net)                            4      74.5119              0.0000     0.7940 r
  U1914/INP (NBUFFX2)                                             0.2479    0.0012 @   0.7953 r
  U1914/Z (NBUFFX2)                                               0.0355    0.0842     0.8795 r
  mem_cmd_o[85] (net)                           1       1.4151              0.0000     0.8795 r
  mem_cmd_o[85] (out)                                             0.0355    0.0000 &   0.8795 r
  data arrival time                                                                    0.8795

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8795
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9795


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[79]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4482     0.4482
  fifo_1__mem_fifo/dff/data_r_reg_79_/CLK (DFFX1)                 0.1955    0.0000     0.4482 r
  fifo_1__mem_fifo/dff/data_r_reg_79_/Q (DFFX1)                   0.0598    0.2023     0.6504 r
  fifo_1__mem_fifo/dff/data_o[79] (net)         2      12.6195              0.0000     0.6504 r
  fifo_1__mem_fifo/dff/data_o[79] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6504 r
  fifo_1__mem_fifo/data_o[79] (net)                    12.6195              0.0000     0.6504 r
  fifo_1__mem_fifo/data_o[79] (bsg_one_fifo_width_p570_3)                   0.0000     0.6504 r
  fifo_lo[119] (net)                                   12.6195              0.0000     0.6504 r
  U1901/IN2 (AND2X2)                                              0.0598   -0.0005 &   0.6500 r
  U1901/Q (AND2X2)                                                0.2223    0.1443 @   0.7942 r
  io_cmd_o[79] (net)                            4     121.4462              0.0000     0.7942 r
  U1902/INP (NBUFFX2)                                             0.2223   -0.0057 @   0.7885 r
  U1902/Z (NBUFFX2)                                               0.1198    0.1248 @   0.9133 r
  mem_cmd_o[79] (net)                           1      60.3245              0.0000     0.9133 r
  mem_cmd_o[79] (out)                                             0.1198   -0.0333 @   0.8800 r
  data arrival time                                                                    0.8800

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8800
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9800


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4025     0.4025
  fifo_1__mem_fifo/dff/data_r_reg_39_/CLK (DFFX1)                 0.1911    0.0000     0.4025 r
  fifo_1__mem_fifo/dff/data_r_reg_39_/Q (DFFX1)                   0.1465    0.2696 @   0.6721 f
  fifo_1__mem_fifo/dff/data_o[39] (net)         2      50.5972              0.0000     0.6721 f
  fifo_1__mem_fifo/dff/data_o[39] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6721 f
  fifo_1__mem_fifo/data_o[39] (net)                    50.5972              0.0000     0.6721 f
  fifo_1__mem_fifo/data_o[39] (bsg_one_fifo_width_p570_3)                   0.0000     0.6721 f
  fifo_lo[86] (net)                                    50.5972              0.0000     0.6721 f
  U1834/IN2 (MUX21X1)                                             0.1465   -0.0400 @   0.6322 f
  U1834/Q (MUX21X1)                                               0.4097    0.2608 @   0.8930 f
  io_cmd_o[39] (net)                            5     125.5759              0.0000     0.8930 f
  io_cmd_o[39] (out)                                              0.4097   -0.0130 @   0.8800 f
  data arrival time                                                                    0.8800

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8800
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9800


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[97]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4329     0.4329
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2627    0.0000     0.4329 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2912    0.3002 @   0.7332 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17      88.7319              0.0000     0.7332 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7332 r
  fifo_1__mem_fifo/v_o (net)                           88.7319              0.0000     0.7332 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7332 r
  n2386 (net)                                          88.7319              0.0000     0.7332 r
  U1937/IN1 (AND2X1)                                              0.2912    0.0141 @   0.7473 r
  U1937/Q (AND2X1)                                                0.1546    0.1539 @   0.9011 r
  io_cmd_o[97] (net)                            4      44.3727              0.0000     0.9011 r
  io_cmd_o[97] (out)                                              0.1548   -0.0211 @   0.8801 r
  data arrival time                                                                    0.8801

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8801
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9801


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4020     0.4020
  fifo_1__mem_fifo/dff/data_r_reg_20_/CLK (DFFX1)                 0.1911    0.0000     0.4020 r
  fifo_1__mem_fifo/dff/data_r_reg_20_/Q (DFFX1)                   0.2461    0.2803 @   0.6823 r
  fifo_1__mem_fifo/dff/data_o[20] (net)         2      74.0923              0.0000     0.6823 r
  fifo_1__mem_fifo/dff/data_o[20] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6823 r
  fifo_1__mem_fifo/data_o[20] (net)                    74.0923              0.0000     0.6823 r
  fifo_1__mem_fifo/data_o[20] (bsg_one_fifo_width_p570_3)                   0.0000     0.6823 r
  fifo_lo[67] (net)                                    74.0923              0.0000     0.6823 r
  U1796/IN2 (MUX21X1)                                             0.2473   -0.0622 @   0.6201 r
  U1796/Q (MUX21X1)                                               0.3126    0.2319 @   0.8520 r
  io_cmd_o[20] (net)                            4      93.0634              0.0000     0.8520 r
  io_cmd_o[20] (out)                                              0.3126    0.0286 @   0.8806 r
  data arrival time                                                                    0.8806

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8806
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9806


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4013     0.4013
  fifo_0__mem_fifo/dff/data_r_reg_23_/CLK (DFFX1)                 0.1840    0.0000     0.4013 r
  fifo_0__mem_fifo/dff/data_r_reg_23_/Q (DFFX1)                   0.0514    0.2178     0.6191 f
  fifo_0__mem_fifo/dff/data_o[23] (net)         2      11.8844              0.0000     0.6191 f
  fifo_0__mem_fifo/dff/data_o[23] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6191 f
  fifo_0__mem_fifo/data_o[23] (net)                    11.8844              0.0000     0.6191 f
  fifo_0__mem_fifo/data_o[23] (bsg_one_fifo_width_p570_2)                   0.0000     0.6191 f
  fifo_lo[21] (net)                                    11.8844              0.0000     0.6191 f
  U1802/IN1 (MUX21X1)                                             0.0514   -0.0032 &   0.6159 f
  U1802/Q (MUX21X1)                                               0.2762    0.1925 @   0.8084 f
  io_cmd_o[23] (net)                            4      84.1120              0.0000     0.8084 f
  U1803/INP (NBUFFX2)                                             0.2762   -0.0024 @   0.8060 f
  U1803/Z (NBUFFX2)                                               0.0341    0.0747     0.8807 f
  mem_cmd_o[23] (net)                           1       2.9963              0.0000     0.8807 f
  mem_cmd_o[23] (out)                                             0.0341    0.0000 &   0.8808 f
  data arrival time                                                                    0.8808

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8808
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9808


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3997     0.3997
  fifo_0__mem_fifo/dff/data_r_reg_46_/CLK (DFFX1)                 0.1835    0.0000     0.3997 r
  fifo_0__mem_fifo/dff/data_r_reg_46_/Q (DFFX1)                   0.0658    0.2271     0.6268 f
  fifo_0__mem_fifo/dff/data_o[46] (net)         2      18.2525              0.0000     0.6268 f
  fifo_0__mem_fifo/dff/data_o[46] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6268 f
  fifo_0__mem_fifo/data_o[46] (net)                    18.2525              0.0000     0.6268 f
  fifo_0__mem_fifo/data_o[46] (bsg_one_fifo_width_p570_2)                   0.0000     0.6268 f
  fifo_lo[44] (net)                                    18.2525              0.0000     0.6268 f
  U1848/IN1 (MUX21X1)                                             0.0658   -0.0079 &   0.6189 f
  U1848/Q (MUX21X1)                                               0.2827    0.1982 @   0.8171 f
  io_cmd_o[46] (net)                            4      86.3051              0.0000     0.8171 f
  U1849/INP (NBUFFX2)                                             0.2827   -0.0165 @   0.8006 f
  U1849/Z (NBUFFX2)                                               0.0424    0.0823     0.8829 f
  mem_cmd_o[46] (net)                           1       9.5178              0.0000     0.8829 f
  mem_cmd_o[46] (out)                                             0.0424   -0.0019 &   0.8810 f
  data arrival time                                                                    0.8810

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8810
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9810


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4000     0.4000
  fifo_0__mem_fifo/dff/data_r_reg_26_/CLK (DFFX1)                 0.1835    0.0000     0.4000 r
  fifo_0__mem_fifo/dff/data_r_reg_26_/Q (DFFX1)                   0.0641    0.2036     0.6036 r
  fifo_0__mem_fifo/dff/data_o[26] (net)         2      14.2275              0.0000     0.6036 r
  fifo_0__mem_fifo/dff/data_o[26] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6036 r
  fifo_0__mem_fifo/data_o[26] (net)                    14.2275              0.0000     0.6036 r
  fifo_0__mem_fifo/data_o[26] (bsg_one_fifo_width_p570_2)                   0.0000     0.6036 r
  fifo_lo[24] (net)                                    14.2275              0.0000     0.6036 r
  U1808/IN1 (MUX21X1)                                             0.0641   -0.0042 &   0.5994 r
  U1808/Q (MUX21X1)                                               0.3030    0.1933 @   0.7927 r
  io_cmd_o[26] (net)                            5      90.8450              0.0000     0.7927 r
  U1809/INP (NBUFFX2)                                             0.3030   -0.0012 @   0.7915 r
  U1809/Z (NBUFFX2)                                               0.0399    0.0919     0.8834 r
  mem_cmd_o[26] (net)                           1       2.7027              0.0000     0.8834 r
  mem_cmd_o[26] (out)                                             0.0399   -0.0024 &   0.8810 r
  data arrival time                                                                    0.8810

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8810
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9810


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4002     0.4002
  fifo_0__mem_fifo/dff/data_r_reg_31_/CLK (DFFX1)                 0.1835    0.0000     0.4002 r
  fifo_0__mem_fifo/dff/data_r_reg_31_/Q (DFFX1)                   0.1019    0.2228 @   0.6229 r
  fifo_0__mem_fifo/dff/data_o[31] (net)         2      28.7479              0.0000     0.6229 r
  fifo_0__mem_fifo/dff/data_o[31] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6229 r
  fifo_0__mem_fifo/data_o[31] (net)                    28.7479              0.0000     0.6229 r
  fifo_0__mem_fifo/data_o[31] (bsg_one_fifo_width_p570_2)                   0.0000     0.6229 r
  fifo_lo[29] (net)                                    28.7479              0.0000     0.6229 r
  U1818/IN1 (MUX21X1)                                             0.1019   -0.0089 @   0.6140 r
  U1818/Q (MUX21X1)                                               0.4383    0.2436 @   0.8576 r
  io_cmd_o[31] (net)                            4     130.9969              0.0000     0.8576 r
  io_cmd_o[31] (out)                                              0.4383    0.0236 @   0.8812 r
  data arrival time                                                                    0.8812

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8812
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9812


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[60]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4329     0.4329
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2627    0.0000     0.4329 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2444    0.3151 @   0.7480 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17      87.1887              0.0000     0.7480 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7480 f
  fifo_1__mem_fifo/v_o (net)                           87.1887              0.0000     0.7480 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7480 f
  n2386 (net)                                          87.1887              0.0000     0.7480 f
  U1863/IN1 (AND2X1)                                              0.2444    0.0157 @   0.7638 f
  U1863/Q (AND2X1)                                                0.1644    0.1533 @   0.9170 f
  io_cmd_o[60] (net)                            4      47.1893              0.0000     0.9170 f
  io_cmd_o[60] (out)                                              0.1644   -0.0356 @   0.8814 f
  data arrival time                                                                    0.8814

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8814
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9814


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_105_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[105]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4479     0.4479
  fifo_1__mem_fifo/dff/data_r_reg_105_/CLK (DFFX1)                0.1947    0.0000     0.4479 r
  fifo_1__mem_fifo/dff/data_r_reg_105_/Q (DFFX1)                  0.0507    0.1971     0.6450 r
  fifo_1__mem_fifo/dff/data_o[105] (net)        2       9.1234              0.0000     0.6450 r
  fifo_1__mem_fifo/dff/data_o[105] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6450 r
  fifo_1__mem_fifo/data_o[105] (net)                    9.1234              0.0000     0.6450 r
  fifo_1__mem_fifo/data_o[105] (bsg_one_fifo_width_p570_3)                  0.0000     0.6450 r
  fifo_lo[145] (net)                                    9.1234              0.0000     0.6450 r
  U1953/IN2 (AND2X1)                                              0.0507   -0.0009 &   0.6442 r
  U1953/Q (AND2X1)                                                0.2783    0.1661 @   0.8103 r
  io_cmd_o[105] (net)                           4      85.2491              0.0000     0.8103 r
  U1954/INP (NBUFFX2)                                             0.2783   -0.0167 @   0.7936 r
  U1954/Z (NBUFFX2)                                               0.0371    0.0878     0.8814 r
  mem_cmd_o[105] (net)                          1       1.4263              0.0000     0.8814 r
  mem_cmd_o[105] (out)                                            0.0371    0.0000 &   0.8814 r
  data arrival time                                                                    0.8814

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8814
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9814


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_103_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[103]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4480     0.4480
  fifo_1__mem_fifo/dff/data_r_reg_103_/CLK (DFFX1)                0.1947    0.0000     0.4480 r
  fifo_1__mem_fifo/dff/data_r_reg_103_/Q (DFFX1)                  0.0443    0.2139     0.6619 f
  fifo_1__mem_fifo/dff/data_o[103] (net)        2       8.7559              0.0000     0.6619 f
  fifo_1__mem_fifo/dff/data_o[103] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6619 f
  fifo_1__mem_fifo/data_o[103] (net)                    8.7559              0.0000     0.6619 f
  fifo_1__mem_fifo/data_o[103] (bsg_one_fifo_width_p570_3)                  0.0000     0.6619 f
  fifo_lo[143] (net)                                    8.7559              0.0000     0.6619 f
  U1949/IN2 (AND2X1)                                              0.0443   -0.0015 &   0.6604 f
  U1949/Q (AND2X1)                                                0.3127    0.1963 @   0.8567 f
  io_cmd_o[103] (net)                           4      92.2408              0.0000     0.8567 f
  U1950/INP (NBUFFX2)                                             0.3127   -0.0512 @   0.8055 f
  U1950/Z (NBUFFX2)                                               0.0575    0.0954 @   0.9009 f
  mem_cmd_o[103] (net)                          1      21.4084              0.0000     0.9009 f
  mem_cmd_o[103] (out)                                            0.0576   -0.0193 @   0.8817 f
  data arrival time                                                                    0.8817

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8817
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9817


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_107_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[107]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4479     0.4479
  fifo_1__mem_fifo/dff/data_r_reg_107_/CLK (DFFX1)                0.1947    0.0000     0.4479 r
  fifo_1__mem_fifo/dff/data_r_reg_107_/Q (DFFX1)                  0.0442    0.2138     0.6618 f
  fifo_1__mem_fifo/dff/data_o[107] (net)        2       8.6892              0.0000     0.6618 f
  fifo_1__mem_fifo/dff/data_o[107] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6618 f
  fifo_1__mem_fifo/data_o[107] (net)                    8.6892              0.0000     0.6618 f
  fifo_1__mem_fifo/data_o[107] (bsg_one_fifo_width_p570_3)                  0.0000     0.6618 f
  fifo_lo[147] (net)                                    8.6892              0.0000     0.6618 f
  U1957/IN2 (AND2X1)                                              0.0442   -0.0035 &   0.6582 f
  U1957/Q (AND2X1)                                                0.2412    0.1650 @   0.8232 f
  io_cmd_o[107] (net)                           4      70.8520              0.0000     0.8232 f
  U1958/INP (NBUFFX2)                                             0.2412   -0.0113 @   0.8119 f
  U1958/Z (NBUFFX2)                                               0.0394    0.0783     0.8902 f
  mem_cmd_o[107] (net)                          1       8.4910              0.0000     0.8902 f
  mem_cmd_o[107] (out)                                            0.0394   -0.0085 &   0.8818 f
  data arrival time                                                                    0.8818

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8818
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9818


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4013     0.4013
  fifo_0__mem_fifo/dff/data_r_reg_44_/CLK (DFFX1)                 0.1839    0.0000     0.4013 r
  fifo_0__mem_fifo/dff/data_r_reg_44_/Q (DFFX1)                   0.0751    0.2329     0.6342 f
  fifo_0__mem_fifo/dff/data_o[44] (net)         2      22.3906              0.0000     0.6342 f
  fifo_0__mem_fifo/dff/data_o[44] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6342 f
  fifo_0__mem_fifo/data_o[44] (net)                    22.3906              0.0000     0.6342 f
  fifo_0__mem_fifo/data_o[44] (bsg_one_fifo_width_p570_2)                   0.0000     0.6342 f
  fifo_lo[42] (net)                                    22.3906              0.0000     0.6342 f
  U1844/IN1 (MUX21X1)                                             0.0751   -0.0179 &   0.6163 f
  U1844/Q (MUX21X1)                                               0.2788    0.1980 @   0.8143 f
  io_cmd_o[44] (net)                            4      84.9691              0.0000     0.8143 f
  U1845/INP (NBUFFX2)                                             0.2788   -0.0061 @   0.8082 f
  U1845/Z (NBUFFX2)                                               0.0343    0.0749     0.8831 f
  mem_cmd_o[44] (net)                           1       3.0225              0.0000     0.8831 f
  mem_cmd_o[44] (out)                                             0.0343   -0.0012 &   0.8819 f
  data arrival time                                                                    0.8819

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8819
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9819


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4021     0.4021
  fifo_1__mem_fifo/dff/data_r_reg_9_/CLK (DFFX1)                  0.1910    0.0000     0.4021 r
  fifo_1__mem_fifo/dff/data_r_reg_9_/Q (DFFX1)                    0.1744    0.2522 @   0.6544 r
  fifo_1__mem_fifo/dff/data_o[9] (net)          2      51.6438              0.0000     0.6544 r
  fifo_1__mem_fifo/dff/data_o[9] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6544 r
  fifo_1__mem_fifo/data_o[9] (net)                     51.6438              0.0000     0.6544 r
  fifo_1__mem_fifo/data_o[9] (bsg_one_fifo_width_p570_3)                    0.0000     0.6544 r
  fifo_lo[56] (net)                                    51.6438              0.0000     0.6544 r
  U1774/IN2 (MUX21X1)                                             0.1748   -0.0280 @   0.6264 r
  U1774/Q (MUX21X1)                                               0.2635    0.2037 @   0.8300 r
  io_cmd_o[9] (net)                             4      78.4250              0.0000     0.8300 r
  U1775/INP (NBUFFX2)                                             0.2635   -0.0332 @   0.7968 r
  U1775/Z (NBUFFX2)                                               0.0415    0.0906     0.8874 r
  mem_cmd_o[9] (net)                            1       5.4417              0.0000     0.8874 r
  mem_cmd_o[9] (out)                                              0.0415   -0.0054 &   0.8821 r
  data arrival time                                                                    0.8821

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8821
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9821


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_109_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[109]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4434     0.4434
  fifo_1__mem_fifo/dff/data_r_reg_109_/CLK (DFFX1)                0.1883    0.0000     0.4434 r
  fifo_1__mem_fifo/dff/data_r_reg_109_/Q (DFFX1)                  0.0832    0.2385 @   0.6819 f
  fifo_1__mem_fifo/dff/data_o[109] (net)        2      26.3501              0.0000     0.6819 f
  fifo_1__mem_fifo/dff/data_o[109] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6819 f
  fifo_1__mem_fifo/data_o[109] (net)                   26.3501              0.0000     0.6819 f
  fifo_1__mem_fifo/data_o[109] (bsg_one_fifo_width_p570_3)                  0.0000     0.6819 f
  fifo_lo[149] (net)                                   26.3501              0.0000     0.6819 f
  U1961/IN2 (AND2X1)                                              0.0832    0.0002 @   0.6821 f
  U1961/Q (AND2X1)                                                0.2245    0.1659 @   0.8479 f
  io_cmd_o[109] (net)                           4      65.8052              0.0000     0.8479 f
  U1962/INP (NBUFFX2)                                             0.2245   -0.0331 @   0.8149 f
  U1962/Z (NBUFFX2)                                               0.0303    0.0695     0.8844 f
  mem_cmd_o[109] (net)                          1       1.7541              0.0000     0.8844 f
  mem_cmd_o[109] (out)                                            0.0303   -0.0022 &   0.8822 f
  data arrival time                                                                    0.8822

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8822
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9822


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_115_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[115]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4435     0.4435
  fifo_1__mem_fifo/dff/data_r_reg_115_/CLK (DFFX1)                0.1883    0.0000     0.4435 r
  fifo_1__mem_fifo/dff/data_r_reg_115_/Q (DFFX1)                  0.0982    0.2214 @   0.6649 r
  fifo_1__mem_fifo/dff/data_o[115] (net)        2      27.4277              0.0000     0.6649 r
  fifo_1__mem_fifo/dff/data_o[115] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6649 r
  fifo_1__mem_fifo/data_o[115] (net)                   27.4277              0.0000     0.6649 r
  fifo_1__mem_fifo/data_o[115] (bsg_one_fifo_width_p570_3)                  0.0000     0.6649 r
  fifo_lo[155] (net)                                   27.4277              0.0000     0.6649 r
  U1973/IN2 (AND2X1)                                              0.0982    0.0011 @   0.6660 r
  U1973/Q (AND2X1)                                                0.2248    0.1496 @   0.8156 r
  io_cmd_o[115] (net)                           4      67.2545              0.0000     0.8156 r
  U1974/INP (NBUFFX2)                                             0.2248   -0.0165 @   0.7991 r
  U1974/Z (NBUFFX2)                                               0.0474    0.0919     0.8910 r
  mem_cmd_o[115] (net)                          1      11.7676              0.0000     0.8910 r
  mem_cmd_o[115] (out)                                            0.0474   -0.0083 &   0.8827 r
  data arrival time                                                                    0.8827

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8827
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9827


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_112_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[112]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4483     0.4483
  fifo_1__mem_fifo/dff/data_r_reg_112_/CLK (DFFX1)                0.1952    0.0000     0.4483 r
  fifo_1__mem_fifo/dff/data_r_reg_112_/Q (DFFX1)                  0.0561    0.2220     0.6703 f
  fifo_1__mem_fifo/dff/data_o[112] (net)        2      13.9612              0.0000     0.6703 f
  fifo_1__mem_fifo/dff/data_o[112] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6703 f
  fifo_1__mem_fifo/data_o[112] (net)                   13.9612              0.0000     0.6703 f
  fifo_1__mem_fifo/data_o[112] (bsg_one_fifo_width_p570_3)                  0.0000     0.6703 f
  fifo_lo[152] (net)                                   13.9612              0.0000     0.6703 f
  U1967/IN2 (AND2X1)                                              0.0561   -0.0057 &   0.6646 f
  U1967/Q (AND2X1)                                                0.2203    0.1645 @   0.8291 f
  io_cmd_o[112] (net)                           4      65.9653              0.0000     0.8291 f
  U1968/INP (NBUFFX2)                                             0.2203   -0.0247 @   0.8044 f
  U1968/Z (NBUFFX2)                                               0.0673    0.0944 @   0.8988 f
  mem_cmd_o[112] (net)                          1      28.7561              0.0000     0.8988 f
  mem_cmd_o[112] (out)                                            0.0675   -0.0161 @   0.8827 f
  data arrival time                                                                    0.8827

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8827
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9827


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[54]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4322     0.4322
  fifo_1__mem_fifo/dff/data_r_reg_54_/CLK (DFFX1)                 0.2629    0.0000     0.4322 r
  fifo_1__mem_fifo/dff/data_r_reg_54_/Q (DFFX1)                   0.0388    0.2153     0.6475 f
  fifo_1__mem_fifo/dff/data_o[54] (net)         2       6.4150              0.0000     0.6475 f
  fifo_1__mem_fifo/dff/data_o[54] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6475 f
  fifo_1__mem_fifo/data_o[54] (net)                     6.4150              0.0000     0.6475 f
  fifo_1__mem_fifo/data_o[54] (bsg_one_fifo_width_p570_3)                   0.0000     0.6475 f
  fifo_lo[97] (net)                                     6.4150              0.0000     0.6475 f
  U1856/IN2 (AND2X1)                                              0.0388    0.0000 &   0.6475 f
  U1856/Q (AND2X1)                                                0.3481    0.2044 @   0.8519 f
  io_cmd_o[54] (net)                            4     101.2324              0.0000     0.8519 f
  io_cmd_o[54] (out)                                              0.3481    0.0310 @   0.8829 f
  data arrival time                                                                    0.8829

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8829
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9829


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4024     0.4024
  fifo_1__mem_fifo/dff/data_r_reg_27_/CLK (DFFX1)                 0.1911    0.0000     0.4024 r
  fifo_1__mem_fifo/dff/data_r_reg_27_/Q (DFFX1)                   0.1381    0.2650 @   0.6674 f
  fifo_1__mem_fifo/dff/data_o[27] (net)         2      47.0469              0.0000     0.6674 f
  fifo_1__mem_fifo/dff/data_o[27] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6674 f
  fifo_1__mem_fifo/data_o[27] (net)                    47.0469              0.0000     0.6674 f
  fifo_1__mem_fifo/data_o[27] (bsg_one_fifo_width_p570_3)                   0.0000     0.6674 f
  fifo_lo[74] (net)                                    47.0469              0.0000     0.6674 f
  U1810/IN2 (MUX21X1)                                             0.1381   -0.0201 @   0.6474 f
  U1810/Q (MUX21X1)                                               0.2871    0.2131 @   0.8605 f
  io_cmd_o[27] (net)                            5      87.5454              0.0000     0.8605 f
  io_cmd_o[27] (out)                                              0.2871    0.0229 @   0.8833 f
  data arrival time                                                                    0.8833

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8833
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9833


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4021     0.4021
  fifo_1__mem_fifo/dff/data_r_reg_7_/CLK (DFFX1)                  0.1910    0.0000     0.4021 r
  fifo_1__mem_fifo/dff/data_r_reg_7_/Q (DFFX1)                    0.1764    0.2529 @   0.6550 r
  fifo_1__mem_fifo/dff/data_o[7] (net)          2      52.1991              0.0000     0.6550 r
  fifo_1__mem_fifo/dff/data_o[7] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6550 r
  fifo_1__mem_fifo/data_o[7] (net)                     52.1991              0.0000     0.6550 r
  fifo_1__mem_fifo/data_o[7] (bsg_one_fifo_width_p570_3)                    0.0000     0.6550 r
  fifo_lo[54] (net)                                    52.1991              0.0000     0.6550 r
  U1770/IN2 (MUX21X1)                                             0.1769   -0.0374 @   0.6176 r
  U1770/Q (MUX21X1)                                               0.3266    0.2280 @   0.8456 r
  io_cmd_o[7] (net)                             4      98.6681              0.0000     0.8456 r
  U1771/INP (NBUFFX2)                                             0.3266   -0.0626 @   0.7830 r
  U1771/Z (NBUFFX2)                                               0.0588    0.1100 @   0.8930 r
  mem_cmd_o[7] (net)                            1      17.3035              0.0000     0.8930 r
  mem_cmd_o[7] (out)                                              0.0589   -0.0089 @   0.8841 r
  data arrival time                                                                    0.8841

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8841
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9841


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4326     0.4326
  fifo_1__mem_fifo/dff/data_r_reg_46_/CLK (DFFX1)                 0.2621    0.0000     0.4326 r
  fifo_1__mem_fifo/dff/data_r_reg_46_/Q (DFFX1)                   0.1869    0.2939 @   0.7265 f
  fifo_1__mem_fifo/dff/data_o[46] (net)         2      65.7037              0.0000     0.7265 f
  fifo_1__mem_fifo/dff/data_o[46] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.7265 f
  fifo_1__mem_fifo/data_o[46] (net)                    65.7037              0.0000     0.7265 f
  fifo_1__mem_fifo/data_o[46] (bsg_one_fifo_width_p570_3)                   0.0000     0.7265 f
  fifo_lo[93] (net)                                    65.7037              0.0000     0.7265 f
  U1848/IN2 (MUX21X1)                                             0.1869   -0.0430 @   0.6835 f
  U1848/Q (MUX21X1)                                               0.2827    0.2172 @   0.9007 f
  io_cmd_o[46] (net)                            4      86.3051              0.0000     0.9007 f
  io_cmd_o[46] (out)                                              0.2827   -0.0165 @   0.8841 f
  data arrival time                                                                    0.8841

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8841
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9841


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_90_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[90]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4472     0.4472
  fifo_1__mem_fifo/dff/data_r_reg_90_/CLK (DFFX1)                 0.1947    0.0000     0.4472 r
  fifo_1__mem_fifo/dff/data_r_reg_90_/Q (DFFX1)                   0.0480    0.2164     0.6637 f
  fifo_1__mem_fifo/dff/data_o[90] (net)         2      10.3871              0.0000     0.6637 f
  fifo_1__mem_fifo/dff/data_o[90] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6637 f
  fifo_1__mem_fifo/data_o[90] (net)                    10.3871              0.0000     0.6637 f
  fifo_1__mem_fifo/data_o[90] (bsg_one_fifo_width_p570_3)                   0.0000     0.6637 f
  fifo_lo[130] (net)                                   10.3871              0.0000     0.6637 f
  U1923/IN2 (AND2X1)                                              0.0480   -0.0008 &   0.6628 f
  U1923/Q (AND2X1)                                                0.3228    0.2055 @   0.8683 f
  io_cmd_o[90] (net)                            4      96.5553              0.0000     0.8683 f
  io_cmd_o[90] (out)                                              0.3228    0.0167 @   0.8850 f
  data arrival time                                                                    0.8850

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8850
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9850


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_72_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[72]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4478     0.4478
  fifo_1__mem_fifo/dff/data_r_reg_72_/CLK (DFFX1)                 0.1947    0.0000     0.4478 r
  fifo_1__mem_fifo/dff/data_r_reg_72_/Q (DFFX1)                   0.0577    0.2010     0.6489 r
  fifo_1__mem_fifo/dff/data_o[72] (net)         2      11.8130              0.0000     0.6489 r
  fifo_1__mem_fifo/dff/data_o[72] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6489 r
  fifo_1__mem_fifo/data_o[72] (net)                    11.8130              0.0000     0.6489 r
  fifo_1__mem_fifo/data_o[72] (bsg_one_fifo_width_p570_3)                   0.0000     0.6489 r
  fifo_lo[112] (net)                                   11.8130              0.0000     0.6489 r
  U1887/IN2 (AND2X2)                                              0.0577   -0.0022 &   0.6466 r
  U1887/Q (AND2X2)                                                0.1933    0.1355 @   0.7821 r
  io_cmd_o[72] (net)                            4     104.2690              0.0000     0.7821 r
  U1888/INP (NBUFFX2)                                             0.1933    0.0245 @   0.8066 r
  U1888/Z (NBUFFX2)                                               0.0609    0.0977 @   0.9043 r
  mem_cmd_o[72] (net)                           1      24.4434              0.0000     0.9043 r
  mem_cmd_o[72] (out)                                             0.0610   -0.0193 @   0.8850 r
  data arrival time                                                                    0.8850

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8850
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9850


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_91_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[91]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4478     0.4478
  fifo_1__mem_fifo/dff/data_r_reg_91_/CLK (DFFX1)                 0.1953    0.0000     0.4478 r
  fifo_1__mem_fifo/dff/data_r_reg_91_/Q (DFFX1)                   0.0732    0.2093     0.6571 r
  fifo_1__mem_fifo/dff/data_o[91] (net)         2      17.7036              0.0000     0.6571 r
  fifo_1__mem_fifo/dff/data_o[91] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6571 r
  fifo_1__mem_fifo/data_o[91] (net)                    17.7036              0.0000     0.6571 r
  fifo_1__mem_fifo/data_o[91] (bsg_one_fifo_width_p570_3)                   0.0000     0.6571 r
  fifo_lo[131] (net)                                   17.7036              0.0000     0.6571 r
  U1925/IN2 (AND2X2)                                              0.0732   -0.0046 &   0.6525 r
  U1925/Q (AND2X2)                                                0.2246    0.1469 @   0.7994 r
  io_cmd_o[91] (net)                            4     122.7864              0.0000     0.7994 r
  U1926/INP (NBUFFX2)                                             0.2246   -0.0076 @   0.7918 r
  U1926/Z (NBUFFX2)                                               0.0667    0.1024 @   0.8942 r
  mem_cmd_o[91] (net)                           1      24.5858              0.0000     0.8942 r
  mem_cmd_o[91] (out)                                             0.0669   -0.0086 @   0.8857 r
  data arrival time                                                                    0.8857

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8857
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9857


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4008     0.4008
  fifo_0__mem_fifo/dff/data_r_reg_10_/CLK (DFFX1)                 0.1839    0.0000     0.4008 r
  fifo_0__mem_fifo/dff/data_r_reg_10_/Q (DFFX1)                   0.0809    0.2123     0.6131 r
  fifo_0__mem_fifo/dff/data_o[10] (net)         2      20.5810              0.0000     0.6131 r
  fifo_0__mem_fifo/dff/data_o[10] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6131 r
  fifo_0__mem_fifo/data_o[10] (net)                    20.5810              0.0000     0.6131 r
  fifo_0__mem_fifo/data_o[10] (bsg_one_fifo_width_p570_2)                   0.0000     0.6131 r
  fifo_lo[8] (net)                                     20.5810              0.0000     0.6131 r
  U1776/IN1 (MUX21X1)                                             0.0809   -0.0145 &   0.5986 r
  U1776/Q (MUX21X1)                                               0.2628    0.1821 @   0.7807 r
  io_cmd_o[10] (net)                            4      78.0748              0.0000     0.7807 r
  U1777/INP (NBUFFX2)                                             0.2628    0.0176 @   0.7983 r
  U1777/Z (NBUFFX2)                                               0.0379    0.0874     0.8857 r
  mem_cmd_o[10] (net)                           1       2.6158              0.0000     0.8857 r
  mem_cmd_o[10] (out)                                             0.0379    0.0000 &   0.8858 r
  data arrival time                                                                    0.8858

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8858
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9858


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4021     0.4021
  fifo_1__mem_fifo/dff/data_r_reg_9_/CLK (DFFX1)                  0.1910    0.0000     0.4021 r
  fifo_1__mem_fifo/dff/data_r_reg_9_/Q (DFFX1)                    0.1467    0.2704 @   0.6725 f
  fifo_1__mem_fifo/dff/data_o[9] (net)          2      51.0553              0.0000     0.6725 f
  fifo_1__mem_fifo/dff/data_o[9] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6725 f
  fifo_1__mem_fifo/data_o[9] (net)                     51.0553              0.0000     0.6725 f
  fifo_1__mem_fifo/data_o[9] (bsg_one_fifo_width_p570_3)                    0.0000     0.6725 f
  fifo_lo[56] (net)                                    51.0553              0.0000     0.6725 f
  U1774/IN2 (MUX21X1)                                             0.1467   -0.0236 @   0.6489 f
  U1774/Q (MUX21X1)                                               0.2562    0.2014 @   0.8503 f
  io_cmd_o[9] (net)                             4      77.6793              0.0000     0.8503 f
  U1775/INP (NBUFFX2)                                             0.2562   -0.0356 @   0.8147 f
  U1775/Z (NBUFFX2)                                               0.0363    0.0763     0.8910 f
  mem_cmd_o[9] (net)                            1       5.4417              0.0000     0.8910 f
  mem_cmd_o[9] (out)                                              0.0363   -0.0050 &   0.8861 f
  data arrival time                                                                    0.8861

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8861
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9861


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4029     0.4029
  fifo_1__mem_fifo/dff/data_r_reg_21_/CLK (DFFX1)                 0.1911    0.0000     0.4029 r
  fifo_1__mem_fifo/dff/data_r_reg_21_/Q (DFFX1)                   0.1693    0.2487 @   0.6516 r
  fifo_1__mem_fifo/dff/data_o[21] (net)         2      49.2731              0.0000     0.6516 r
  fifo_1__mem_fifo/dff/data_o[21] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6516 r
  fifo_1__mem_fifo/data_o[21] (net)                    49.2731              0.0000     0.6516 r
  fifo_1__mem_fifo/data_o[21] (bsg_one_fifo_width_p570_3)                   0.0000     0.6516 r
  fifo_lo[68] (net)                                    49.2731              0.0000     0.6516 r
  U1798/IN2 (MUX21X1)                                             0.1698   -0.0361 @   0.6155 r
  U1798/Q (MUX21X1)                                               0.2740    0.2064 @   0.8220 r
  io_cmd_o[21] (net)                            4      81.6593              0.0000     0.8220 r
  U1799/INP (NBUFFX2)                                             0.2740   -0.0232 @   0.7988 r
  U1799/Z (NBUFFX2)                                               0.0375    0.0878     0.8866 r
  mem_cmd_o[21] (net)                           1       1.8594              0.0000     0.8866 r
  mem_cmd_o[21] (out)                                             0.0375    0.0000 &   0.8866 r
  data arrival time                                                                    0.8866

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8866
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9866


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3997     0.3997
  fifo_0__mem_fifo/dff/data_r_reg_15_/CLK (DFFX1)                 0.1835    0.0000     0.3997 r
  fifo_0__mem_fifo/dff/data_r_reg_15_/Q (DFFX1)                   0.1002    0.2218     0.6215 r
  fifo_0__mem_fifo/dff/data_o[15] (net)         2      27.7832              0.0000     0.6215 r
  fifo_0__mem_fifo/dff/data_o[15] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6215 r
  fifo_0__mem_fifo/data_o[15] (net)                    27.7832              0.0000     0.6215 r
  fifo_0__mem_fifo/data_o[15] (bsg_one_fifo_width_p570_2)                   0.0000     0.6215 r
  fifo_lo[13] (net)                                    27.7832              0.0000     0.6215 r
  U1786/IN1 (MUX21X1)                                             0.1002   -0.0112 &   0.6103 r
  U1786/Q (MUX21X1)                                               0.3217    0.2073 @   0.8176 r
  io_cmd_o[15] (net)                            4      96.3946              0.0000     0.8176 r
  U1787/INP (NBUFFX2)                                             0.3217   -0.0263 @   0.7914 r
  U1787/Z (NBUFFX2)                                               0.0468    0.0993     0.8907 r
  mem_cmd_o[15] (net)                           1       7.4571              0.0000     0.8907 r
  mem_cmd_o[15] (out)                                             0.0468   -0.0040 &   0.8867 r
  data arrival time                                                                    0.8867

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8867
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9867


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_93_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[93]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4470     0.4470
  fifo_1__mem_fifo/dff/data_r_reg_93_/CLK (DFFX1)                 0.1947    0.0000     0.4470 r
  fifo_1__mem_fifo/dff/data_r_reg_93_/Q (DFFX1)                   0.0480    0.2164     0.6634 f
  fifo_1__mem_fifo/dff/data_o[93] (net)         2      10.3921              0.0000     0.6634 f
  fifo_1__mem_fifo/dff/data_o[93] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6634 f
  fifo_1__mem_fifo/data_o[93] (net)                    10.3921              0.0000     0.6634 f
  fifo_1__mem_fifo/data_o[93] (bsg_one_fifo_width_p570_3)                   0.0000     0.6634 f
  fifo_lo[133] (net)                                   10.3921              0.0000     0.6634 f
  U1929/IN2 (AND2X1)                                              0.0480   -0.0046 &   0.6589 f
  U1929/Q (AND2X1)                                                0.2121    0.1531 @   0.8120 f
  io_cmd_o[93] (net)                            4      62.0673              0.0000     0.8120 f
  U1930/INP (NBUFFX2)                                             0.2121    0.0075 @   0.8195 f
  U1930/Z (NBUFFX2)                                               0.0296    0.0683     0.8878 f
  mem_cmd_o[93] (net)                           1       1.6584              0.0000     0.8878 f
  mem_cmd_o[93] (out)                                             0.0296   -0.0011 &   0.8867 f
  data arrival time                                                                    0.8867

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8867
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9867


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4021     0.4021
  fifo_1__mem_fifo/dff/data_r_reg_32_/CLK (DFFX1)                 0.1911    0.0000     0.4021 r
  fifo_1__mem_fifo/dff/data_r_reg_32_/Q (DFFX1)                   0.1963    0.2935 @   0.6957 f
  fifo_1__mem_fifo/dff/data_o[32] (net)         2      69.7480              0.0000     0.6957 f
  fifo_1__mem_fifo/dff/data_o[32] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6957 f
  fifo_1__mem_fifo/data_o[32] (net)                    69.7480              0.0000     0.6957 f
  fifo_1__mem_fifo/data_o[32] (bsg_one_fifo_width_p570_3)                   0.0000     0.6957 f
  fifo_lo[79] (net)                                    69.7480              0.0000     0.6957 f
  U1820/IN2 (MUX21X1)                                             0.1963   -0.0276 @   0.6680 f
  U1820/Q (MUX21X1)                                               0.2734    0.2141 @   0.8821 f
  io_cmd_o[32] (net)                            4      83.2413              0.0000     0.8821 f
  io_cmd_o[32] (out)                                              0.2734    0.0046 @   0.8867 f
  data arrival time                                                                    0.8867

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8867
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9867


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_102_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[102]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4481     0.4481
  fifo_1__mem_fifo/dff/data_r_reg_102_/CLK (DFFX1)                0.1952    0.0000     0.4481 r
  fifo_1__mem_fifo/dff/data_r_reg_102_/Q (DFFX1)                  0.0496    0.2175     0.6656 f
  fifo_1__mem_fifo/dff/data_o[102] (net)        2      11.0692              0.0000     0.6656 f
  fifo_1__mem_fifo/dff/data_o[102] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6656 f
  fifo_1__mem_fifo/data_o[102] (net)                   11.0692              0.0000     0.6656 f
  fifo_1__mem_fifo/data_o[102] (bsg_one_fifo_width_p570_3)                  0.0000     0.6656 f
  fifo_lo[142] (net)                                   11.0692              0.0000     0.6656 f
  U1947/IN2 (AND2X2)                                              0.0496    0.0003 &   0.6658 f
  U1947/Q (AND2X2)                                                0.2094    0.1492 @   0.8151 f
  io_cmd_o[102] (net)                           4     112.0593              0.0000     0.8151 f
  U1948/INP (NBUFFX2)                                             0.2094   -0.0007 @   0.8144 f
  U1948/Z (NBUFFX2)                                               0.0734    0.0973 @   0.9117 f
  mem_cmd_o[102] (net)                          1      33.7537              0.0000     0.9117 f
  mem_cmd_o[102] (out)                                            0.0737   -0.0244 @   0.8873 f
  data arrival time                                                                    0.8873

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8873
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9873


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4324     0.4324
  fifo_1__mem_fifo/dff/data_r_reg_13_/CLK (DFFX1)                 0.2630    0.0000     0.4324 r
  fifo_1__mem_fifo/dff/data_r_reg_13_/Q (DFFX1)                   0.2148    0.2725 @   0.7049 r
  fifo_1__mem_fifo/dff/data_o[13] (net)         2      63.7834              0.0000     0.7049 r
  fifo_1__mem_fifo/dff/data_o[13] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.7049 r
  fifo_1__mem_fifo/data_o[13] (net)                    63.7834              0.0000     0.7049 r
  fifo_1__mem_fifo/data_o[13] (bsg_one_fifo_width_p570_3)                   0.0000     0.7049 r
  fifo_lo[60] (net)                                    63.7834              0.0000     0.7049 r
  U1782/IN2 (MUX21X1)                                             0.2159   -0.0365 @   0.6684 r
  U1782/Q (MUX21X1)                                               0.2881    0.2191 @   0.8875 r
  io_cmd_o[13] (net)                            4      85.8449              0.0000     0.8875 r
  io_cmd_o[13] (out)                                              0.2881    0.0000 @   0.8875 r
  data arrival time                                                                    0.8875

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8875
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9875


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_101_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[101]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4480     0.4480
  fifo_1__mem_fifo/dff/data_r_reg_101_/CLK (DFFX1)                0.1952    0.0000     0.4480 r
  fifo_1__mem_fifo/dff/data_r_reg_101_/Q (DFFX1)                  0.0497    0.1966     0.6447 r
  fifo_1__mem_fifo/dff/data_o[101] (net)        2       8.7626              0.0000     0.6447 r
  fifo_1__mem_fifo/dff/data_o[101] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6447 r
  fifo_1__mem_fifo/data_o[101] (net)                    8.7626              0.0000     0.6447 r
  fifo_1__mem_fifo/data_o[101] (bsg_one_fifo_width_p570_3)                  0.0000     0.6447 r
  fifo_lo[141] (net)                                    8.7626              0.0000     0.6447 r
  U1945/IN2 (AND2X1)                                              0.0497   -0.0007 &   0.6439 r
  U1945/Q (AND2X1)                                                0.2377    0.1472 @   0.7911 r
  io_cmd_o[101] (net)                           4      71.0041              0.0000     0.7911 r
  U1946/INP (NBUFFX2)                                             0.2377    0.0155 @   0.8067 r
  U1946/Z (NBUFFX2)                                               0.0422    0.0889     0.8956 r
  mem_cmd_o[101] (net)                          1       7.1768              0.0000     0.8956 r
  mem_cmd_o[101] (out)                                            0.0422   -0.0079 &   0.8877 r
  data arrival time                                                                    0.8877

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8877
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9877


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4000     0.4000
  fifo_0__mem_fifo/dff/data_r_reg_32_/CLK (DFFX1)                 0.1834    0.0000     0.4000 r
  fifo_0__mem_fifo/dff/data_r_reg_32_/Q (DFFX1)                   0.0630    0.2253     0.6253 f
  fifo_0__mem_fifo/dff/data_o[32] (net)         2      16.9964              0.0000     0.6253 f
  fifo_0__mem_fifo/dff/data_o[32] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6253 f
  fifo_0__mem_fifo/data_o[32] (net)                    16.9964              0.0000     0.6253 f
  fifo_0__mem_fifo/data_o[32] (bsg_one_fifo_width_p570_2)                   0.0000     0.6253 f
  fifo_lo[30] (net)                                    16.9964              0.0000     0.6253 f
  U1820/IN1 (MUX21X1)                                             0.0630   -0.0064 &   0.6190 f
  U1820/Q (MUX21X1)                                               0.2734    0.1935 @   0.8125 f
  io_cmd_o[32] (net)                            4      83.2413              0.0000     0.8125 f
  U1821/INP (NBUFFX2)                                             0.2734    0.0046 @   0.8171 f
  U1821/Z (NBUFFX2)                                               0.0336    0.0742     0.8913 f
  mem_cmd_o[32] (net)                           1       2.6594              0.0000     0.8913 f
  mem_cmd_o[32] (out)                                             0.0336   -0.0035 &   0.8878 f
  data arrival time                                                                    0.8878

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8878
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9878


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4000     0.4000
  fifo_0__mem_fifo/dff/data_r_reg_26_/CLK (DFFX1)                 0.1835    0.0000     0.4000 r
  fifo_0__mem_fifo/dff/data_r_reg_26_/Q (DFFX1)                   0.0553    0.2204     0.6204 f
  fifo_0__mem_fifo/dff/data_o[26] (net)         2      13.6017              0.0000     0.6204 f
  fifo_0__mem_fifo/dff/data_o[26] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6204 f
  fifo_0__mem_fifo/data_o[26] (net)                    13.6017              0.0000     0.6204 f
  fifo_0__mem_fifo/data_o[26] (bsg_one_fifo_width_p570_2)                   0.0000     0.6204 f
  fifo_lo[24] (net)                                    13.6017              0.0000     0.6204 f
  U1808/IN1 (MUX21X1)                                             0.0553   -0.0036 &   0.6168 f
  U1808/Q (MUX21X1)                                               0.2941    0.2012 @   0.8180 f
  io_cmd_o[26] (net)                            5      90.0412              0.0000     0.8180 f
  U1809/INP (NBUFFX2)                                             0.2941   -0.0033 @   0.8147 f
  U1809/Z (NBUFFX2)                                               0.0345    0.0754     0.8901 f
  mem_cmd_o[26] (net)                           1       2.7027              0.0000     0.8901 f
  mem_cmd_o[26] (out)                                             0.0345   -0.0021 &   0.8879 f
  data arrival time                                                                    0.8879

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8879
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9879


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_95_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[95]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4485     0.4485
  fifo_1__mem_fifo/dff/data_r_reg_95_/CLK (DFFX1)                 0.1955    0.0000     0.4485 r
  fifo_1__mem_fifo/dff/data_r_reg_95_/Q (DFFX1)                   0.0632    0.2041     0.6526 r
  fifo_1__mem_fifo/dff/data_o[95] (net)         2      13.8843              0.0000     0.6526 r
  fifo_1__mem_fifo/dff/data_o[95] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6526 r
  fifo_1__mem_fifo/data_o[95] (net)                    13.8843              0.0000     0.6526 r
  fifo_1__mem_fifo/data_o[95] (bsg_one_fifo_width_p570_3)                   0.0000     0.6526 r
  fifo_lo[135] (net)                                   13.8843              0.0000     0.6526 r
  U1933/IN2 (AND2X1)                                              0.0632    0.0005 &   0.6531 r
  U1933/Q (AND2X1)                                                0.2365    0.1516 @   0.8047 r
  io_cmd_o[95] (net)                            4      71.4899              0.0000     0.8047 r
  U1934/INP (NBUFFX2)                                             0.2368   -0.0280 @   0.7767 r
  U1934/Z (NBUFFX2)                                               0.0750    0.1080 @   0.8847 r
  mem_cmd_o[95] (net)                           1      29.4612              0.0000     0.8847 r
  mem_cmd_o[95] (out)                                             0.0754    0.0035 @   0.8882 r
  data arrival time                                                                    0.8882

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8882
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9882


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4027     0.4027
  fifo_1__mem_fifo/dff/data_r_reg_41_/CLK (DFFX1)                 0.1911    0.0000     0.4027 r
  fifo_1__mem_fifo/dff/data_r_reg_41_/Q (DFFX1)                   0.1619    0.2470 @   0.6496 r
  fifo_1__mem_fifo/dff/data_o[41] (net)         2      47.4446              0.0000     0.6496 r
  fifo_1__mem_fifo/dff/data_o[41] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6496 r
  fifo_1__mem_fifo/data_o[41] (net)                    47.4446              0.0000     0.6496 r
  fifo_1__mem_fifo/data_o[41] (bsg_one_fifo_width_p570_3)                   0.0000     0.6496 r
  fifo_lo[88] (net)                                    47.4446              0.0000     0.6496 r
  U1838/IN2 (MUX21X1)                                             0.1622    0.0024 @   0.6520 r
  U1838/Q (MUX21X1)                                               0.2968    0.2122 @   0.8642 r
  io_cmd_o[41] (net)                            5      88.4519              0.0000     0.8642 r
  io_cmd_o[41] (out)                                              0.2968    0.0244 @   0.8886 r
  data arrival time                                                                    0.8886

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8886
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9886


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4319     0.4319
  fifo_1__mem_fifo/dff/data_r_reg_10_/CLK (DFFX1)                 0.2629    0.0000     0.4319 r
  fifo_1__mem_fifo/dff/data_r_reg_10_/Q (DFFX1)                   0.2060    0.2684 @   0.7003 r
  fifo_1__mem_fifo/dff/data_o[10] (net)         2      60.6751              0.0000     0.7003 r
  fifo_1__mem_fifo/dff/data_o[10] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.7003 r
  fifo_1__mem_fifo/data_o[10] (net)                    60.6751              0.0000     0.7003 r
  fifo_1__mem_fifo/data_o[10] (bsg_one_fifo_width_p570_3)                   0.0000     0.7003 r
  fifo_lo[57] (net)                                    60.6751              0.0000     0.7003 r
  U1776/IN2 (MUX21X1)                                             0.2071   -0.0380 @   0.6624 r
  U1776/Q (MUX21X1)                                               0.2628    0.2088 @   0.8712 r
  io_cmd_o[10] (net)                            4      78.0748              0.0000     0.8712 r
  io_cmd_o[10] (out)                                              0.2628    0.0176 @   0.8888 r
  data arrival time                                                                    0.8888

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8888
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9888


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[63]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4486     0.4486
  fifo_1__mem_fifo/dff/data_r_reg_63_/CLK (DFFX1)                 0.1947    0.0000     0.4486 r
  fifo_1__mem_fifo/dff/data_r_reg_63_/Q (DFFX1)                   0.0638    0.2044     0.6530 r
  fifo_1__mem_fifo/dff/data_o[63] (net)         2      14.1264              0.0000     0.6530 r
  fifo_1__mem_fifo/dff/data_o[63] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6530 r
  fifo_1__mem_fifo/data_o[63] (net)                    14.1264              0.0000     0.6530 r
  fifo_1__mem_fifo/data_o[63] (bsg_one_fifo_width_p570_3)                   0.0000     0.6530 r
  fifo_lo[103] (net)                                   14.1264              0.0000     0.6530 r
  U1869/IN2 (AND2X1)                                              0.0638   -0.0097 &   0.6432 r
  U1869/Q (AND2X1)                                                0.2651    0.1617 @   0.8049 r
  io_cmd_o[63] (net)                            4      80.6376              0.0000     0.8049 r
  U1870/INP (NBUFFX2)                                             0.2651   -0.0187 @   0.7862 r
  U1870/Z (NBUFFX2)                                               0.0547    0.1021 @   0.8883 r
  mem_cmd_o[63] (net)                           1      16.3611              0.0000     0.8883 r
  mem_cmd_o[63] (out)                                             0.0548    0.0007 @   0.8890 r
  data arrival time                                                                    0.8890

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8890
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9890


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[97]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4329     0.4329
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2627    0.0000     0.4329 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2444    0.3151 @   0.7480 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17      87.1887              0.0000     0.7480 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7480 f
  fifo_1__mem_fifo/v_o (net)                           87.1887              0.0000     0.7480 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7480 f
  n2386 (net)                                          87.1887              0.0000     0.7480 f
  U1937/IN1 (AND2X1)                                              0.2444    0.0156 @   0.7636 f
  U1937/Q (AND2X1)                                                0.1526    0.1477 @   0.9113 f
  io_cmd_o[97] (net)                            4      43.6269              0.0000     0.9113 f
  io_cmd_o[97] (out)                                              0.1526   -0.0220 @   0.8893 f
  data arrival time                                                                    0.8893

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8893
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9893


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_88_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[88]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4484     0.4484
  fifo_1__mem_fifo/dff/data_r_reg_88_/CLK (DFFX1)                 0.1953    0.0000     0.4484 r
  fifo_1__mem_fifo/dff/data_r_reg_88_/Q (DFFX1)                   0.0535    0.2202     0.6686 f
  fifo_1__mem_fifo/dff/data_o[88] (net)         2      12.8210              0.0000     0.6686 f
  fifo_1__mem_fifo/dff/data_o[88] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6686 f
  fifo_1__mem_fifo/data_o[88] (net)                    12.8210              0.0000     0.6686 f
  fifo_1__mem_fifo/data_o[88] (bsg_one_fifo_width_p570_3)                   0.0000     0.6686 f
  fifo_lo[128] (net)                                   12.8210              0.0000     0.6686 f
  U1919/IN2 (AND2X1)                                              0.0535    0.0004 &   0.6690 f
  U1919/Q (AND2X1)                                                0.2218    0.1652 @   0.8343 f
  io_cmd_o[88] (net)                            4      66.7165              0.0000     0.8343 f
  U1920/INP (NBUFFX2)                                             0.2218   -0.0253 @   0.8090 f
  U1920/Z (NBUFFX2)                                               0.0441    0.0815     0.8905 f
  mem_cmd_o[88] (net)                           1      13.0231              0.0000     0.8905 f
  mem_cmd_o[88] (out)                                             0.0441   -0.0011 &   0.8894 f
  data arrival time                                                                    0.8894

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8894
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9894


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4028     0.4028
  fifo_1__mem_fifo/dff/data_r_reg_23_/CLK (DFFX1)                 0.1911    0.0000     0.4028 r
  fifo_1__mem_fifo/dff/data_r_reg_23_/Q (DFFX1)                   0.1841    0.2892 @   0.6919 f
  fifo_1__mem_fifo/dff/data_o[23] (net)         2      65.9275              0.0000     0.6919 f
  fifo_1__mem_fifo/dff/data_o[23] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6919 f
  fifo_1__mem_fifo/data_o[23] (net)                    65.9275              0.0000     0.6919 f
  fifo_1__mem_fifo/data_o[23] (bsg_one_fifo_width_p570_3)                   0.0000     0.6919 f
  fifo_lo[70] (net)                                    65.9275              0.0000     0.6919 f
  U1802/IN2 (MUX21X1)                                             0.1841   -0.0139 @   0.6780 f
  U1802/Q (MUX21X1)                                               0.2762    0.2139 @   0.8919 f
  io_cmd_o[23] (net)                            4      84.1120              0.0000     0.8919 f
  io_cmd_o[23] (out)                                              0.2762   -0.0024 @   0.8896 f
  data arrival time                                                                    0.8896

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8896
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9896


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_116_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[116]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4433     0.4433
  fifo_1__mem_fifo/dff/data_r_reg_116_/CLK (DFFX1)                0.1883    0.0000     0.4433 r
  fifo_1__mem_fifo/dff/data_r_reg_116_/Q (DFFX1)                  0.0868    0.2405 @   0.6839 f
  fifo_1__mem_fifo/dff/data_o[116] (net)        2      27.9466              0.0000     0.6839 f
  fifo_1__mem_fifo/dff/data_o[116] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6839 f
  fifo_1__mem_fifo/data_o[116] (net)                   27.9466              0.0000     0.6839 f
  fifo_1__mem_fifo/data_o[116] (bsg_one_fifo_width_p570_3)                  0.0000     0.6839 f
  fifo_lo[156] (net)                                   27.9466              0.0000     0.6839 f
  U1975/IN2 (AND2X1)                                              0.0869   -0.0011 @   0.6828 f
  U1975/Q (AND2X1)                                                0.2153    0.1623 @   0.8451 f
  io_cmd_o[116] (net)                           4      62.9644              0.0000     0.8451 f
  U1976/INP (NBUFFX2)                                             0.2153   -0.0243 @   0.8209 f
  U1976/Z (NBUFFX2)                                               0.0300    0.0688     0.8897 f
  mem_cmd_o[116] (net)                          1       1.8959              0.0000     0.8897 f
  mem_cmd_o[116] (out)                                            0.0300    0.0000 &   0.8897 f
  data arrival time                                                                    0.8897

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8897
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9897


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_98_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[98]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4481     0.4481
  fifo_1__mem_fifo/dff/data_r_reg_98_/CLK (DFFX1)                 0.1952    0.0000     0.4481 r
  fifo_1__mem_fifo/dff/data_r_reg_98_/Q (DFFX1)                   0.0465    0.1949     0.6430 r
  fifo_1__mem_fifo/dff/data_o[98] (net)         2       7.5501              0.0000     0.6430 r
  fifo_1__mem_fifo/dff/data_o[98] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6430 r
  fifo_1__mem_fifo/data_o[98] (net)                     7.5501              0.0000     0.6430 r
  fifo_1__mem_fifo/data_o[98] (bsg_one_fifo_width_p570_3)                   0.0000     0.6430 r
  fifo_lo[138] (net)                                    7.5501              0.0000     0.6430 r
  U1939/IN2 (AND2X1)                                              0.0465    0.0000 &   0.6430 r
  U1939/Q (AND2X1)                                                0.2383    0.1484 @   0.7914 r
  io_cmd_o[98] (net)                            4      71.8060              0.0000     0.7914 r
  U1940/INP (NBUFFX2)                                             0.2383    0.0120 @   0.8034 r
  U1940/Z (NBUFFX2)                                               0.0435    0.0901     0.8934 r
  mem_cmd_o[98] (net)                           1       8.1583              0.0000     0.8934 r
  mem_cmd_o[98] (out)                                             0.0435   -0.0036 &   0.8898 r
  data arrival time                                                                    0.8898

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8898
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9898


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_82_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[82]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4484     0.4484
  fifo_1__mem_fifo/dff/data_r_reg_82_/CLK (DFFX1)                 0.1953    0.0000     0.4484 r
  fifo_1__mem_fifo/dff/data_r_reg_82_/Q (DFFX1)                   0.0569    0.2225     0.6710 f
  fifo_1__mem_fifo/dff/data_o[82] (net)         2      14.3382              0.0000     0.6710 f
  fifo_1__mem_fifo/dff/data_o[82] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6710 f
  fifo_1__mem_fifo/data_o[82] (net)                    14.3382              0.0000     0.6710 f
  fifo_1__mem_fifo/data_o[82] (bsg_one_fifo_width_p570_3)                   0.0000     0.6710 f
  fifo_lo[122] (net)                                   14.3382              0.0000     0.6710 f
  U1907/IN2 (AND2X1)                                              0.0569   -0.0032 &   0.6678 f
  U1907/Q (AND2X1)                                                0.2116    0.1605 @   0.8283 f
  io_cmd_o[82] (net)                            4      63.3070              0.0000     0.8283 f
  U1908/INP (NBUFFX2)                                             0.2116   -0.0102 @   0.8181 f
  U1908/Z (NBUFFX2)                                               0.0630    0.0915 @   0.9096 f
  mem_cmd_o[82] (net)                           1      26.1243              0.0000     0.9096 f
  mem_cmd_o[82] (out)                                             0.0632   -0.0187 @   0.8909 f
  data arrival time                                                                    0.8909

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8909
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9909


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4021     0.4021
  fifo_1__mem_fifo/dff/data_r_reg_7_/CLK (DFFX1)                  0.1910    0.0000     0.4021 r
  fifo_1__mem_fifo/dff/data_r_reg_7_/Q (DFFX1)                    0.1484    0.2711 @   0.6732 f
  fifo_1__mem_fifo/dff/data_o[7] (net)          2      51.6105              0.0000     0.6732 f
  fifo_1__mem_fifo/dff/data_o[7] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6732 f
  fifo_1__mem_fifo/data_o[7] (net)                     51.6105              0.0000     0.6732 f
  fifo_1__mem_fifo/data_o[7] (bsg_one_fifo_width_p570_3)                    0.0000     0.6732 f
  fifo_lo[54] (net)                                    51.6105              0.0000     0.6732 f
  U1770/IN2 (MUX21X1)                                             0.1484   -0.0315 @   0.6417 f
  U1770/Q (MUX21X1)                                               0.3170    0.2289 @   0.8706 f
  io_cmd_o[7] (net)                             4      97.9224              0.0000     0.8706 f
  U1771/INP (NBUFFX2)                                             0.3170   -0.0638 @   0.8068 f
  U1771/Z (NBUFFX2)                                               0.0529    0.0922 @   0.8990 f
  mem_cmd_o[7] (net)                            1      17.3035              0.0000     0.8990 f
  mem_cmd_o[7] (out)                                              0.0529   -0.0080 @   0.8910 f
  data arrival time                                                                    0.8910

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8910
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9910


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3963     0.3963
  fifo_0__mem_fifo/dff/data_r_reg_43_/CLK (DFFX1)                 0.1776    0.0000     0.3963 r
  fifo_0__mem_fifo/dff/data_r_reg_43_/Q (DFFX1)                   0.0536    0.1973     0.5936 r
  fifo_0__mem_fifo/dff/data_o[43] (net)         2      10.2219              0.0000     0.5936 r
  fifo_0__mem_fifo/dff/data_o[43] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5936 r
  fifo_0__mem_fifo/data_o[43] (net)                    10.2219              0.0000     0.5936 r
  fifo_0__mem_fifo/data_o[43] (bsg_one_fifo_width_p570_2)                   0.0000     0.5936 r
  fifo_lo[41] (net)                                    10.2219              0.0000     0.5936 r
  U1842/IN1 (MUX21X1)                                             0.0536   -0.0022 &   0.5914 r
  U1842/Q (MUX21X1)                                               0.3431    0.2050 @   0.7964 r
  io_cmd_o[43] (net)                            5     103.2243              0.0000     0.7964 r
  U1843/INP (NBUFFX2)                                             0.3431   -0.0164 @   0.7800 r
  U1843/Z (NBUFFX2)                                               0.0594    0.1119 @   0.8918 r
  mem_cmd_o[43] (net)                           1      17.2170              0.0000     0.8918 r
  mem_cmd_o[43] (out)                                             0.0595   -0.0005 @   0.8914 r
  data arrival time                                                                    0.8914

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8914
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9914


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4020     0.4020
  fifo_1__mem_fifo/dff/data_r_reg_34_/CLK (DFFX1)                 0.1910    0.0000     0.4020 r
  fifo_1__mem_fifo/dff/data_r_reg_34_/Q (DFFX1)                   0.1685    0.2528 @   0.6548 r
  fifo_1__mem_fifo/dff/data_o[34] (net)         2      51.2138              0.0000     0.6548 r
  fifo_1__mem_fifo/dff/data_o[34] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6548 r
  fifo_1__mem_fifo/data_o[34] (net)                    51.2138              0.0000     0.6548 r
  fifo_1__mem_fifo/data_o[34] (bsg_one_fifo_width_p570_3)                   0.0000     0.6548 r
  fifo_lo[81] (net)                                    51.2138              0.0000     0.6548 r
  U1824/IN2 (MUX21X1)                                             0.1691   -0.0312 @   0.6237 r
  U1824/Q (MUX21X1)                                               0.2774    0.2077 @   0.8313 r
  io_cmd_o[34] (net)                            4      82.7173              0.0000     0.8313 r
  U1825/INP (NBUFFX2)                                             0.2774   -0.0309 @   0.8004 r
  U1825/Z (NBUFFX2)                                               0.0432    0.0930     0.8935 r
  mem_cmd_o[34] (net)                           1       6.2591              0.0000     0.8935 r
  mem_cmd_o[34] (out)                                             0.0432   -0.0020 &   0.8915 r
  data arrival time                                                                    0.8915

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8915
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9915


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_118_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[118]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4433     0.4433
  fifo_1__mem_fifo/dff/data_r_reg_118_/CLK (DFFX1)                0.1883    0.0000     0.4433 r
  fifo_1__mem_fifo/dff/data_r_reg_118_/Q (DFFX1)                  0.0851    0.2393     0.6826 f
  fifo_1__mem_fifo/dff/data_o[118] (net)        2      26.7697              0.0000     0.6826 f
  fifo_1__mem_fifo/dff/data_o[118] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6826 f
  fifo_1__mem_fifo/data_o[118] (net)                   26.7697              0.0000     0.6826 f
  fifo_1__mem_fifo/data_o[118] (bsg_one_fifo_width_p570_3)                  0.0000     0.6826 f
  fifo_lo[158] (net)                                   26.7697              0.0000     0.6826 f
  U1979/IN2 (AND2X1)                                              0.0851   -0.0095 &   0.6732 f
  U1979/Q (AND2X1)                                                0.2550    0.1795 @   0.8527 f
  io_cmd_o[118] (net)                           4      74.9896              0.0000     0.8527 f
  U1980/INP (NBUFFX2)                                             0.2550   -0.0383 @   0.8144 f
  U1980/Z (NBUFFX2)                                               0.0395    0.0791     0.8935 f
  mem_cmd_o[118] (net)                          1       8.0511              0.0000     0.8935 f
  mem_cmd_o[118] (out)                                            0.0395   -0.0019 &   0.8916 f
  data arrival time                                                                    0.8916

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8916
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9916


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3997     0.3997
  fifo_0__mem_fifo/dff/data_r_reg_15_/CLK (DFFX1)                 0.1835    0.0000     0.3997 r
  fifo_0__mem_fifo/dff/data_r_reg_15_/Q (DFFX1)                   0.0860    0.2394     0.6391 f
  fifo_0__mem_fifo/dff/data_o[15] (net)         2      27.1575              0.0000     0.6391 f
  fifo_0__mem_fifo/dff/data_o[15] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6391 f
  fifo_0__mem_fifo/data_o[15] (net)                    27.1575              0.0000     0.6391 f
  fifo_0__mem_fifo/data_o[15] (bsg_one_fifo_width_p570_2)                   0.0000     0.6391 f
  fifo_lo[13] (net)                                    27.1575              0.0000     0.6391 f
  U1786/IN1 (MUX21X1)                                             0.0860   -0.0101 &   0.6290 f
  U1786/Q (MUX21X1)                                               0.3124    0.2135 @   0.8425 f
  io_cmd_o[15] (net)                            4      95.6489              0.0000     0.8425 f
  U1787/INP (NBUFFX2)                                             0.3124   -0.0290 @   0.8135 f
  U1787/Z (NBUFFX2)                                               0.0411    0.0817     0.8952 f
  mem_cmd_o[15] (net)                           1       7.4571              0.0000     0.8952 f
  mem_cmd_o[15] (out)                                             0.0411   -0.0035 &   0.8917 f
  data arrival time                                                                    0.8917

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8917
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9917


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_69_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[69]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4479     0.4479
  fifo_1__mem_fifo/dff/data_r_reg_69_/CLK (DFFX1)                 0.1947    0.0000     0.4479 r
  fifo_1__mem_fifo/dff/data_r_reg_69_/Q (DFFX1)                   0.0549    0.1995     0.6474 r
  fifo_1__mem_fifo/dff/data_o[69] (net)         2      10.7583              0.0000     0.6474 r
  fifo_1__mem_fifo/dff/data_o[69] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6474 r
  fifo_1__mem_fifo/data_o[69] (net)                    10.7583              0.0000     0.6474 r
  fifo_1__mem_fifo/data_o[69] (bsg_one_fifo_width_p570_3)                   0.0000     0.6474 r
  fifo_lo[109] (net)                                   10.7583              0.0000     0.6474 r
  U1881/IN2 (AND2X1)                                              0.0549   -0.0012 &   0.6462 r
  U1881/Q (AND2X1)                                                0.4015    0.2087 @   0.8549 r
  io_cmd_o[69] (net)                            4     122.5563              0.0000     0.8549 r
  io_cmd_o[69] (out)                                              0.4015    0.0381 @   0.8930 r
  data arrival time                                                                    0.8930

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8930
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9930


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4025     0.4025
  fifo_1__mem_fifo/dff/data_r_reg_17_/CLK (DFFX1)                 0.1911    0.0000     0.4025 r
  fifo_1__mem_fifo/dff/data_r_reg_17_/Q (DFFX1)                   0.1569    0.2447 @   0.6472 r
  fifo_1__mem_fifo/dff/data_o[17] (net)         2      45.6749              0.0000     0.6472 r
  fifo_1__mem_fifo/dff/data_o[17] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6472 r
  fifo_1__mem_fifo/data_o[17] (net)                    45.6749              0.0000     0.6472 r
  fifo_1__mem_fifo/data_o[17] (bsg_one_fifo_width_p570_3)                   0.0000     0.6472 r
  fifo_lo[64] (net)                                    45.6749              0.0000     0.6472 r
  U1790/IN2 (MUX21X1)                                             0.1572   -0.0244 @   0.6228 r
  U1790/Q (MUX21X1)                                               0.4058    0.2474 @   0.8701 r
  io_cmd_o[17] (net)                            4     121.5895              0.0000     0.8701 r
  io_cmd_o[17] (out)                                              0.4058    0.0232 @   0.8933 r
  data arrival time                                                                    0.8933

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8933
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9933


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4009     0.4009
  fifo_0__mem_fifo/dff/data_r_reg_17_/CLK (DFFX1)                 0.1839    0.0000     0.4009 r
  fifo_0__mem_fifo/dff/data_r_reg_17_/Q (DFFX1)                   0.0899    0.2416     0.6425 f
  fifo_0__mem_fifo/dff/data_o[17] (net)         2      28.8416              0.0000     0.6425 f
  fifo_0__mem_fifo/dff/data_o[17] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6425 f
  fifo_0__mem_fifo/data_o[17] (net)                    28.8416              0.0000     0.6425 f
  fifo_0__mem_fifo/data_o[17] (bsg_one_fifo_width_p570_2)                   0.0000     0.6425 f
  fifo_lo[15] (net)                                    28.8416              0.0000     0.6425 f
  U1790/IN1 (MUX21X1)                                             0.0899   -0.0158 &   0.6267 f
  U1790/Q (MUX21X1)                                               0.3945    0.2443 @   0.8710 f
  io_cmd_o[17] (net)                            4     120.8438              0.0000     0.8710 f
  io_cmd_o[17] (out)                                              0.3945    0.0224 @   0.8933 f
  data arrival time                                                                    0.8933

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8933
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9933


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4029     0.4029
  fifo_1__mem_fifo/dff/data_r_reg_21_/CLK (DFFX1)                 0.1911    0.0000     0.4029 r
  fifo_1__mem_fifo/dff/data_r_reg_21_/Q (DFFX1)                   0.1425    0.2671 @   0.6699 f
  fifo_1__mem_fifo/dff/data_o[21] (net)         2      48.6845              0.0000     0.6699 f
  fifo_1__mem_fifo/dff/data_o[21] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6699 f
  fifo_1__mem_fifo/data_o[21] (net)                    48.6845              0.0000     0.6699 f
  fifo_1__mem_fifo/data_o[21] (bsg_one_fifo_width_p570_3)                   0.0000     0.6699 f
  fifo_lo[68] (net)                                    48.6845              0.0000     0.6699 f
  U1798/IN2 (MUX21X1)                                             0.1425   -0.0305 @   0.6395 f
  U1798/Q (MUX21X1)                                               0.2658    0.2051 @   0.8445 f
  io_cmd_o[21] (net)                            4      80.9135              0.0000     0.8445 f
  U1799/INP (NBUFFX2)                                             0.2658   -0.0239 @   0.8206 f
  U1799/Z (NBUFFX2)                                               0.0323    0.0729     0.8935 f
  mem_cmd_o[21] (net)                           1       1.8594              0.0000     0.8935 f
  mem_cmd_o[21] (out)                                             0.0323    0.0000 &   0.8935 f
  data arrival time                                                                    0.8935

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8935
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9935


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_64_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[64]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4482     0.4482
  fifo_1__mem_fifo/dff/data_r_reg_64_/CLK (DFFX1)                 0.1955    0.0000     0.4482 r
  fifo_1__mem_fifo/dff/data_r_reg_64_/Q (DFFX1)                   0.0540    0.2206     0.6688 f
  fifo_1__mem_fifo/dff/data_o[64] (net)         2      13.0494              0.0000     0.6688 f
  fifo_1__mem_fifo/dff/data_o[64] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6688 f
  fifo_1__mem_fifo/data_o[64] (net)                    13.0494              0.0000     0.6688 f
  fifo_1__mem_fifo/data_o[64] (bsg_one_fifo_width_p570_3)                   0.0000     0.6688 f
  fifo_lo[104] (net)                                   13.0494              0.0000     0.6688 f
  U1871/IN2 (AND2X1)                                              0.0540   -0.0021 &   0.6667 f
  U1871/Q (AND2X1)                                                0.3315    0.2134 @   0.8801 f
  io_cmd_o[64] (net)                            4      99.9389              0.0000     0.8801 f
  io_cmd_o[64] (out)                                              0.3315    0.0138 @   0.8939 f
  data arrival time                                                                    0.8939

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8939
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9939


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[77]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4485     0.4485
  fifo_1__mem_fifo/dff/data_r_reg_77_/CLK (DFFX1)                 0.1955    0.0000     0.4485 r
  fifo_1__mem_fifo/dff/data_r_reg_77_/Q (DFFX1)                   0.0599    0.2245     0.6730 f
  fifo_1__mem_fifo/dff/data_o[77] (net)         2      15.6611              0.0000     0.6730 f
  fifo_1__mem_fifo/dff/data_o[77] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6730 f
  fifo_1__mem_fifo/data_o[77] (net)                    15.6611              0.0000     0.6730 f
  fifo_1__mem_fifo/data_o[77] (bsg_one_fifo_width_p570_3)                   0.0000     0.6730 f
  fifo_lo[117] (net)                                   15.6611              0.0000     0.6730 f
  U1897/IN2 (AND2X1)                                              0.0599    0.0007 &   0.6737 f
  U1897/Q (AND2X1)                                                0.2019    0.1557 @   0.8294 f
  io_cmd_o[77] (net)                            4      59.9517              0.0000     0.8294 f
  U1898/INP (NBUFFX2)                                             0.2019    0.0011 @   0.8305 f
  U1898/Z (NBUFFX2)                                               0.0381    0.0752     0.9057 f
  mem_cmd_o[77] (net)                           1       8.8999              0.0000     0.9057 f
  mem_cmd_o[77] (out)                                             0.0381   -0.0117 &   0.8940 f
  data arrival time                                                                    0.8940

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8940
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9940


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4028     0.4028
  fifo_1__mem_fifo/dff/data_r_reg_18_/CLK (DFFX1)                 0.1911    0.0000     0.4028 r
  fifo_1__mem_fifo/dff/data_r_reg_18_/Q (DFFX1)                   0.1723    0.2520 @   0.6548 r
  fifo_1__mem_fifo/dff/data_o[18] (net)         2      51.2420              0.0000     0.6548 r
  fifo_1__mem_fifo/dff/data_o[18] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6548 r
  fifo_1__mem_fifo/data_o[18] (net)                    51.2420              0.0000     0.6548 r
  fifo_1__mem_fifo/data_o[18] (bsg_one_fifo_width_p570_3)                   0.0000     0.6548 r
  fifo_lo[65] (net)                                    51.2420              0.0000     0.6548 r
  U1792/IN2 (MUX21X1)                                             0.1726   -0.0398 @   0.6150 r
  U1792/Q (MUX21X1)                                               0.2845    0.2108 @   0.8258 r
  io_cmd_o[18] (net)                            4      84.9471              0.0000     0.8258 r
  U1793/INP (NBUFFX2)                                             0.2845   -0.0203 @   0.8054 r
  U1793/Z (NBUFFX2)                                               0.0406    0.0913     0.8967 r
  mem_cmd_o[18] (net)                           1       3.9640              0.0000     0.8967 r
  mem_cmd_o[18] (out)                                             0.0406   -0.0025 &   0.8942 r
  data arrival time                                                                    0.8942

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8942
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9942


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4014     0.4014
  fifo_0__mem_fifo/dff/data_r_reg_1_/CLK (DFFX1)                  0.1840    0.0000     0.4014 r
  fifo_0__mem_fifo/dff/data_r_reg_1_/Q (DFFX1)                    0.0390    0.1890     0.5904 r
  fifo_0__mem_fifo/dff/data_o[1] (net)          2       4.8074              0.0000     0.5904 r
  fifo_0__mem_fifo/dff/data_o[1] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5904 r
  fifo_0__mem_fifo/data_o[1] (net)                      4.8074              0.0000     0.5904 r
  fifo_0__mem_fifo/data_o[1] (bsg_one_fifo_width_p570_2)                    0.0000     0.5904 r
  fifo_lo[0] (net)                                      4.8074              0.0000     0.5904 r
  U1760/IN1 (MUX21X1)                                             0.0390    0.0000 &   0.5904 r
  U1760/Q (MUX21X1)                                               0.3869    0.2159 @   0.8063 r
  io_cmd_o[1] (net)                             4     116.4944              0.0000     0.8063 r
  U1761/INP (NBUFFX2)                                             0.3869   -0.0276 @   0.7787 r
  U1761/Z (NBUFFX2)                                               0.0951    0.1329 @   0.9116 r
  mem_cmd_o[1] (net)                            1      38.4945              0.0000     0.9116 r
  mem_cmd_o[1] (out)                                              0.0957   -0.0174 @   0.8942 r
  data arrival time                                                                    0.8942

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8942
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9942


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_66_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[66]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4479     0.4479
  fifo_1__mem_fifo/dff/data_r_reg_66_/CLK (DFFX1)                 0.1953    0.0000     0.4479 r
  fifo_1__mem_fifo/dff/data_r_reg_66_/Q (DFFX1)                   0.0512    0.2186     0.6665 f
  fifo_1__mem_fifo/dff/data_o[66] (net)         2      11.7879              0.0000     0.6665 f
  fifo_1__mem_fifo/dff/data_o[66] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6665 f
  fifo_1__mem_fifo/data_o[66] (net)                    11.7879              0.0000     0.6665 f
  fifo_1__mem_fifo/data_o[66] (bsg_one_fifo_width_p570_3)                   0.0000     0.6665 f
  fifo_lo[106] (net)                                   11.7879              0.0000     0.6665 f
  U1875/IN2 (AND2X1)                                              0.0512   -0.0015 &   0.6651 f
  U1875/Q (AND2X1)                                                0.2896    0.1880 @   0.8531 f
  io_cmd_o[66] (net)                            4      85.3687              0.0000     0.8531 f
  U1876/INP (NBUFFX2)                                             0.2896   -0.0349 @   0.8181 f
  U1876/Z (NBUFFX2)                                               0.0543    0.0924 @   0.9105 f
  mem_cmd_o[66] (net)                           1      19.4869              0.0000     0.9105 f
  mem_cmd_o[66] (out)                                             0.0544   -0.0163 @   0.8943 f
  data arrival time                                                                    0.8943

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8943
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9943


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[99]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4329     0.4329
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2627    0.0000     0.4329 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2912    0.3002 @   0.7332 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17      88.7319              0.0000     0.7332 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7332 r
  fifo_1__mem_fifo/v_o (net)                           88.7319              0.0000     0.7332 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7332 r
  n2386 (net)                                          88.7319              0.0000     0.7332 r
  U1941/IN1 (AND2X1)                                              0.2912    0.0139 @   0.7470 r
  U1941/Q (AND2X1)                                                0.1645    0.1571 @   0.9041 r
  io_cmd_o[99] (net)                            4      47.2748              0.0000     0.9041 r
  io_cmd_o[99] (out)                                              0.1650   -0.0098 @   0.8943 r
  data arrival time                                                                    0.8943

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8943
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9943


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4008     0.4008
  fifo_0__mem_fifo/dff/data_r_reg_10_/CLK (DFFX1)                 0.1839    0.0000     0.4008 r
  fifo_0__mem_fifo/dff/data_r_reg_10_/Q (DFFX1)                   0.0696    0.2295     0.6303 f
  fifo_0__mem_fifo/dff/data_o[10] (net)         2      19.9552              0.0000     0.6303 f
  fifo_0__mem_fifo/dff/data_o[10] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6303 f
  fifo_0__mem_fifo/data_o[10] (net)                    19.9552              0.0000     0.6303 f
  fifo_0__mem_fifo/data_o[10] (bsg_one_fifo_width_p570_2)                   0.0000     0.6303 f
  fifo_lo[8] (net)                                     19.9552              0.0000     0.6303 f
  U1776/IN1 (MUX21X1)                                             0.0696   -0.0135 &   0.6168 f
  U1776/Q (MUX21X1)                                               0.2550    0.1871 @   0.8039 f
  io_cmd_o[10] (net)                            4      77.3291              0.0000     0.8039 f
  U1777/INP (NBUFFX2)                                             0.2550    0.0173 @   0.8212 f
  U1777/Z (NBUFFX2)                                               0.0328    0.0731     0.8943 f
  mem_cmd_o[10] (net)                           1       2.6158              0.0000     0.8943 f
  mem_cmd_o[10] (out)                                             0.0328    0.0000 &   0.8943 f
  data arrival time                                                                    0.8943

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8943
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9943


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3999     0.3999
  fifo_0__mem_fifo/dff/data_r_reg_24_/CLK (DFFX1)                 0.1835    0.0000     0.3999 r
  fifo_0__mem_fifo/dff/data_r_reg_24_/Q (DFFX1)                   0.0792    0.2114     0.6113 r
  fifo_0__mem_fifo/dff/data_o[24] (net)         2      19.9491              0.0000     0.6113 r
  fifo_0__mem_fifo/dff/data_o[24] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6113 r
  fifo_0__mem_fifo/data_o[24] (net)                    19.9491              0.0000     0.6113 r
  fifo_0__mem_fifo/data_o[24] (bsg_one_fifo_width_p570_2)                   0.0000     0.6113 r
  fifo_lo[22] (net)                                    19.9491              0.0000     0.6113 r
  U1804/IN1 (MUX21X1)                                             0.0792   -0.0041 &   0.6071 r
  U1804/Q (MUX21X1)                                               0.4314    0.2405 @   0.8476 r
  io_cmd_o[24] (net)                            5     130.1079              0.0000     0.8476 r
  U1805/INP (NBUFFX2)                                             0.4314   -0.0769 @   0.7707 r
  U1805/Z (NBUFFX2)                                               0.0712    0.1277 @   0.8984 r
  mem_cmd_o[24] (net)                           1      23.9175              0.0000     0.8984 r
  mem_cmd_o[24] (out)                                             0.0714   -0.0037 @   0.8947 r
  data arrival time                                                                    0.8947

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8947
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9947


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4317     0.4317
  fifo_1__mem_fifo/dff/data_r_reg_2_/CLK (DFFX1)                  0.2621    0.0000     0.4317 r
  fifo_1__mem_fifo/dff/data_r_reg_2_/Q (DFFX1)                    0.1349    0.2407 @   0.6724 r
  fifo_1__mem_fifo/dff/data_o[2] (net)          2      38.3024              0.0000     0.6724 r
  fifo_1__mem_fifo/dff/data_o[2] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6724 r
  fifo_1__mem_fifo/data_o[2] (net)                     38.3024              0.0000     0.6724 r
  fifo_1__mem_fifo/data_o[2] (bsg_one_fifo_width_p570_3)                    0.0000     0.6724 r
  fifo_lo[50] (net)                                    38.3024              0.0000     0.6724 r
  U1762/IN2 (MUX21X1)                                             0.1351   -0.0225 @   0.6500 r
  U1762/Q (MUX21X1)                                               0.2500    0.1916 @   0.8416 r
  io_cmd_o[2] (net)                             4      74.1507              0.0000     0.8416 r
  U1763/INP (NBUFFX2)                                             0.2500   -0.0328 @   0.8088 r
  U1763/Z (NBUFFX2)                                               0.0397    0.0880     0.8968 r
  mem_cmd_o[2] (net)                            1       4.6393              0.0000     0.8968 r
  mem_cmd_o[2] (out)                                              0.0397   -0.0019 &   0.8949 r
  data arrival time                                                                    0.8949

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8949
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9949


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[61]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4484     0.4484
  fifo_1__mem_fifo/dff/data_r_reg_61_/CLK (DFFX1)                 0.1954    0.0000     0.4484 r
  fifo_1__mem_fifo/dff/data_r_reg_61_/Q (DFFX1)                   0.0597    0.2022     0.6505 r
  fifo_1__mem_fifo/dff/data_o[61] (net)         2      12.5523              0.0000     0.6505 r
  fifo_1__mem_fifo/dff/data_o[61] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6505 r
  fifo_1__mem_fifo/data_o[61] (net)                    12.5523              0.0000     0.6505 r
  fifo_1__mem_fifo/data_o[61] (bsg_one_fifo_width_p570_3)                   0.0000     0.6505 r
  fifo_lo[101] (net)                                   12.5523              0.0000     0.6505 r
  U1865/IN2 (AND2X1)                                              0.0597   -0.0020 &   0.6485 r
  U1865/Q (AND2X1)                                                0.2391    0.1521 @   0.8006 r
  io_cmd_o[61] (net)                            4      72.6808              0.0000     0.8006 r
  U1866/INP (NBUFFX2)                                             0.2391    0.0119 @   0.8125 r
  U1866/Z (NBUFFX2)                                               0.0343    0.0823     0.8949 r
  mem_cmd_o[61] (net)                           1       0.8782              0.0000     0.8949 r
  mem_cmd_o[61] (out)                                             0.0343    0.0000 &   0.8949 r
  data arrival time                                                                    0.8949

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8949
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9949


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4321     0.4321
  fifo_1__mem_fifo/dff/data_r_reg_11_/CLK (DFFX1)                 0.2629    0.0000     0.4321 r
  fifo_1__mem_fifo/dff/data_r_reg_11_/Q (DFFX1)                   0.1969    0.2658 @   0.6979 r
  fifo_1__mem_fifo/dff/data_o[11] (net)         2      58.2590              0.0000     0.6979 r
  fifo_1__mem_fifo/dff/data_o[11] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6979 r
  fifo_1__mem_fifo/data_o[11] (net)                    58.2590              0.0000     0.6979 r
  fifo_1__mem_fifo/data_o[11] (bsg_one_fifo_width_p570_3)                   0.0000     0.6979 r
  fifo_lo[58] (net)                                    58.2590              0.0000     0.6979 r
  U1778/IN2 (MUX21X1)                                             0.1976   -0.0420 @   0.6558 r
  U1778/Q (MUX21X1)                                               0.2897    0.2161 @   0.8720 r
  io_cmd_o[11] (net)                            4      86.2554              0.0000     0.8720 r
  io_cmd_o[11] (out)                                              0.2897    0.0231 @   0.8950 r
  data arrival time                                                                    0.8950

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8950
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9950


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4320     0.4320
  fifo_1__mem_fifo/dff/data_r_reg_45_/CLK (DFFX1)                 0.2630    0.0000     0.4320 r
  fifo_1__mem_fifo/dff/data_r_reg_45_/Q (DFFX1)                   0.1452    0.2448 @   0.6767 r
  fifo_1__mem_fifo/dff/data_o[45] (net)         2      41.5640              0.0000     0.6767 r
  fifo_1__mem_fifo/dff/data_o[45] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6767 r
  fifo_1__mem_fifo/data_o[45] (net)                    41.5640              0.0000     0.6767 r
  fifo_1__mem_fifo/data_o[45] (bsg_one_fifo_width_p570_3)                   0.0000     0.6767 r
  fifo_lo[92] (net)                                    41.5640              0.0000     0.6767 r
  U1846/IN2 (MUX21X1)                                             0.1455   -0.0287 @   0.6480 r
  U1846/Q (MUX21X1)                                               0.2757    0.2036 @   0.8516 r
  io_cmd_o[45] (net)                            4      82.4926              0.0000     0.8516 r
  U1847/INP (NBUFFX2)                                             0.2757   -0.0432 @   0.8084 r
  U1847/Z (NBUFFX2)                                               0.0379    0.0883     0.8967 r
  mem_cmd_o[45] (net)                           1       2.1433              0.0000     0.8967 r
  mem_cmd_o[45] (out)                                             0.0379   -0.0013 &   0.8954 r
  data arrival time                                                                    0.8954

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8954
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9954


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4013     0.4013
  fifo_0__mem_fifo/dff/data_r_reg_27_/CLK (DFFX1)                 0.1840    0.0000     0.4013 r
  fifo_0__mem_fifo/dff/data_r_reg_27_/Q (DFFX1)                   0.0467    0.1940     0.5953 r
  fifo_0__mem_fifo/dff/data_o[27] (net)         2       7.5892              0.0000     0.5953 r
  fifo_0__mem_fifo/dff/data_o[27] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5953 r
  fifo_0__mem_fifo/data_o[27] (net)                     7.5892              0.0000     0.5953 r
  fifo_0__mem_fifo/data_o[27] (bsg_one_fifo_width_p570_2)                   0.0000     0.5953 r
  fifo_lo[25] (net)                                     7.5892              0.0000     0.5953 r
  U1810/IN1 (MUX21X1)                                             0.0467    0.0001 &   0.5954 r
  U1810/Q (MUX21X1)                                               0.2965    0.1866 @   0.7820 r
  io_cmd_o[27] (net)                            5      88.6565              0.0000     0.7820 r
  U1811/INP (NBUFFX2)                                             0.2965    0.0233 @   0.8054 r
  U1811/Z (NBUFFX2)                                               0.0424    0.0937     0.8990 r
  mem_cmd_o[27] (net)                           1       4.9080              0.0000     0.8990 r
  mem_cmd_o[27] (out)                                             0.0424   -0.0035 &   0.8955 r
  data arrival time                                                                    0.8955

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8955
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9955


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4014     0.4014
  fifo_0__mem_fifo/dff/data_r_reg_41_/CLK (DFFX1)                 0.1840    0.0000     0.4014 r
  fifo_0__mem_fifo/dff/data_r_reg_41_/Q (DFFX1)                   0.0493    0.1955     0.5970 r
  fifo_0__mem_fifo/dff/data_o[41] (net)         2       8.6109              0.0000     0.5970 r
  fifo_0__mem_fifo/dff/data_o[41] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5970 r
  fifo_0__mem_fifo/data_o[41] (net)                     8.6109              0.0000     0.5970 r
  fifo_0__mem_fifo/data_o[41] (bsg_one_fifo_width_p570_2)                   0.0000     0.5970 r
  fifo_lo[39] (net)                                     8.6109              0.0000     0.5970 r
  U1838/IN1 (MUX21X1)                                             0.0493   -0.0042 &   0.5928 r
  U1838/Q (MUX21X1)                                               0.2968    0.1865 @   0.7792 r
  io_cmd_o[41] (net)                            5      88.4519              0.0000     0.7792 r
  U1839/INP (NBUFFX2)                                             0.2968    0.0244 @   0.8036 r
  U1839/Z (NBUFFX2)                                               0.0420    0.0933     0.8969 r
  mem_cmd_o[41] (net)                           1       4.5376              0.0000     0.8969 r
  mem_cmd_o[41] (out)                                             0.0420   -0.0010 &   0.8959 r
  data arrival time                                                                    0.8959

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8959
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9959


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4017     0.4017
  fifo_1__mem_fifo/dff/data_r_reg_33_/CLK (DFFX1)                 0.1911    0.0000     0.4017 r
  fifo_1__mem_fifo/dff/data_r_reg_33_/Q (DFFX1)                   0.1824    0.2860 @   0.6877 f
  fifo_1__mem_fifo/dff/data_o[33] (net)         2      63.8898              0.0000     0.6877 f
  fifo_1__mem_fifo/dff/data_o[33] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6877 f
  fifo_1__mem_fifo/data_o[33] (net)                    63.8898              0.0000     0.6877 f
  fifo_1__mem_fifo/data_o[33] (bsg_one_fifo_width_p570_3)                   0.0000     0.6877 f
  fifo_lo[80] (net)                                    63.8898              0.0000     0.6877 f
  U1822/IN2 (MUX21X1)                                             0.1824   -0.0530 @   0.6347 f
  U1822/Q (MUX21X1)                                               0.3226    0.2311 @   0.8658 f
  io_cmd_o[33] (net)                            4      98.4550              0.0000     0.8658 f
  io_cmd_o[33] (out)                                              0.3226    0.0304 @   0.8962 f
  data arrival time                                                                    0.8962

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8962
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9962


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4008     0.4008
  fifo_0__mem_fifo/dff/data_r_reg_13_/CLK (DFFX1)                 0.1841    0.0000     0.4008 r
  fifo_0__mem_fifo/dff/data_r_reg_13_/Q (DFFX1)                   0.0814    0.2126     0.6134 r
  fifo_0__mem_fifo/dff/data_o[13] (net)         2      20.8019              0.0000     0.6134 r
  fifo_0__mem_fifo/dff/data_o[13] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6134 r
  fifo_0__mem_fifo/data_o[13] (net)                    20.8019              0.0000     0.6134 r
  fifo_0__mem_fifo/data_o[13] (bsg_one_fifo_width_p570_2)                   0.0000     0.6134 r
  fifo_lo[11] (net)                                    20.8019              0.0000     0.6134 r
  U1782/IN1 (MUX21X1)                                             0.0814   -0.0128 &   0.6006 r
  U1782/Q (MUX21X1)                                               0.2881    0.1910 @   0.7916 r
  io_cmd_o[13] (net)                            4      85.8449              0.0000     0.7916 r
  U1783/INP (NBUFFX2)                                             0.2881   -0.0001 @   0.7916 r
  U1783/Z (NBUFFX2)                                               0.0557    0.1047 @   0.8962 r
  mem_cmd_o[13] (net)                           1      16.2229              0.0000     0.8962 r
  mem_cmd_o[13] (out)                                             0.0557    0.0004 @   0.8966 r
  data arrival time                                                                    0.8966

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8966
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9966


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_120_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[120]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4480     0.4480
  fifo_1__mem_fifo/dff/data_r_reg_120_/CLK (DFFX1)                0.1947    0.0000     0.4480 r
  fifo_1__mem_fifo/dff/data_r_reg_120_/Q (DFFX1)                  0.0457    0.2149     0.6629 f
  fifo_1__mem_fifo/dff/data_o[120] (net)        2       9.3751              0.0000     0.6629 f
  fifo_1__mem_fifo/dff/data_o[120] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6629 f
  fifo_1__mem_fifo/data_o[120] (net)                    9.3751              0.0000     0.6629 f
  fifo_1__mem_fifo/data_o[120] (bsg_one_fifo_width_p570_3)                  0.0000     0.6629 f
  fifo_lo[160] (net)                                    9.3751              0.0000     0.6629 f
  U1983/IN2 (AND2X1)                                              0.0457   -0.0049 &   0.6580 f
  U1983/Q (AND2X1)                                                0.1682    0.1343 @   0.7923 f
  io_cmd_o[120] (net)                           4      48.7320              0.0000     0.7923 f
  U1984/INP (NBUFFX2)                                             0.1682   -0.0175 @   0.7748 f
  U1984/Z (NBUFFX2)                                               0.1463    0.1222 @   0.8969 f
  mem_cmd_o[120] (net)                          1      81.0329              0.0000     0.8969 f
  mem_cmd_o[120] (out)                                            0.1463   -0.0002 @   0.8967 f
  data arrival time                                                                    0.8967

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8967
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9967


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4326     0.4326
  fifo_1__mem_fifo/dff/data_r_reg_5_/CLK (DFFX1)                  0.2621    0.0000     0.4326 r
  fifo_1__mem_fifo/dff/data_r_reg_5_/Q (DFFX1)                    0.1527    0.2487 @   0.6812 r
  fifo_1__mem_fifo/dff/data_o[5] (net)          2      44.4436              0.0000     0.6812 r
  fifo_1__mem_fifo/dff/data_o[5] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6812 r
  fifo_1__mem_fifo/data_o[5] (net)                     44.4436              0.0000     0.6812 r
  fifo_1__mem_fifo/data_o[5] (bsg_one_fifo_width_p570_3)                    0.0000     0.6812 r
  fifo_lo[52] (net)                                    44.4436              0.0000     0.6812 r
  U1766/IN2 (MUX21X1)                                             0.1530   -0.0220 @   0.6592 r
  U1766/Q (MUX21X1)                                               0.3073    0.2144 @   0.8737 r
  io_cmd_o[5] (net)                             4      91.7891              0.0000     0.8737 r
  io_cmd_o[5] (out)                                               0.3073    0.0231 @   0.8967 r
  data arrival time                                                                    0.8967

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8967
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9967


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_89_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[89]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4479     0.4479
  fifo_1__mem_fifo/dff/data_r_reg_89_/CLK (DFFX1)                 0.1952    0.0000     0.4479 r
  fifo_1__mem_fifo/dff/data_r_reg_89_/Q (DFFX1)                   0.0717    0.2086     0.6565 r
  fifo_1__mem_fifo/dff/data_o[89] (net)         2      17.1320              0.0000     0.6565 r
  fifo_1__mem_fifo/dff/data_o[89] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6565 r
  fifo_1__mem_fifo/data_o[89] (net)                    17.1320              0.0000     0.6565 r
  fifo_1__mem_fifo/data_o[89] (bsg_one_fifo_width_p570_3)                   0.0000     0.6565 r
  fifo_lo[129] (net)                                   17.1320              0.0000     0.6565 r
  U1921/IN2 (AND2X1)                                              0.0717   -0.0083 &   0.6482 r
  U1921/Q (AND2X1)                                                0.2657    0.1641 @   0.8123 r
  io_cmd_o[89] (net)                            4      81.2522              0.0000     0.8123 r
  U1922/INP (NBUFFX2)                                             0.2657   -0.0041 @   0.8082 r
  U1922/Z (NBUFFX2)                                               0.0448    0.0936     0.9018 r
  mem_cmd_o[89] (net)                           1       7.9499              0.0000     0.9018 r
  mem_cmd_o[89] (out)                                             0.0448   -0.0050 &   0.8967 r
  data arrival time                                                                    0.8967

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8967
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9967


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4027     0.4027
  fifo_1__mem_fifo/dff/data_r_reg_19_/CLK (DFFX1)                 0.1911    0.0000     0.4027 r
  fifo_1__mem_fifo/dff/data_r_reg_19_/Q (DFFX1)                   0.2239    0.2720 @   0.6748 r
  fifo_1__mem_fifo/dff/data_o[19] (net)         2      67.4114              0.0000     0.6748 r
  fifo_1__mem_fifo/dff/data_o[19] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6748 r
  fifo_1__mem_fifo/data_o[19] (net)                    67.4114              0.0000     0.6748 r
  fifo_1__mem_fifo/data_o[19] (bsg_one_fifo_width_p570_3)                   0.0000     0.6748 r
  fifo_lo[66] (net)                                    67.4114              0.0000     0.6748 r
  U1794/IN2 (MUX21X1)                                             0.2247   -0.0615 @   0.6132 r
  U1794/Q (MUX21X1)                                               0.2954    0.2240 @   0.8372 r
  io_cmd_o[19] (net)                            4      88.4402              0.0000     0.8372 r
  U1795/INP (NBUFFX2)                                             0.2954   -0.0285 @   0.8087 r
  U1795/Z (NBUFFX2)                                               0.0443    0.0952     0.9040 r
  mem_cmd_o[19] (net)                           1       6.4518              0.0000     0.9040 r
  mem_cmd_o[19] (out)                                             0.0443   -0.0065 &   0.8974 r
  data arrival time                                                                    0.8974

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8974
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9974


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4021     0.4021
  fifo_1__mem_fifo/dff/data_r_reg_37_/CLK (DFFX1)                 0.1911    0.0000     0.4021 r
  fifo_1__mem_fifo/dff/data_r_reg_37_/Q (DFFX1)                   0.1561    0.2450 @   0.6471 r
  fifo_1__mem_fifo/dff/data_o[37] (net)         2      45.7507              0.0000     0.6471 r
  fifo_1__mem_fifo/dff/data_o[37] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6471 r
  fifo_1__mem_fifo/data_o[37] (net)                    45.7507              0.0000     0.6471 r
  fifo_1__mem_fifo/data_o[37] (bsg_one_fifo_width_p570_3)                   0.0000     0.6471 r
  fifo_lo[84] (net)                                    45.7507              0.0000     0.6471 r
  U1830/IN2 (MUX21X1)                                             0.1563   -0.0232 @   0.6239 r
  U1830/Q (MUX21X1)                                               0.3880    0.2415 @   0.8654 r
  io_cmd_o[37] (net)                            5     116.2851              0.0000     0.8654 r
  io_cmd_o[37] (out)                                              0.3880    0.0323 @   0.8977 r
  data arrival time                                                                    0.8977

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8977
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9977


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3963     0.3963
  fifo_0__mem_fifo/dff/data_r_reg_43_/CLK (DFFX1)                 0.1776    0.0000     0.3963 r
  fifo_0__mem_fifo/dff/data_r_reg_43_/Q (DFFX1)                   0.0463    0.2138     0.6101 f
  fifo_0__mem_fifo/dff/data_o[43] (net)         2       9.5961              0.0000     0.6101 f
  fifo_0__mem_fifo/dff/data_o[43] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6101 f
  fifo_0__mem_fifo/data_o[43] (net)                     9.5961              0.0000     0.6101 f
  fifo_0__mem_fifo/data_o[43] (bsg_one_fifo_width_p570_2)                   0.0000     0.6101 f
  fifo_lo[41] (net)                                     9.5961              0.0000     0.6101 f
  U1842/IN1 (MUX21X1)                                             0.0463   -0.0020 &   0.6080 f
  U1842/Q (MUX21X1)                                               0.3314    0.2147 @   0.8228 f
  io_cmd_o[43] (net)                            5     101.8761              0.0000     0.8228 f
  U1843/INP (NBUFFX2)                                             0.3314   -0.0178 @   0.8050 f
  U1843/Z (NBUFFX2)                                               0.0533    0.0930 @   0.8980 f
  mem_cmd_o[43] (net)                           1      17.2170              0.0000     0.8980 f
  mem_cmd_o[43] (out)                                             0.0533   -0.0001 @   0.8979 f
  data arrival time                                                                    0.8979

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8979
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9979


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_108_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[108]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4435     0.4435
  fifo_1__mem_fifo/dff/data_r_reg_108_/CLK (DFFX1)                0.1883    0.0000     0.4435 r
  fifo_1__mem_fifo/dff/data_r_reg_108_/Q (DFFX1)                  0.0985    0.2215     0.6649 r
  fifo_1__mem_fifo/dff/data_o[108] (net)        2      27.1837              0.0000     0.6649 r
  fifo_1__mem_fifo/dff/data_o[108] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6649 r
  fifo_1__mem_fifo/data_o[108] (net)                   27.1837              0.0000     0.6649 r
  fifo_1__mem_fifo/data_o[108] (bsg_one_fifo_width_p570_3)                  0.0000     0.6649 r
  fifo_lo[148] (net)                                   27.1837              0.0000     0.6649 r
  U1959/IN2 (AND2X1)                                              0.0985   -0.0108 &   0.6541 r
  U1959/Q (AND2X1)                                                0.2660    0.1646 @   0.8187 r
  io_cmd_o[108] (net)                           4      79.9379              0.0000     0.8187 r
  U1960/INP (NBUFFX2)                                             0.2660   -0.0189 @   0.7999 r
  U1960/Z (NBUFFX2)                                               0.0505    0.0985     0.8984 r
  mem_cmd_o[108] (net)                          1      12.4493              0.0000     0.8984 r
  mem_cmd_o[108] (out)                                            0.0505   -0.0003 &   0.8981 r
  data arrival time                                                                    0.8981

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8981
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9981


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[79]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4482     0.4482
  fifo_1__mem_fifo/dff/data_r_reg_79_/CLK (DFFX1)                 0.1955    0.0000     0.4482 r
  fifo_1__mem_fifo/dff/data_r_reg_79_/Q (DFFX1)                   0.0524    0.2195     0.6676 f
  fifo_1__mem_fifo/dff/data_o[79] (net)         2      12.3241              0.0000     0.6676 f
  fifo_1__mem_fifo/dff/data_o[79] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6676 f
  fifo_1__mem_fifo/data_o[79] (net)                    12.3241              0.0000     0.6676 f
  fifo_1__mem_fifo/data_o[79] (bsg_one_fifo_width_p570_3)                   0.0000     0.6676 f
  fifo_lo[119] (net)                                   12.3241              0.0000     0.6676 f
  U1901/IN2 (AND2X2)                                              0.0524   -0.0004 &   0.6672 f
  U1901/Q (AND2X2)                                                0.2246    0.1551 @   0.8224 f
  io_cmd_o[79] (net)                            4     120.7005              0.0000     0.8224 f
  U1902/INP (NBUFFX2)                                             0.2246   -0.0077 @   0.8147 f
  U1902/Z (NBUFFX2)                                               0.1137    0.1162 @   0.9309 f
  mem_cmd_o[79] (net)                           1      60.3245              0.0000     0.9309 f
  mem_cmd_o[79] (out)                                             0.1137   -0.0325 @   0.8984 f
  data arrival time                                                                    0.8984

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8984
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9984


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[76]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4484     0.4484
  fifo_1__mem_fifo/dff/data_r_reg_76_/CLK (DFFX1)                 0.1954    0.0000     0.4484 r
  fifo_1__mem_fifo/dff/data_r_reg_76_/Q (DFFX1)                   0.0526    0.2196     0.6680 f
  fifo_1__mem_fifo/dff/data_o[76] (net)         2      12.4304              0.0000     0.6680 f
  fifo_1__mem_fifo/dff/data_o[76] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6680 f
  fifo_1__mem_fifo/data_o[76] (net)                    12.4304              0.0000     0.6680 f
  fifo_1__mem_fifo/data_o[76] (bsg_one_fifo_width_p570_3)                   0.0000     0.6680 f
  fifo_lo[116] (net)                                   12.4304              0.0000     0.6680 f
  U1895/IN2 (AND2X1)                                              0.0526   -0.0004 &   0.6676 f
  U1895/Q (AND2X1)                                                0.2282    0.1620 @   0.8296 f
  io_cmd_o[76] (net)                            4      67.1505              0.0000     0.8296 f
  U1896/INP (NBUFFX2)                                             0.2282   -0.0046 @   0.8249 f
  U1896/Z (NBUFFX2)                                               0.0392    0.0775     0.9024 f
  mem_cmd_o[76] (net)                           1       8.7946              0.0000     0.9024 f
  mem_cmd_o[76] (out)                                             0.0392   -0.0036 &   0.8988 f
  data arrival time                                                                    0.8988

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8988
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9988


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4028     0.4028
  fifo_1__mem_fifo/dff/data_r_reg_18_/CLK (DFFX1)                 0.1911    0.0000     0.4028 r
  fifo_1__mem_fifo/dff/data_r_reg_18_/Q (DFFX1)                   0.1450    0.2700 @   0.6728 f
  fifo_1__mem_fifo/dff/data_o[18] (net)         2      50.6535              0.0000     0.6728 f
  fifo_1__mem_fifo/dff/data_o[18] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6728 f
  fifo_1__mem_fifo/data_o[18] (net)                    50.6535              0.0000     0.6728 f
  fifo_1__mem_fifo/data_o[18] (bsg_one_fifo_width_p570_3)                   0.0000     0.6728 f
  fifo_lo[65] (net)                                    50.6535              0.0000     0.6728 f
  U1792/IN2 (MUX21X1)                                             0.1450   -0.0350 @   0.6378 f
  U1792/Q (MUX21X1)                                               0.2760    0.2098 @   0.8476 f
  io_cmd_o[18] (net)                            4      84.2014              0.0000     0.8476 f
  U1793/INP (NBUFFX2)                                             0.2760   -0.0216 @   0.8260 f
  U1793/Z (NBUFFX2)                                               0.0353    0.0758     0.9018 f
  mem_cmd_o[18] (net)                           1       3.9640              0.0000     0.9018 f
  mem_cmd_o[18] (out)                                             0.0353   -0.0024 &   0.8994 f
  data arrival time                                                                    0.8994

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8994
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9994


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3999     0.3999
  fifo_0__mem_fifo/dff/data_r_reg_24_/CLK (DFFX1)                 0.1835    0.0000     0.3999 r
  fifo_0__mem_fifo/dff/data_r_reg_24_/Q (DFFX1)                   0.0682    0.2286     0.6285 f
  fifo_0__mem_fifo/dff/data_o[24] (net)         2      19.3233              0.0000     0.6285 f
  fifo_0__mem_fifo/dff/data_o[24] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6285 f
  fifo_0__mem_fifo/data_o[24] (net)                    19.3233              0.0000     0.6285 f
  fifo_0__mem_fifo/data_o[24] (bsg_one_fifo_width_p570_2)                   0.0000     0.6285 f
  fifo_lo[22] (net)                                    19.3233              0.0000     0.6285 f
  U1804/IN1 (MUX21X1)                                             0.0682   -0.0036 &   0.6249 f
  U1804/Q (MUX21X1)                                               0.4183    0.2533 @   0.8782 f
  io_cmd_o[24] (net)                            5     129.2645              0.0000     0.8782 f
  U1805/INP (NBUFFX2)                                             0.4183   -0.0780 @   0.8001 f
  U1805/Z (NBUFFX2)                                               0.0643    0.1039 @   0.9041 f
  mem_cmd_o[24] (net)                           1      23.9175              0.0000     0.9041 f
  mem_cmd_o[24] (out)                                             0.0645   -0.0042 @   0.8998 f
  data arrival time                                                                    0.8998

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8998
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9998


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[74]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4329     0.4329
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2627    0.0000     0.4329 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2912    0.3002 @   0.7332 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17      88.7319              0.0000     0.7332 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7332 r
  fifo_1__mem_fifo/v_o (net)                           88.7319              0.0000     0.7332 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7332 r
  n2386 (net)                                          88.7319              0.0000     0.7332 r
  U1891/IN1 (AND2X1)                                              0.2912    0.0157 @   0.7488 r
  U1891/Q (AND2X1)                                                0.1957    0.1726 @   0.9215 r
  io_cmd_o[74] (net)                            4      58.5455              0.0000     0.9215 r
  io_cmd_o[74] (out)                                              0.1959   -0.0215 @   0.8999 r
  data arrival time                                                                    0.8999

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8999
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9999


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_68_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[68]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4479     0.4479
  fifo_1__mem_fifo/dff/data_r_reg_68_/CLK (DFFX1)                 0.1947    0.0000     0.4479 r
  fifo_1__mem_fifo/dff/data_r_reg_68_/Q (DFFX1)                   0.0494    0.2174     0.6652 f
  fifo_1__mem_fifo/dff/data_o[68] (net)         2      11.0019              0.0000     0.6652 f
  fifo_1__mem_fifo/dff/data_o[68] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6652 f
  fifo_1__mem_fifo/data_o[68] (net)                    11.0019              0.0000     0.6652 f
  fifo_1__mem_fifo/data_o[68] (bsg_one_fifo_width_p570_3)                   0.0000     0.6652 f
  fifo_lo[108] (net)                                   11.0019              0.0000     0.6652 f
  U1879/IN2 (AND2X1)                                              0.0494   -0.0007 &   0.6645 f
  U1879/Q (AND2X1)                                                0.2561    0.1789 @   0.8434 f
  io_cmd_o[68] (net)                            4      76.2931              0.0000     0.8434 f
  U1880/INP (NBUFFX2)                                             0.2561   -0.0134 @   0.8300 f
  U1880/Z (NBUFFX2)                                               0.0317    0.0723     0.9022 f
  mem_cmd_o[68] (net)                           1       1.7470              0.0000     0.9022 f
  mem_cmd_o[68] (out)                                             0.0317   -0.0020 &   0.9002 f
  data arrival time                                                                    0.9002

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9002
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0002


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[112]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4329     0.4329
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2627    0.0000     0.4329 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2912    0.3002 @   0.7332 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17      88.7319              0.0000     0.7332 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7332 r
  fifo_1__mem_fifo/v_o (net)                           88.7319              0.0000     0.7332 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7332 r
  n2386 (net)                                          88.7319              0.0000     0.7332 r
  U1967/IN1 (AND2X1)                                              0.2912    0.0153 @   0.7485 r
  U1967/Q (AND2X1)                                                0.2192    0.1835 @   0.9320 r
  io_cmd_o[112] (net)                           4      66.7111              0.0000     0.9320 r
  io_cmd_o[112] (out)                                             0.2194   -0.0316 @   0.9003 r
  data arrival time                                                                    0.9003

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9003
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0003


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_119_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[119]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4434     0.4434
  fifo_1__mem_fifo/dff/data_r_reg_119_/CLK (DFFX1)                0.1883    0.0000     0.4434 r
  fifo_1__mem_fifo/dff/data_r_reg_119_/Q (DFFX1)                  0.0856    0.2398 @   0.6832 f
  fifo_1__mem_fifo/dff/data_o[119] (net)        2      27.4098              0.0000     0.6832 f
  fifo_1__mem_fifo/dff/data_o[119] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6832 f
  fifo_1__mem_fifo/data_o[119] (net)                   27.4098              0.0000     0.6832 f
  fifo_1__mem_fifo/data_o[119] (bsg_one_fifo_width_p570_3)                  0.0000     0.6832 f
  fifo_lo[159] (net)                                   27.4098              0.0000     0.6832 f
  U1981/IN2 (AND2X1)                                              0.0857   -0.0025 @   0.6808 f
  U1981/Q (AND2X1)                                                0.2441    0.1739 @   0.8547 f
  io_cmd_o[119] (net)                           4      71.4294              0.0000     0.8547 f
  U1982/INP (NBUFFX2)                                             0.2441   -0.0267 @   0.8280 f
  U1982/Z (NBUFFX2)                                               0.0425    0.0812     0.9092 f
  mem_cmd_o[119] (net)                          1      10.8917              0.0000     0.9092 f
  mem_cmd_o[119] (out)                                            0.0425   -0.0079 &   0.9013 f
  data arrival time                                                                    0.9013

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9013
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0013


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4028     0.4028
  fifo_1__mem_fifo/dff/data_r_reg_22_/CLK (DFFX1)                 0.1911    0.0000     0.4028 r
  fifo_1__mem_fifo/dff/data_r_reg_22_/Q (DFFX1)                   0.1720    0.2518 @   0.6546 r
  fifo_1__mem_fifo/dff/data_o[22] (net)         2      51.1147              0.0000     0.6546 r
  fifo_1__mem_fifo/dff/data_o[22] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6546 r
  fifo_1__mem_fifo/data_o[22] (net)                    51.1147              0.0000     0.6546 r
  fifo_1__mem_fifo/data_o[22] (bsg_one_fifo_width_p570_3)                   0.0000     0.6546 r
  fifo_lo[69] (net)                                    51.1147              0.0000     0.6546 r
  U1800/IN2 (MUX21X1)                                             0.1722   -0.0335 @   0.6211 r
  U1800/Q (MUX21X1)                                               0.2757    0.2082 @   0.8293 r
  io_cmd_o[22] (net)                            4      82.4855              0.0000     0.8293 r
  U1801/INP (NBUFFX2)                                             0.2757   -0.0178 @   0.8115 r
  U1801/Z (NBUFFX2)                                               0.0396    0.0898     0.9013 r
  mem_cmd_o[22] (net)                           1       3.4548              0.0000     0.9013 r
  mem_cmd_o[22] (out)                                             0.0396    0.0000 &   0.9013 r
  data arrival time                                                                    0.9013

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9013
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0013


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_105_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[105]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4479     0.4479
  fifo_1__mem_fifo/dff/data_r_reg_105_/CLK (DFFX1)                0.1947    0.0000     0.4479 r
  fifo_1__mem_fifo/dff/data_r_reg_105_/Q (DFFX1)                  0.0445    0.2140     0.6619 f
  fifo_1__mem_fifo/dff/data_o[105] (net)        2       8.8056              0.0000     0.6619 f
  fifo_1__mem_fifo/dff/data_o[105] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6619 f
  fifo_1__mem_fifo/data_o[105] (net)                    8.8056              0.0000     0.6619 f
  fifo_1__mem_fifo/data_o[105] (bsg_one_fifo_width_p570_3)                  0.0000     0.6619 f
  fifo_lo[145] (net)                                    8.8056              0.0000     0.6619 f
  U1953/IN2 (AND2X1)                                              0.0445   -0.0007 &   0.6612 f
  U1953/Q (AND2X1)                                                0.2843    0.1862 @   0.8474 f
  io_cmd_o[105] (net)                           4      84.5033              0.0000     0.8474 f
  U1954/INP (NBUFFX2)                                             0.2843   -0.0194 @   0.8280 f
  U1954/Z (NBUFFX2)                                               0.0325    0.0734     0.9015 f
  mem_cmd_o[105] (net)                          1       1.4263              0.0000     0.9015 f
  mem_cmd_o[105] (out)                                            0.0325    0.0000 &   0.9015 f
  data arrival time                                                                    0.9015

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9015
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0015


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4020     0.4020
  fifo_1__mem_fifo/dff/data_r_reg_20_/CLK (DFFX1)                 0.1911    0.0000     0.4020 r
  fifo_1__mem_fifo/dff/data_r_reg_20_/Q (DFFX1)                   0.2058    0.2982 @   0.7003 f
  fifo_1__mem_fifo/dff/data_o[20] (net)         2      73.5038              0.0000     0.7003 f
  fifo_1__mem_fifo/dff/data_o[20] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.7003 f
  fifo_1__mem_fifo/data_o[20] (net)                    73.5038              0.0000     0.7003 f
  fifo_1__mem_fifo/data_o[20] (bsg_one_fifo_width_p570_3)                   0.0000     0.7003 f
  fifo_lo[67] (net)                                    73.5038              0.0000     0.7003 f
  U1796/IN2 (MUX21X1)                                             0.2058   -0.0522 @   0.6480 f
  U1796/Q (MUX21X1)                                               0.3035    0.2259 @   0.8739 f
  io_cmd_o[20] (net)                            4      92.3176              0.0000     0.8739 f
  io_cmd_o[20] (out)                                              0.3035    0.0282 @   0.9022 f
  data arrival time                                                                    0.9022

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9022
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0022


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4021     0.4021
  fifo_1__mem_fifo/dff/data_r_reg_8_/CLK (DFFX1)                  0.1910    0.0000     0.4021 r
  fifo_1__mem_fifo/dff/data_r_reg_8_/Q (DFFX1)                    0.1609    0.2504     0.6525 r
  fifo_1__mem_fifo/dff/data_o[8] (net)          2      49.3495              0.0000     0.6525 r
  fifo_1__mem_fifo/dff/data_o[8] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6525 r
  fifo_1__mem_fifo/data_o[8] (net)                     49.3495              0.0000     0.6525 r
  fifo_1__mem_fifo/data_o[8] (bsg_one_fifo_width_p570_3)                    0.0000     0.6525 r
  fifo_lo[55] (net)                                    49.3495              0.0000     0.6525 r
  U1772/IN2 (MUX21X1)                                             0.1609   -0.0142 &   0.6383 r
  U1772/Q (MUX21X1)                                               0.2598    0.2006 @   0.8390 r
  io_cmd_o[8] (net)                             4      77.6087              0.0000     0.8390 r
  U1773/INP (NBUFFX2)                                             0.2598   -0.0226 @   0.8163 r
  U1773/Z (NBUFFX2)                                               0.0399    0.0889     0.9053 r
  mem_cmd_o[8] (net)                            1       4.2985              0.0000     0.9053 r
  mem_cmd_o[8] (out)                                              0.0399   -0.0030 &   0.9023 r
  data arrival time                                                                    0.9023

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9023
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0023


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4320     0.4320
  fifo_1__mem_fifo/dff/data_r_reg_45_/CLK (DFFX1)                 0.2630    0.0000     0.4320 r
  fifo_1__mem_fifo/dff/data_r_reg_45_/Q (DFFX1)                   0.1227    0.2630 @   0.6950 f
  fifo_1__mem_fifo/dff/data_o[45] (net)         2      40.9754              0.0000     0.6950 f
  fifo_1__mem_fifo/dff/data_o[45] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6950 f
  fifo_1__mem_fifo/data_o[45] (net)                    40.9754              0.0000     0.6950 f
  fifo_1__mem_fifo/data_o[45] (bsg_one_fifo_width_p570_3)                   0.0000     0.6950 f
  fifo_lo[92] (net)                                    40.9754              0.0000     0.6950 f
  U1846/IN2 (MUX21X1)                                             0.1227   -0.0240 @   0.6710 f
  U1846/Q (MUX21X1)                                               0.2679    0.2041 @   0.8751 f
  io_cmd_o[45] (net)                            4      81.7468              0.0000     0.8751 f
  U1847/INP (NBUFFX2)                                             0.2679   -0.0450 @   0.8301 f
  U1847/Z (NBUFFX2)                                               0.0327    0.0733     0.9034 f
  mem_cmd_o[45] (net)                           1       2.1433              0.0000     0.9034 f
  mem_cmd_o[45] (out)                                             0.0327   -0.0011 &   0.9024 f
  data arrival time                                                                    0.9024

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9024
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0024


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4021     0.4021
  fifo_1__mem_fifo/dff/data_r_reg_15_/CLK (DFFX1)                 0.1910    0.0000     0.4021 r
  fifo_1__mem_fifo/dff/data_r_reg_15_/Q (DFFX1)                   0.1436    0.2388 @   0.6409 r
  fifo_1__mem_fifo/dff/data_o[15] (net)         2      41.1182              0.0000     0.6409 r
  fifo_1__mem_fifo/dff/data_o[15] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6409 r
  fifo_1__mem_fifo/data_o[15] (net)                    41.1182              0.0000     0.6409 r
  fifo_1__mem_fifo/data_o[15] (bsg_one_fifo_width_p570_3)                   0.0000     0.6409 r
  fifo_lo[62] (net)                                    41.1182              0.0000     0.6409 r
  U1786/IN2 (MUX21X1)                                             0.1439   -0.0260 @   0.6149 r
  U1786/Q (MUX21X1)                                               0.3217    0.2184 @   0.8334 r
  io_cmd_o[15] (net)                            4      96.3946              0.0000     0.8334 r
  U1787/INP (NBUFFX2)                                             0.3217   -0.0263 @   0.8071 r
  U1787/Z (NBUFFX2)                                               0.0468    0.0993     0.9064 r
  mem_cmd_o[15] (net)                           1       7.4571              0.0000     0.9064 r
  mem_cmd_o[15] (out)                                             0.0468   -0.0040 &   0.9024 r
  data arrival time                                                                    0.9024

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9024
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0024


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4028     0.4028
  fifo_1__mem_fifo/dff/data_r_reg_29_/CLK (DFFX1)                 0.1911    0.0000     0.4028 r
  fifo_1__mem_fifo/dff/data_r_reg_29_/Q (DFFX1)                   0.1688    0.2504 @   0.6532 r
  fifo_1__mem_fifo/dff/data_o[29] (net)         2      50.0078              0.0000     0.6532 r
  fifo_1__mem_fifo/dff/data_o[29] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6532 r
  fifo_1__mem_fifo/data_o[29] (net)                    50.0078              0.0000     0.6532 r
  fifo_1__mem_fifo/data_o[29] (bsg_one_fifo_width_p570_3)                   0.0000     0.6532 r
  fifo_lo[76] (net)                                    50.0078              0.0000     0.6532 r
  U1814/IN2 (MUX21X1)                                             0.1691   -0.0311 @   0.6221 r
  U1814/Q (MUX21X1)                                               0.2791    0.2078 @   0.8298 r
  io_cmd_o[29] (net)                            4      83.1103              0.0000     0.8298 r
  U1815/INP (NBUFFX2)                                             0.2791   -0.0069 @   0.8229 r
  U1815/Z (NBUFFX2)                                               0.0413    0.0915     0.9145 r
  mem_cmd_o[29] (net)                           1       4.7335              0.0000     0.9145 r
  mem_cmd_o[29] (out)                                             0.0413   -0.0116 &   0.9029 r
  data arrival time                                                                    0.9029

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9029
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0029


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4027     0.4027
  fifo_1__mem_fifo/dff/data_r_reg_19_/CLK (DFFX1)                 0.1911    0.0000     0.4027 r
  fifo_1__mem_fifo/dff/data_r_reg_19_/Q (DFFX1)                   0.1875    0.2901 @   0.6928 f
  fifo_1__mem_fifo/dff/data_o[19] (net)         2      66.8228              0.0000     0.6928 f
  fifo_1__mem_fifo/dff/data_o[19] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6928 f
  fifo_1__mem_fifo/data_o[19] (net)                    66.8228              0.0000     0.6928 f
  fifo_1__mem_fifo/data_o[19] (bsg_one_fifo_width_p570_3)                   0.0000     0.6928 f
  fifo_lo[66] (net)                                    66.8228              0.0000     0.6928 f
  U1794/IN2 (MUX21X1)                                             0.1875   -0.0526 @   0.6403 f
  U1794/Q (MUX21X1)                                               0.2869    0.2193 @   0.8595 f
  io_cmd_o[19] (net)                            4      87.6944              0.0000     0.8595 f
  U1795/INP (NBUFFX2)                                             0.2869   -0.0297 @   0.8298 f
  U1795/Z (NBUFFX2)                                               0.0388    0.0792     0.9090 f
  mem_cmd_o[19] (net)                           1       6.4518              0.0000     0.9090 f
  mem_cmd_o[19] (out)                                             0.0388   -0.0060 &   0.9030 f
  data arrival time                                                                    0.9030

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9030
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0030


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_91_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[91]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4478     0.4478
  fifo_1__mem_fifo/dff/data_r_reg_91_/CLK (DFFX1)                 0.1953    0.0000     0.4478 r
  fifo_1__mem_fifo/dff/data_r_reg_91_/Q (DFFX1)                   0.0639    0.2269     0.6747 f
  fifo_1__mem_fifo/dff/data_o[91] (net)         2      17.4082              0.0000     0.6747 f
  fifo_1__mem_fifo/dff/data_o[91] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6747 f
  fifo_1__mem_fifo/data_o[91] (net)                    17.4082              0.0000     0.6747 f
  fifo_1__mem_fifo/data_o[91] (bsg_one_fifo_width_p570_3)                   0.0000     0.6747 f
  fifo_lo[131] (net)                                   17.4082              0.0000     0.6747 f
  U1925/IN2 (AND2X2)                                              0.0639   -0.0042 &   0.6704 f
  U1925/Q (AND2X2)                                                0.2269    0.1589 @   0.8294 f
  io_cmd_o[91] (net)                            4     122.0406              0.0000     0.8294 f
  U1926/INP (NBUFFX2)                                             0.2269   -0.0098 @   0.8196 f
  U1926/Z (NBUFFX2)                                               0.0617    0.0916 @   0.9112 f
  mem_cmd_o[91] (net)                           1      24.5858              0.0000     0.9112 f
  mem_cmd_o[91] (out)                                             0.0619   -0.0081 @   0.9030 f
  data arrival time                                                                    0.9030

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9030
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0030


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3987     0.3987
  fifo_0__mem_fifo/dff/data_r_reg_5_/CLK (DFFX1)                  0.1834    0.0000     0.3987 r
  fifo_0__mem_fifo/dff/data_r_reg_5_/Q (DFFX1)                    0.0590    0.2008     0.5995 r
  fifo_0__mem_fifo/dff/data_o[5] (net)          2      12.2828              0.0000     0.5995 r
  fifo_0__mem_fifo/dff/data_o[5] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5995 r
  fifo_0__mem_fifo/data_o[5] (net)                     12.2828              0.0000     0.5995 r
  fifo_0__mem_fifo/data_o[5] (bsg_one_fifo_width_p570_2)                    0.0000     0.5995 r
  fifo_lo[3] (net)                                     12.2828              0.0000     0.5995 r
  U1766/IN1 (MUX21X1)                                             0.0590    0.0003 &   0.5998 r
  U1766/Q (MUX21X1)                                               0.3073    0.1926 @   0.7924 r
  io_cmd_o[5] (net)                             4      91.7891              0.0000     0.7924 r
  U1767/INP (NBUFFX2)                                             0.3073    0.0239 @   0.8163 r
  U1767/Z (NBUFFX2)                                               0.0442    0.0960     0.9123 r
  mem_cmd_o[5] (net)                            1       5.9077              0.0000     0.9123 r
  mem_cmd_o[5] (out)                                              0.0442   -0.0091 &   0.9032 r
  data arrival time                                                                    0.9032

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9032
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0032


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_72_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[72]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4478     0.4478
  fifo_1__mem_fifo/dff/data_r_reg_72_/CLK (DFFX1)                 0.1947    0.0000     0.4478 r
  fifo_1__mem_fifo/dff/data_r_reg_72_/Q (DFFX1)                   0.0506    0.2182     0.6660 f
  fifo_1__mem_fifo/dff/data_o[72] (net)         2      11.5177              0.0000     0.6660 f
  fifo_1__mem_fifo/dff/data_o[72] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6660 f
  fifo_1__mem_fifo/data_o[72] (net)                    11.5177              0.0000     0.6660 f
  fifo_1__mem_fifo/data_o[72] (bsg_one_fifo_width_p570_3)                   0.0000     0.6660 f
  fifo_lo[112] (net)                                   11.5177              0.0000     0.6660 f
  U1887/IN2 (AND2X2)                                              0.0506   -0.0020 &   0.6640 f
  U1887/Q (AND2X2)                                                0.1939    0.1445 @   0.8085 f
  io_cmd_o[72] (net)                            4     103.5232              0.0000     0.8085 f
  U1888/INP (NBUFFX2)                                             0.1939    0.0245 @   0.8329 f
  U1888/Z (NBUFFX2)                                               0.0560    0.0886 @   0.9216 f
  mem_cmd_o[72] (net)                           1      24.4434              0.0000     0.9216 f
  mem_cmd_o[72] (out)                                             0.0561   -0.0183 @   0.9032 f
  data arrival time                                                                    0.9032

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9032
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0032


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4014     0.4014
  fifo_0__mem_fifo/dff/data_r_reg_1_/CLK (DFFX1)                  0.1840    0.0000     0.4014 r
  fifo_0__mem_fifo/dff/data_r_reg_1_/Q (DFFX1)                    0.0338    0.2049     0.6063 f
  fifo_0__mem_fifo/dff/data_o[1] (net)          2       4.1816              0.0000     0.6063 f
  fifo_0__mem_fifo/dff/data_o[1] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6063 f
  fifo_0__mem_fifo/data_o[1] (net)                      4.1816              0.0000     0.6063 f
  fifo_0__mem_fifo/data_o[1] (bsg_one_fifo_width_p570_2)                    0.0000     0.6063 f
  fifo_lo[0] (net)                                      4.1816              0.0000     0.6063 f
  U1760/IN1 (MUX21X1)                                             0.0338    0.0000 &   0.6063 f
  U1760/Q (MUX21X1)                                               0.3768    0.2292 @   0.8354 f
  io_cmd_o[1] (net)                             4     115.7486              0.0000     0.8354 f
  U1761/INP (NBUFFX2)                                             0.3768   -0.0289 @   0.8065 f
  U1761/Z (NBUFFX2)                                               0.0866    0.1131 @   0.9196 f
  mem_cmd_o[1] (net)                            1      38.4945              0.0000     0.9196 f
  mem_cmd_o[1] (out)                                              0.0866   -0.0163 @   0.9033 f
  data arrival time                                                                    0.9033

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9033
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0033


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4014     0.4014
  fifo_0__mem_fifo/dff/data_r_reg_41_/CLK (DFFX1)                 0.1840    0.0000     0.4014 r
  fifo_0__mem_fifo/dff/data_r_reg_41_/Q (DFFX1)                   0.0426    0.2119     0.6133 f
  fifo_0__mem_fifo/dff/data_o[41] (net)         2       7.9851              0.0000     0.6133 f
  fifo_0__mem_fifo/dff/data_o[41] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6133 f
  fifo_0__mem_fifo/data_o[41] (net)                     7.9851              0.0000     0.6133 f
  fifo_0__mem_fifo/data_o[41] (bsg_one_fifo_width_p570_2)                   0.0000     0.6133 f
  fifo_lo[39] (net)                                     7.9851              0.0000     0.6133 f
  U1838/IN1 (MUX21X1)                                             0.0426   -0.0040 &   0.6093 f
  U1838/Q (MUX21X1)                                               0.2866    0.1941 @   0.8035 f
  io_cmd_o[41] (net)                            5      87.1037              0.0000     0.8035 f
  U1839/INP (NBUFFX2)                                             0.2866    0.0238 @   0.8273 f
  U1839/Z (NBUFFX2)                                               0.0365    0.0770     0.9043 f
  mem_cmd_o[41] (net)                           1       4.5376              0.0000     0.9043 f
  mem_cmd_o[41] (out)                                             0.0365   -0.0009 &   0.9034 f
  data arrival time                                                                    0.9034

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9034
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0034


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_84_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[84]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4486     0.4486
  fifo_1__mem_fifo/dff/data_r_reg_84_/CLK (DFFX1)                 0.1947    0.0000     0.4486 r
  fifo_1__mem_fifo/dff/data_r_reg_84_/Q (DFFX1)                   0.0702    0.2077     0.6563 r
  fifo_1__mem_fifo/dff/data_o[84] (net)         2      16.5435              0.0000     0.6563 r
  fifo_1__mem_fifo/dff/data_o[84] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6563 r
  fifo_1__mem_fifo/data_o[84] (net)                    16.5435              0.0000     0.6563 r
  fifo_1__mem_fifo/data_o[84] (bsg_one_fifo_width_p570_3)                   0.0000     0.6563 r
  fifo_lo[124] (net)                                   16.5435              0.0000     0.6563 r
  U1911/IN2 (AND2X1)                                              0.0702   -0.0091 &   0.6472 r
  U1911/Q (AND2X1)                                                0.2204    0.1497 @   0.7969 r
  io_cmd_o[84] (net)                            4      67.3891              0.0000     0.7969 r
  U1912/INP (NBUFFX2)                                             0.2205    0.0027 @   0.7997 r
  U1912/Z (NBUFFX2)                                               0.0660    0.1014 @   0.9010 r
  mem_cmd_o[84] (net)                           1      24.1186              0.0000     0.9010 r
  mem_cmd_o[84] (out)                                             0.0662    0.0023 @   0.9034 r
  data arrival time                                                                    0.9034

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9034
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0034


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4013     0.4013
  fifo_0__mem_fifo/dff/data_r_reg_27_/CLK (DFFX1)                 0.1840    0.0000     0.4013 r
  fifo_0__mem_fifo/dff/data_r_reg_27_/Q (DFFX1)                   0.0403    0.2101     0.6114 f
  fifo_0__mem_fifo/dff/data_o[27] (net)         2       6.9634              0.0000     0.6114 f
  fifo_0__mem_fifo/dff/data_o[27] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6114 f
  fifo_0__mem_fifo/data_o[27] (net)                     6.9634              0.0000     0.6114 f
  fifo_0__mem_fifo/data_o[27] (bsg_one_fifo_width_p570_2)                   0.0000     0.6114 f
  fifo_lo[25] (net)                                     6.9634              0.0000     0.6114 f
  U1810/IN1 (MUX21X1)                                             0.0403    0.0001 &   0.6115 f
  U1810/Q (MUX21X1)                                               0.2871    0.1948 @   0.8063 f
  io_cmd_o[27] (net)                            5      87.5454              0.0000     0.8063 f
  U1811/INP (NBUFFX2)                                             0.2871    0.0229 @   0.8292 f
  U1811/Z (NBUFFX2)                                               0.0369    0.0775     0.9066 f
  mem_cmd_o[27] (net)                           1       4.9080              0.0000     0.9066 f
  mem_cmd_o[27] (out)                                             0.0369   -0.0032 &   0.9034 f
  data arrival time                                                                    0.9034

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9034
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0034


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4028     0.4028
  fifo_1__mem_fifo/dff/data_r_reg_40_/CLK (DFFX1)                 0.1911    0.0000     0.4028 r
  fifo_1__mem_fifo/dff/data_r_reg_40_/Q (DFFX1)                   0.1617    0.2462 @   0.6490 r
  fifo_1__mem_fifo/dff/data_o[40] (net)         2      47.0548              0.0000     0.6490 r
  fifo_1__mem_fifo/dff/data_o[40] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6490 r
  fifo_1__mem_fifo/data_o[40] (net)                    47.0548              0.0000     0.6490 r
  fifo_1__mem_fifo/data_o[40] (bsg_one_fifo_width_p570_3)                   0.0000     0.6490 r
  fifo_lo[87] (net)                                    47.0548              0.0000     0.6490 r
  U1836/IN2 (MUX21X1)                                             0.1621   -0.0113 @   0.6377 r
  U1836/Q (MUX21X1)                                               0.3057    0.2166 @   0.8543 r
  io_cmd_o[40] (net)                            5      91.6469              0.0000     0.8543 r
  U1837/INP (NBUFFX2)                                             0.3057   -0.0399 @   0.8143 r
  U1837/Z (NBUFFX2)                                               0.0392    0.0915     0.9058 r
  mem_cmd_o[40] (net)                           1       2.0205              0.0000     0.9058 r
  mem_cmd_o[40] (out)                                             0.0392   -0.0024 &   0.9034 r
  data arrival time                                                                    0.9034

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9034
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0034


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4317     0.4317
  fifo_1__mem_fifo/dff/data_r_reg_2_/CLK (DFFX1)                  0.2621    0.0000     0.4317 r
  fifo_1__mem_fifo/dff/data_r_reg_2_/Q (DFFX1)                    0.1142    0.2589 @   0.6905 f
  fifo_1__mem_fifo/dff/data_o[2] (net)          2      37.7138              0.0000     0.6905 f
  fifo_1__mem_fifo/dff/data_o[2] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6905 f
  fifo_1__mem_fifo/data_o[2] (net)                     37.7138              0.0000     0.6905 f
  fifo_1__mem_fifo/data_o[2] (bsg_one_fifo_width_p570_3)                    0.0000     0.6905 f
  fifo_lo[50] (net)                                    37.7138              0.0000     0.6905 f
  U1762/IN2 (MUX21X1)                                             0.1142   -0.0162 @   0.6743 f
  U1762/Q (MUX21X1)                                               0.2430    0.1911 @   0.8655 f
  io_cmd_o[2] (net)                             4      73.4050              0.0000     0.8655 f
  U1763/INP (NBUFFX2)                                             0.2430   -0.0345 @   0.8310 f
  U1763/Z (NBUFFX2)                                               0.0347    0.0743     0.9052 f
  mem_cmd_o[2] (net)                            1       4.6393              0.0000     0.9052 f
  mem_cmd_o[2] (out)                                              0.0347   -0.0018 &   0.9035 f
  data arrival time                                                                    0.9035

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9035
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0035


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[99]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4329     0.4329
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2627    0.0000     0.4329 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2444    0.3151 @   0.7480 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17      87.1887              0.0000     0.7480 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7480 f
  fifo_1__mem_fifo/v_o (net)                           87.1887              0.0000     0.7480 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7480 f
  n2386 (net)                                          87.1887              0.0000     0.7480 f
  U1941/IN1 (AND2X1)                                              0.2444    0.0154 @   0.7634 f
  U1941/Q (AND2X1)                                                0.1634    0.1520 @   0.9154 f
  io_cmd_o[99] (net)                            4      46.5290              0.0000     0.9154 f
  io_cmd_o[99] (out)                                              0.1634   -0.0113 @   0.9041 f
  data arrival time                                                                    0.9041

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9041
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0041


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[75]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4329     0.4329
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2627    0.0000     0.4329 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2912    0.3002 @   0.7332 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17      88.7319              0.0000     0.7332 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7332 r
  fifo_1__mem_fifo/v_o (net)                           88.7319              0.0000     0.7332 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7332 r
  n2386 (net)                                          88.7319              0.0000     0.7332 r
  U1893/IN1 (AND2X1)                                              0.2912    0.0156 @   0.7488 r
  U1893/Q (AND2X1)                                                0.2206    0.1843 @   0.9331 r
  io_cmd_o[75] (net)                            4      67.2807              0.0000     0.9331 r
  io_cmd_o[75] (out)                                              0.2207   -0.0288 @   0.9043 r
  data arrival time                                                                    0.9043

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9043
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0043


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_85_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[85]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4483     0.4483
  fifo_1__mem_fifo/dff/data_r_reg_85_/CLK (DFFX1)                 0.1951    0.0000     0.4483 r
  fifo_1__mem_fifo/dff/data_r_reg_85_/Q (DFFX1)                   0.0482    0.2166     0.6649 f
  fifo_1__mem_fifo/dff/data_o[85] (net)         2      10.4512              0.0000     0.6649 f
  fifo_1__mem_fifo/dff/data_o[85] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6649 f
  fifo_1__mem_fifo/data_o[85] (net)                    10.4512              0.0000     0.6649 f
  fifo_1__mem_fifo/data_o[85] (bsg_one_fifo_width_p570_3)                   0.0000     0.6649 f
  fifo_lo[125] (net)                                   10.4512              0.0000     0.6649 f
  U1913/IN2 (AND2X1)                                              0.0482   -0.0067 &   0.6581 f
  U1913/Q (AND2X1)                                                0.2498    0.1742 @   0.8324 f
  io_cmd_o[85] (net)                            4      73.7661              0.0000     0.8324 f
  U1914/INP (NBUFFX2)                                             0.2498    0.0005 @   0.8329 f
  U1914/Z (NBUFFX2)                                               0.0310    0.0713     0.9043 f
  mem_cmd_o[85] (net)                           1       1.4151              0.0000     0.9043 f
  mem_cmd_o[85] (out)                                             0.0310    0.0000 &   0.9043 f
  data arrival time                                                                    0.9043

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9043
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0043


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4009     0.4009
  fifo_0__mem_fifo/dff/data_r_reg_35_/CLK (DFFX1)                 0.1840    0.0000     0.4009 r
  fifo_0__mem_fifo/dff/data_r_reg_35_/Q (DFFX1)                   0.0406    0.1900     0.5909 r
  fifo_0__mem_fifo/dff/data_o[35] (net)         2       5.3705              0.0000     0.5909 r
  fifo_0__mem_fifo/dff/data_o[35] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5909 r
  fifo_0__mem_fifo/data_o[35] (net)                     5.3705              0.0000     0.5909 r
  fifo_0__mem_fifo/data_o[35] (bsg_one_fifo_width_p570_2)                   0.0000     0.5909 r
  fifo_lo[33] (net)                                     5.3705              0.0000     0.5909 r
  U1826/IN1 (MUX21X1)                                             0.0406    0.0000 &   0.5909 r
  U1826/Q (MUX21X1)                                               0.1497    0.1285 @   0.7195 r
  n2646 (net)                                   1      41.5235              0.0000     0.7195 r
  icc_place1897/INP (NBUFFX2)                                     0.1501   -0.0109 @   0.7085 r
  icc_place1897/Z (NBUFFX2)                                       0.2694    0.1557 @   0.8642 r
  mem_cmd_o[35] (net)                           5     152.1472              0.0000     0.8642 r
  icc_place1980/INP (NBUFFX2)                                     0.2694   -0.0473 @   0.8169 r
  icc_place1980/Z (NBUFFX2)                                       0.0381    0.0881     0.9050 r
  io_cmd_o[35] (net)                            1       2.5804              0.0000     0.9050 r
  io_cmd_o[35] (out)                                              0.0381   -0.0006 &   0.9044 r
  data arrival time                                                                    0.9044

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9044
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0044


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_115_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[115]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4435     0.4435
  fifo_1__mem_fifo/dff/data_r_reg_115_/CLK (DFFX1)                0.1883    0.0000     0.4435 r
  fifo_1__mem_fifo/dff/data_r_reg_115_/Q (DFFX1)                  0.0848    0.2394 @   0.6829 f
  fifo_1__mem_fifo/dff/data_o[115] (net)        2      27.1100              0.0000     0.6829 f
  fifo_1__mem_fifo/dff/data_o[115] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6829 f
  fifo_1__mem_fifo/data_o[115] (net)                   27.1100              0.0000     0.6829 f
  fifo_1__mem_fifo/data_o[115] (bsg_one_fifo_width_p570_3)                  0.0000     0.6829 f
  fifo_lo[155] (net)                                   27.1100              0.0000     0.6829 f
  U1973/IN2 (AND2X1)                                              0.0849    0.0011 @   0.6840 f
  U1973/Q (AND2X1)                                                0.2275    0.1668 @   0.8508 f
  io_cmd_o[115] (net)                           4      66.5087              0.0000     0.8508 f
  U1974/INP (NBUFFX2)                                             0.2275   -0.0190 @   0.8318 f
  U1974/Z (NBUFFX2)                                               0.0428    0.0806     0.9124 f
  mem_cmd_o[115] (net)                          1      11.7676              0.0000     0.9124 f
  mem_cmd_o[115] (out)                                            0.0428   -0.0078 &   0.9046 f
  data arrival time                                                                    0.9046

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9046
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0046


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4027     0.4027
  fifo_1__mem_fifo/dff/data_r_reg_41_/CLK (DFFX1)                 0.1911    0.0000     0.4027 r
  fifo_1__mem_fifo/dff/data_r_reg_41_/Q (DFFX1)                   0.1364    0.2650 @   0.6677 f
  fifo_1__mem_fifo/dff/data_o[41] (net)         2      46.8560              0.0000     0.6677 f
  fifo_1__mem_fifo/dff/data_o[41] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6677 f
  fifo_1__mem_fifo/data_o[41] (net)                    46.8560              0.0000     0.6677 f
  fifo_1__mem_fifo/data_o[41] (bsg_one_fifo_width_p570_3)                   0.0000     0.6677 f
  fifo_lo[88] (net)                                    46.8560              0.0000     0.6677 f
  U1838/IN2 (MUX21X1)                                             0.1364    0.0024 @   0.6701 f
  U1838/Q (MUX21X1)                                               0.2866    0.2117 @   0.8818 f
  io_cmd_o[41] (net)                            5      87.1037              0.0000     0.8818 f
  io_cmd_o[41] (out)                                              0.2866    0.0238 @   0.9056 f
  data arrival time                                                                    0.9056

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9056
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0056


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4021     0.4021
  fifo_1__mem_fifo/dff/data_r_reg_8_/CLK (DFFX1)                  0.1910    0.0000     0.4021 r
  fifo_1__mem_fifo/dff/data_r_reg_8_/Q (DFFX1)                    0.1365    0.2682     0.6703 f
  fifo_1__mem_fifo/dff/data_o[8] (net)          2      48.7609              0.0000     0.6703 f
  fifo_1__mem_fifo/dff/data_o[8] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6703 f
  fifo_1__mem_fifo/data_o[8] (net)                     48.7609              0.0000     0.6703 f
  fifo_1__mem_fifo/data_o[8] (bsg_one_fifo_width_p570_3)                    0.0000     0.6703 f
  fifo_lo[55] (net)                                    48.7609              0.0000     0.6703 f
  U1772/IN2 (MUX21X1)                                             0.1365   -0.0121 &   0.6582 f
  U1772/Q (MUX21X1)                                               0.2528    0.1995 @   0.8578 f
  io_cmd_o[8] (net)                             4      76.8629              0.0000     0.8578 f
  U1773/INP (NBUFFX2)                                             0.2528   -0.0240 @   0.8337 f
  U1773/Z (NBUFFX2)                                               0.0347    0.0748     0.9085 f
  mem_cmd_o[8] (net)                            1       4.2985              0.0000     0.9085 f
  mem_cmd_o[8] (out)                                              0.0347   -0.0028 &   0.9057 f
  data arrival time                                                                    0.9057

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9057
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0057


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3999     0.3999
  fifo_0__mem_fifo/dff/data_r_reg_37_/CLK (DFFX1)                 0.1835    0.0000     0.3999 r
  fifo_0__mem_fifo/dff/data_r_reg_37_/Q (DFFX1)                   0.0889    0.2413 @   0.6412 f
  fifo_0__mem_fifo/dff/data_o[37] (net)         2      28.8515              0.0000     0.6412 f
  fifo_0__mem_fifo/dff/data_o[37] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6412 f
  fifo_0__mem_fifo/data_o[37] (net)                    28.8515              0.0000     0.6412 f
  fifo_0__mem_fifo/data_o[37] (bsg_one_fifo_width_p570_2)                   0.0000     0.6412 f
  fifo_lo[35] (net)                                    28.8515              0.0000     0.6412 f
  U1830/IN1 (MUX21X1)                                             0.0890   -0.0043 @   0.6369 f
  U1830/Q (MUX21X1)                                               0.3760    0.2373 @   0.8742 f
  io_cmd_o[37] (net)                            5     115.1740              0.0000     0.8742 f
  io_cmd_o[37] (out)                                              0.3760    0.0317 @   0.9059 f
  data arrival time                                                                    0.9059

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9059
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0059


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_70_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[70]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4484     0.4484
  fifo_1__mem_fifo/dff/data_r_reg_70_/CLK (DFFX1)                 0.1953    0.0000     0.4484 r
  fifo_1__mem_fifo/dff/data_r_reg_70_/Q (DFFX1)                   0.0591    0.2018     0.6502 r
  fifo_1__mem_fifo/dff/data_o[70] (net)         2      12.3241              0.0000     0.6502 r
  fifo_1__mem_fifo/dff/data_o[70] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6502 r
  fifo_1__mem_fifo/data_o[70] (net)                    12.3241              0.0000     0.6502 r
  fifo_1__mem_fifo/data_o[70] (bsg_one_fifo_width_p570_3)                   0.0000     0.6502 r
  fifo_lo[110] (net)                                   12.3241              0.0000     0.6502 r
  U1883/IN2 (AND2X1)                                              0.0591   -0.0017 &   0.6485 r
  U1883/Q (AND2X1)                                                0.2288    0.1508 @   0.7993 r
  io_cmd_o[70] (net)                            4      69.5809              0.0000     0.7993 r
  U1884/INP (NBUFFX2)                                             0.2289    0.0023 @   0.8016 r
  U1884/Z (NBUFFX2)                                               0.0660    0.1025 @   0.9040 r
  mem_cmd_o[70] (net)                           1      23.8183              0.0000     0.9040 r
  mem_cmd_o[70] (out)                                             0.0662    0.0023 @   0.9064 r
  data arrival time                                                                    0.9064

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9064
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0064


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[58]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4486     0.4486
  fifo_1__mem_fifo/dff/data_r_reg_58_/CLK (DFFX1)                 0.1947    0.0000     0.4486 r
  fifo_1__mem_fifo/dff/data_r_reg_58_/Q (DFFX1)                   0.0621    0.2034     0.6520 r
  fifo_1__mem_fifo/dff/data_o[58] (net)         2      13.4650              0.0000     0.6520 r
  fifo_1__mem_fifo/dff/data_o[58] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6520 r
  fifo_1__mem_fifo/data_o[58] (net)                    13.4650              0.0000     0.6520 r
  fifo_1__mem_fifo/data_o[58] (bsg_one_fifo_width_p570_3)                   0.0000     0.6520 r
  fifo_lo[98] (net)                                    13.4650              0.0000     0.6520 r
  U1858/IN2 (AND2X1)                                              0.0621   -0.0112 &   0.6408 r
  U1858/Q (AND2X1)                                                0.2521    0.1599 @   0.8008 r
  io_cmd_o[58] (net)                            4      76.6435              0.0000     0.8008 r
  U1859/INP (NBUFFX2)                                             0.2525   -0.0058 @   0.7950 r
  U1859/Z (NBUFFX2)                                               0.0719    0.1087 @   0.9037 r
  mem_cmd_o[58] (net)                           1      26.9956              0.0000     0.9037 r
  mem_cmd_o[58] (out)                                             0.0721    0.0028 @   0.9065 r
  data arrival time                                                                    0.9065

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9065
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0065


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4008     0.4008
  fifo_0__mem_fifo/dff/data_r_reg_13_/CLK (DFFX1)                 0.1841    0.0000     0.4008 r
  fifo_0__mem_fifo/dff/data_r_reg_13_/Q (DFFX1)                   0.0701    0.2298     0.6306 f
  fifo_0__mem_fifo/dff/data_o[13] (net)         2      20.1761              0.0000     0.6306 f
  fifo_0__mem_fifo/dff/data_o[13] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6306 f
  fifo_0__mem_fifo/data_o[13] (net)                    20.1761              0.0000     0.6306 f
  fifo_0__mem_fifo/data_o[13] (bsg_one_fifo_width_p570_2)                   0.0000     0.6306 f
  fifo_lo[11] (net)                                    20.1761              0.0000     0.6306 f
  U1782/IN1 (MUX21X1)                                             0.0701   -0.0109 &   0.6197 f
  U1782/Q (MUX21X1)                                               0.2795    0.1971 @   0.8168 f
  io_cmd_o[13] (net)                            4      85.0991              0.0000     0.8168 f
  U1783/INP (NBUFFX2)                                             0.2795    0.0004 @   0.8172 f
  U1783/Z (NBUFFX2)                                               0.0500    0.0891 @   0.9063 f
  mem_cmd_o[13] (net)                           1      16.2229              0.0000     0.9063 f
  mem_cmd_o[13] (out)                                             0.0500    0.0004 @   0.9067 f
  data arrival time                                                                    0.9067

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9067
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0067


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4021     0.4021
  fifo_1__mem_fifo/dff/data_r_reg_15_/CLK (DFFX1)                 0.1910    0.0000     0.4021 r
  fifo_1__mem_fifo/dff/data_r_reg_15_/Q (DFFX1)                   0.1213    0.2568 @   0.6589 f
  fifo_1__mem_fifo/dff/data_o[15] (net)         2      40.5297              0.0000     0.6589 f
  fifo_1__mem_fifo/dff/data_o[15] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6589 f
  fifo_1__mem_fifo/data_o[15] (net)                    40.5297              0.0000     0.6589 f
  fifo_1__mem_fifo/data_o[15] (bsg_one_fifo_width_p570_3)                   0.0000     0.6589 f
  fifo_lo[62] (net)                                    40.5297              0.0000     0.6589 f
  U1786/IN2 (MUX21X1)                                             0.1213   -0.0222 @   0.6367 f
  U1786/Q (MUX21X1)                                               0.3124    0.2212 @   0.8579 f
  io_cmd_o[15] (net)                            4      95.6489              0.0000     0.8579 f
  U1787/INP (NBUFFX2)                                             0.3124   -0.0290 @   0.8289 f
  U1787/Z (NBUFFX2)                                               0.0411    0.0817     0.9106 f
  mem_cmd_o[15] (net)                           1       7.4571              0.0000     0.9106 f
  mem_cmd_o[15] (out)                                             0.0411   -0.0035 &   0.9071 f
  data arrival time                                                                    0.9071

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9071
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0071


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4021     0.4021
  fifo_1__mem_fifo/dff/data_r_reg_31_/CLK (DFFX1)                 0.1910    0.0000     0.4021 r
  fifo_1__mem_fifo/dff/data_r_reg_31_/Q (DFFX1)                   0.1518    0.2433 @   0.6453 r
  fifo_1__mem_fifo/dff/data_o[31] (net)         2      44.3832              0.0000     0.6453 r
  fifo_1__mem_fifo/dff/data_o[31] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6453 r
  fifo_1__mem_fifo/data_o[31] (net)                    44.3832              0.0000     0.6453 r
  fifo_1__mem_fifo/data_o[31] (bsg_one_fifo_width_p570_3)                   0.0000     0.6453 r
  fifo_lo[78] (net)                                    44.3832              0.0000     0.6453 r
  U1818/IN2 (MUX21X1)                                             0.1520   -0.0171 @   0.6283 r
  U1818/Q (MUX21X1)                                               0.4383    0.2558 @   0.8841 r
  io_cmd_o[31] (net)                            4     130.9969              0.0000     0.8841 r
  io_cmd_o[31] (out)                                              0.4383    0.0236 @   0.9076 r
  data arrival time                                                                    0.9076

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9076
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0076


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4028     0.4028
  fifo_1__mem_fifo/dff/data_r_reg_22_/CLK (DFFX1)                 0.1911    0.0000     0.4028 r
  fifo_1__mem_fifo/dff/data_r_reg_22_/Q (DFFX1)                   0.1447    0.2698 @   0.6726 f
  fifo_1__mem_fifo/dff/data_o[22] (net)         2      50.5261              0.0000     0.6726 f
  fifo_1__mem_fifo/dff/data_o[22] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6726 f
  fifo_1__mem_fifo/data_o[22] (net)                    50.5261              0.0000     0.6726 f
  fifo_1__mem_fifo/data_o[22] (bsg_one_fifo_width_p570_3)                   0.0000     0.6726 f
  fifo_lo[69] (net)                                    50.5261              0.0000     0.6726 f
  U1800/IN2 (MUX21X1)                                             0.1447   -0.0291 @   0.6435 f
  U1800/Q (MUX21X1)                                               0.2678    0.2069 @   0.8504 f
  io_cmd_o[22] (net)                            4      81.7398              0.0000     0.8504 f
  U1801/INP (NBUFFX2)                                             0.2678   -0.0175 @   0.8329 f
  U1801/Z (NBUFFX2)                                               0.0343    0.0748     0.9077 f
  mem_cmd_o[22] (net)                           1       3.4548              0.0000     0.9077 f
  mem_cmd_o[22] (out)                                             0.0343    0.0000 &   0.9077 f
  data arrival time                                                                    0.9077

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9077
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0077


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4021     0.4021
  fifo_1__mem_fifo/dff/data_r_reg_4_/CLK (DFFX1)                  0.1910    0.0000     0.4021 r
  fifo_1__mem_fifo/dff/data_r_reg_4_/Q (DFFX1)                    0.1688    0.2486 @   0.6507 r
  fifo_1__mem_fifo/dff/data_o[4] (net)          2      49.1515              0.0000     0.6507 r
  fifo_1__mem_fifo/dff/data_o[4] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6507 r
  fifo_1__mem_fifo/data_o[4] (net)                     49.1515              0.0000     0.6507 r
  fifo_1__mem_fifo/data_o[4] (bsg_one_fifo_width_p570_3)                    0.0000     0.6507 r
  fifo_lo[51] (net)                                    49.1515              0.0000     0.6507 r
  U1764/IN2 (MUX21X1)                                             0.1693   -0.0259 @   0.6249 r
  U1764/Q (MUX21X1)                                               0.2501    0.1978 @   0.8227 r
  io_cmd_o[4] (net)                             4      74.2070              0.0000     0.8227 r
  U1765/INP (NBUFFX2)                                             0.2501    0.0000 @   0.8227 r
  U1765/Z (NBUFFX2)                                               0.0404    0.0885     0.9112 r
  mem_cmd_o[4] (net)                            1       5.1367              0.0000     0.9112 r
  mem_cmd_o[4] (out)                                              0.0404   -0.0033 &   0.9079 r
  data arrival time                                                                    0.9079

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9079
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0079


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4326     0.4326
  fifo_1__mem_fifo/dff/data_r_reg_42_/CLK (DFFX1)                 0.2621    0.0000     0.4326 r
  fifo_1__mem_fifo/dff/data_r_reg_42_/Q (DFFX1)                   0.2172    0.2733 @   0.7059 r
  fifo_1__mem_fifo/dff/data_o[42] (net)         2      64.4450              0.0000     0.7059 r
  fifo_1__mem_fifo/dff/data_o[42] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.7059 r
  fifo_1__mem_fifo/data_o[42] (net)                    64.4450              0.0000     0.7059 r
  fifo_1__mem_fifo/data_o[42] (bsg_one_fifo_width_p570_3)                   0.0000     0.7059 r
  fifo_lo[89] (net)                                    64.4450              0.0000     0.7059 r
  U1840/IN2 (MUX21X1)                                             0.2183   -0.0388 @   0.6671 r
  U1840/Q (MUX21X1)                                               0.3618    0.2445 @   0.9116 r
  io_cmd_o[42] (net)                            5     108.5792              0.0000     0.9116 r
  io_cmd_o[42] (out)                                              0.3618   -0.0032 @   0.9084 r
  data arrival time                                                                    0.9084

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9084
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0084


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4319     0.4319
  fifo_1__mem_fifo/dff/data_r_reg_10_/CLK (DFFX1)                 0.2629    0.0000     0.4319 r
  fifo_1__mem_fifo/dff/data_r_reg_10_/Q (DFFX1)                   0.1726    0.2869 @   0.7188 f
  fifo_1__mem_fifo/dff/data_o[10] (net)         2      60.0865              0.0000     0.7188 f
  fifo_1__mem_fifo/dff/data_o[10] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.7188 f
  fifo_1__mem_fifo/data_o[10] (net)                    60.0865              0.0000     0.7188 f
  fifo_1__mem_fifo/data_o[10] (bsg_one_fifo_width_p570_3)                   0.0000     0.7188 f
  fifo_lo[57] (net)                                    60.0865              0.0000     0.7188 f
  U1776/IN2 (MUX21X1)                                             0.1726   -0.0314 @   0.6874 f
  U1776/Q (MUX21X1)                                               0.2550    0.2037 @   0.8912 f
  io_cmd_o[10] (net)                            4      77.3291              0.0000     0.8912 f
  io_cmd_o[10] (out)                                              0.2550    0.0173 @   0.9085 f
  data arrival time                                                                    0.9085

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9085
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0085


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4324     0.4324
  fifo_1__mem_fifo/dff/data_r_reg_13_/CLK (DFFX1)                 0.2630    0.0000     0.4324 r
  fifo_1__mem_fifo/dff/data_r_reg_13_/Q (DFFX1)                   0.1798    0.2909 @   0.7233 f
  fifo_1__mem_fifo/dff/data_o[13] (net)         2      63.1948              0.0000     0.7233 f
  fifo_1__mem_fifo/dff/data_o[13] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.7233 f
  fifo_1__mem_fifo/data_o[13] (net)                    63.1948              0.0000     0.7233 f
  fifo_1__mem_fifo/data_o[13] (bsg_one_fifo_width_p570_3)                   0.0000     0.7233 f
  fifo_lo[60] (net)                                    63.1948              0.0000     0.7233 f
  U1782/IN2 (MUX21X1)                                             0.1798   -0.0297 @   0.6935 f
  U1782/Q (MUX21X1)                                               0.2795    0.2146 @   0.9081 f
  io_cmd_o[13] (net)                            4      85.0991              0.0000     0.9081 f
  io_cmd_o[13] (out)                                              0.2795    0.0005 @   0.9086 f
  data arrival time                                                                    0.9086

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9086
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0086


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_101_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[101]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4480     0.4480
  fifo_1__mem_fifo/dff/data_r_reg_101_/CLK (DFFX1)                0.1952    0.0000     0.4480 r
  fifo_1__mem_fifo/dff/data_r_reg_101_/Q (DFFX1)                  0.0436    0.2135     0.6615 f
  fifo_1__mem_fifo/dff/data_o[101] (net)        2       8.4449              0.0000     0.6615 f
  fifo_1__mem_fifo/dff/data_o[101] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6615 f
  fifo_1__mem_fifo/data_o[101] (net)                    8.4449              0.0000     0.6615 f
  fifo_1__mem_fifo/data_o[101] (bsg_one_fifo_width_p570_3)                  0.0000     0.6615 f
  fifo_lo[141] (net)                                    8.4449              0.0000     0.6615 f
  U1945/IN2 (AND2X1)                                              0.0436   -0.0006 &   0.6610 f
  U1945/Q (AND2X1)                                                0.2413    0.1632 @   0.8241 f
  io_cmd_o[101] (net)                           4      70.2583              0.0000     0.8241 f
  U1946/INP (NBUFFX2)                                             0.2413    0.0154 @   0.8395 f
  U1946/Z (NBUFFX2)                                               0.0378    0.0769     0.9164 f
  mem_cmd_o[101] (net)                          1       7.1768              0.0000     0.9164 f
  mem_cmd_o[101] (out)                                            0.0378   -0.0073 &   0.9090 f
  data arrival time                                                                    0.9090

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9090
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0090


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4028     0.4028
  fifo_1__mem_fifo/dff/data_r_reg_40_/CLK (DFFX1)                 0.1911    0.0000     0.4028 r
  fifo_1__mem_fifo/dff/data_r_reg_40_/Q (DFFX1)                   0.1363    0.2644 @   0.6671 f
  fifo_1__mem_fifo/dff/data_o[40] (net)         2      46.4663              0.0000     0.6671 f
  fifo_1__mem_fifo/dff/data_o[40] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6671 f
  fifo_1__mem_fifo/data_o[40] (net)                    46.4663              0.0000     0.6671 f
  fifo_1__mem_fifo/data_o[40] (bsg_one_fifo_width_p570_3)                   0.0000     0.6671 f
  fifo_lo[87] (net)                                    46.4663              0.0000     0.6671 f
  U1836/IN2 (MUX21X1)                                             0.1363   -0.0051 @   0.6620 f
  U1836/Q (MUX21X1)                                               0.2946    0.2165 @   0.8785 f
  io_cmd_o[40] (net)                            5      90.1214              0.0000     0.8785 f
  U1837/INP (NBUFFX2)                                             0.2946   -0.0413 @   0.8372 f
  U1837/Z (NBUFFX2)                                               0.0337    0.0747     0.9119 f
  mem_cmd_o[40] (net)                           1       2.0205              0.0000     0.9119 f
  mem_cmd_o[40] (out)                                             0.0337   -0.0020 &   0.9099 f
  data arrival time                                                                    0.9099

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9099
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0099


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4009     0.4009
  fifo_0__mem_fifo/dff/data_r_reg_53_/CLK (DFFX1)                 0.1839    0.0000     0.4009 r
  fifo_0__mem_fifo/dff/data_r_reg_53_/Q (DFFX1)                   0.0617    0.2023     0.6032 r
  fifo_0__mem_fifo/dff/data_o[53] (net)         2      13.3096              0.0000     0.6032 r
  fifo_0__mem_fifo/dff/data_o[53] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6032 r
  fifo_0__mem_fifo/data_o[53] (net)                    13.3096              0.0000     0.6032 r
  fifo_0__mem_fifo/data_o[53] (bsg_one_fifo_width_p570_2)                   0.0000     0.6032 r
  fifo_lo[47] (net)                                    13.3096              0.0000     0.6032 r
  icc_place1976/IN1 (MUX21X1)                                     0.0617   -0.0008 &   0.6024 r
  icc_place1976/Q (MUX21X1)                                       0.4941    0.2543 @   0.8567 r
  io_cmd_o[53] (net)                            4     148.2835              0.0000     0.8567 r
  io_cmd_o[53] (out)                                              0.4941    0.0536 @   0.9103 r
  data arrival time                                                                    0.9103

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9103
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0103


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4028     0.4028
  fifo_1__mem_fifo/dff/data_r_reg_29_/CLK (DFFX1)                 0.1911    0.0000     0.4028 r
  fifo_1__mem_fifo/dff/data_r_reg_29_/Q (DFFX1)                   0.1422    0.2684 @   0.6712 f
  fifo_1__mem_fifo/dff/data_o[29] (net)         2      49.4192              0.0000     0.6712 f
  fifo_1__mem_fifo/dff/data_o[29] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6712 f
  fifo_1__mem_fifo/data_o[29] (net)                    49.4192              0.0000     0.6712 f
  fifo_1__mem_fifo/data_o[29] (bsg_one_fifo_width_p570_3)                   0.0000     0.6712 f
  fifo_lo[76] (net)                                    49.4192              0.0000     0.6712 f
  U1814/IN2 (MUX21X1)                                             0.1422   -0.0261 @   0.6451 f
  U1814/Q (MUX21X1)                                               0.2709    0.2067 @   0.8518 f
  io_cmd_o[29] (net)                            4      82.3646              0.0000     0.8518 f
  U1815/INP (NBUFFX2)                                             0.2709   -0.0074 @   0.8444 f
  U1815/Z (NBUFFX2)                                               0.0360    0.0764     0.9208 f
  mem_cmd_o[29] (net)                           1       4.7335              0.0000     0.9208 f
  mem_cmd_o[29] (out)                                             0.0360   -0.0102 &   0.9106 f
  data arrival time                                                                    0.9106

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.9106
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0106


1
