{"vcs1":{"timestamp_begin":1699256959.471593704, "rt":0.77, "ut":0.40, "st":0.28}}
{"vcselab":{"timestamp_begin":1699256960.339770818, "rt":0.85, "ut":0.57, "st":0.25}}
{"link":{"timestamp_begin":1699256961.250343829, "rt":0.53, "ut":0.18, "st":0.34}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1699256958.640415942}
{"VCS_COMP_START_TIME": 1699256958.640415942}
{"VCS_COMP_END_TIME": 1699256961.887139213}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog hw7prob3.sv library.sv lab_4_library.sv hw7prob3test.sv"}
{"vcs1": {"peak_mem": 337988}}
{"stitch_vcselab": {"peak_mem": 222588}}
