@MISC{Processing_announcingthe,
    author = {Federal Information Processing and Announcing The},
    title = {Announcing the ADVANCED ENCRYPTION STANDARD (AES)},
    year = {2001}
}

@inproceedings{musa,
   author    = "Mohammad A. Musa, Edward F. Schaefer, and Stephen Wedig",
   title     = "A Simplified AES Algorithm and its Linear and Differential Cryptanalyses ",
}

@incollection {springerRudra,
   author = {Rudra, Atri and Dubey, Pradeep and Jutla, Charanjit and Kumar, Vijay and Rao, Josyula and Rohatgi, Pankaj},
   affiliation = {Indian Institue of Technology IBM India Research Lab, Block I Hauz Khas New Delhi 110016 India},
   title = {Efficient Rijndael Encryption Implementation with Composite Field Arithmetic},
   booktitle = {Cryptographic Hardware and Embedded Systems  CHES 2001},
   series = {Lecture Notes in Computer Science},
   editor = {Ko, etin and Naccache, David and Paar, Christof},
   publisher = {Springer Berlin / Heidelberg},
   isbn = {},
   pages = {171-184},
   volume = {2162},
   year = {2001}
}

@article{1149067,
 author = {Abu-Khader, Nabil and Siy, Pepe},
 title = {Systolic Galois field exponentiation in a multiple-valued logic technique},
 journal = {Integr. VLSI J.},
 volume = {39},
 number = {3},
 year = {2006},
 issn = {0167-9260},
 pages = {229--251},
 doi = {http://dx.doi.org/10.1016/j.vlsi.2005.06.001},
 publisher = {Elsevier Science Publishers B. V.},
 address = {Amsterdam, The Netherlands, The Netherlands},
 }



@article{BerkSunar,
author = {Berk Sunar and Erkay Savas and Cetin K. Ko?},
title = {Constructing Composite Field Representations for Efficient Conversion},
journal ={IEEE Transactions on Computers},
volume = {52},
issn = {0018-9340},
year = {2003},
pages = {1391-1398},
doi = {http://doi.ieeecomputersociety.org/10.1109/TC.2003.1244937},
publisher = {IEEE Computer Society},
address = {Los Alamitos, CA, USA},
}

@ARTICLE{1512188,
author={Fischer, V. and Drutarovsky, M. and Chodowiec, P. and Gramain, F.},
journal={Very Large Scale Integration (VLSI) Systems, IEEE Transactions on}, title={InvMixColumn decomposition and multilevel resource sharing in AES implementations},
year={2005},
month={aug.},
volume={13},
number={8},
pages={ 989 - 992},
keywords={ AES implementation; FPGA; InvMixColumn decomposition; InvMixColumn operation; MixColumn operation; VLSI; advanced encryption standard; cryptography; field-programmable gate array; hardware architecture; mathematical analysis; multilevel resource sharing; parallel decomposition; reconfigurable logic area; serial decomposition; VLSI; cryptography; field programmable gate arrays;},
doi={10.1109/TVLSI.2005.853606},
ISSN={1063-8210},}


@article{Kitsos2003975,
title = "An efficient reconfigurable multiplier architecture for Galois field GF(2m)",
journal = "Microelectronics Journal",
volume = "34",
number = "10",
pages = "975 - 980",
year = "2003",
note = "IMSTW 2002",
issn = "0026-2692",
doi = "DOI: 10.1016/S0026-2692(03)00172-1",
url = "http://www.sciencedirect.com/science/article/B6V44-49326XT-1/2/0e3fcd2f2479ba14d20b41e519f8cffe",
author = "P. Kitsos and G. Theodoridis and O. Koufopavlou",
keywords = "Galois field",
keywords = "Polynomial multiplication",
keywords = "Bit-serial",
keywords = "Irreducible polynomial",
keywords = "All-one polynomial",
keywords = "Linear Feedback Shift Register",
keywords = "Low power",
keywords = "Cryptography",
keywords = "Elliptic curves"
}

@article{SumioMorioka,
author = {Sumio Morioka and Akashi Satoh},
title = {A 10 Gbps Full-AES Crypto Design with a Twisted-BDD S-Box Architecture},
journal ={Computer Design, International Conference on},
volume = {0},
issn = {1063-6404},
year = {2002},
pages = {98},
doi = {http://doi.ieeecomputersociety.org/10.1109/ICCD.2002.1106754},
publisher = {IEEE Computer Society},
address = {Los Alamitos, CA, USA},
}

@MISC{Bernsteinnewaes,
    author = {Daniel J. Bernstein and Peter Schwabe},
    title = {New AES software speed records},
    year = {2008}
}

@MISC{Daemen98aesproposal:,
    author = {Joan Daemen and Joan Daemen and Joan Daemen and Vincent Rijmen and Vincent Rijmen},
    title = {AES Proposal: Rijndael},
    year = {1998}
}

@MISC{Stefficientimplementation,
    author = {Francois-xavier St and Gael Rouvroy and Jean-jacques Quisquater and Jean-didier Legat},
    title = {Efficient Implementation of Rijndael Encryption in Reconfigurable Hardware: Improvements and Design Tradeoffs},
    year = {}
}

@article{citeulike341092,
    abstract = {A high performance encryptor/decryptor core of the advanced encryption standard (AES) is presented. The proposed architecture is implemented on a single-chip FPGA using a fully pipelined approach. The results obtained show that this design offers up to 25.06\% less area and yields up to 27.23\% higher throughput than the fastest AES FPGA implementations reported to date.},
    author = {Rodriguez-Henriquez, F. and Saqib, N. A. and Diaz-Perez, A.},
    citeulike-article-id = {341092},
    citeulike-linkout-0 = {http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1222678},
    journal = {Electronics Letters},
    keywords = {aes, fpga},
    number = {15},
    pages = {1115--1116},
    posted-at = {2008-01-10 02:35:56},
    priority = {2},
    title = {4.2 Gbit/s single-chip FPGA implementation of AES algorithm},
    url = {http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1222678},
    volume = {39},
    year = {2003}
}

@MISC{ICHIKAWA,
    author = {ICHIKAWA T.and KASUYA and MATSUI M},
    title = {Hardware evaluation of the AES Finalists. The Third Advanced Encryption Standard (AES3) Candidate Conference, New York, USA},
    year = {2000}
}

@MISC{Week,
    author = {WEEKS B. and BEAN M. and ROZYLOWICZ T. and FICKE},
    title = {Hardware performance simulations of Round 2 Advanced Encryption Standard Algorithms. The Third Advanced Encryption Standard (AES3) Candidate Conference, New York, USA},
    year = {2000}
}

@MISC{ELBIRT,
    author = {ELBIRT, J. and YIP W. and CHETWYND B. and PAAR C.},
    title = {A FPGA implementation and performance evaluation of the AES block cipher candidate algorithm finalists. The Third Advanced Encryption Standard (AES3) Candidate Conference, New York, USA},
    year = {2000}
}

@MISC{MCLOONE,
    author = {MCLOONEs M. and MCCANNY J.},
    title = {High performance FPGA Rijndael algorithm implementations},
    year = {2000}
}

@MISC{LUTZ,
    author = {LUTZ K.},
    title = {2 Gbit/s Hardware Realizations of RIJNDAEL and SERPENT},
    year = {2002}
}
@Inbook{Rudra2001,
author="Rudra, Atri
and Dubey, Pradeep K.
and Jutla, Charanjit S.
and Kumar, Vijay
and Rao, Josyula R.
and Rohatgi, Pankaj",
editor="Ko{\c{c}}, {\c{C}}etin K.
and Naccache, David
and Paar, Christof",
title="Efficient Rijndael Encryption Implementation with Composite Field Arithmetic",
bookTitle="Cryptographic Hardware and Embedded Systems --- CHES 2001: Third International Workshop Paris, France, May 14--16, 2001 Proceedings",
year="2001",
publisher="Springer Berlin Heidelberg",
address="Berlin, Heidelberg",
pages="171--184",
isbn="978-3-540-44709-2",
doi="10.1007/3-540-44709-1_16",
url="http://dx.doi.org/10.1007/3-540-44709-1_16"
}

