set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {Lab4.vo Lab4_v.sdo}}
	{{"Fast Model"} {Lab4_fast.vo Lab4_v_fast.sdo}}
}
