/*
 * Copyright (c) 2018 Xilinx Inc.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms and conditions of the GNU General Public
 * License, version 2, as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#ifndef __ASM_ARM_PLATFORMS_ZYNQMP_H
#define __ASM_ARM_PLATFORMS_ZYNQMP_H

#include <asm/processor.h>
#include <asm/smccc.h>

/* SMC function IDs for SiP Service queries */
#define ZYNQMP_SIP_SVC_CALL_COUNT       0xff00
#define ZYNQMP_SIP_SVC_UID              0xff01
#define ZYNQMP_SIP_SVC_VERSION          0xff03

#define ZYNQMP_PM_DEV_UNKNOWN 0
#define ZYNQMP_PM_DEV_APU 1
#define ZYNQMP_PM_DEV_APU_0 2
#define ZYNQMP_PM_DEV_APU_1 3
#define ZYNQMP_PM_DEV_APU_2 4
#define ZYNQMP_PM_DEV_APU_3 5
#define ZYNQMP_PM_DEV_RPU 6
#define ZYNQMP_PM_DEV_RPU_0 7
#define ZYNQMP_PM_DEV_RPU_1 8
#define ZYNQMP_PM_DEV_PLD 9
#define ZYNQMP_PM_DEV_FPD 10
#define ZYNQMP_PM_DEV_OCM_BANK_0 11
#define ZYNQMP_PM_DEV_OCM_BANK_1 12
#define ZYNQMP_PM_DEV_OCM_BANK_2 13
#define ZYNQMP_PM_DEV_OCM_BANK_3 14
#define ZYNQMP_PM_DEV_TCM_0_A 15
#define ZYNQMP_PM_DEV_TCM_0_B 16
#define ZYNQMP_PM_DEV_TCM_1_A 17
#define ZYNQMP_PM_DEV_TCM_1_B 18
#define ZYNQMP_PM_DEV_L2 19
#define ZYNQMP_PM_DEV_GPU_PP_0 20
#define ZYNQMP_PM_DEV_GPU_PP_1 21
#define ZYNQMP_PM_DEV_USB_0 22
#define ZYNQMP_PM_DEV_USB_1 23
#define ZYNQMP_PM_DEV_TTC_0 24
#define ZYNQMP_PM_DEV_TTC_1 25
#define ZYNQMP_PM_DEV_TTC_2 26
#define ZYNQMP_PM_DEV_TTC_3 27
#define ZYNQMP_PM_DEV_SATA 28
#define ZYNQMP_PM_DEV_ETH_0 29
#define ZYNQMP_PM_DEV_ETH_1 30
#define ZYNQMP_PM_DEV_ETH_2 31
#define ZYNQMP_PM_DEV_ETH_3 32
#define ZYNQMP_PM_DEV_UART_0 33
#define ZYNQMP_PM_DEV_UART_1 34
#define ZYNQMP_PM_DEV_SPI_0 35
#define ZYNQMP_PM_DEV_SPI_1 36
#define ZYNQMP_PM_DEV_I2C_0 37
#define ZYNQMP_PM_DEV_I2C_1 38
#define ZYNQMP_PM_DEV_SD_0 39
#define ZYNQMP_PM_DEV_SD_1 40
#define ZYNQMP_PM_DEV_DP 41
#define ZYNQMP_PM_DEV_GDMA 42
#define ZYNQMP_PM_DEV_ADMA 43
#define ZYNQMP_PM_DEV_NAND 44
#define ZYNQMP_PM_DEV_QSPI 45
#define ZYNQMP_PM_DEV_GPIO 46
#define ZYNQMP_PM_DEV_CAN_0 47
#define ZYNQMP_PM_DEV_CAN_1 48
#define ZYNQMP_PM_DEV_AFI 49
#define ZYNQMP_PM_DEV_APLL 50
#define ZYNQMP_PM_DEV_VPLL 51
#define ZYNQMP_PM_DEV_DPLL 52
#define ZYNQMP_PM_DEV_RPLL 53
#define ZYNQMP_PM_DEV_IOPLL 54
#define ZYNQMP_PM_DEV_DDR 55
#define ZYNQMP_PM_DEV_IPI_APU 56
#define ZYNQMP_PM_DEV_IPI_RPU_0 57
#define ZYNQMP_PM_DEV_GPU 58
#define ZYNQMP_PM_DEV_PCIE 59
#define ZYNQMP_PM_DEV_PCAP 60
#define ZYNQMP_PM_DEV_RTC 61
#define ZYNQMP_PM_DEV_LPD 62
#define ZYNQMP_PM_DEV_VCU 63
#define ZYNQMP_PM_DEV_IPI_RPU_1 64
#define ZYNQMP_PM_DEV_IPI_PL_0 65
#define ZYNQMP_PM_DEV_IPI_PL_1 66
#define ZYNQMP_PM_DEV_IPI_PL_2 67
#define ZYNQMP_PM_DEV_IPI_PL_3 68
#define ZYNQMP_PM_DEV_PL 69
#define ZYNQMP_PM_DEV_SWDT_1 70
#define ZYNQMP_PM_DEV_MAX 71

#define ZYNQMP_PM_RST_START 999
#define ZYNQMP_PM_RST_PCIE_CFG 1000
#define ZYNQMP_PM_RST_PCIE_BRIDGE 1001
#define ZYNQMP_PM_RST_PCIE_CTRL 1002
#define ZYNQMP_PM_RST_DP 1003
#define ZYNQMP_PM_RST_SWDT_CRF 1004
#define ZYNQMP_PM_RST_AFI_FM5 1005
#define ZYNQMP_PM_RST_AFI_FM4 1006
#define ZYNQMP_PM_RST_AFI_FM3 1007
#define ZYNQMP_PM_RST_AFI_FM2 1008
#define ZYNQMP_PM_RST_AFI_FM1 1009
#define ZYNQMP_PM_RST_AFI_FM0 1010
#define ZYNQMP_PM_RST_GDMA 1011
#define ZYNQMP_PM_RST_GPU_PP1 1012
#define ZYNQMP_PM_RST_GPU_PP0 1013
#define ZYNQMP_PM_RST_GPU 1014
#define ZYNQMP_PM_RST_GT 1015
#define ZYNQMP_PM_RST_SATA 1016
#define ZYNQMP_PM_RST_ACPU3_PWRON 1017
#define ZYNQMP_PM_RST_ACPU2_PWRON 1018
#define ZYNQMP_PM_RST_ACPU1_PWRON 1019
#define ZYNQMP_PM_RST_ACPU0_PWRON 1020
#define ZYNQMP_PM_RST_APU_L2 1021
#define ZYNQMP_PM_RST_ACPU3 1022
#define ZYNQMP_PM_RST_ACPU2 1023
#define ZYNQMP_PM_RST_ACPU1 1024
#define ZYNQMP_PM_RST_ACPU0 1025
#define ZYNQMP_PM_RST_DDR 1026
#define ZYNQMP_PM_RST_APM_FPD 1027
#define ZYNQMP_PM_RST_SOFT 1028
#define ZYNQMP_PM_RST_GEM0 1029
#define ZYNQMP_PM_RST_GEM1 1030
#define ZYNQMP_PM_RST_GEM2 1031
#define ZYNQMP_PM_RST_GEM3 1032
#define ZYNQMP_PM_RST_QSPI 1033
#define ZYNQMP_PM_RST_UART0 1034
#define ZYNQMP_PM_RST_UART1 1035
#define ZYNQMP_PM_RST_SPI0 1036
#define ZYNQMP_PM_RST_SPI1 1037
#define ZYNQMP_PM_RST_SDIO0 1038
#define ZYNQMP_PM_RST_SDIO1 1039
#define ZYNQMP_PM_RST_CAN0 1040
#define ZYNQMP_PM_RST_CAN1 1041
#define ZYNQMP_PM_RST_I2C0 1042
#define ZYNQMP_PM_RST_I2C1 1043
#define ZYNQMP_PM_RST_TTC0 1044
#define ZYNQMP_PM_RST_TTC1 1045
#define ZYNQMP_PM_RST_TTC2 1046
#define ZYNQMP_PM_RST_TTC3 1047
#define ZYNQMP_PM_RST_SWDT_CRL 1048
#define ZYNQMP_PM_RST_NAND 1049
#define ZYNQMP_PM_RST_ADMA 1050
#define ZYNQMP_PM_RST_GPIO 1051
#define ZYNQMP_PM_RST_IOU_CC 1052
#define ZYNQMP_PM_RST_TIMESTAMP 1053
#define ZYNQMP_PM_RST_RPU_R50 1054
#define ZYNQMP_PM_RST_RPU_R51 1055
#define ZYNQMP_PM_RST_RPU_AMBA 1056
#define ZYNQMP_PM_RST_OCM 1057
#define ZYNQMP_PM_RST_RPU_PGE 1058
#define ZYNQMP_PM_RST_USB0_CORERESET 1059
#define ZYNQMP_PM_RST_USB1_CORERESET 1060
#define ZYNQMP_PM_RST_USB0_HIBERRESET 1061
#define ZYNQMP_PM_RST_USB1_HIBERRESET 1062
#define ZYNQMP_PM_RST_USB0_APB 1063
#define ZYNQMP_PM_RST_USB1_APB 1064
#define ZYNQMP_PM_RST_IPI 1065
#define ZYNQMP_PM_RST_APM_LPD 1066
#define ZYNQMP_PM_RST_RTC 1067
#define ZYNQMP_PM_RST_SYSMON 1068
#define ZYNQMP_PM_RST_AFI_FM6 1069
#define ZYNQMP_PM_RST_LPD_SWDT 1070
#define ZYNQMP_PM_RST_FPD 1071
#define ZYNQMP_PM_RST_RPU_DBG1 1072
#define ZYNQMP_PM_RST_RPU_DBG0 1073
#define ZYNQMP_PM_RST_DBG_LPD 1074
#define ZYNQMP_PM_RST_DBG_FPD 1075
#define ZYNQMP_PM_RST_APLL 1076
#define ZYNQMP_PM_RST_DPLL 1077
#define ZYNQMP_PM_RST_VPLL 1078
#define ZYNQMP_PM_RST_IOPLL 1079
#define ZYNQMP_PM_RST_RPLL 1080
#define ZYNQMP_PM_RST_GPO3_PL_0 1081
#define ZYNQMP_PM_RST_GPO3_PL_1 1082
#define ZYNQMP_PM_RST_GPO3_PL_2 1083
#define ZYNQMP_PM_RST_GPO3_PL_3 1084
#define ZYNQMP_PM_RST_GPO3_PL_4 1085
#define ZYNQMP_PM_RST_GPO3_PL_5 1086
#define ZYNQMP_PM_RST_GPO3_PL_6 1087
#define ZYNQMP_PM_RST_GPO3_PL_7 1088
#define ZYNQMP_PM_RST_GPO3_PL_8 1089
#define ZYNQMP_PM_RST_GPO3_PL_9 1090
#define ZYNQMP_PM_RST_GPO3_PL_10 1091
#define ZYNQMP_PM_RST_GPO3_PL_11 1092
#define ZYNQMP_PM_RST_GPO3_PL_12 1093
#define ZYNQMP_PM_RST_GPO3_PL_13 1094
#define ZYNQMP_PM_RST_GPO3_PL_14 1095
#define ZYNQMP_PM_RST_GPO3_PL_15 1096
#define ZYNQMP_PM_RST_GPO3_PL_16 1097
#define ZYNQMP_PM_RST_GPO3_PL_17 1098
#define ZYNQMP_PM_RST_GPO3_PL_18 1099
#define ZYNQMP_PM_RST_GPO3_PL_19 1100
#define ZYNQMP_PM_RST_GPO3_PL_20 1101
#define ZYNQMP_PM_RST_GPO3_PL_21 1102
#define ZYNQMP_PM_RST_GPO3_PL_22 1103
#define ZYNQMP_PM_RST_GPO3_PL_23 1104
#define ZYNQMP_PM_RST_GPO3_PL_24 1105
#define ZYNQMP_PM_RST_GPO3_PL_25 1106
#define ZYNQMP_PM_RST_GPO3_PL_26 1107
#define ZYNQMP_PM_RST_GPO3_PL_27 1108
#define ZYNQMP_PM_RST_GPO3_PL_28 1109
#define ZYNQMP_PM_RST_GPO3_PL_29 1110
#define ZYNQMP_PM_RST_GPO3_PL_30 1111
#define ZYNQMP_PM_RST_GPO3_PL_31 1112
#define ZYNQMP_PM_RST_RPU_LS 1113
#define ZYNQMP_PM_RST_PS_ONLY 1114
#define ZYNQMP_PM_RST_PL 1115
#define ZYNQMP_PM_RST_END 1116

#define ZYNQMP_PM_CLK_IOPLL 0
#define ZYNQMP_PM_CLK_RPLL 1
#define ZYNQMP_PM_CLK_APLL 2
#define ZYNQMP_PM_CLK_DPLL 3
#define ZYNQMP_PM_CLK_VPLL 4
#define ZYNQMP_PM_CLK_IOPLL_TO_FPD 5
#define ZYNQMP_PM_CLK_RPLL_TO_FPD 6
#define ZYNQMP_PM_CLK_APLL_TO_LPD 7
#define ZYNQMP_PM_CLK_DPLL_TO_LPD 8
#define ZYNQMP_PM_CLK_VPLL_TO_LPD 9
#define ZYNQMP_PM_CLK_ACPU 10
#define ZYNQMP_PM_CLK_ACPU_HALF 11
#define ZYNQMP_PM_CLK_DBG_FPD 12
#define ZYNQMP_PM_CLK_DBG_LPD 13
#define ZYNQMP_PM_CLK_DBG_TRACE 14
#define ZYNQMP_PM_CLK_DBG_TSTMP 15
#define ZYNQMP_PM_CLK_DP_VIDEO_REF 16
#define ZYNQMP_PM_CLK_DP_AUDIO_REF 17
#define ZYNQMP_PM_CLK_DP_STC_REF 18
#define ZYNQMP_PM_CLK_GDMA_REF 19
#define ZYNQMP_PM_CLK_DPDMA_REF 20
#define ZYNQMP_PM_CLK_DDR_REF 21
#define ZYNQMP_PM_CLK_SATA_REF 22
#define ZYNQMP_PM_CLK_PCIE_REF 23
#define ZYNQMP_PM_CLK_GPU_REF 24
#define ZYNQMP_PM_CLK_GPU_PP0_REF 25
#define ZYNQMP_PM_CLK_GPU_PP1_REF 26
#define ZYNQMP_PM_CLK_TOPSW_MAIN 27
#define ZYNQMP_PM_CLK_TOPSW_LSBUS 28
#define ZYNQMP_PM_CLK_GTGREF0_REF 29
#define ZYNQMP_PM_CLK_LPD_SWITCH 30
#define ZYNQMP_PM_CLK_LPD_LSBUS 31
#define ZYNQMP_PM_CLK_USB0_BUS_REF 32
#define ZYNQMP_PM_CLK_USB1_BUS_REF 33
#define ZYNQMP_PM_CLK_USB3_DUAL_REF 34
#define ZYNQMP_PM_CLK_USB0 35
#define ZYNQMP_PM_CLK_USB1 36
#define ZYNQMP_PM_CLK_CPU_R5 37
#define ZYNQMP_PM_CLK_CPU_R5_CORE 38
#define ZYNQMP_PM_CLK_CSU_SPB 39
#define ZYNQMP_PM_CLK_CSU_PLL 40
#define ZYNQMP_PM_CLK_PCAP 41
#define ZYNQMP_PM_CLK_IOU_SWITCH 42
#define ZYNQMP_PM_CLK_GEM_TSU_REF 43
#define ZYNQMP_PM_CLK_GEM_TSU 44
#define ZYNQMP_PM_CLK_GEM0_TX 45
#define ZYNQMP_PM_CLK_GEM1_TX 46
#define ZYNQMP_PM_CLK_GEM2_TX 47
#define ZYNQMP_PM_CLK_GEM3_TX 48
#define ZYNQMP_PM_CLK_GEM0_RX 49
#define ZYNQMP_PM_CLK_GEM1_RX 50
#define ZYNQMP_PM_CLK_GEM2_RX 51
#define ZYNQMP_PM_CLK_GEM3_RX 52
#define ZYNQMP_PM_CLK_QSPI_REF 53
#define ZYNQMP_PM_CLK_SDIO0_REF 54
#define ZYNQMP_PM_CLK_SDIO1_REF 55
#define ZYNQMP_PM_CLK_UART0_REF 56
#define ZYNQMP_PM_CLK_UART1_REF 57
#define ZYNQMP_PM_CLK_SPI0_REF 58
#define ZYNQMP_PM_CLK_SPI1_REF 59
#define ZYNQMP_PM_CLK_NAND_REF 60
#define ZYNQMP_PM_CLK_I2C0_REF 61
#define ZYNQMP_PM_CLK_I2C1_REF 62
#define ZYNQMP_PM_CLK_CAN0_REF 63
#define ZYNQMP_PM_CLK_CAN1_REF 64
#define ZYNQMP_PM_CLK_CAN0 65
#define ZYNQMP_PM_CLK_CAN1 66
#define ZYNQMP_PM_CLK_DLL_REF 67
#define ZYNQMP_PM_CLK_ADMA_REF 68
#define ZYNQMP_PM_CLK_TIMESTAMP_REF 69
#define ZYNQMP_PM_CLK_AMS_REF 70
#define ZYNQMP_PM_CLK_PL0_REF 71
#define ZYNQMP_PM_CLK_PL1_REF 72
#define ZYNQMP_PM_CLK_PL2_REF 73
#define ZYNQMP_PM_CLK_PL3_REF 74
#define ZYNQMP_PM_CLK_WDT 75
#define ZYNQMP_PM_CLK_IOPLL_INT 76
#define ZYNQMP_PM_CLK_IOPLL_PRE_SRC 77
#define ZYNQMP_PM_CLK_IOPLL_HALF 78
#define ZYNQMP_PM_CLK_IOPLL_INT_MUX 79
#define ZYNQMP_PM_CLK_IOPLL_POST_SRC 80
#define ZYNQMP_PM_CLK_RPLL_INT 81
#define ZYNQMP_PM_CLK_RPLL_PRE_SRC 82
#define ZYNQMP_PM_CLK_RPLL_HALF 83
#define ZYNQMP_PM_CLK_RPLL_INT_MUX 84
#define ZYNQMP_PM_CLK_RPLL_POST_SRC 85
#define ZYNQMP_PM_CLK_APLL_INT 86
#define ZYNQMP_PM_CLK_APLL_PRE_SRC 87
#define ZYNQMP_PM_CLK_APLL_HALF 88
#define ZYNQMP_PM_CLK_APLL_INT_MUX 89
#define ZYNQMP_PM_CLK_APLL_POST_SRC 90
#define ZYNQMP_PM_CLK_DPLL_INT 91
#define ZYNQMP_PM_CLK_DPLL_PRE_SRC 92
#define ZYNQMP_PM_CLK_DPLL_HALF 93
#define ZYNQMP_PM_CLK_DPLL_INT_MUX 94
#define ZYNQMP_PM_CLK_DPLL_POST_SRC 95
#define ZYNQMP_PM_CLK_VPLL_INT 96
#define ZYNQMP_PM_CLK_VPLL_PRE_SRC 97
#define ZYNQMP_PM_CLK_VPLL_HALF 98
#define ZYNQMP_PM_CLK_VPLL_INT_MUX 99
#define ZYNQMP_PM_CLK_VPLL_POST_SRC 100
#define ZYNQMP_PM_CLK_CAN0_MIO 101
#define ZYNQMP_PM_CLK_CAN1_MIO 102
#define ZYNQMP_PM_CLK_ACPU_FULL 103
#define ZYNQMP_PM_CLK_GEM0_REF 104
#define ZYNQMP_PM_CLK_GEM1_REF 105
#define ZYNQMP_PM_CLK_GEM2_REF 106
#define ZYNQMP_PM_CLK_GEM3_REF 107
#define ZYNQMP_PM_CLK_GEM0_REF_UNGATED 108
#define ZYNQMP_PM_CLK_GEM1_REF_UNGATED 109
#define ZYNQMP_PM_CLK_GEM2_REF_UNGATED 110
#define ZYNQMP_PM_CLK_GEM3_REF_UNGATED 111
#define ZYNQMP_PM_CLK_LPD_WDT 112
#define ZYNQMP_PM_CLK_END_IDX 113

extern u32 zynqmp_clock_id_plls[18];

extern bool zynqmp_eemi(struct cpu_user_regs *regs);

#endif /* __ASM_ARM_PLATFORMS_ZYNQMP_H */

/*
 * Local variables:
 * mode: C
 * c-file-style: "BSD"
 * c-basic-offset: 4
 * indent-tabs-mode: nil
 * End:
 */
