$date
	Sun Apr 20 19:59:15 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module instruction_decoder_tb $end
$var wire 5 ! rs2 [4:0] $end
$var wire 5 " rs1 [4:0] $end
$var wire 1 # reg_write $end
$var wire 5 $ rd [4:0] $end
$var wire 7 % opcode [6:0] $end
$var wire 1 & mem_write $end
$var wire 1 ' mem_read $end
$var wire 32 ( imm [31:0] $end
$var wire 7 ) funct7 [6:0] $end
$var wire 3 * funct3 [2:0] $end
$var wire 1 + branch $end
$var reg 32 , instr [31:0] $end
$scope module uut $end
$var wire 32 - instr [31:0] $end
$var wire 1 # reg_write $end
$var wire 5 . rs2 [4:0] $end
$var wire 5 / rs1 [4:0] $end
$var wire 5 0 rd [4:0] $end
$var wire 7 1 opcode [6:0] $end
$var wire 1 & mem_write $end
$var wire 1 ' mem_read $end
$var wire 32 2 imm [31:0] $end
$var wire 7 3 funct7 [6:0] $end
$var wire 3 4 funct3 [2:0] $end
$var wire 1 + branch $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 4
b0 3
b0 2
b110011 1
b11 0
b1010 /
b11110 .
b1111001010000000110110011 -
b1111001010000000110110011 ,
0+
b0 *
b0 )
b0 (
0'
0&
b110011 %
b11 $
1#
b1010 "
b11110 !
$end
#10
b111 (
b111 2
b10011 %
b10011 1
b111 !
b111 .
b11101010000000110010011 ,
b11101010000000110010011 -
#20
0#
b100 (
b100 2
1'
b11 %
b11 1
b1 $
b1 0
b10 *
b10 4
b100 !
b100 .
b10001010010000010000011 ,
b10001010010000010000011 -
#30
b1 (
b1 2
0'
1&
b100011 %
b100011 1
b101 !
b101 .
b10101010010000010100011 ,
b10101010010000010100011 -
#40
b0 (
b0 2
0&
1+
b1100011 %
b1100011 1
b0 $
b0 0
b0 *
b0 4
b10101010000000001100011 ,
b10101010000000001100011 -
#50
0+
b101111 %
b101111 1
b11 $
b11 0
b0 "
b0 /
b10000 !
b10000 .
b1000000000000000110101111 ,
b1000000000000000110101111 -
#60
