Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Jul 26 21:39:53 2021
| Host         : DESKTOP-RE08DTS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -warn_on_violation -file imageProcessTop_timing_summary_postroute_physopted.rpt -rpx imageProcessTop_timing_summary_postroute_physopted.rpx
| Design       : imageProcessTop
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.446        0.000                      0                49906        0.020        0.000                      0                49906        3.750        0.000                       0                 11545  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
axi_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axi_clk             0.446        0.000                      0                49906        0.020        0.000                      0                49906        3.750        0.000                       0                 11545  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axi_clk
  To Clock:  axi_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.446ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 IC/lB3/rdPntr2_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv1/stage1_data_reg[7][0]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk rise@10.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        9.410ns  (logic 1.822ns (19.362%)  route 7.588ns (80.637%))
  Logic Levels:           9  (LUT1=1 LUT4=1 LUT6=4 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.496ns = ( 14.496 - 10.000 ) 
    Source Clock Delay      (SCD):    4.979ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11544, routed)       1.699     4.979    IC/lB3/axi_clk_IBUF_BUFG
    SLICE_X27Y52         FDRE                                         r  IC/lB3/rdPntr2_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y52         FDRE (Prop_fdre_C_Q)         0.456     5.435 f  IC/lB3/rdPntr2_reg[0]_rep__0/Q
                         net (fo=3, routed)           1.018     6.452    IC/lB3/rdPntr2_reg[0]_rep__0_n_0
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.576 r  IC/lB3/line_reg_r2_0_63_3_5_i_6/O
                         net (fo=90, routed)          1.546     8.122    IC/lB3/line_reg_r2_1088_1151_3_5/ADDRC0
    SLICE_X6Y45          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     8.246 r  IC/lB3/line_reg_r2_1088_1151_3_5/RAMC/O
                         net (fo=1, routed)           0.837     9.083    IC/lB3/line_reg_r2_1088_1151_3_5_n_2
    SLICE_X11Y45         LUT4 (Prop_lut4_I0_O)        0.124     9.207 r  IC/lB3/stage1_data[4][8]_i_221/O
                         net (fo=1, routed)           0.993    10.200    IC/lB3/stage1_data[4][8]_i_221_n_0
    SLICE_X19Y44         LUT6 (Prop_lut6_I5_O)        0.124    10.324 r  IC/lB3/stage1_data[4][8]_i_82/O
                         net (fo=1, routed)           0.000    10.324    IC/lB3/stage1_data[4][8]_i_82_n_0
    SLICE_X19Y44         MUXF7 (Prop_muxf7_I0_O)      0.212    10.536 r  IC/lB3/stage1_data_reg[4][8]_i_36/O
                         net (fo=1, routed)           0.000    10.536    IC/lB3/stage1_data_reg[4][8]_i_36_n_0
    SLICE_X19Y44         MUXF8 (Prop_muxf8_I1_O)      0.094    10.630 r  IC/lB3/stage1_data_reg[4][8]_i_13/O
                         net (fo=14, routed)          1.500    12.130    IC/lB3/stage1_data_reg[4][8]_i_13_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I1_O)        0.316    12.446 r  IC/lB3/stage1_data[4][2]_i_14/O
                         net (fo=2, routed)           0.678    13.124    IC/lB3/stage1_data[4][2]_i_14_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I0_O)        0.124    13.248 r  IC/lB3/stage1_data[4][0]_i_4/O
                         net (fo=3, routed)           1.017    14.265    IC/lB1/rdPntr2_reg[8]_0
    SLICE_X25Y31         LUT6 (Prop_lut6_I1_O)        0.124    14.389 r  IC/lB1/stage1_data[7][0]_i_1/O
                         net (fo=1, routed)           0.000    14.389    conv1/currentRdLineBuffer_reg[1]_3[0]
    SLICE_X25Y31         FDRE                                         r  conv1/stage1_data_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)   10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_clk (IN)
                         net (fo=0)                   0.000    10.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11544, routed)       1.559    14.496    conv1/axi_clk_IBUF_BUFG
    SLICE_X25Y31         FDRE                                         r  conv1/stage1_data_reg[7][0]/C
                         clock pessimism              0.343    14.839    
                         clock uncertainty           -0.035    14.804    
    SLICE_X25Y31         FDRE (Setup_fdre_C_D)        0.031    14.835    conv1/stage1_data_reg[7][0]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -14.389    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.454ns  (required time - arrival time)
  Source:                 IC/lB3/rdPntr2_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv1/stage1_data_reg[7][1]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk rise@10.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        9.396ns  (logic 1.822ns (19.391%)  route 7.574ns (80.609%))
  Logic Levels:           9  (LUT1=1 LUT4=1 LUT6=4 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.492ns = ( 14.492 - 10.000 ) 
    Source Clock Delay      (SCD):    4.979ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11544, routed)       1.699     4.979    IC/lB3/axi_clk_IBUF_BUFG
    SLICE_X27Y52         FDRE                                         r  IC/lB3/rdPntr2_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y52         FDRE (Prop_fdre_C_Q)         0.456     5.435 f  IC/lB3/rdPntr2_reg[0]_rep__0/Q
                         net (fo=3, routed)           1.018     6.452    IC/lB3/rdPntr2_reg[0]_rep__0_n_0
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.576 r  IC/lB3/line_reg_r2_0_63_3_5_i_6/O
                         net (fo=90, routed)          1.567     8.143    IC/lB3/line_reg_r2_1216_1279_3_5/ADDRA0
    SLICE_X10Y39         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     8.267 r  IC/lB3/line_reg_r2_1216_1279_3_5/RAMA/O
                         net (fo=1, routed)           1.020     9.287    IC/lB3/line_reg_r2_1216_1279_3_5_n_0
    SLICE_X11Y43         LUT4 (Prop_lut4_I0_O)        0.124     9.411 r  IC/lB3/stage1_data[4][6]_i_74/O
                         net (fo=1, routed)           0.711    10.122    IC/lB3/stage1_data[4][6]_i_74_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I3_O)        0.124    10.246 r  IC/lB3/stage1_data[4][6]_i_28/O
                         net (fo=1, routed)           0.000    10.246    IC/lB3/stage1_data[4][6]_i_28_n_0
    SLICE_X17Y43         MUXF7 (Prop_muxf7_I0_O)      0.212    10.458 r  IC/lB3/stage1_data_reg[4][6]_i_15/O
                         net (fo=1, routed)           0.000    10.458    IC/lB3/stage1_data_reg[4][6]_i_15_n_0
    SLICE_X17Y43         MUXF8 (Prop_muxf8_I1_O)      0.094    10.552 r  IC/lB3/stage1_data_reg[4][6]_i_8/O
                         net (fo=12, routed)          1.589    12.141    IC/lB3/stage1_data_reg[4][6]_i_8_n_0
    SLICE_X29Y37         LUT6 (Prop_lut6_I0_O)        0.316    12.457 r  IC/lB3/stage1_data[4][3]_i_19/O
                         net (fo=2, routed)           0.673    13.130    IC/lB3/stage1_data[4][3]_i_19_n_0
    SLICE_X30Y38         LUT6 (Prop_lut6_I0_O)        0.124    13.254 r  IC/lB3/stage1_data[4][1]_i_4/O
                         net (fo=3, routed)           0.997    14.251    IC/lB1/rdPntr2_reg[8]_6
    SLICE_X27Y27         LUT6 (Prop_lut6_I1_O)        0.124    14.375 r  IC/lB1/stage1_data[7][1]_i_1/O
                         net (fo=1, routed)           0.000    14.375    conv1/currentRdLineBuffer_reg[1]_3[1]
    SLICE_X27Y27         FDRE                                         r  conv1/stage1_data_reg[7][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)   10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_clk (IN)
                         net (fo=0)                   0.000    10.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11544, routed)       1.555    14.492    conv1/axi_clk_IBUF_BUFG
    SLICE_X27Y27         FDRE                                         r  conv1/stage1_data_reg[7][1]/C
                         clock pessimism              0.343    14.835    
                         clock uncertainty           -0.035    14.800    
    SLICE_X27Y27         FDRE (Setup_fdre_C_D)        0.029    14.829    conv1/stage1_data_reg[7][1]
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                         -14.375    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.473ns  (required time - arrival time)
  Source:                 IC/lB3/rdPntr2_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv1/stage1_data_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk rise@10.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        9.381ns  (logic 1.822ns (19.423%)  route 7.559ns (80.577%))
  Logic Levels:           9  (LUT1=1 LUT4=1 LUT6=4 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.496ns = ( 14.496 - 10.000 ) 
    Source Clock Delay      (SCD):    4.979ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11544, routed)       1.699     4.979    IC/lB3/axi_clk_IBUF_BUFG
    SLICE_X27Y52         FDRE                                         r  IC/lB3/rdPntr2_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y52         FDRE (Prop_fdre_C_Q)         0.456     5.435 f  IC/lB3/rdPntr2_reg[0]_rep__0/Q
                         net (fo=3, routed)           1.018     6.452    IC/lB3/rdPntr2_reg[0]_rep__0_n_0
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.576 r  IC/lB3/line_reg_r2_0_63_3_5_i_6/O
                         net (fo=90, routed)          1.546     8.122    IC/lB3/line_reg_r2_1088_1151_3_5/ADDRC0
    SLICE_X6Y45          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     8.246 r  IC/lB3/line_reg_r2_1088_1151_3_5/RAMC/O
                         net (fo=1, routed)           0.837     9.083    IC/lB3/line_reg_r2_1088_1151_3_5_n_2
    SLICE_X11Y45         LUT4 (Prop_lut4_I0_O)        0.124     9.207 r  IC/lB3/stage1_data[4][8]_i_221/O
                         net (fo=1, routed)           0.993    10.200    IC/lB3/stage1_data[4][8]_i_221_n_0
    SLICE_X19Y44         LUT6 (Prop_lut6_I5_O)        0.124    10.324 r  IC/lB3/stage1_data[4][8]_i_82/O
                         net (fo=1, routed)           0.000    10.324    IC/lB3/stage1_data[4][8]_i_82_n_0
    SLICE_X19Y44         MUXF7 (Prop_muxf7_I0_O)      0.212    10.536 r  IC/lB3/stage1_data_reg[4][8]_i_36/O
                         net (fo=1, routed)           0.000    10.536    IC/lB3/stage1_data_reg[4][8]_i_36_n_0
    SLICE_X19Y44         MUXF8 (Prop_muxf8_I1_O)      0.094    10.630 r  IC/lB3/stage1_data_reg[4][8]_i_13/O
                         net (fo=14, routed)          1.500    12.130    IC/lB3/stage1_data_reg[4][8]_i_13_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I1_O)        0.316    12.446 r  IC/lB3/stage1_data[4][2]_i_14/O
                         net (fo=2, routed)           0.678    13.124    IC/lB3/stage1_data[4][2]_i_14_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I0_O)        0.124    13.248 r  IC/lB3/stage1_data[4][0]_i_4/O
                         net (fo=3, routed)           0.988    14.235    IC/lB0/rdPntr2_reg[8]_16
    SLICE_X25Y31         LUT6 (Prop_lut6_I3_O)        0.124    14.359 r  IC/lB0/stage1_data[4][0]_i_1/O
                         net (fo=1, routed)           0.000    14.359    conv1/D[0]
    SLICE_X25Y31         FDRE                                         r  conv1/stage1_data_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)   10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_clk (IN)
                         net (fo=0)                   0.000    10.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11544, routed)       1.559    14.496    conv1/axi_clk_IBUF_BUFG
    SLICE_X25Y31         FDRE                                         r  conv1/stage1_data_reg[4][0]/C
                         clock pessimism              0.343    14.839    
                         clock uncertainty           -0.035    14.804    
    SLICE_X25Y31         FDRE (Setup_fdre_C_D)        0.029    14.833    conv1/stage1_data_reg[4][0]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -14.359    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.496ns  (required time - arrival time)
  Source:                 IC/lB3/rdPntr_reg[1]_rep__50/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv1/stage1_data_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk rise@10.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        9.423ns  (logic 1.711ns (18.158%)  route 7.712ns (81.842%))
  Logic Levels:           8  (LUT5=1 LUT6=5 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.506ns = ( 14.506 - 10.000 ) 
    Source Clock Delay      (SCD):    4.926ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11544, routed)       1.646     4.926    IC/lB3/axi_clk_IBUF_BUFG
    SLICE_X47Y66         FDRE                                         r  IC/lB3/rdPntr_reg[1]_rep__50/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDRE (Prop_fdre_C_Q)         0.456     5.382 r  IC/lB3/rdPntr_reg[1]_rep__50/Q
                         net (fo=3, routed)           1.102     6.483    IC/lB3/line_reg_r1_1728_1791_0_2/ADDRC1
    SLICE_X46Y66         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     6.607 r  IC/lB3/line_reg_r1_1728_1791_0_2/RAMC/O
                         net (fo=1, routed)           1.177     7.784    IC/lB3/line_reg_r1_1728_1791_0_2_n_2
    SLICE_X43Y64         LUT6 (Prop_lut6_I0_O)        0.124     7.908 r  IC/lB3/stage1_data[2][5]_i_26/O
                         net (fo=1, routed)           0.967     8.876    IC/lB3/stage1_data[2][5]_i_26_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I5_O)        0.124     9.000 r  IC/lB3/stage1_data[2][5]_i_10/O
                         net (fo=1, routed)           0.643     9.643    IC/lB3/stage1_data[2][5]_i_10_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I0_O)        0.124     9.767 r  IC/lB3/stage1_data[2][5]_i_6/O
                         net (fo=11, routed)          2.168    11.935    IC/lB3/stage1_data[2][5]_i_6_n_0
    SLICE_X13Y38         LUT6 (Prop_lut6_I2_O)        0.124    12.059 r  IC/lB3/stage1_data[2][3]_i_26/O
                         net (fo=1, routed)           0.000    12.059    IC/lB3/stage1_data[2][3]_i_26_n_0
    SLICE_X13Y38         MUXF7 (Prop_muxf7_I0_O)      0.212    12.271 r  IC/lB3/stage1_data_reg[2][3]_i_9/O
                         net (fo=2, routed)           0.448    12.719    IC/lB3/stage1_data_reg[2][3]_i_9_n_0
    SLICE_X13Y38         LUT5 (Prop_lut5_I0_O)        0.299    13.018 r  IC/lB3/stage1_data[2][1]_i_2/O
                         net (fo=3, routed)           1.207    14.225    IC/lB3/stage1_data_reg[2][1]
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.124    14.349 r  IC/lB3/stage1_data[2][1]_i_1/O
                         net (fo=1, routed)           0.000    14.349    conv1/currentRdLineBuffer_reg[1]_0[1]
    SLICE_X13Y32         FDRE                                         r  conv1/stage1_data_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)   10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_clk (IN)
                         net (fo=0)                   0.000    10.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11544, routed)       1.569    14.506    conv1/axi_clk_IBUF_BUFG
    SLICE_X13Y32         FDRE                                         r  conv1/stage1_data_reg[2][1]/C
                         clock pessimism              0.343    14.849    
                         clock uncertainty           -0.035    14.814    
    SLICE_X13Y32         FDRE (Setup_fdre_C_D)        0.031    14.845    conv1/stage1_data_reg[2][1]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                         -14.349    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.497ns  (required time - arrival time)
  Source:                 IC/lB3/rdPntr3_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv1/stage1_data_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk rise@10.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        9.368ns  (logic 1.865ns (19.908%)  route 7.503ns (80.092%))
  Logic Levels:           9  (LUT3=2 LUT6=4 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.507ns = ( 14.507 - 10.000 ) 
    Source Clock Delay      (SCD):    4.982ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11544, routed)       1.702     4.982    IC/lB3/axi_clk_IBUF_BUFG
    SLICE_X29Y56         FDRE                                         r  IC/lB3/rdPntr3_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y56         FDRE (Prop_fdre_C_Q)         0.456     5.438 r  IC/lB3/rdPntr3_reg[3]_rep/Q
                         net (fo=3, routed)           0.821     6.259    IC/lB3/rdPntr3_reg[3]_rep_n_0
    SLICE_X36Y58         LUT3 (Prop_lut3_I2_O)        0.124     6.383 r  IC/lB3/o_data1_inferred__0/line_reg_r3_0_63_6_6_i_3/O
                         net (fo=60, routed)          1.305     7.688    IC/lB3/line_reg_r3_640_703_7_7/DPRA3
    SLICE_X38Y62         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124     7.812 r  IC/lB3/line_reg_r3_640_703_7_7/DP/O
                         net (fo=1, routed)           0.981     8.793    IC/lB3/line_reg_r3_640_703_7_7_n_0
    SLICE_X37Y51         LUT3 (Prop_lut3_I2_O)        0.124     8.917 r  IC/lB3/stage1_data[3][8]_i_201/O
                         net (fo=1, routed)           0.920     9.837    IC/lB3/stage1_data[3][8]_i_201_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I3_O)        0.124     9.961 r  IC/lB3/stage1_data[3][8]_i_77/O
                         net (fo=1, routed)           0.000     9.961    IC/lB3/stage1_data[3][8]_i_77_n_0
    SLICE_X37Y45         MUXF7 (Prop_muxf7_I1_O)      0.245    10.206 r  IC/lB3/stage1_data_reg[3][8]_i_33/O
                         net (fo=1, routed)           0.000    10.206    IC/lB3/stage1_data_reg[3][8]_i_33_n_0
    SLICE_X37Y45         MUXF8 (Prop_muxf8_I0_O)      0.104    10.310 r  IC/lB3/stage1_data_reg[3][8]_i_12/O
                         net (fo=14, routed)          1.849    12.159    IC/lB3/stage1_data_reg[3][8]_i_12_n_0
    SLICE_X11Y41         LUT6 (Prop_lut6_I2_O)        0.316    12.475 r  IC/lB3/stage1_data[3][4]_i_13/O
                         net (fo=3, routed)           0.660    13.136    IC/lB3/stage1_data[3][4]_i_13_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I5_O)        0.124    13.260 r  IC/lB3/stage1_data[3][0]_i_4/O
                         net (fo=3, routed)           0.966    14.226    IC/lB0/rdPntr3_reg[8]_16
    SLICE_X13Y33         LUT6 (Prop_lut6_I3_O)        0.124    14.350 r  IC/lB0/stage1_data[3][0]_i_1/O
                         net (fo=1, routed)           0.000    14.350    conv1/currentRdLineBuffer_reg[1][0]
    SLICE_X13Y33         FDRE                                         r  conv1/stage1_data_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)   10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_clk (IN)
                         net (fo=0)                   0.000    10.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11544, routed)       1.570    14.507    conv1/axi_clk_IBUF_BUFG
    SLICE_X13Y33         FDRE                                         r  conv1/stage1_data_reg[3][0]/C
                         clock pessimism              0.343    14.850    
                         clock uncertainty           -0.035    14.815    
    SLICE_X13Y33         FDRE (Setup_fdre_C_D)        0.032    14.847    conv1/stage1_data_reg[3][0]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                         -14.350    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.509ns  (required time - arrival time)
  Source:                 IC/lB3/rdPntr3_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv1/stage1_data_reg[6][3]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk rise@10.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        9.398ns  (logic 1.865ns (19.845%)  route 7.533ns (80.155%))
  Logic Levels:           9  (LUT1=1 LUT3=1 LUT6=4 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns = ( 14.503 - 10.000 ) 
    Source Clock Delay      (SCD):    4.935ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11544, routed)       1.655     4.935    IC/lB3/axi_clk_IBUF_BUFG
    SLICE_X35Y53         FDRE                                         r  IC/lB3/rdPntr3_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDRE (Prop_fdre_C_Q)         0.456     5.391 f  IC/lB3/rdPntr3_reg[1]_rep__0/Q
                         net (fo=3, routed)           0.801     6.192    IC/lB3/rdPntr3_reg[1]_rep__0_n_0
    SLICE_X31Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.316 r  IC/lB3/o_data1_inferred__0/line_reg_r3_0_63_0_2_i_5/O
                         net (fo=90, routed)          1.307     7.623    IC/lB3/line_reg_r3_960_1023_0_2/ADDRC1
    SLICE_X26Y39         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.747 r  IC/lB3/line_reg_r3_960_1023_0_2/RAMC/O
                         net (fo=1, routed)           1.119     8.866    IC/lB3/line_reg_r3_960_1023_0_2_n_2
    SLICE_X20Y39         LUT3 (Prop_lut3_I0_O)        0.124     8.990 r  IC/lB3/stage1_data[3][5]_i_68/O
                         net (fo=1, routed)           0.864     9.853    IC/lB3/stage1_data[3][5]_i_68_n_0
    SLICE_X19Y40         LUT6 (Prop_lut6_I0_O)        0.124     9.977 r  IC/lB3/stage1_data[3][5]_i_27/O
                         net (fo=1, routed)           0.000     9.977    IC/lB3/stage1_data[3][5]_i_27_n_0
    SLICE_X19Y40         MUXF7 (Prop_muxf7_I1_O)      0.245    10.222 r  IC/lB3/stage1_data_reg[3][5]_i_14/O
                         net (fo=1, routed)           0.000    10.222    IC/lB3/stage1_data_reg[3][5]_i_14_n_0
    SLICE_X19Y40         MUXF8 (Prop_muxf8_I0_O)      0.104    10.326 r  IC/lB3/stage1_data_reg[3][5]_i_8/O
                         net (fo=11, routed)          1.426    11.753    IC/lB3/stage1_data_reg[3][5]_i_8_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I3_O)        0.316    12.069 r  IC/lB3/stage1_data[3][3]_i_17/O
                         net (fo=2, routed)           0.682    12.750    IC/lB3/stage1_data[3][3]_i_17_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I1_O)        0.124    12.874 r  IC/lB3/stage1_data[3][3]_i_4/O
                         net (fo=3, routed)           1.334    14.208    IC/lB1/rdPntr3_reg[8]_9
    SLICE_X19Y30         LUT6 (Prop_lut6_I1_O)        0.124    14.332 r  IC/lB1/stage1_data[6][3]_i_1/O
                         net (fo=1, routed)           0.000    14.332    conv1/currentRdLineBuffer_reg[1]_4[3]
    SLICE_X19Y30         FDRE                                         r  conv1/stage1_data_reg[6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)   10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_clk (IN)
                         net (fo=0)                   0.000    10.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11544, routed)       1.566    14.503    conv1/axi_clk_IBUF_BUFG
    SLICE_X19Y30         FDRE                                         r  conv1/stage1_data_reg[6][3]/C
                         clock pessimism              0.343    14.846    
                         clock uncertainty           -0.035    14.811    
    SLICE_X19Y30         FDRE (Setup_fdre_C_D)        0.031    14.842    conv1/stage1_data_reg[6][3]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                         -14.332    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.547ns  (required time - arrival time)
  Source:                 IC/lB0/rdPntr3_reg[1]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv1/stage1_data_reg[3][2]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk rise@10.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        9.532ns  (logic 1.858ns (19.493%)  route 7.674ns (80.507%))
  Logic Levels:           9  (LUT3=2 LUT6=4 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.508ns = ( 14.508 - 10.000 ) 
    Source Clock Delay      (SCD):    4.931ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11544, routed)       1.651     4.931    IC/lB0/axi_clk_IBUF_BUFG
    SLICE_X43Y28         FDRE                                         r  IC/lB0/rdPntr3_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.456     5.387 r  IC/lB0/rdPntr3_reg[1]_rep__3/Q
                         net (fo=2, routed)           0.841     6.227    IC/lB0/rdPntr3_reg[1]_rep__3_n_0
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.124     6.351 r  IC/lB0/o_data1_inferred__0/line_reg_r3_0_63_3_5_i_3/O
                         net (fo=90, routed)          1.875     8.226    IC/lB0/line_reg_r3_128_191_3_5/ADDRA3
    SLICE_X14Y29         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124     8.350 r  IC/lB0/line_reg_r3_128_191_3_5/RAMA/O
                         net (fo=1, routed)           1.008     9.358    IC/lB0/line_reg_r3_128_191_3_5_n_0
    SLICE_X25Y29         LUT3 (Prop_lut3_I2_O)        0.124     9.482 r  IC/lB0/stage1_data[3][6]_i_36/O
                         net (fo=1, routed)           0.807    10.289    IC/lB0/stage1_data[3][6]_i_36_n_0
    SLICE_X35Y29         LUT6 (Prop_lut6_I3_O)        0.124    10.413 r  IC/lB0/stage1_data[3][6]_i_18/O
                         net (fo=1, routed)           0.000    10.413    IC/lB0/stage1_data[3][6]_i_18_n_0
    SLICE_X35Y29         MUXF7 (Prop_muxf7_I0_O)      0.238    10.651 r  IC/lB0/stage1_data_reg[3][6]_i_10/O
                         net (fo=1, routed)           0.000    10.651    IC/lB0/stage1_data_reg[3][6]_i_10_n_0
    SLICE_X35Y29         MUXF8 (Prop_muxf8_I0_O)      0.104    10.755 r  IC/lB0/stage1_data_reg[3][6]_i_6/O
                         net (fo=12, routed)          1.584    12.340    IC/lB0/o_data04_out[3]
    SLICE_X15Y34         LUT6 (Prop_lut6_I0_O)        0.316    12.656 r  IC/lB0/stage1_data[3][2]_i_6/O
                         net (fo=2, routed)           0.869    13.525    IC/lB0/stage1_data[3][2]_i_6_n_0
    SLICE_X12Y33         LUT6 (Prop_lut6_I0_O)        0.124    13.649 r  IC/lB0/stage1_data[3][2]_i_2/O
                         net (fo=3, routed)           0.689    14.338    IC/lB0/stage1_data_reg[3][2]
    SLICE_X12Y34         LUT6 (Prop_lut6_I0_O)        0.124    14.462 r  IC/lB0/stage1_data[3][2]_i_1/O
                         net (fo=1, routed)           0.000    14.462    conv1/currentRdLineBuffer_reg[1][2]
    SLICE_X12Y34         FDRE                                         r  conv1/stage1_data_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)   10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_clk (IN)
                         net (fo=0)                   0.000    10.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11544, routed)       1.571    14.508    conv1/axi_clk_IBUF_BUFG
    SLICE_X12Y34         FDRE                                         r  conv1/stage1_data_reg[3][2]/C
                         clock pessimism              0.458    14.966    
                         clock uncertainty           -0.035    14.930    
    SLICE_X12Y34         FDRE (Setup_fdre_C_D)        0.079    15.009    conv1/stage1_data_reg[3][2]
  -------------------------------------------------------------------
                         required time                         15.009    
                         arrival time                         -14.462    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.550ns  (required time - arrival time)
  Source:                 IC/lB0/rdPntr3_reg[1]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv1/stage1_data_reg[6][0]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk rise@10.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        9.482ns  (logic 1.858ns (19.595%)  route 7.624ns (80.405%))
  Logic Levels:           9  (LUT3=2 LUT6=4 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns = ( 14.510 - 10.000 ) 
    Source Clock Delay      (SCD):    4.931ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11544, routed)       1.651     4.931    IC/lB0/axi_clk_IBUF_BUFG
    SLICE_X43Y28         FDRE                                         r  IC/lB0/rdPntr3_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.456     5.387 r  IC/lB0/rdPntr3_reg[1]_rep__3/Q
                         net (fo=2, routed)           0.841     6.227    IC/lB0/rdPntr3_reg[1]_rep__3_n_0
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.124     6.351 r  IC/lB0/o_data1_inferred__0/line_reg_r3_0_63_3_5_i_3/O
                         net (fo=90, routed)          1.875     8.226    IC/lB0/line_reg_r3_128_191_3_5/ADDRA3
    SLICE_X14Y29         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124     8.350 r  IC/lB0/line_reg_r3_128_191_3_5/RAMA/O
                         net (fo=1, routed)           1.008     9.358    IC/lB0/line_reg_r3_128_191_3_5_n_0
    SLICE_X25Y29         LUT3 (Prop_lut3_I2_O)        0.124     9.482 r  IC/lB0/stage1_data[3][6]_i_36/O
                         net (fo=1, routed)           0.807    10.289    IC/lB0/stage1_data[3][6]_i_36_n_0
    SLICE_X35Y29         LUT6 (Prop_lut6_I3_O)        0.124    10.413 r  IC/lB0/stage1_data[3][6]_i_18/O
                         net (fo=1, routed)           0.000    10.413    IC/lB0/stage1_data[3][6]_i_18_n_0
    SLICE_X35Y29         MUXF7 (Prop_muxf7_I0_O)      0.238    10.651 r  IC/lB0/stage1_data_reg[3][6]_i_10/O
                         net (fo=1, routed)           0.000    10.651    IC/lB0/stage1_data_reg[3][6]_i_10_n_0
    SLICE_X35Y29         MUXF8 (Prop_muxf8_I0_O)      0.104    10.755 r  IC/lB0/stage1_data_reg[3][6]_i_6/O
                         net (fo=12, routed)          1.580    12.335    IC/lB0/o_data04_out[3]
    SLICE_X16Y34         LUT6 (Prop_lut6_I0_O)        0.316    12.651 r  IC/lB0/stage1_data[3][2]_i_8/O
                         net (fo=2, routed)           0.785    13.436    IC/lB0/stage1_data[3][2]_i_8_n_0
    SLICE_X15Y33         LUT6 (Prop_lut6_I0_O)        0.124    13.560 r  IC/lB0/stage1_data[3][0]_i_2/O
                         net (fo=3, routed)           0.729    14.289    IC/lB1/rdPntr3_reg[8]_1
    SLICE_X11Y35         LUT6 (Prop_lut6_I3_O)        0.124    14.413 r  IC/lB1/stage1_data[6][0]_i_1/O
                         net (fo=1, routed)           0.000    14.413    conv1/currentRdLineBuffer_reg[1]_4[0]
    SLICE_X11Y35         FDRE                                         r  conv1/stage1_data_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)   10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_clk (IN)
                         net (fo=0)                   0.000    10.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11544, routed)       1.573    14.510    conv1/axi_clk_IBUF_BUFG
    SLICE_X11Y35         FDRE                                         r  conv1/stage1_data_reg[6][0]/C
                         clock pessimism              0.458    14.968    
                         clock uncertainty           -0.035    14.932    
    SLICE_X11Y35         FDRE (Setup_fdre_C_D)        0.031    14.963    conv1/stage1_data_reg[6][0]
  -------------------------------------------------------------------
                         required time                         14.963    
                         arrival time                         -14.413    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.575ns  (required time - arrival time)
  Source:                 IC/lB3/rdPntr3_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv1/stage1_data_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk rise@10.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        9.342ns  (logic 1.865ns (19.964%)  route 7.477ns (80.036%))
  Logic Levels:           9  (LUT3=2 LUT6=4 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns = ( 14.510 - 10.000 ) 
    Source Clock Delay      (SCD):    4.982ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11544, routed)       1.702     4.982    IC/lB3/axi_clk_IBUF_BUFG
    SLICE_X29Y56         FDRE                                         r  IC/lB3/rdPntr3_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y56         FDRE (Prop_fdre_C_Q)         0.456     5.438 r  IC/lB3/rdPntr3_reg[3]_rep/Q
                         net (fo=3, routed)           0.821     6.259    IC/lB3/rdPntr3_reg[3]_rep_n_0
    SLICE_X36Y58         LUT3 (Prop_lut3_I2_O)        0.124     6.383 r  IC/lB3/o_data1_inferred__0/line_reg_r3_0_63_6_6_i_3/O
                         net (fo=60, routed)          1.305     7.688    IC/lB3/line_reg_r3_640_703_7_7/DPRA3
    SLICE_X38Y62         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124     7.812 r  IC/lB3/line_reg_r3_640_703_7_7/DP/O
                         net (fo=1, routed)           0.981     8.793    IC/lB3/line_reg_r3_640_703_7_7_n_0
    SLICE_X37Y51         LUT3 (Prop_lut3_I2_O)        0.124     8.917 r  IC/lB3/stage1_data[3][8]_i_201/O
                         net (fo=1, routed)           0.920     9.837    IC/lB3/stage1_data[3][8]_i_201_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I3_O)        0.124     9.961 r  IC/lB3/stage1_data[3][8]_i_77/O
                         net (fo=1, routed)           0.000     9.961    IC/lB3/stage1_data[3][8]_i_77_n_0
    SLICE_X37Y45         MUXF7 (Prop_muxf7_I1_O)      0.245    10.206 r  IC/lB3/stage1_data_reg[3][8]_i_33/O
                         net (fo=1, routed)           0.000    10.206    IC/lB3/stage1_data_reg[3][8]_i_33_n_0
    SLICE_X37Y45         MUXF8 (Prop_muxf8_I0_O)      0.104    10.310 r  IC/lB3/stage1_data_reg[3][8]_i_12/O
                         net (fo=14, routed)          1.849    12.159    IC/lB3/stage1_data_reg[3][8]_i_12_n_0
    SLICE_X11Y41         LUT6 (Prop_lut6_I2_O)        0.316    12.475 r  IC/lB3/stage1_data[3][4]_i_13/O
                         net (fo=3, routed)           0.648    13.123    IC/lB3/stage1_data[3][4]_i_13_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I3_O)        0.124    13.247 r  IC/lB3/stage1_data[3][2]_i_4/O
                         net (fo=3, routed)           0.952    14.199    IC/lB3/stage1_data_reg[0][2]
    SLICE_X10Y35         LUT6 (Prop_lut6_I0_O)        0.124    14.323 r  IC/lB3/stage1_data[0][2]_i_1/O
                         net (fo=1, routed)           0.000    14.323    conv1/currentRdLineBuffer_reg[1]_2[2]
    SLICE_X10Y35         FDRE                                         r  conv1/stage1_data_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)   10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_clk (IN)
                         net (fo=0)                   0.000    10.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11544, routed)       1.573    14.510    conv1/axi_clk_IBUF_BUFG
    SLICE_X10Y35         FDRE                                         r  conv1/stage1_data_reg[0][2]/C
                         clock pessimism              0.343    14.853    
                         clock uncertainty           -0.035    14.818    
    SLICE_X10Y35         FDRE (Setup_fdre_C_D)        0.081    14.899    conv1/stage1_data_reg[0][2]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -14.323    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.576ns  (required time - arrival time)
  Source:                 IC/lB3/rdPntr2_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv1/stage1_data_reg[4][3]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk rise@10.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        9.280ns  (logic 1.822ns (19.633%)  route 7.458ns (80.367%))
  Logic Levels:           9  (LUT1=1 LUT4=1 LUT6=4 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.498ns = ( 14.498 - 10.000 ) 
    Source Clock Delay      (SCD):    4.979ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11544, routed)       1.699     4.979    IC/lB3/axi_clk_IBUF_BUFG
    SLICE_X27Y52         FDRE                                         r  IC/lB3/rdPntr2_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y52         FDRE (Prop_fdre_C_Q)         0.456     5.435 f  IC/lB3/rdPntr2_reg[0]_rep__0/Q
                         net (fo=3, routed)           1.018     6.452    IC/lB3/rdPntr2_reg[0]_rep__0_n_0
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.576 r  IC/lB3/line_reg_r2_0_63_3_5_i_6/O
                         net (fo=90, routed)          1.546     8.122    IC/lB3/line_reg_r2_1088_1151_3_5/ADDRC0
    SLICE_X6Y45          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     8.246 r  IC/lB3/line_reg_r2_1088_1151_3_5/RAMC/O
                         net (fo=1, routed)           0.837     9.083    IC/lB3/line_reg_r2_1088_1151_3_5_n_2
    SLICE_X11Y45         LUT4 (Prop_lut4_I0_O)        0.124     9.207 r  IC/lB3/stage1_data[4][8]_i_221/O
                         net (fo=1, routed)           0.993    10.200    IC/lB3/stage1_data[4][8]_i_221_n_0
    SLICE_X19Y44         LUT6 (Prop_lut6_I5_O)        0.124    10.324 r  IC/lB3/stage1_data[4][8]_i_82/O
                         net (fo=1, routed)           0.000    10.324    IC/lB3/stage1_data[4][8]_i_82_n_0
    SLICE_X19Y44         MUXF7 (Prop_muxf7_I0_O)      0.212    10.536 r  IC/lB3/stage1_data_reg[4][8]_i_36/O
                         net (fo=1, routed)           0.000    10.536    IC/lB3/stage1_data_reg[4][8]_i_36_n_0
    SLICE_X19Y44         MUXF8 (Prop_muxf8_I1_O)      0.094    10.630 r  IC/lB3/stage1_data_reg[4][8]_i_13/O
                         net (fo=14, routed)          1.668    12.297    IC/lB3/stage1_data_reg[4][8]_i_13_n_0
    SLICE_X29Y39         LUT6 (Prop_lut6_I1_O)        0.316    12.613 r  IC/lB3/stage1_data[4][3]_i_17/O
                         net (fo=2, routed)           0.580    13.193    IC/lB3/stage1_data[4][3]_i_17_n_0
    SLICE_X31Y39         LUT6 (Prop_lut6_I1_O)        0.124    13.317 r  IC/lB3/stage1_data[4][3]_i_4/O
                         net (fo=3, routed)           0.818    14.135    IC/lB0/rdPntr2_reg[8]_25
    SLICE_X27Y32         LUT6 (Prop_lut6_I3_O)        0.124    14.259 r  IC/lB0/stage1_data[4][3]_i_1/O
                         net (fo=1, routed)           0.000    14.259    conv1/D[3]
    SLICE_X27Y32         FDRE                                         r  conv1/stage1_data_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)   10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_clk (IN)
                         net (fo=0)                   0.000    10.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11544, routed)       1.561    14.498    conv1/axi_clk_IBUF_BUFG
    SLICE_X27Y32         FDRE                                         r  conv1/stage1_data_reg[4][3]/C
                         clock pessimism              0.343    14.841    
                         clock uncertainty           -0.035    14.806    
    SLICE_X27Y32         FDRE (Setup_fdre_C_D)        0.029    14.835    conv1/stage1_data_reg[4][3]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -14.259    
  -------------------------------------------------------------------
                         slack                                  0.576    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 IC/lB1/wrPntr2_reg[4]_rep__15/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IC/lB1/line_reg_r3_256_319_6_6/DP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11544, routed)       0.621     1.546    IC/lB1/axi_clk_IBUF_BUFG
    SLICE_X7Y11          FDRE                                         r  IC/lB1/wrPntr2_reg[4]_rep__15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.141     1.687 r  IC/lB1/wrPntr2_reg[4]_rep__15/Q
                         net (fo=9, routed)           0.092     1.779    IC/lB1/line_reg_r3_256_319_6_6/A4
    SLICE_X6Y11          RAMD64E                                      r  IC/lB1/line_reg_r3_256_319_6_6/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11544, routed)       0.890     2.063    IC/lB1/line_reg_r3_256_319_6_6/WCLK
    SLICE_X6Y11          RAMD64E                                      r  IC/lB1/line_reg_r3_256_319_6_6/DP/CLK
                         clock pessimism             -0.505     1.559    
    SLICE_X6Y11          RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.759    IC/lB1/line_reg_r3_256_319_6_6/DP
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 IC/lB1/wrPntr2_reg[4]_rep__15/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IC/lB1/line_reg_r3_256_319_6_6/SP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11544, routed)       0.621     1.546    IC/lB1/axi_clk_IBUF_BUFG
    SLICE_X7Y11          FDRE                                         r  IC/lB1/wrPntr2_reg[4]_rep__15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.141     1.687 r  IC/lB1/wrPntr2_reg[4]_rep__15/Q
                         net (fo=9, routed)           0.092     1.779    IC/lB1/line_reg_r3_256_319_6_6/A4
    SLICE_X6Y11          RAMD64E                                      r  IC/lB1/line_reg_r3_256_319_6_6/SP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11544, routed)       0.890     2.063    IC/lB1/line_reg_r3_256_319_6_6/WCLK
    SLICE_X6Y11          RAMD64E                                      r  IC/lB1/line_reg_r3_256_319_6_6/SP/CLK
                         clock pessimism             -0.505     1.559    
    SLICE_X6Y11          RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.759    IC/lB1/line_reg_r3_256_319_6_6/SP
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 IC/lB3/wrPntr2_reg[4]_rep__57/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IC/lB3/line_reg_r2_0_63_6_6/DP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11544, routed)       0.553     1.478    IC/lB3/axi_clk_IBUF_BUFG
    SLICE_X33Y68         FDRE                                         r  IC/lB3/wrPntr2_reg[4]_rep__57/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y68         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  IC/lB3/wrPntr2_reg[4]_rep__57/Q
                         net (fo=9, routed)           0.092     1.711    IC/lB3/line_reg_r2_0_63_6_6/A4
    SLICE_X32Y68         RAMD64E                                      r  IC/lB3/line_reg_r2_0_63_6_6/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11544, routed)       0.818     1.991    IC/lB3/line_reg_r2_0_63_6_6/WCLK
    SLICE_X32Y68         RAMD64E                                      r  IC/lB3/line_reg_r2_0_63_6_6/DP/CLK
                         clock pessimism             -0.500     1.491    
    SLICE_X32Y68         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.691    IC/lB3/line_reg_r2_0_63_6_6/DP
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 IC/lB3/wrPntr2_reg[4]_rep__57/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IC/lB3/line_reg_r2_0_63_6_6/SP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11544, routed)       0.553     1.478    IC/lB3/axi_clk_IBUF_BUFG
    SLICE_X33Y68         FDRE                                         r  IC/lB3/wrPntr2_reg[4]_rep__57/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y68         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  IC/lB3/wrPntr2_reg[4]_rep__57/Q
                         net (fo=9, routed)           0.092     1.711    IC/lB3/line_reg_r2_0_63_6_6/A4
    SLICE_X32Y68         RAMD64E                                      r  IC/lB3/line_reg_r2_0_63_6_6/SP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11544, routed)       0.818     1.991    IC/lB3/line_reg_r2_0_63_6_6/WCLK
    SLICE_X32Y68         RAMD64E                                      r  IC/lB3/line_reg_r2_0_63_6_6/SP/CLK
                         clock pessimism             -0.500     1.491    
    SLICE_X32Y68         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.691    IC/lB3/line_reg_r2_0_63_6_6/SP
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 IC/lB3/wrPntr2_reg[4]_rep__57/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IC/lB3/line_reg_r2_0_63_7_7/DP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11544, routed)       0.553     1.478    IC/lB3/axi_clk_IBUF_BUFG
    SLICE_X33Y68         FDRE                                         r  IC/lB3/wrPntr2_reg[4]_rep__57/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y68         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  IC/lB3/wrPntr2_reg[4]_rep__57/Q
                         net (fo=9, routed)           0.092     1.711    IC/lB3/line_reg_r2_0_63_7_7/A4
    SLICE_X32Y68         RAMD64E                                      r  IC/lB3/line_reg_r2_0_63_7_7/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11544, routed)       0.818     1.991    IC/lB3/line_reg_r2_0_63_7_7/WCLK
    SLICE_X32Y68         RAMD64E                                      r  IC/lB3/line_reg_r2_0_63_7_7/DP/CLK
                         clock pessimism             -0.500     1.491    
    SLICE_X32Y68         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.691    IC/lB3/line_reg_r2_0_63_7_7/DP
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 IC/lB3/wrPntr2_reg[4]_rep__57/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IC/lB3/line_reg_r2_0_63_7_7/SP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11544, routed)       0.553     1.478    IC/lB3/axi_clk_IBUF_BUFG
    SLICE_X33Y68         FDRE                                         r  IC/lB3/wrPntr2_reg[4]_rep__57/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y68         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  IC/lB3/wrPntr2_reg[4]_rep__57/Q
                         net (fo=9, routed)           0.092     1.711    IC/lB3/line_reg_r2_0_63_7_7/A4
    SLICE_X32Y68         RAMD64E                                      r  IC/lB3/line_reg_r2_0_63_7_7/SP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11544, routed)       0.818     1.991    IC/lB3/line_reg_r2_0_63_7_7/WCLK
    SLICE_X32Y68         RAMD64E                                      r  IC/lB3/line_reg_r2_0_63_7_7/SP/CLK
                         clock pessimism             -0.500     1.491    
    SLICE_X32Y68         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.691    IC/lB3/line_reg_r2_0_63_7_7/SP
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 IC/lB0/wrPntr2_reg[4]_rep__81/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IC/lB0/line_reg_r1_1536_1599_6_6/DP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.437%)  route 0.092ns (39.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11544, routed)       0.549     1.474    IC/lB0/axi_clk_IBUF_BUFG
    SLICE_X51Y31         FDRE                                         r  IC/lB0/wrPntr2_reg[4]_rep__81/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y31         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  IC/lB0/wrPntr2_reg[4]_rep__81/Q
                         net (fo=9, routed)           0.092     1.707    IC/lB0/line_reg_r1_1536_1599_6_6/A4
    SLICE_X50Y31         RAMD64E                                      r  IC/lB0/line_reg_r1_1536_1599_6_6/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11544, routed)       0.814     1.987    IC/lB0/line_reg_r1_1536_1599_6_6/WCLK
    SLICE_X50Y31         RAMD64E                                      r  IC/lB0/line_reg_r1_1536_1599_6_6/DP/CLK
                         clock pessimism             -0.501     1.487    
    SLICE_X50Y31         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.687    IC/lB0/line_reg_r1_1536_1599_6_6/DP
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 IC/lB0/wrPntr2_reg[4]_rep__81/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IC/lB0/line_reg_r1_1536_1599_6_6/SP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.437%)  route 0.092ns (39.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11544, routed)       0.549     1.474    IC/lB0/axi_clk_IBUF_BUFG
    SLICE_X51Y31         FDRE                                         r  IC/lB0/wrPntr2_reg[4]_rep__81/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y31         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  IC/lB0/wrPntr2_reg[4]_rep__81/Q
                         net (fo=9, routed)           0.092     1.707    IC/lB0/line_reg_r1_1536_1599_6_6/A4
    SLICE_X50Y31         RAMD64E                                      r  IC/lB0/line_reg_r1_1536_1599_6_6/SP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11544, routed)       0.814     1.987    IC/lB0/line_reg_r1_1536_1599_6_6/WCLK
    SLICE_X50Y31         RAMD64E                                      r  IC/lB0/line_reg_r1_1536_1599_6_6/SP/CLK
                         clock pessimism             -0.501     1.487    
    SLICE_X50Y31         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.687    IC/lB0/line_reg_r1_1536_1599_6_6/SP
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 IC/lB0/wrPntr2_reg[4]_rep__81/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IC/lB0/line_reg_r1_1536_1599_7_7/DP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.437%)  route 0.092ns (39.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11544, routed)       0.549     1.474    IC/lB0/axi_clk_IBUF_BUFG
    SLICE_X51Y31         FDRE                                         r  IC/lB0/wrPntr2_reg[4]_rep__81/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y31         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  IC/lB0/wrPntr2_reg[4]_rep__81/Q
                         net (fo=9, routed)           0.092     1.707    IC/lB0/line_reg_r1_1536_1599_7_7/A4
    SLICE_X50Y31         RAMD64E                                      r  IC/lB0/line_reg_r1_1536_1599_7_7/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11544, routed)       0.814     1.987    IC/lB0/line_reg_r1_1536_1599_7_7/WCLK
    SLICE_X50Y31         RAMD64E                                      r  IC/lB0/line_reg_r1_1536_1599_7_7/DP/CLK
                         clock pessimism             -0.501     1.487    
    SLICE_X50Y31         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.687    IC/lB0/line_reg_r1_1536_1599_7_7/DP
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 IC/lB0/wrPntr2_reg[4]_rep__81/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IC/lB0/line_reg_r1_1536_1599_7_7/SP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.437%)  route 0.092ns (39.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11544, routed)       0.549     1.474    IC/lB0/axi_clk_IBUF_BUFG
    SLICE_X51Y31         FDRE                                         r  IC/lB0/wrPntr2_reg[4]_rep__81/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y31         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  IC/lB0/wrPntr2_reg[4]_rep__81/Q
                         net (fo=9, routed)           0.092     1.707    IC/lB0/line_reg_r1_1536_1599_7_7/A4
    SLICE_X50Y31         RAMD64E                                      r  IC/lB0/line_reg_r1_1536_1599_7_7/SP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11544, routed)       0.814     1.987    IC/lB0/line_reg_r1_1536_1599_7_7/WCLK
    SLICE_X50Y31         RAMD64E                                      r  IC/lB0/line_reg_r1_1536_1599_7_7/SP/CLK
                         clock pessimism             -0.501     1.487    
    SLICE_X50Y31         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.687    IC/lB0/line_reg_r1_1536_1599_7_7/SP
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.020    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axi_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { axi_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y6    OB/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y6    OB/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  axi_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y38    IC/currentRdLineBuffer_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y37   IC/currentRdLineBuffer_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y39    IC/currentWrLineBuffer_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y39    IC/currentWrLineBuffer_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X21Y21   IC/lB1/wrPntr2_reg[1]_rep__77/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X24Y1    IC/lB1/wrPntr2_reg[1]_rep__78/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X21Y0    IC/lB1/wrPntr2_reg[1]_rep__79/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y70   IC/lB3/line_reg_r1_0_63_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y70   IC/lB3/line_reg_r1_0_63_6_6/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y70   IC/lB3/line_reg_r1_0_63_7_7/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y70   IC/lB3/line_reg_r1_0_63_7_7/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y52   IC/lB3/line_reg_r1_1088_1151_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y52   IC/lB3/line_reg_r1_1088_1151_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y52   IC/lB3/line_reg_r1_1088_1151_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y52   IC/lB3/line_reg_r1_1088_1151_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y10   IC/lB2/line_reg_r3_1088_1151_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y10   IC/lB2/line_reg_r3_1088_1151_6_6/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X26Y43   IC/lB0/line_reg_r2_1216_1279_7_7/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X26Y43   IC/lB0/line_reg_r2_1216_1279_7_7/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X26Y2    IC/lB1/line_reg_r1_1600_1663_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X26Y2    IC/lB1/line_reg_r1_1600_1663_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y27   IC/lB2/line_reg_r2_896_959_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y27   IC/lB2/line_reg_r2_896_959_3_5/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y27   IC/lB2/line_reg_r2_896_959_3_5/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y27   IC/lB2/line_reg_r2_896_959_3_5/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y15   IC/lB2/line_reg_r2_896_959_6_6/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y58   IC/lB3/line_reg_r2_1216_1279_7_7/DP/CLK



