Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto e8a0372fdc934f758c8bcf4b64e3a7a8 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Controller_w_BRAM_TB_behav xil_defaultlib.Controller_w_BRAM_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'r_add' [C:/GitHub/ReconHardware/FPGA_Files/Sources/IP_Source/Convolution_Controller_v1.0/AXI_Convolution_Controller.v:135]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 11 for port 'BRAM_PORTA_C1R1_0_addr' [C:/GitHub/ReconHardware/FPGA_Files/Sources/IP_Source/Convolution_Controller_v1.0/src/bram_coupler.v:44]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 11 for port 'BRAM_PORTB_C1R1_0_addr' [C:/GitHub/ReconHardware/FPGA_Files/Sources/IP_Source/Convolution_Controller_v1.0/src/bram_coupler.v:51]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 11 for port 'BRAM_PORTA_C1R2_0_addr' [C:/GitHub/ReconHardware/FPGA_Files/Sources/IP_Source/Convolution_Controller_v1.0/src/bram_coupler.v:59]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 11 for port 'BRAM_PORTB_C1R2_0_addr' [C:/GitHub/ReconHardware/FPGA_Files/Sources/IP_Source/Convolution_Controller_v1.0/src/bram_coupler.v:66]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 11 for port 'BRAM_PORTA_C1R3_0_addr' [C:/GitHub/ReconHardware/FPGA_Files/Sources/IP_Source/Convolution_Controller_v1.0/src/bram_coupler.v:74]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 11 for port 'BRAM_PORTB_C1R3_0_addr' [C:/GitHub/ReconHardware/FPGA_Files/Sources/IP_Source/Convolution_Controller_v1.0/src/bram_coupler.v:81]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'AddressSelect' [C:/GitHub/ReconHardware/FPGA_Files/Sources/TB/General/Controller_w_BRAM_TB.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'direct' [C:/GitHub/ReconHardware/FPGA_Files/Sources/TB/General/Controller_w_BRAM_TB.v:132]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/GitHub/ReconHardware/FPGA_Files/Sources/IP_Source/Convolution_Controller_v1.0/AXI_Convolution_Controller.v:230]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/GitHub/ReconHardware/FPGA_Files/Sources/IP_Source/Convolution_Controller_v1.0/AXI_Convolution_Controller.v:231]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.BRAM_HIER_blk_mem_gen_0_0
Compiling module xil_defaultlib.BRAM_HIER_blk_mem_gen_0_1
Compiling module xil_defaultlib.BRAM_HIER_blk_mem_gen_0_2
Compiling module xil_defaultlib.bram_hier_C1_imp_NUKJR4
Compiling module xil_defaultlib.BRAM_HIER
Compiling module xil_defaultlib.BRAM_HIER_wrapper
Compiling module xil_defaultlib.bram_coupler(MAX_ROW_WIDTH=1800)
Compiling module xil_defaultlib.Convolution_Controller(BRAM_WIDT...
Compiling module xil_defaultlib.param_int_adder
Compiling module xil_defaultlib.multiplyComputePynq
Compiling module xil_defaultlib.matrixAccelerator_default
Compiling module xil_defaultlib.Controller_w_BRAM_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Controller_w_BRAM_TB_behav
