$date
	Tue May 21 19:54:02 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module counter4_tb $end
$var wire 4 ! count [3:0] $end
$var reg 1 " clk $end
$var reg 1 # cntby2 $end
$var reg 1 $ enable $end
$var reg 1 % nReset $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # cntby2 $end
$var wire 1 $ enable $end
$var wire 1 % nReset $end
$var reg 4 & count [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
0%
0$
0#
0"
b0 !
$end
#5
1"
#10
0"
1%
#15
1"
#20
0"
1$
#25
b1 !
b1 &
1"
#30
0"
#35
b10 !
b10 &
1"
#40
0"
#45
b11 !
b11 &
1"
#50
0"
1#
#55
b101 !
b101 &
1"
#60
0"
#65
b111 !
b111 &
1"
#70
0"
0$
#75
1"
#80
0"
#85
1"
#90
0"
1$
#95
b1001 !
b1001 &
1"
#100
0"
#105
b1011 !
b1011 &
1"
#110
0"
#115
b1101 !
b1101 &
1"
#120
0"
#125
b1111 !
b1111 &
1"
#130
0"
#135
b1 !
b1 &
1"
#140
0"
#145
b11 !
b11 &
1"
#150
0"
