// Seed: 2690075736
module module_0 #(
    parameter id_1 = 32'd0,
    parameter id_3 = 32'd36
);
  parameter id_1 = (1);
  wire id_2;
  wire _id_3;
  wire [{  id_3  ,  id_1  ,  -1 'd0 ,  -1  } : -1 'h0 >  1] id_4;
endmodule
module module_1 #(
    parameter id_2 = 32'd81,
    parameter id_3 = 32'd99,
    parameter id_8 = 32'd96
) (
    output wire  id_0,
    input  tri0  id_1,
    input  uwire _id_2,
    input  tri0  _id_3,
    input  wand  id_4,
    output tri0  id_5,
    output tri   id_6,
    output wor   id_7,
    input  tri1  _id_8
);
  logic [id_8  -  id_2 : 1] id_10;
  logic [id_2 : 1] id_11[id_3 : -1];
  ;
  wire id_12;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
