Not Design
==========

```
Inputs: in;
Outputs: out;

Parts:
  nand NAND;

Wires:
  in -> nand.in1,
  in -> nand.in2,
  nand.out -> out;
```
