// Seed: 193639484
module module_0 (
    input wire id_0,
    input wire id_1,
    input wire id_2,
    output tri0 id_3,
    input supply0 id_4,
    input tri1 id_5,
    input wand id_6,
    input tri0 id_7,
    output wor id_8,
    output tri0 id_9,
    output supply1 id_10,
    input wor id_11,
    input supply1 id_12,
    input wand id_13,
    output wor id_14,
    input wor id_15,
    output uwire id_16
);
  assign id_9 = 1 > id_7;
  assign id_9 = id_0;
  wire id_18 = 1, id_19;
endmodule
module module_1 (
    output supply1 id_0,
    input supply1 id_1,
    output supply1 id_2,
    output wand id_3,
    input tri0 id_4,
    output tri1 id_5,
    input wire id_6,
    output tri1 id_7,
    input wand id_8,
    output wire id_9,
    input uwire id_10
);
  assign id_9 = 1;
  module_0(
      id_4,
      id_6,
      id_1,
      id_9,
      id_8,
      id_1,
      id_10,
      id_8,
      id_3,
      id_0,
      id_3,
      id_8,
      id_6,
      id_4,
      id_7,
      id_4,
      id_3
  );
endmodule
