Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Feb 11 13:02:27 2024
| Host         : DESKTOP-7RQ9HLB running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file counter_control_sets_placed.rpt
| Design       : counter
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    54 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |               4 |            1 |
| No           | Yes                   | No                     |              36 |           10 |
| Yes          | No                    | No                     |              19 |            3 |
| Yes          | No                    | Yes                    |              28 |            8 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+------------------------------+-----------------------------+------------------+----------------+
|      Clock Signal     |         Enable Signal        |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+-----------------------+------------------------------+-----------------------------+------------------+----------------+
|  clk_100MHz_IBUF_BUFG |                              |                             |                2 |              3 |
|  clk_BUFG             |                              | rst_IBUF                    |                1 |              4 |
|  clk_BUFG             | digit_counters[4]            | rst_IBUF                    |                1 |              4 |
|  clk_BUFG             | digit_counters[7]            | rst_IBUF                    |                1 |              4 |
|  clk_BUFG             | digit_counters[5]            | rst_IBUF                    |                1 |              4 |
|  clk_BUFG             | digit_counters[1][3]_i_1_n_0 | rst_IBUF                    |                1 |              4 |
|  clk_BUFG             | digit_counters[2]            | rst_IBUF                    |                2 |              4 |
|  clk_BUFG             | digit_counters[3]            | rst_IBUF                    |                1 |              4 |
|  clk_BUFG             | digit_counters[6]            | rst_IBUF                    |                1 |              4 |
|  clk_100MHz_IBUF_BUFG |                              | scan_counter_reg[0]_i_1_n_3 |                5 |             17 |
|  clk_100MHz_IBUF_BUFG |                              | clear                       |                5 |             19 |
|  clk_100MHz_IBUF_BUFG | anode_shift_reg              |                             |                3 |             19 |
+-----------------------+------------------------------+-----------------------------+------------------+----------------+


