
i2s3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001afe0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00079d2c  0801b170  0801b170  0002b170  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08094e9c  08094e9c  000b0118  2**0
                  CONTENTS
  4 .ARM          00000008  08094e9c  08094e9c  000a4e9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08094ea4  08094ea4  000b0118  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08094ea4  08094ea4  000a4ea4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08094ea8  08094ea8  000a4ea8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000118  20000000  08094eac  000b0000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000b0118  2**0
                  CONTENTS
 10 .bss          0001c278  20000118  20000118  000b0118  2**2
                  ALLOC
 11 ._user_heap_stack 00001000  2001c390  2001c390  000b0118  2**0
                  ALLOC
 12 .sram         000fa000  68000000  08094fc4  000c0000  2**2
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  000b0118  2**0
                  CONTENTS, READONLY
 14 .debug_info   000517fd  00000000  00000000  000b0148  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00009c9f  00000000  00000000  00101945  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00002258  00000000  00000000  0010b5e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00002080  00000000  00000000  0010d840  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000345a8  00000000  00000000  0010f8c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0003dbb8  00000000  00000000  00143e68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000e9a2d  00000000  00000000  00181a20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000053  00000000  00000000  0026b44d  2**0
                  CONTENTS, READONLY
 22 .debug_frame  000094fc  00000000  00000000  0026b4a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000118 	.word	0x20000118
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0801b158 	.word	0x0801b158

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000011c 	.word	0x2000011c
 80001cc:	0801b158 	.word	0x0801b158

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b96e 	b.w	8000564 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468c      	mov	ip, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	f040 8083 	bne.w	80003b6 <__udivmoddi4+0x116>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d947      	bls.n	8000346 <__udivmoddi4+0xa6>
 80002b6:	fab2 f282 	clz	r2, r2
 80002ba:	b142      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002bc:	f1c2 0020 	rsb	r0, r2, #32
 80002c0:	fa24 f000 	lsr.w	r0, r4, r0
 80002c4:	4091      	lsls	r1, r2
 80002c6:	4097      	lsls	r7, r2
 80002c8:	ea40 0c01 	orr.w	ip, r0, r1
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbbc f6f8 	udiv	r6, ip, r8
 80002d8:	fa1f fe87 	uxth.w	lr, r7
 80002dc:	fb08 c116 	mls	r1, r8, r6, ip
 80002e0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e4:	fb06 f10e 	mul.w	r1, r6, lr
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18fb      	adds	r3, r7, r3
 80002ee:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f2:	f080 8119 	bcs.w	8000528 <__udivmoddi4+0x288>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8116 	bls.w	8000528 <__udivmoddi4+0x288>
 80002fc:	3e02      	subs	r6, #2
 80002fe:	443b      	add	r3, r7
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0f8 	udiv	r0, r3, r8
 8000308:	fb08 3310 	mls	r3, r8, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fe0e 	mul.w	lr, r0, lr
 8000314:	45a6      	cmp	lr, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	193c      	adds	r4, r7, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295
 800031e:	f080 8105 	bcs.w	800052c <__udivmoddi4+0x28c>
 8000322:	45a6      	cmp	lr, r4
 8000324:	f240 8102 	bls.w	800052c <__udivmoddi4+0x28c>
 8000328:	3802      	subs	r0, #2
 800032a:	443c      	add	r4, r7
 800032c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000330:	eba4 040e 	sub.w	r4, r4, lr
 8000334:	2600      	movs	r6, #0
 8000336:	b11d      	cbz	r5, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c5 4300 	strd	r4, r3, [r5]
 8000340:	4631      	mov	r1, r6
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	b902      	cbnz	r2, 800034a <__udivmoddi4+0xaa>
 8000348:	deff      	udf	#255	; 0xff
 800034a:	fab2 f282 	clz	r2, r2
 800034e:	2a00      	cmp	r2, #0
 8000350:	d150      	bne.n	80003f4 <__udivmoddi4+0x154>
 8000352:	1bcb      	subs	r3, r1, r7
 8000354:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000358:	fa1f f887 	uxth.w	r8, r7
 800035c:	2601      	movs	r6, #1
 800035e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000362:	0c21      	lsrs	r1, r4, #16
 8000364:	fb0e 331c 	mls	r3, lr, ip, r3
 8000368:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800036c:	fb08 f30c 	mul.w	r3, r8, ip
 8000370:	428b      	cmp	r3, r1
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0xe4>
 8000374:	1879      	adds	r1, r7, r1
 8000376:	f10c 30ff 	add.w	r0, ip, #4294967295
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0xe2>
 800037c:	428b      	cmp	r3, r1
 800037e:	f200 80e9 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 8000382:	4684      	mov	ip, r0
 8000384:	1ac9      	subs	r1, r1, r3
 8000386:	b2a3      	uxth	r3, r4
 8000388:	fbb1 f0fe 	udiv	r0, r1, lr
 800038c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000390:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000394:	fb08 f800 	mul.w	r8, r8, r0
 8000398:	45a0      	cmp	r8, r4
 800039a:	d907      	bls.n	80003ac <__udivmoddi4+0x10c>
 800039c:	193c      	adds	r4, r7, r4
 800039e:	f100 33ff 	add.w	r3, r0, #4294967295
 80003a2:	d202      	bcs.n	80003aa <__udivmoddi4+0x10a>
 80003a4:	45a0      	cmp	r8, r4
 80003a6:	f200 80d9 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003aa:	4618      	mov	r0, r3
 80003ac:	eba4 0408 	sub.w	r4, r4, r8
 80003b0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003b4:	e7bf      	b.n	8000336 <__udivmoddi4+0x96>
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x12e>
 80003ba:	2d00      	cmp	r5, #0
 80003bc:	f000 80b1 	beq.w	8000522 <__udivmoddi4+0x282>
 80003c0:	2600      	movs	r6, #0
 80003c2:	e9c5 0100 	strd	r0, r1, [r5]
 80003c6:	4630      	mov	r0, r6
 80003c8:	4631      	mov	r1, r6
 80003ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ce:	fab3 f683 	clz	r6, r3
 80003d2:	2e00      	cmp	r6, #0
 80003d4:	d14a      	bne.n	800046c <__udivmoddi4+0x1cc>
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d302      	bcc.n	80003e0 <__udivmoddi4+0x140>
 80003da:	4282      	cmp	r2, r0
 80003dc:	f200 80b8 	bhi.w	8000550 <__udivmoddi4+0x2b0>
 80003e0:	1a84      	subs	r4, r0, r2
 80003e2:	eb61 0103 	sbc.w	r1, r1, r3
 80003e6:	2001      	movs	r0, #1
 80003e8:	468c      	mov	ip, r1
 80003ea:	2d00      	cmp	r5, #0
 80003ec:	d0a8      	beq.n	8000340 <__udivmoddi4+0xa0>
 80003ee:	e9c5 4c00 	strd	r4, ip, [r5]
 80003f2:	e7a5      	b.n	8000340 <__udivmoddi4+0xa0>
 80003f4:	f1c2 0320 	rsb	r3, r2, #32
 80003f8:	fa20 f603 	lsr.w	r6, r0, r3
 80003fc:	4097      	lsls	r7, r2
 80003fe:	fa01 f002 	lsl.w	r0, r1, r2
 8000402:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000406:	40d9      	lsrs	r1, r3
 8000408:	4330      	orrs	r0, r6
 800040a:	0c03      	lsrs	r3, r0, #16
 800040c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000410:	fa1f f887 	uxth.w	r8, r7
 8000414:	fb0e 1116 	mls	r1, lr, r6, r1
 8000418:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800041c:	fb06 f108 	mul.w	r1, r6, r8
 8000420:	4299      	cmp	r1, r3
 8000422:	fa04 f402 	lsl.w	r4, r4, r2
 8000426:	d909      	bls.n	800043c <__udivmoddi4+0x19c>
 8000428:	18fb      	adds	r3, r7, r3
 800042a:	f106 3cff 	add.w	ip, r6, #4294967295
 800042e:	f080 808d 	bcs.w	800054c <__udivmoddi4+0x2ac>
 8000432:	4299      	cmp	r1, r3
 8000434:	f240 808a 	bls.w	800054c <__udivmoddi4+0x2ac>
 8000438:	3e02      	subs	r6, #2
 800043a:	443b      	add	r3, r7
 800043c:	1a5b      	subs	r3, r3, r1
 800043e:	b281      	uxth	r1, r0
 8000440:	fbb3 f0fe 	udiv	r0, r3, lr
 8000444:	fb0e 3310 	mls	r3, lr, r0, r3
 8000448:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800044c:	fb00 f308 	mul.w	r3, r0, r8
 8000450:	428b      	cmp	r3, r1
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x1c4>
 8000454:	1879      	adds	r1, r7, r1
 8000456:	f100 3cff 	add.w	ip, r0, #4294967295
 800045a:	d273      	bcs.n	8000544 <__udivmoddi4+0x2a4>
 800045c:	428b      	cmp	r3, r1
 800045e:	d971      	bls.n	8000544 <__udivmoddi4+0x2a4>
 8000460:	3802      	subs	r0, #2
 8000462:	4439      	add	r1, r7
 8000464:	1acb      	subs	r3, r1, r3
 8000466:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800046a:	e778      	b.n	800035e <__udivmoddi4+0xbe>
 800046c:	f1c6 0c20 	rsb	ip, r6, #32
 8000470:	fa03 f406 	lsl.w	r4, r3, r6
 8000474:	fa22 f30c 	lsr.w	r3, r2, ip
 8000478:	431c      	orrs	r4, r3
 800047a:	fa20 f70c 	lsr.w	r7, r0, ip
 800047e:	fa01 f306 	lsl.w	r3, r1, r6
 8000482:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000486:	fa21 f10c 	lsr.w	r1, r1, ip
 800048a:	431f      	orrs	r7, r3
 800048c:	0c3b      	lsrs	r3, r7, #16
 800048e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000492:	fa1f f884 	uxth.w	r8, r4
 8000496:	fb0e 1119 	mls	r1, lr, r9, r1
 800049a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800049e:	fb09 fa08 	mul.w	sl, r9, r8
 80004a2:	458a      	cmp	sl, r1
 80004a4:	fa02 f206 	lsl.w	r2, r2, r6
 80004a8:	fa00 f306 	lsl.w	r3, r0, r6
 80004ac:	d908      	bls.n	80004c0 <__udivmoddi4+0x220>
 80004ae:	1861      	adds	r1, r4, r1
 80004b0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004b4:	d248      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 80004b6:	458a      	cmp	sl, r1
 80004b8:	d946      	bls.n	8000548 <__udivmoddi4+0x2a8>
 80004ba:	f1a9 0902 	sub.w	r9, r9, #2
 80004be:	4421      	add	r1, r4
 80004c0:	eba1 010a 	sub.w	r1, r1, sl
 80004c4:	b2bf      	uxth	r7, r7
 80004c6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ca:	fb0e 1110 	mls	r1, lr, r0, r1
 80004ce:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004d2:	fb00 f808 	mul.w	r8, r0, r8
 80004d6:	45b8      	cmp	r8, r7
 80004d8:	d907      	bls.n	80004ea <__udivmoddi4+0x24a>
 80004da:	19e7      	adds	r7, r4, r7
 80004dc:	f100 31ff 	add.w	r1, r0, #4294967295
 80004e0:	d22e      	bcs.n	8000540 <__udivmoddi4+0x2a0>
 80004e2:	45b8      	cmp	r8, r7
 80004e4:	d92c      	bls.n	8000540 <__udivmoddi4+0x2a0>
 80004e6:	3802      	subs	r0, #2
 80004e8:	4427      	add	r7, r4
 80004ea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004ee:	eba7 0708 	sub.w	r7, r7, r8
 80004f2:	fba0 8902 	umull	r8, r9, r0, r2
 80004f6:	454f      	cmp	r7, r9
 80004f8:	46c6      	mov	lr, r8
 80004fa:	4649      	mov	r1, r9
 80004fc:	d31a      	bcc.n	8000534 <__udivmoddi4+0x294>
 80004fe:	d017      	beq.n	8000530 <__udivmoddi4+0x290>
 8000500:	b15d      	cbz	r5, 800051a <__udivmoddi4+0x27a>
 8000502:	ebb3 020e 	subs.w	r2, r3, lr
 8000506:	eb67 0701 	sbc.w	r7, r7, r1
 800050a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800050e:	40f2      	lsrs	r2, r6
 8000510:	ea4c 0202 	orr.w	r2, ip, r2
 8000514:	40f7      	lsrs	r7, r6
 8000516:	e9c5 2700 	strd	r2, r7, [r5]
 800051a:	2600      	movs	r6, #0
 800051c:	4631      	mov	r1, r6
 800051e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000522:	462e      	mov	r6, r5
 8000524:	4628      	mov	r0, r5
 8000526:	e70b      	b.n	8000340 <__udivmoddi4+0xa0>
 8000528:	4606      	mov	r6, r0
 800052a:	e6e9      	b.n	8000300 <__udivmoddi4+0x60>
 800052c:	4618      	mov	r0, r3
 800052e:	e6fd      	b.n	800032c <__udivmoddi4+0x8c>
 8000530:	4543      	cmp	r3, r8
 8000532:	d2e5      	bcs.n	8000500 <__udivmoddi4+0x260>
 8000534:	ebb8 0e02 	subs.w	lr, r8, r2
 8000538:	eb69 0104 	sbc.w	r1, r9, r4
 800053c:	3801      	subs	r0, #1
 800053e:	e7df      	b.n	8000500 <__udivmoddi4+0x260>
 8000540:	4608      	mov	r0, r1
 8000542:	e7d2      	b.n	80004ea <__udivmoddi4+0x24a>
 8000544:	4660      	mov	r0, ip
 8000546:	e78d      	b.n	8000464 <__udivmoddi4+0x1c4>
 8000548:	4681      	mov	r9, r0
 800054a:	e7b9      	b.n	80004c0 <__udivmoddi4+0x220>
 800054c:	4666      	mov	r6, ip
 800054e:	e775      	b.n	800043c <__udivmoddi4+0x19c>
 8000550:	4630      	mov	r0, r6
 8000552:	e74a      	b.n	80003ea <__udivmoddi4+0x14a>
 8000554:	f1ac 0c02 	sub.w	ip, ip, #2
 8000558:	4439      	add	r1, r7
 800055a:	e713      	b.n	8000384 <__udivmoddi4+0xe4>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	e724      	b.n	80003ac <__udivmoddi4+0x10c>
 8000562:	bf00      	nop

08000564 <__aeabi_idiv0>:
 8000564:	4770      	bx	lr
 8000566:	bf00      	nop

08000568 <WM8978_Read_Reg>:
	0X0100,0X0002,0X0001,0X0001,0X0039,0X0039,0X0039,0X0039,
	0X0001,0X0001
};

uint16_t WM8978_Read_Reg(uint8_t reg)
{
 8000568:	b480      	push	{r7}
 800056a:	b083      	sub	sp, #12
 800056c:	af00      	add	r7, sp, #0
 800056e:	4603      	mov	r3, r0
 8000570:	71fb      	strb	r3, [r7, #7]
	return WM8978_REGVAL_TBL[reg];
 8000572:	79fb      	ldrb	r3, [r7, #7]
 8000574:	4a04      	ldr	r2, [pc, #16]	; (8000588 <WM8978_Read_Reg+0x20>)
 8000576:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
}
 800057a:	4618      	mov	r0, r3
 800057c:	370c      	adds	r7, #12
 800057e:	46bd      	mov	sp, r7
 8000580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000584:	4770      	bx	lr
 8000586:	bf00      	nop
 8000588:	20000000 	.word	0x20000000

0800058c <WM8978_Register_Wirter2>:
HAL_StatusTypeDef WM8978_Register_Wirter2(uint8_t reg_addr, uint16_t data)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	b088      	sub	sp, #32
 8000590:	af02      	add	r7, sp, #8
 8000592:	4603      	mov	r3, r0
 8000594:	460a      	mov	r2, r1
 8000596:	71fb      	strb	r3, [r7, #7]
 8000598:	4613      	mov	r3, r2
 800059a:	80bb      	strh	r3, [r7, #4]
	uint8_t pData[10] =	{ 0 };
 800059c:	2300      	movs	r3, #0
 800059e:	60fb      	str	r3, [r7, #12]
 80005a0:	f107 0310 	add.w	r3, r7, #16
 80005a4:	2200      	movs	r2, #0
 80005a6:	601a      	str	r2, [r3, #0]
 80005a8:	809a      	strh	r2, [r3, #4]

	pData[0] = (reg_addr << 1) | ((data >> 8) & 0x01);
 80005aa:	79fb      	ldrb	r3, [r7, #7]
 80005ac:	005b      	lsls	r3, r3, #1
 80005ae:	b25a      	sxtb	r2, r3
 80005b0:	88bb      	ldrh	r3, [r7, #4]
 80005b2:	0a1b      	lsrs	r3, r3, #8
 80005b4:	b29b      	uxth	r3, r3
 80005b6:	b25b      	sxtb	r3, r3
 80005b8:	f003 0301 	and.w	r3, r3, #1
 80005bc:	b25b      	sxtb	r3, r3
 80005be:	4313      	orrs	r3, r2
 80005c0:	b25b      	sxtb	r3, r3
 80005c2:	b2db      	uxtb	r3, r3
 80005c4:	733b      	strb	r3, [r7, #12]
	pData[1] = data & 0xFF;
 80005c6:	88bb      	ldrh	r3, [r7, #4]
 80005c8:	b2db      	uxtb	r3, r3
 80005ca:	737b      	strb	r3, [r7, #13]
	WM8978_REGVAL_TBL[reg_addr]=data;	//保存寄存器值到本地
 80005cc:	79fb      	ldrb	r3, [r7, #7]
 80005ce:	4909      	ldr	r1, [pc, #36]	; (80005f4 <WM8978_Register_Wirter2+0x68>)
 80005d0:	88ba      	ldrh	r2, [r7, #4]
 80005d2:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]

	return HAL_I2C_Master_Transmit(&hi2c1, WM8978_WIRTE_ADDRESS, pData, 2, 1000);
 80005d6:	f107 020c 	add.w	r2, r7, #12
 80005da:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005de:	9300      	str	r3, [sp, #0]
 80005e0:	2302      	movs	r3, #2
 80005e2:	2134      	movs	r1, #52	; 0x34
 80005e4:	4804      	ldr	r0, [pc, #16]	; (80005f8 <WM8978_Register_Wirter2+0x6c>)
 80005e6:	f007 fa2d 	bl	8007a44 <HAL_I2C_Master_Transmit>
 80005ea:	4603      	mov	r3, r0
}
 80005ec:	4618      	mov	r0, r3
 80005ee:	3718      	adds	r7, #24
 80005f0:	46bd      	mov	sp, r7
 80005f2:	bd80      	pop	{r7, pc}
 80005f4:	20000000 	.word	0x20000000
 80005f8:	20001bd4 	.word	0x20001bd4

080005fc <WM8978_Register_Wirter>:
//	return HAL_I2C_Master_Transmit(&USEI2C, WM8978_WIRTE_ADDRESS, pData, 2,
//			1000);
//}

HAL_StatusTypeDef WM8978_Register_Wirter(I2C_HandleTypeDef *hi2c,uint8_t reg_addr, uint16_t data)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b088      	sub	sp, #32
 8000600:	af02      	add	r7, sp, #8
 8000602:	6078      	str	r0, [r7, #4]
 8000604:	460b      	mov	r3, r1
 8000606:	70fb      	strb	r3, [r7, #3]
 8000608:	4613      	mov	r3, r2
 800060a:	803b      	strh	r3, [r7, #0]
	uint8_t pData[10] =	{ 0 };
 800060c:	2300      	movs	r3, #0
 800060e:	60fb      	str	r3, [r7, #12]
 8000610:	f107 0310 	add.w	r3, r7, #16
 8000614:	2200      	movs	r2, #0
 8000616:	601a      	str	r2, [r3, #0]
 8000618:	809a      	strh	r2, [r3, #4]

	pData[0] = (reg_addr << 1) | ((data >> 8) & 0x01);
 800061a:	78fb      	ldrb	r3, [r7, #3]
 800061c:	005b      	lsls	r3, r3, #1
 800061e:	b25a      	sxtb	r2, r3
 8000620:	883b      	ldrh	r3, [r7, #0]
 8000622:	0a1b      	lsrs	r3, r3, #8
 8000624:	b29b      	uxth	r3, r3
 8000626:	b25b      	sxtb	r3, r3
 8000628:	f003 0301 	and.w	r3, r3, #1
 800062c:	b25b      	sxtb	r3, r3
 800062e:	4313      	orrs	r3, r2
 8000630:	b25b      	sxtb	r3, r3
 8000632:	b2db      	uxtb	r3, r3
 8000634:	733b      	strb	r3, [r7, #12]
	pData[1] = data & 0xFF;
 8000636:	883b      	ldrh	r3, [r7, #0]
 8000638:	b2db      	uxtb	r3, r3
 800063a:	737b      	strb	r3, [r7, #13]
	//WM8978_REGVAL_TBL[reg_addr]=data;	//卤拢麓忙录脛麓忙脝梅脰碌碌陆卤戮碌脴

	return HAL_I2C_Master_Transmit(hi2c,WM8978_WIRTE_ADDRESS, pData, 2, 1000);
 800063c:	f107 020c 	add.w	r2, r7, #12
 8000640:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000644:	9300      	str	r3, [sp, #0]
 8000646:	2302      	movs	r3, #2
 8000648:	2134      	movs	r1, #52	; 0x34
 800064a:	6878      	ldr	r0, [r7, #4]
 800064c:	f007 f9fa 	bl	8007a44 <HAL_I2C_Master_Transmit>
 8000650:	4603      	mov	r3, r0
}
 8000652:	4618      	mov	r0, r3
 8000654:	3718      	adds	r7, #24
 8000656:	46bd      	mov	sp, r7
 8000658:	bd80      	pop	{r7, pc}

0800065a <WM8978_Output_Cfg>:
void WM8978_Output_Cfg(uint8_t dacen,uint8_t bpsen)
{
 800065a:	b580      	push	{r7, lr}
 800065c:	b084      	sub	sp, #16
 800065e:	af00      	add	r7, sp, #0
 8000660:	4603      	mov	r3, r0
 8000662:	460a      	mov	r2, r1
 8000664:	71fb      	strb	r3, [r7, #7]
 8000666:	4613      	mov	r3, r2
 8000668:	71bb      	strb	r3, [r7, #6]
	uint16_t regval=0;
 800066a:	2300      	movs	r3, #0
 800066c:	81fb      	strh	r3, [r7, #14]
	if(dacen)regval|=1<<0;	//DAC脢盲鲁枚脢鹿脛脺
 800066e:	79fb      	ldrb	r3, [r7, #7]
 8000670:	2b00      	cmp	r3, #0
 8000672:	d003      	beq.n	800067c <WM8978_Output_Cfg+0x22>
 8000674:	89fb      	ldrh	r3, [r7, #14]
 8000676:	f043 0301 	orr.w	r3, r3, #1
 800067a:	81fb      	strh	r3, [r7, #14]
	if(bpsen)
 800067c:	79bb      	ldrb	r3, [r7, #6]
 800067e:	2b00      	cmp	r3, #0
 8000680:	d007      	beq.n	8000692 <WM8978_Output_Cfg+0x38>
	{
		regval|=1<<1;		//BYPASS脢鹿脛脺
 8000682:	89fb      	ldrh	r3, [r7, #14]
 8000684:	f043 0302 	orr.w	r3, r3, #2
 8000688:	81fb      	strh	r3, [r7, #14]
		regval|=5<<2;		//0dB脭枚脪忙
 800068a:	89fb      	ldrh	r3, [r7, #14]
 800068c:	f043 0314 	orr.w	r3, r3, #20
 8000690:	81fb      	strh	r3, [r7, #14]
	}
	WM8978_Register_Wirter2(50,regval);//R50脡猫脰脙
 8000692:	89fb      	ldrh	r3, [r7, #14]
 8000694:	4619      	mov	r1, r3
 8000696:	2032      	movs	r0, #50	; 0x32
 8000698:	f7ff ff78 	bl	800058c <WM8978_Register_Wirter2>
	WM8978_Register_Wirter2(51,regval);//R51脡猫脰脙
 800069c:	89fb      	ldrh	r3, [r7, #14]
 800069e:	4619      	mov	r1, r3
 80006a0:	2033      	movs	r0, #51	; 0x33
 80006a2:	f7ff ff73 	bl	800058c <WM8978_Register_Wirter2>
}
 80006a6:	bf00      	nop
 80006a8:	3710      	adds	r7, #16
 80006aa:	46bd      	mov	sp, r7
 80006ac:	bd80      	pop	{r7, pc}

080006ae <WM8978_AUX_Gain>:

void WM8978_AUX_Gain(uint8_t gain)
{
 80006ae:	b580      	push	{r7, lr}
 80006b0:	b084      	sub	sp, #16
 80006b2:	af00      	add	r7, sp, #0
 80006b4:	4603      	mov	r3, r0
 80006b6:	71fb      	strb	r3, [r7, #7]
	uint16_t regval;
	gain&=0X07;
 80006b8:	79fb      	ldrb	r3, [r7, #7]
 80006ba:	f003 0307 	and.w	r3, r3, #7
 80006be:	71fb      	strb	r3, [r7, #7]
	regval=WM8978_Read_Reg(47);//读取R47
 80006c0:	202f      	movs	r0, #47	; 0x2f
 80006c2:	f7ff ff51 	bl	8000568 <WM8978_Read_Reg>
 80006c6:	4603      	mov	r3, r0
 80006c8:	81fb      	strh	r3, [r7, #14]
	regval&=~(7<<0);			//清除原来的设置
 80006ca:	89fb      	ldrh	r3, [r7, #14]
 80006cc:	f023 0307 	bic.w	r3, r3, #7
 80006d0:	81fb      	strh	r3, [r7, #14]
	WM8978_Register_Wirter2(47,regval|gain<<0);//设置R47
 80006d2:	79fb      	ldrb	r3, [r7, #7]
 80006d4:	b29a      	uxth	r2, r3
 80006d6:	89fb      	ldrh	r3, [r7, #14]
 80006d8:	4313      	orrs	r3, r2
 80006da:	b29b      	uxth	r3, r3
 80006dc:	4619      	mov	r1, r3
 80006de:	202f      	movs	r0, #47	; 0x2f
 80006e0:	f7ff ff54 	bl	800058c <WM8978_Register_Wirter2>
	regval=WM8978_Read_Reg(48);	//读取R48
 80006e4:	2030      	movs	r0, #48	; 0x30
 80006e6:	f7ff ff3f 	bl	8000568 <WM8978_Read_Reg>
 80006ea:	4603      	mov	r3, r0
 80006ec:	81fb      	strh	r3, [r7, #14]
	regval&=~(7<<0);			//清除原来的设置
 80006ee:	89fb      	ldrh	r3, [r7, #14]
 80006f0:	f023 0307 	bic.w	r3, r3, #7
 80006f4:	81fb      	strh	r3, [r7, #14]
	WM8978_Register_Wirter2(48,regval|gain<<0);//设置R48
 80006f6:	79fb      	ldrb	r3, [r7, #7]
 80006f8:	b29a      	uxth	r2, r3
 80006fa:	89fb      	ldrh	r3, [r7, #14]
 80006fc:	4313      	orrs	r3, r2
 80006fe:	b29b      	uxth	r3, r3
 8000700:	4619      	mov	r1, r3
 8000702:	2030      	movs	r0, #48	; 0x30
 8000704:	f7ff ff42 	bl	800058c <WM8978_Register_Wirter2>
}
 8000708:	bf00      	nop
 800070a:	3710      	adds	r7, #16
 800070c:	46bd      	mov	sp, r7
 800070e:	bd80      	pop	{r7, pc}

08000710 <WAV_FileInit>:



void WAV_FileInit(void) {
 8000710:	b480      	push	{r7}
 8000712:	af00      	add	r7, sp, #0
	DataLength = sizeof(data) - 0x2c;
 8000714:	4b05      	ldr	r3, [pc, #20]	; (800072c <WAV_FileInit+0x1c>)
 8000716:	4a06      	ldr	r2, [pc, #24]	; (8000730 <WAV_FileInit+0x20>)
 8000718:	601a      	str	r2, [r3, #0]
	DataAddress = (uint8_t*) (data + 0x2c);
 800071a:	4a06      	ldr	r2, [pc, #24]	; (8000734 <WAV_FileInit+0x24>)
 800071c:	4b06      	ldr	r3, [pc, #24]	; (8000738 <WAV_FileInit+0x28>)
 800071e:	601a      	str	r2, [r3, #0]
}
 8000720:	bf00      	nop
 8000722:	46bd      	mov	sp, r7
 8000724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000728:	4770      	bx	lr
 800072a:	bf00      	nop
 800072c:	200008cc 	.word	0x200008cc
 8000730:	00076926 	.word	0x00076926
 8000734:	0801e2a0 	.word	0x0801e2a0
 8000738:	200008d0 	.word	0x200008d0

0800073c <WAV_FileRead2>:
}




uint32_t WAV_FileRead2(uint8_t *buf, uint32_t size) {
 800073c:	b580      	push	{r7, lr}
 800073e:	b082      	sub	sp, #8
 8000740:	af00      	add	r7, sp, #0
 8000742:	6078      	str	r0, [r7, #4]
 8000744:	6039      	str	r1, [r7, #0]
//	wav_index=server_index-=1;
//	if(server_index==0)wav_index=999;
//
//	memcpy(buf, recvsram+(wav_index*size), size);
	//printf("%d %d\n",server_index,wav_index);
	memcpy(buf, recvsram+(wav_index*size), size);
 8000746:	4b12      	ldr	r3, [pc, #72]	; (8000790 <WAV_FileRead2+0x54>)
 8000748:	681b      	ldr	r3, [r3, #0]
 800074a:	461a      	mov	r2, r3
 800074c:	683b      	ldr	r3, [r7, #0]
 800074e:	fb03 f302 	mul.w	r3, r3, r2
 8000752:	4a10      	ldr	r2, [pc, #64]	; (8000794 <WAV_FileRead2+0x58>)
 8000754:	4413      	add	r3, r2
 8000756:	683a      	ldr	r2, [r7, #0]
 8000758:	4619      	mov	r1, r3
 800075a:	6878      	ldr	r0, [r7, #4]
 800075c:	f019 fc00 	bl	8019f60 <memcpy>
			wav_index+=1;
 8000760:	4b0b      	ldr	r3, [pc, #44]	; (8000790 <WAV_FileRead2+0x54>)
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	3301      	adds	r3, #1
 8000766:	4a0a      	ldr	r2, [pc, #40]	; (8000790 <WAV_FileRead2+0x54>)
 8000768:	6013      	str	r3, [r2, #0]
			play_index+=1;
 800076a:	4b0b      	ldr	r3, [pc, #44]	; (8000798 <WAV_FileRead2+0x5c>)
 800076c:	681b      	ldr	r3, [r3, #0]
 800076e:	3301      	adds	r3, #1
 8000770:	4a09      	ldr	r2, [pc, #36]	; (8000798 <WAV_FileRead2+0x5c>)
 8000772:	6013      	str	r3, [r2, #0]
			if(wav_index>=1000)wav_index=0;
 8000774:	4b06      	ldr	r3, [pc, #24]	; (8000790 <WAV_FileRead2+0x54>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800077c:	db02      	blt.n	8000784 <WAV_FileRead2+0x48>
 800077e:	4b04      	ldr	r3, [pc, #16]	; (8000790 <WAV_FileRead2+0x54>)
 8000780:	2200      	movs	r2, #0
 8000782:	601a      	str	r2, [r3, #0]
			return 1;
 8000784:	2301      	movs	r3, #1
}
 8000786:	4618      	mov	r0, r3
 8000788:	3708      	adds	r7, #8
 800078a:	46bd      	mov	sp, r7
 800078c:	bd80      	pop	{r7, pc}
 800078e:	bf00      	nop
 8000790:	200008d4 	.word	0x200008d4
 8000794:	68000000 	.word	0x68000000
 8000798:	20000908 	.word	0x20000908

0800079c <HAL_I2S_Transmit_DMAEx>:




HAL_StatusTypeDef HAL_I2S_Transmit_DMAEx(I2S_HandleTypeDef *hi2s,
		uint16_t *FirstBuffer, uint16_t *SecondBuffer, uint16_t Size) {
 800079c:	b590      	push	{r4, r7, lr}
 800079e:	b089      	sub	sp, #36	; 0x24
 80007a0:	af02      	add	r7, sp, #8
 80007a2:	60f8      	str	r0, [r7, #12]
 80007a4:	60b9      	str	r1, [r7, #8]
 80007a6:	607a      	str	r2, [r7, #4]
 80007a8:	807b      	strh	r3, [r7, #2]
	uint32_t tmpreg_cfgr;
	if ((FirstBuffer == NULL) || (SecondBuffer == NULL) || (Size == 0U)) {
 80007aa:	68bb      	ldr	r3, [r7, #8]
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	d005      	beq.n	80007bc <HAL_I2S_Transmit_DMAEx+0x20>
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d002      	beq.n	80007bc <HAL_I2S_Transmit_DMAEx+0x20>
 80007b6:	887b      	ldrh	r3, [r7, #2]
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d101      	bne.n	80007c0 <HAL_I2S_Transmit_DMAEx+0x24>
		return HAL_ERROR;
 80007bc:	2301      	movs	r3, #1
 80007be:	e09c      	b.n	80008fa <HAL_I2S_Transmit_DMAEx+0x15e>
	}

	/* Process Locked */
	__HAL_LOCK(hi2s);
 80007c0:	68fb      	ldr	r3, [r7, #12]
 80007c2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80007c6:	b2db      	uxtb	r3, r3
 80007c8:	2b01      	cmp	r3, #1
 80007ca:	d101      	bne.n	80007d0 <HAL_I2S_Transmit_DMAEx+0x34>
 80007cc:	2302      	movs	r3, #2
 80007ce:	e094      	b.n	80008fa <HAL_I2S_Transmit_DMAEx+0x15e>
 80007d0:	68fb      	ldr	r3, [r7, #12]
 80007d2:	2201      	movs	r2, #1
 80007d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

	if (hi2s->State != HAL_I2S_STATE_READY) {
 80007d8:	68fb      	ldr	r3, [r7, #12]
 80007da:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80007de:	b2db      	uxtb	r3, r3
 80007e0:	2b01      	cmp	r3, #1
 80007e2:	d005      	beq.n	80007f0 <HAL_I2S_Transmit_DMAEx+0x54>
		__HAL_UNLOCK(hi2s);
 80007e4:	68fb      	ldr	r3, [r7, #12]
 80007e6:	2200      	movs	r2, #0
 80007e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
		return HAL_BUSY;
 80007ec:	2302      	movs	r3, #2
 80007ee:	e084      	b.n	80008fa <HAL_I2S_Transmit_DMAEx+0x15e>
	}

	/* Set state and reset error code */
	hi2s->State = HAL_I2S_STATE_BUSY_TX;
 80007f0:	68fb      	ldr	r3, [r7, #12]
 80007f2:	2203      	movs	r2, #3
 80007f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
	hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80007f8:	68fb      	ldr	r3, [r7, #12]
 80007fa:	2200      	movs	r2, #0
 80007fc:	645a      	str	r2, [r3, #68]	; 0x44
	hi2s->pTxBuffPtr = FirstBuffer;
 80007fe:	68fb      	ldr	r3, [r7, #12]
 8000800:	68ba      	ldr	r2, [r7, #8]
 8000802:	625a      	str	r2, [r3, #36]	; 0x24

	tmpreg_cfgr = hi2s->Instance->I2SCFGR
 8000804:	68fb      	ldr	r3, [r7, #12]
 8000806:	681b      	ldr	r3, [r3, #0]
 8000808:	69db      	ldr	r3, [r3, #28]
 800080a:	f003 0307 	and.w	r3, r3, #7
 800080e:	617b      	str	r3, [r7, #20]
			& (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);

	if ((tmpreg_cfgr == I2S_DATAFORMAT_24B)
 8000810:	697b      	ldr	r3, [r7, #20]
 8000812:	2b03      	cmp	r3, #3
 8000814:	d002      	beq.n	800081c <HAL_I2S_Transmit_DMAEx+0x80>
			|| (tmpreg_cfgr == I2S_DATAFORMAT_32B)) {
 8000816:	697b      	ldr	r3, [r7, #20]
 8000818:	2b05      	cmp	r3, #5
 800081a:	d10a      	bne.n	8000832 <HAL_I2S_Transmit_DMAEx+0x96>
		hi2s->TxXferSize = (Size << 1U);
 800081c:	887b      	ldrh	r3, [r7, #2]
 800081e:	005b      	lsls	r3, r3, #1
 8000820:	b29a      	uxth	r2, r3
 8000822:	68fb      	ldr	r3, [r7, #12]
 8000824:	851a      	strh	r2, [r3, #40]	; 0x28
		hi2s->TxXferCount = (Size << 1U);
 8000826:	887b      	ldrh	r3, [r7, #2]
 8000828:	005b      	lsls	r3, r3, #1
 800082a:	b29a      	uxth	r2, r3
 800082c:	68fb      	ldr	r3, [r7, #12]
 800082e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8000830:	e005      	b.n	800083e <HAL_I2S_Transmit_DMAEx+0xa2>
	} else {
		hi2s->TxXferSize = Size;
 8000832:	68fb      	ldr	r3, [r7, #12]
 8000834:	887a      	ldrh	r2, [r7, #2]
 8000836:	851a      	strh	r2, [r3, #40]	; 0x28
		hi2s->TxXferCount = Size;
 8000838:	68fb      	ldr	r3, [r7, #12]
 800083a:	887a      	ldrh	r2, [r7, #2]
 800083c:	855a      	strh	r2, [r3, #42]	; 0x2a
	}

	/* Set the I2S Tx DMA Half transfer complete callback */
	hi2s->hdmatx->XferHalfCpltCallback = NULL;
 800083e:	68fb      	ldr	r3, [r7, #12]
 8000840:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000842:	2200      	movs	r2, #0
 8000844:	641a      	str	r2, [r3, #64]	; 0x40
	hi2s->hdmatx->XferM1HalfCpltCallback = NULL;
 8000846:	68fb      	ldr	r3, [r7, #12]
 8000848:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800084a:	2200      	movs	r2, #0
 800084c:	649a      	str	r2, [r3, #72]	; 0x48

	/* Set the I2S Tx DMA transfer complete callback */
	hi2s->hdmatx->XferCpltCallback = DMAEx_XferCpltCallback;
 800084e:	68fb      	ldr	r3, [r7, #12]
 8000850:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000852:	4a2c      	ldr	r2, [pc, #176]	; (8000904 <HAL_I2S_Transmit_DMAEx+0x168>)
 8000854:	63da      	str	r2, [r3, #60]	; 0x3c
	hi2s->hdmatx->XferM1CpltCallback = DMAEx_XferM1CpltCallback;
 8000856:	68fb      	ldr	r3, [r7, #12]
 8000858:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800085a:	4a2b      	ldr	r2, [pc, #172]	; (8000908 <HAL_I2S_Transmit_DMAEx+0x16c>)
 800085c:	645a      	str	r2, [r3, #68]	; 0x44

	/* Set the DMA error callback */
	hi2s->hdmatx->XferErrorCallback = DMAEx_XferErrorCallback;
 800085e:	68fb      	ldr	r3, [r7, #12]
 8000860:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000862:	4a2a      	ldr	r2, [pc, #168]	; (800090c <HAL_I2S_Transmit_DMAEx+0x170>)
 8000864:	64da      	str	r2, [r3, #76]	; 0x4c

	/* Set the DMA abort callback */
	hi2s->hdmatx->XferAbortCallback = NULL;
 8000866:	68fb      	ldr	r3, [r7, #12]
 8000868:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800086a:	2200      	movs	r2, #0
 800086c:	651a      	str	r2, [r3, #80]	; 0x50

	/* Enable the Tx DMA Stream/Channel */
	if (HAL_OK
			!= HAL_DMAEx_MultiBufferStart_IT(hi2s->hdmatx,
 800086e:	68fb      	ldr	r3, [r7, #12]
 8000870:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8000872:	68b9      	ldr	r1, [r7, #8]
					(uint32_t) FirstBuffer, (uint32_t) &hi2s->Instance->DR,
 8000874:	68fb      	ldr	r3, [r7, #12]
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	330c      	adds	r3, #12
			!= HAL_DMAEx_MultiBufferStart_IT(hi2s->hdmatx,
 800087a:	461c      	mov	r4, r3
 800087c:	687a      	ldr	r2, [r7, #4]
					(uint32_t) SecondBuffer, hi2s->TxXferSize)) {
 800087e:	68fb      	ldr	r3, [r7, #12]
 8000880:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000882:	b29b      	uxth	r3, r3
			!= HAL_DMAEx_MultiBufferStart_IT(hi2s->hdmatx,
 8000884:	9300      	str	r3, [sp, #0]
 8000886:	4613      	mov	r3, r2
 8000888:	4622      	mov	r2, r4
 800088a:	f002 fd71 	bl	8003370 <HAL_DMAEx_MultiBufferStart_IT>
 800088e:	4603      	mov	r3, r0
	if (HAL_OK
 8000890:	2b00      	cmp	r3, #0
 8000892:	d00f      	beq.n	80008b4 <HAL_I2S_Transmit_DMAEx+0x118>
		/* Update SPI error code */
		SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8000894:	68fb      	ldr	r3, [r7, #12]
 8000896:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000898:	f043 0208 	orr.w	r2, r3, #8
 800089c:	68fb      	ldr	r3, [r7, #12]
 800089e:	645a      	str	r2, [r3, #68]	; 0x44
		hi2s->State = HAL_I2S_STATE_READY;
 80008a0:	68fb      	ldr	r3, [r7, #12]
 80008a2:	2201      	movs	r2, #1
 80008a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

		__HAL_UNLOCK(hi2s);
 80008a8:	68fb      	ldr	r3, [r7, #12]
 80008aa:	2200      	movs	r2, #0
 80008ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
		return HAL_ERROR;
 80008b0:	2301      	movs	r3, #1
 80008b2:	e022      	b.n	80008fa <HAL_I2S_Transmit_DMAEx+0x15e>
	}

	/* Check if the I2S is already enabled */
	if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE)) {
 80008b4:	68fb      	ldr	r3, [r7, #12]
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	69db      	ldr	r3, [r3, #28]
 80008ba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d107      	bne.n	80008d2 <HAL_I2S_Transmit_DMAEx+0x136>
		/* Enable I2S peripheral */
		__HAL_I2S_ENABLE(hi2s);
 80008c2:	68fb      	ldr	r3, [r7, #12]
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	69da      	ldr	r2, [r3, #28]
 80008c8:	68fb      	ldr	r3, [r7, #12]
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80008d0:	61da      	str	r2, [r3, #28]
	}

	/* Check if the I2S Tx request is already enabled */
	if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN)) {
 80008d2:	68fb      	ldr	r3, [r7, #12]
 80008d4:	681b      	ldr	r3, [r3, #0]
 80008d6:	685b      	ldr	r3, [r3, #4]
 80008d8:	f003 0302 	and.w	r3, r3, #2
 80008dc:	2b00      	cmp	r3, #0
 80008de:	d107      	bne.n	80008f0 <HAL_I2S_Transmit_DMAEx+0x154>
		/* Enable Tx DMA Request */
		SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80008e0:	68fb      	ldr	r3, [r7, #12]
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	685a      	ldr	r2, [r3, #4]
 80008e6:	68fb      	ldr	r3, [r7, #12]
 80008e8:	681b      	ldr	r3, [r3, #0]
 80008ea:	f042 0202 	orr.w	r2, r2, #2
 80008ee:	605a      	str	r2, [r3, #4]
	}

	__HAL_UNLOCK(hi2s);
 80008f0:	68fb      	ldr	r3, [r7, #12]
 80008f2:	2200      	movs	r2, #0
 80008f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
	return HAL_OK;
 80008f8:	2300      	movs	r3, #0
}
 80008fa:	4618      	mov	r0, r3
 80008fc:	371c      	adds	r7, #28
 80008fe:	46bd      	mov	sp, r7
 8000900:	bd90      	pop	{r4, r7, pc}
 8000902:	bf00      	nop
 8000904:	08000911 	.word	0x08000911
 8000908:	08000939 	.word	0x08000939
 800090c:	08000961 	.word	0x08000961

08000910 <DMAEx_XferCpltCallback>:





static void DMAEx_XferCpltCallback(struct __DMA_HandleTypeDef *hdma) {
 8000910:	b580      	push	{r7, lr}
 8000912:	b082      	sub	sp, #8
 8000914:	af00      	add	r7, sp, #0
 8000916:	6078      	str	r0, [r7, #4]
	//if (DMA1_Stream3->CR & (1 << 19)) {
	//if(DMA1_Stream4->CR&(1<<19)){
	if (WAV_FileRead2((uint8_t*) I2S_Buf0, sizeof(I2S_Buf0)) == 0) {
 8000918:	f240 31ca 	movw	r1, #970	; 0x3ca
 800091c:	4805      	ldr	r0, [pc, #20]	; (8000934 <DMAEx_XferCpltCallback+0x24>)
 800091e:	f7ff ff0d 	bl	800073c <WAV_FileRead2>
 8000922:	4603      	mov	r3, r0
 8000924:	2b00      	cmp	r3, #0
 8000926:	d101      	bne.n	800092c <DMAEx_XferCpltCallback+0x1c>
		Audio_Player_Stop();
 8000928:	f000 f9d2 	bl	8000cd0 <Audio_Player_Stop>
	}

	//}

}
 800092c:	bf00      	nop
 800092e:	3708      	adds	r7, #8
 8000930:	46bd      	mov	sp, r7
 8000932:	bd80      	pop	{r7, pc}
 8000934:	20000134 	.word	0x20000134

08000938 <DMAEx_XferM1CpltCallback>:

static void DMAEx_XferM1CpltCallback(struct __DMA_HandleTypeDef *hdma) {
 8000938:	b580      	push	{r7, lr}
 800093a:	b082      	sub	sp, #8
 800093c:	af00      	add	r7, sp, #0
 800093e:	6078      	str	r0, [r7, #4]

	if (WAV_FileRead2((uint8_t*) I2S_Buf1, sizeof(I2S_Buf1)) == 0) {
 8000940:	f240 31ca 	movw	r1, #970	; 0x3ca
 8000944:	4805      	ldr	r0, [pc, #20]	; (800095c <DMAEx_XferM1CpltCallback+0x24>)
 8000946:	f7ff fef9 	bl	800073c <WAV_FileRead2>
 800094a:	4603      	mov	r3, r0
 800094c:	2b00      	cmp	r3, #0
 800094e:	d101      	bne.n	8000954 <DMAEx_XferM1CpltCallback+0x1c>
		Audio_Player_Stop();
 8000950:	f000 f9be 	bl	8000cd0 <Audio_Player_Stop>
	}

}
 8000954:	bf00      	nop
 8000956:	3708      	adds	r7, #8
 8000958:	46bd      	mov	sp, r7
 800095a:	bd80      	pop	{r7, pc}
 800095c:	20000500 	.word	0x20000500

08000960 <DMAEx_XferErrorCallback>:

static void DMAEx_XferErrorCallback(struct __DMA_HandleTypeDef *hdma) {
 8000960:	b480      	push	{r7}
 8000962:	b083      	sub	sp, #12
 8000964:	af00      	add	r7, sp, #0
 8000966:	6078      	str	r0, [r7, #4]

}
 8000968:	bf00      	nop
 800096a:	370c      	adds	r7, #12
 800096c:	46bd      	mov	sp, r7
 800096e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000972:	4770      	bx	lr

08000974 <Audio_Player_Init>:

void Audio_Player_Init(I2C_HandleTypeDef*hi2c) {
 8000974:	b580      	push	{r7, lr}
 8000976:	b082      	sub	sp, #8
 8000978:	af00      	add	r7, sp, #0
 800097a:	6078      	str	r0, [r7, #4]
//loud
	WM8978_Register_Wirter(hi2c,0, 0);
 800097c:	2200      	movs	r2, #0
 800097e:	2100      	movs	r1, #0
 8000980:	6878      	ldr	r0, [r7, #4]
 8000982:	f7ff fe3b 	bl	80005fc <WM8978_Register_Wirter>
		WM8978_Register_Wirter(hi2c,1,0X1B);	//R1,MICEN脡猫脰脙脦陋1(MIC脢鹿脛脺),BIASEN脡猫脰脙脦陋1(脛拢脛芒脝梅鹿陇脳梅),VMIDSEL[1:0]脡猫脰脙脦陋:11(5K)
 8000986:	221b      	movs	r2, #27
 8000988:	2101      	movs	r1, #1
 800098a:	6878      	ldr	r0, [r7, #4]
 800098c:	f7ff fe36 	bl	80005fc <WM8978_Register_Wirter>
		WM8978_Register_Wirter(hi2c,2,0X1B0);	//R2,ROUT1,LOUT1脢盲鲁枚脢鹿脛脺(露煤禄煤驴脡脪脭鹿陇脳梅),BOOSTENR,BOOSTENL脢鹿脛脺
 8000990:	f44f 72d8 	mov.w	r2, #432	; 0x1b0
 8000994:	2102      	movs	r1, #2
 8000996:	6878      	ldr	r0, [r7, #4]
 8000998:	f7ff fe30 	bl	80005fc <WM8978_Register_Wirter>
		WM8978_Register_Wirter(hi2c,3,0X6C);	//R3,LOUT2,ROUT2脢盲鲁枚脢鹿脛脺(脌庐掳脠鹿陇脳梅),RMIX,LMIX脢鹿脛脺
 800099c:	226c      	movs	r2, #108	; 0x6c
 800099e:	2103      	movs	r1, #3
 80009a0:	6878      	ldr	r0, [r7, #4]
 80009a2:	f7ff fe2b 	bl	80005fc <WM8978_Register_Wirter>
		WM8978_Register_Wirter(hi2c,3, 0x7F);
 80009a6:	227f      	movs	r2, #127	; 0x7f
 80009a8:	2103      	movs	r1, #3
 80009aa:	6878      	ldr	r0, [r7, #4]
 80009ac:	f7ff fe26 	bl	80005fc <WM8978_Register_Wirter>
		WM8978_Register_Wirter(hi2c,4, 0x10);
 80009b0:	2210      	movs	r2, #16
 80009b2:	2104      	movs	r1, #4
 80009b4:	6878      	ldr	r0, [r7, #4]
 80009b6:	f7ff fe21 	bl	80005fc <WM8978_Register_Wirter>
		WM8978_Register_Wirter(hi2c,6,0);		//R6,MCLK脫脡脥芒虏驴脤谩鹿漏
 80009ba:	2200      	movs	r2, #0
 80009bc:	2106      	movs	r1, #6
 80009be:	6878      	ldr	r0, [r7, #4]
 80009c0:	f7ff fe1c 	bl	80005fc <WM8978_Register_Wirter>
		WM8978_Register_Wirter(hi2c,43,1<<4);	//R43,INVROUT2路麓脧貌,脟媒露炉脌庐掳脠
 80009c4:	2210      	movs	r2, #16
 80009c6:	212b      	movs	r1, #43	; 0x2b
 80009c8:	6878      	ldr	r0, [r7, #4]
 80009ca:	f7ff fe17 	bl	80005fc <WM8978_Register_Wirter>
		WM8978_Register_Wirter(hi2c,47,1<<8);	//R47脡猫脰脙,PGABOOSTL,脳贸脥篓碌脌MIC禄帽碌脙20卤露脭枚脪忙
 80009ce:	f44f 7280 	mov.w	r2, #256	; 0x100
 80009d2:	212f      	movs	r1, #47	; 0x2f
 80009d4:	6878      	ldr	r0, [r7, #4]
 80009d6:	f7ff fe11 	bl	80005fc <WM8978_Register_Wirter>
		WM8978_Register_Wirter(hi2c,48,1<<8);	//R48脡猫脰脙,PGABOOSTR,脫脪脥篓碌脌MIC禄帽碌脙20卤露脭枚脪忙
 80009da:	f44f 7280 	mov.w	r2, #256	; 0x100
 80009de:	2130      	movs	r1, #48	; 0x30
 80009e0:	6878      	ldr	r0, [r7, #4]
 80009e2:	f7ff fe0b 	bl	80005fc <WM8978_Register_Wirter>
		WM8978_Register_Wirter(hi2c,49,1<<1);	//R49,TSDEN,驴陋脝么鹿媒脠脠卤拢禄陇
 80009e6:	2202      	movs	r2, #2
 80009e8:	2131      	movs	r1, #49	; 0x31
 80009ea:	6878      	ldr	r0, [r7, #4]
 80009ec:	f7ff fe06 	bl	80005fc <WM8978_Register_Wirter>
		WM8978_Register_Wirter(hi2c,10,1<<3);	//R10,SOFTMUTE鹿脴卤脮,128x虏脡脩霉,脳卯录脩SNR
 80009f0:	2208      	movs	r2, #8
 80009f2:	210a      	movs	r1, #10
 80009f4:	6878      	ldr	r0, [r7, #4]
 80009f6:	f7ff fe01 	bl	80005fc <WM8978_Register_Wirter>
		WM8978_Register_Wirter(hi2c,14,1<<3);	//R14,AD
 80009fa:	2208      	movs	r2, #8
 80009fc:	210e      	movs	r1, #14
 80009fe:	6878      	ldr	r0, [r7, #4]
 8000a00:	f7ff fdfc 	bl	80005fc <WM8978_Register_Wirter>
//			WM8978_Register_Wirter(hi2c,54, 50);
//			WM8978_Register_Wirter(hi2c,55, 50 | (1 << 8));



}
 8000a04:	bf00      	nop
 8000a06:	3708      	adds	r7, #8
 8000a08:	46bd      	mov	sp, r7
 8000a0a:	bd80      	pop	{r7, pc}

08000a0c <Audio_Player_Start>:





void Audio_Player_Start() {
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	af00      	add	r7, sp, #0
	//WAV_FileRead3((uint8_t*) I2S_Buf2, sizeof(I2S_Buf0));
	//WAV_FileRead3((uint8_t*) I2S_Buf3, sizeof(I2S_Buf1));

	HAL_I2S_Transmit_DMAEx(&USEI2S, I2S_Buf0, I2S_Buf1, BUFFER_SIZE);
 8000a10:	f240 13e5 	movw	r3, #485	; 0x1e5
 8000a14:	4a03      	ldr	r2, [pc, #12]	; (8000a24 <Audio_Player_Start+0x18>)
 8000a16:	4904      	ldr	r1, [pc, #16]	; (8000a28 <Audio_Player_Start+0x1c>)
 8000a18:	4804      	ldr	r0, [pc, #16]	; (8000a2c <Audio_Player_Start+0x20>)
 8000a1a:	f7ff febf 	bl	800079c <HAL_I2S_Transmit_DMAEx>


	//HAL_I2S_Transmit_DMAEx2(&hi2s2, I2S_Buf2, I2S_Buf3, BUFFER_SIZE);
}
 8000a1e:	bf00      	nop
 8000a20:	bd80      	pop	{r7, pc}
 8000a22:	bf00      	nop
 8000a24:	20000500 	.word	0x20000500
 8000a28:	20000134 	.word	0x20000134
 8000a2c:	20002e50 	.word	0x20002e50

08000a30 <WM8978_HPvol_Set>:


void WM8978_HPvol_Set(uint8_t voll,uint8_t volr)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b082      	sub	sp, #8
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	4603      	mov	r3, r0
 8000a38:	460a      	mov	r2, r1
 8000a3a:	71fb      	strb	r3, [r7, #7]
 8000a3c:	4613      	mov	r3, r2
 8000a3e:	71bb      	strb	r3, [r7, #6]
	voll&=0X3F;
 8000a40:	79fb      	ldrb	r3, [r7, #7]
 8000a42:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000a46:	71fb      	strb	r3, [r7, #7]
	volr&=0X3F;//脧脼露篓路露脦搂
 8000a48:	79bb      	ldrb	r3, [r7, #6]
 8000a4a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000a4e:	71bb      	strb	r3, [r7, #6]
	if(voll==0)voll|=1<<6;//脪么脕驴脦陋0脢卤,脰卤陆脫mute
 8000a50:	79fb      	ldrb	r3, [r7, #7]
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d103      	bne.n	8000a5e <WM8978_HPvol_Set+0x2e>
 8000a56:	79fb      	ldrb	r3, [r7, #7]
 8000a58:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000a5c:	71fb      	strb	r3, [r7, #7]
	if(volr==0)volr|=1<<6;//脪么脕驴脦陋0脢卤,脰卤陆脫mute
 8000a5e:	79bb      	ldrb	r3, [r7, #6]
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d103      	bne.n	8000a6c <WM8978_HPvol_Set+0x3c>
 8000a64:	79bb      	ldrb	r3, [r7, #6]
 8000a66:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000a6a:	71bb      	strb	r3, [r7, #6]
	WM8978_Register_Wirter2(52,voll);			//R52,露煤禄煤脳贸脡霉碌脌脪么脕驴脡猫脰脙
 8000a6c:	79fb      	ldrb	r3, [r7, #7]
 8000a6e:	b29b      	uxth	r3, r3
 8000a70:	4619      	mov	r1, r3
 8000a72:	2034      	movs	r0, #52	; 0x34
 8000a74:	f7ff fd8a 	bl	800058c <WM8978_Register_Wirter2>
	WM8978_Register_Wirter2(53,volr|(1<<8));	//R53,露煤禄煤脫脪脡霉碌脌脪么脕驴脡猫脰脙,脥卢虏陆赂眉脨脗(HPVU=1)
 8000a78:	79bb      	ldrb	r3, [r7, #6]
 8000a7a:	b21b      	sxth	r3, r3
 8000a7c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000a80:	b21b      	sxth	r3, r3
 8000a82:	b29b      	uxth	r3, r3
 8000a84:	4619      	mov	r1, r3
 8000a86:	2035      	movs	r0, #53	; 0x35
 8000a88:	f7ff fd80 	bl	800058c <WM8978_Register_Wirter2>
}
 8000a8c:	bf00      	nop
 8000a8e:	3708      	adds	r7, #8
 8000a90:	46bd      	mov	sp, r7
 8000a92:	bd80      	pop	{r7, pc}

08000a94 <WM8978_SPKvol_Set>:



void WM8978_SPKvol_Set(uint8_t volx)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b082      	sub	sp, #8
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	71fb      	strb	r3, [r7, #7]
	volx&=0X3F;//脧脼露篓路露脦搂
 8000a9e:	79fb      	ldrb	r3, [r7, #7]
 8000aa0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000aa4:	71fb      	strb	r3, [r7, #7]
	if(volx==0)volx|=1<<6;//脪么脕驴脦陋0脢卤,脰卤陆脫mute
 8000aa6:	79fb      	ldrb	r3, [r7, #7]
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d103      	bne.n	8000ab4 <WM8978_SPKvol_Set+0x20>
 8000aac:	79fb      	ldrb	r3, [r7, #7]
 8000aae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000ab2:	71fb      	strb	r3, [r7, #7]
	WM8978_Register_Wirter2(54,volx);			//R54,脌庐掳脠脳贸脡霉碌脌脪么脕驴脡猫脰脙
 8000ab4:	79fb      	ldrb	r3, [r7, #7]
 8000ab6:	b29b      	uxth	r3, r3
 8000ab8:	4619      	mov	r1, r3
 8000aba:	2036      	movs	r0, #54	; 0x36
 8000abc:	f7ff fd66 	bl	800058c <WM8978_Register_Wirter2>
	WM8978_Register_Wirter2(55,volx|(1<<8));	//R55,脌庐掳脠脫脪脡霉碌脌脪么脕驴脡猫脰脙,脥卢虏陆赂眉脨脗(SPKVU=1)
 8000ac0:	79fb      	ldrb	r3, [r7, #7]
 8000ac2:	b21b      	sxth	r3, r3
 8000ac4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ac8:	b21b      	sxth	r3, r3
 8000aca:	b29b      	uxth	r3, r3
 8000acc:	4619      	mov	r1, r3
 8000ace:	2037      	movs	r0, #55	; 0x37
 8000ad0:	f7ff fd5c 	bl	800058c <WM8978_Register_Wirter2>
}
 8000ad4:	bf00      	nop
 8000ad6:	3708      	adds	r7, #8
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	bd80      	pop	{r7, pc}

08000adc <WM8978_ADDA_Cfg>:

void WM8978_ADDA_Cfg(uint8_t dacen,uint8_t adcen)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b084      	sub	sp, #16
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	460a      	mov	r2, r1
 8000ae6:	71fb      	strb	r3, [r7, #7]
 8000ae8:	4613      	mov	r3, r2
 8000aea:	71bb      	strb	r3, [r7, #6]
	uint16_t regval;
	regval=WM8978_Read_Reg(3);	//读取R3
 8000aec:	2003      	movs	r0, #3
 8000aee:	f7ff fd3b 	bl	8000568 <WM8978_Read_Reg>
 8000af2:	4603      	mov	r3, r0
 8000af4:	81fb      	strh	r3, [r7, #14]
	if(dacen)regval|=3<<0;		//R3最低2个位设置为1,开启DACR&DACL
 8000af6:	79fb      	ldrb	r3, [r7, #7]
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d004      	beq.n	8000b06 <WM8978_ADDA_Cfg+0x2a>
 8000afc:	89fb      	ldrh	r3, [r7, #14]
 8000afe:	f043 0303 	orr.w	r3, r3, #3
 8000b02:	81fb      	strh	r3, [r7, #14]
 8000b04:	e003      	b.n	8000b0e <WM8978_ADDA_Cfg+0x32>
	else regval&=~(3<<0);		//R3最低2个位清零,关闭DACR&DACL.
 8000b06:	89fb      	ldrh	r3, [r7, #14]
 8000b08:	f023 0303 	bic.w	r3, r3, #3
 8000b0c:	81fb      	strh	r3, [r7, #14]
	WM8978_Register_Wirter2(3,regval);	//设置R3
 8000b0e:	89fb      	ldrh	r3, [r7, #14]
 8000b10:	4619      	mov	r1, r3
 8000b12:	2003      	movs	r0, #3
 8000b14:	f7ff fd3a 	bl	800058c <WM8978_Register_Wirter2>
	regval=WM8978_Read_Reg(2);	//读取R2
 8000b18:	2002      	movs	r0, #2
 8000b1a:	f7ff fd25 	bl	8000568 <WM8978_Read_Reg>
 8000b1e:	4603      	mov	r3, r0
 8000b20:	81fb      	strh	r3, [r7, #14]
	if(adcen)regval|=3<<0;		//R2最低2个位设置为1,开启ADCR&ADCL
 8000b22:	79bb      	ldrb	r3, [r7, #6]
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d004      	beq.n	8000b32 <WM8978_ADDA_Cfg+0x56>
 8000b28:	89fb      	ldrh	r3, [r7, #14]
 8000b2a:	f043 0303 	orr.w	r3, r3, #3
 8000b2e:	81fb      	strh	r3, [r7, #14]
 8000b30:	e003      	b.n	8000b3a <WM8978_ADDA_Cfg+0x5e>
	else regval&=~(3<<0);		//R2最低2个位清零,关闭ADCR&ADCL.
 8000b32:	89fb      	ldrh	r3, [r7, #14]
 8000b34:	f023 0303 	bic.w	r3, r3, #3
 8000b38:	81fb      	strh	r3, [r7, #14]
	WM8978_Register_Wirter2(2,regval);	//设置R2
 8000b3a:	89fb      	ldrh	r3, [r7, #14]
 8000b3c:	4619      	mov	r1, r3
 8000b3e:	2002      	movs	r0, #2
 8000b40:	f7ff fd24 	bl	800058c <WM8978_Register_Wirter2>
}
 8000b44:	bf00      	nop
 8000b46:	3710      	adds	r7, #16
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	bd80      	pop	{r7, pc}

08000b4c <WM8978_LINEIN_Gain>:

void WM8978_LINEIN_Gain(uint8_t gain)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b084      	sub	sp, #16
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	4603      	mov	r3, r0
 8000b54:	71fb      	strb	r3, [r7, #7]
	uint16_t regval;
	gain&=0X07;
 8000b56:	79fb      	ldrb	r3, [r7, #7]
 8000b58:	f003 0307 	and.w	r3, r3, #7
 8000b5c:	71fb      	strb	r3, [r7, #7]
	regval=WM8978_Read_Reg(47);	//露脕脠隆R47
 8000b5e:	202f      	movs	r0, #47	; 0x2f
 8000b60:	f7ff fd02 	bl	8000568 <WM8978_Read_Reg>
 8000b64:	4603      	mov	r3, r0
 8000b66:	81fb      	strh	r3, [r7, #14]
	regval&=~(7<<4);			//脟氓鲁媒脭颅脌麓碌脛脡猫脰脙
 8000b68:	89fb      	ldrh	r3, [r7, #14]
 8000b6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000b6e:	81fb      	strh	r3, [r7, #14]
	WM8978_Register_Wirter2(47,regval|gain<<4);//脡猫脰脙R47
 8000b70:	79fb      	ldrb	r3, [r7, #7]
 8000b72:	011b      	lsls	r3, r3, #4
 8000b74:	b21a      	sxth	r2, r3
 8000b76:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000b7a:	4313      	orrs	r3, r2
 8000b7c:	b21b      	sxth	r3, r3
 8000b7e:	b29b      	uxth	r3, r3
 8000b80:	4619      	mov	r1, r3
 8000b82:	202f      	movs	r0, #47	; 0x2f
 8000b84:	f7ff fd02 	bl	800058c <WM8978_Register_Wirter2>
	regval=WM8978_Read_Reg(48);	//露脕脠隆R48
 8000b88:	2030      	movs	r0, #48	; 0x30
 8000b8a:	f7ff fced 	bl	8000568 <WM8978_Read_Reg>
 8000b8e:	4603      	mov	r3, r0
 8000b90:	81fb      	strh	r3, [r7, #14]
	regval&=~(7<<4);			//脟氓鲁媒脭颅脌麓碌脛脡猫脰脙
 8000b92:	89fb      	ldrh	r3, [r7, #14]
 8000b94:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000b98:	81fb      	strh	r3, [r7, #14]
	WM8978_Register_Wirter2(48,regval|gain<<4);//脡猫脰脙R48
 8000b9a:	79fb      	ldrb	r3, [r7, #7]
 8000b9c:	011b      	lsls	r3, r3, #4
 8000b9e:	b21a      	sxth	r2, r3
 8000ba0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000ba4:	4313      	orrs	r3, r2
 8000ba6:	b21b      	sxth	r3, r3
 8000ba8:	b29b      	uxth	r3, r3
 8000baa:	4619      	mov	r1, r3
 8000bac:	2030      	movs	r0, #48	; 0x30
 8000bae:	f7ff fced 	bl	800058c <WM8978_Register_Wirter2>
}
 8000bb2:	bf00      	nop
 8000bb4:	3710      	adds	r7, #16
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	bd80      	pop	{r7, pc}

08000bba <WM8978_Input_Cfg>:

void WM8978_Input_Cfg(uint8_t micen,uint8_t lineinen,uint8_t auxen)
{
 8000bba:	b580      	push	{r7, lr}
 8000bbc:	b084      	sub	sp, #16
 8000bbe:	af00      	add	r7, sp, #0
 8000bc0:	4603      	mov	r3, r0
 8000bc2:	71fb      	strb	r3, [r7, #7]
 8000bc4:	460b      	mov	r3, r1
 8000bc6:	71bb      	strb	r3, [r7, #6]
 8000bc8:	4613      	mov	r3, r2
 8000bca:	717b      	strb	r3, [r7, #5]
	uint16_t regval;
	regval=WM8978_Read_Reg(2);	//读取R2
 8000bcc:	2002      	movs	r0, #2
 8000bce:	f7ff fccb 	bl	8000568 <WM8978_Read_Reg>
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	81fb      	strh	r3, [r7, #14]
	if(micen)regval|=3<<2;		//开启INPPGAENR,INPPGAENL(MIC的PGA放大)
 8000bd6:	79fb      	ldrb	r3, [r7, #7]
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d004      	beq.n	8000be6 <WM8978_Input_Cfg+0x2c>
 8000bdc:	89fb      	ldrh	r3, [r7, #14]
 8000bde:	f043 030c 	orr.w	r3, r3, #12
 8000be2:	81fb      	strh	r3, [r7, #14]
 8000be4:	e003      	b.n	8000bee <WM8978_Input_Cfg+0x34>
	else regval&=~(3<<2);		//关闭INPPGAENR,INPPGAENL.
 8000be6:	89fb      	ldrh	r3, [r7, #14]
 8000be8:	f023 030c 	bic.w	r3, r3, #12
 8000bec:	81fb      	strh	r3, [r7, #14]
 	WM8978_Register_Wirter2(2,regval);	//设置R2
 8000bee:	89fb      	ldrh	r3, [r7, #14]
 8000bf0:	4619      	mov	r1, r3
 8000bf2:	2002      	movs	r0, #2
 8000bf4:	f7ff fcca 	bl	800058c <WM8978_Register_Wirter2>

	regval=WM8978_Read_Reg(44);	//读取R44
 8000bf8:	202c      	movs	r0, #44	; 0x2c
 8000bfa:	f7ff fcb5 	bl	8000568 <WM8978_Read_Reg>
 8000bfe:	4603      	mov	r3, r0
 8000c00:	81fb      	strh	r3, [r7, #14]
	if(micen)regval|=3<<4|3<<0;	//开启LIN2INPPGA,LIP2INPGA,RIN2INPPGA,RIP2INPGA.
 8000c02:	79fb      	ldrb	r3, [r7, #7]
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d004      	beq.n	8000c12 <WM8978_Input_Cfg+0x58>
 8000c08:	89fb      	ldrh	r3, [r7, #14]
 8000c0a:	f043 0333 	orr.w	r3, r3, #51	; 0x33
 8000c0e:	81fb      	strh	r3, [r7, #14]
 8000c10:	e003      	b.n	8000c1a <WM8978_Input_Cfg+0x60>
	else regval&=~(3<<4|3<<0);	//关闭LIN2INPPGA,LIP2INPGA,RIN2INPPGA,RIP2INPGA.
 8000c12:	89fb      	ldrh	r3, [r7, #14]
 8000c14:	f023 0333 	bic.w	r3, r3, #51	; 0x33
 8000c18:	81fb      	strh	r3, [r7, #14]
	WM8978_Register_Wirter2(44,regval);//设置R44
 8000c1a:	89fb      	ldrh	r3, [r7, #14]
 8000c1c:	4619      	mov	r1, r3
 8000c1e:	202c      	movs	r0, #44	; 0x2c
 8000c20:	f7ff fcb4 	bl	800058c <WM8978_Register_Wirter2>

	if(lineinen)WM8978_LINEIN_Gain(5);//LINE IN 0dB增益
 8000c24:	79bb      	ldrb	r3, [r7, #6]
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d003      	beq.n	8000c32 <WM8978_Input_Cfg+0x78>
 8000c2a:	2005      	movs	r0, #5
 8000c2c:	f7ff ff8e 	bl	8000b4c <WM8978_LINEIN_Gain>
 8000c30:	e002      	b.n	8000c38 <WM8978_Input_Cfg+0x7e>
	else WM8978_LINEIN_Gain(0);		//关闭LINE IN
 8000c32:	2000      	movs	r0, #0
 8000c34:	f7ff ff8a 	bl	8000b4c <WM8978_LINEIN_Gain>
	if(auxen)WM8978_AUX_Gain(7);//AUX 6dB增益
 8000c38:	797b      	ldrb	r3, [r7, #5]
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d003      	beq.n	8000c46 <WM8978_Input_Cfg+0x8c>
 8000c3e:	2007      	movs	r0, #7
 8000c40:	f7ff fd35 	bl	80006ae <WM8978_AUX_Gain>
	else WM8978_AUX_Gain(0);	//关闭AUX输入
}
 8000c44:	e002      	b.n	8000c4c <WM8978_Input_Cfg+0x92>
	else WM8978_AUX_Gain(0);	//关闭AUX输入
 8000c46:	2000      	movs	r0, #0
 8000c48:	f7ff fd31 	bl	80006ae <WM8978_AUX_Gain>
}
 8000c4c:	bf00      	nop
 8000c4e:	3710      	adds	r7, #16
 8000c50:	46bd      	mov	sp, r7
 8000c52:	bd80      	pop	{r7, pc}

08000c54 <WM8978_MIC_Gain>:

void WM8978_MIC_Gain(uint8_t gain)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b082      	sub	sp, #8
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	4603      	mov	r3, r0
 8000c5c:	71fb      	strb	r3, [r7, #7]
	gain&=0X3F;
 8000c5e:	79fb      	ldrb	r3, [r7, #7]
 8000c60:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000c64:	71fb      	strb	r3, [r7, #7]
	WM8978_Register_Wirter2(45,gain);		//R45,脳贸脥篓碌脌PGA脡猫脰脙
 8000c66:	79fb      	ldrb	r3, [r7, #7]
 8000c68:	b29b      	uxth	r3, r3
 8000c6a:	4619      	mov	r1, r3
 8000c6c:	202d      	movs	r0, #45	; 0x2d
 8000c6e:	f7ff fc8d 	bl	800058c <WM8978_Register_Wirter2>
	WM8978_Register_Wirter2(46,gain|1<<8);	//R46,脫脪脥篓碌脌PGA脡猫脰脙
 8000c72:	79fb      	ldrb	r3, [r7, #7]
 8000c74:	b21b      	sxth	r3, r3
 8000c76:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c7a:	b21b      	sxth	r3, r3
 8000c7c:	b29b      	uxth	r3, r3
 8000c7e:	4619      	mov	r1, r3
 8000c80:	202e      	movs	r0, #46	; 0x2e
 8000c82:	f7ff fc83 	bl	800058c <WM8978_Register_Wirter2>
}
 8000c86:	bf00      	nop
 8000c88:	3708      	adds	r7, #8
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bd80      	pop	{r7, pc}

08000c8e <WM8978_I2S_Cfg>:
void WM8978_I2S_Cfg(uint8_t fmt,uint8_t len)
{
 8000c8e:	b580      	push	{r7, lr}
 8000c90:	b082      	sub	sp, #8
 8000c92:	af00      	add	r7, sp, #0
 8000c94:	4603      	mov	r3, r0
 8000c96:	460a      	mov	r2, r1
 8000c98:	71fb      	strb	r3, [r7, #7]
 8000c9a:	4613      	mov	r3, r2
 8000c9c:	71bb      	strb	r3, [r7, #6]
	fmt&=0X03;
 8000c9e:	79fb      	ldrb	r3, [r7, #7]
 8000ca0:	f003 0303 	and.w	r3, r3, #3
 8000ca4:	71fb      	strb	r3, [r7, #7]
	len&=0X03;//限定范围
 8000ca6:	79bb      	ldrb	r3, [r7, #6]
 8000ca8:	f003 0303 	and.w	r3, r3, #3
 8000cac:	71bb      	strb	r3, [r7, #6]
	WM8978_Register_Wirter2(4,(fmt<<3)|(len<<5));	//R4,WM8978工作模式设置
 8000cae:	79fb      	ldrb	r3, [r7, #7]
 8000cb0:	00db      	lsls	r3, r3, #3
 8000cb2:	b21a      	sxth	r2, r3
 8000cb4:	79bb      	ldrb	r3, [r7, #6]
 8000cb6:	015b      	lsls	r3, r3, #5
 8000cb8:	b21b      	sxth	r3, r3
 8000cba:	4313      	orrs	r3, r2
 8000cbc:	b21b      	sxth	r3, r3
 8000cbe:	b29b      	uxth	r3, r3
 8000cc0:	4619      	mov	r1, r3
 8000cc2:	2004      	movs	r0, #4
 8000cc4:	f7ff fc62 	bl	800058c <WM8978_Register_Wirter2>
}
 8000cc8:	bf00      	nop
 8000cca:	3708      	adds	r7, #8
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	bd80      	pop	{r7, pc}

08000cd0 <Audio_Player_Stop>:

void Audio_Player_Resume(void) {
	HAL_I2S_DMAResume(&USEI2S);
}

void Audio_Player_Stop(void) {
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	af00      	add	r7, sp, #0
	WAV_FileInit();
 8000cd4:	f7ff fd1c 	bl	8000710 <WAV_FileInit>
	HAL_I2S_DMAStop(&USEI2S);
 8000cd8:	4802      	ldr	r0, [pc, #8]	; (8000ce4 <Audio_Player_Stop+0x14>)
 8000cda:	f007 fafb 	bl	80082d4 <HAL_I2S_DMAStop>
}
 8000cde:	bf00      	nop
 8000ce0:	bd80      	pop	{r7, pc}
 8000ce2:	bf00      	nop
 8000ce4:	20002e50 	.word	0x20002e50

08000ce8 <delay_us>:

//ʱnus
//nusΪҪʱus.
//nus:0~190887435(ֵ2^32/fac_us@fac_us=22.5)
void delay_us(uint32_t nus)
{		
 8000ce8:	b480      	push	{r7}
 8000cea:	b089      	sub	sp, #36	; 0x24
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]
	uint32_t ticks;
	uint32_t told,tnow,tcnt=0;
 8000cf0:	2300      	movs	r3, #0
 8000cf2:	61bb      	str	r3, [r7, #24]
	uint32_t reload=SysTick->LOAD;				//LOADֵ
 8000cf4:	4b19      	ldr	r3, [pc, #100]	; (8000d5c <delay_us+0x74>)
 8000cf6:	685b      	ldr	r3, [r3, #4]
 8000cf8:	617b      	str	r3, [r7, #20]
	ticks=nus*fac_us; 						//ҪĽ
 8000cfa:	4b19      	ldr	r3, [pc, #100]	; (8000d60 <delay_us+0x78>)
 8000cfc:	681a      	ldr	r2, [r3, #0]
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	fb02 f303 	mul.w	r3, r2, r3
 8000d04:	613b      	str	r3, [r7, #16]
	told=SysTick->VAL;        				//սʱļֵ
 8000d06:	4b15      	ldr	r3, [pc, #84]	; (8000d5c <delay_us+0x74>)
 8000d08:	689b      	ldr	r3, [r3, #8]
 8000d0a:	61fb      	str	r3, [r7, #28]
	while(1)
	{
		tnow=SysTick->VAL;	
 8000d0c:	4b13      	ldr	r3, [pc, #76]	; (8000d5c <delay_us+0x74>)
 8000d0e:	689b      	ldr	r3, [r3, #8]
 8000d10:	60fb      	str	r3, [r7, #12]
		if(tnow!=told)
 8000d12:	68fa      	ldr	r2, [r7, #12]
 8000d14:	69fb      	ldr	r3, [r7, #28]
 8000d16:	429a      	cmp	r2, r3
 8000d18:	d0f8      	beq.n	8000d0c <delay_us+0x24>
		{	    
			if(tnow<told)tcnt+=told-tnow;	//עһSYSTICKһݼļͿ.
 8000d1a:	68fa      	ldr	r2, [r7, #12]
 8000d1c:	69fb      	ldr	r3, [r7, #28]
 8000d1e:	429a      	cmp	r2, r3
 8000d20:	d206      	bcs.n	8000d30 <delay_us+0x48>
 8000d22:	69fa      	ldr	r2, [r7, #28]
 8000d24:	68fb      	ldr	r3, [r7, #12]
 8000d26:	1ad3      	subs	r3, r2, r3
 8000d28:	69ba      	ldr	r2, [r7, #24]
 8000d2a:	4413      	add	r3, r2
 8000d2c:	61bb      	str	r3, [r7, #24]
 8000d2e:	e007      	b.n	8000d40 <delay_us+0x58>
			else tcnt+=reload-tnow+told;	    
 8000d30:	697a      	ldr	r2, [r7, #20]
 8000d32:	68fb      	ldr	r3, [r7, #12]
 8000d34:	1ad2      	subs	r2, r2, r3
 8000d36:	69fb      	ldr	r3, [r7, #28]
 8000d38:	4413      	add	r3, r2
 8000d3a:	69ba      	ldr	r2, [r7, #24]
 8000d3c:	4413      	add	r3, r2
 8000d3e:	61bb      	str	r3, [r7, #24]
			told=tnow;
 8000d40:	68fb      	ldr	r3, [r7, #12]
 8000d42:	61fb      	str	r3, [r7, #28]
			if(tcnt>=ticks)break;			//ʱ䳬/Ҫӳٵʱ,˳.
 8000d44:	69ba      	ldr	r2, [r7, #24]
 8000d46:	693b      	ldr	r3, [r7, #16]
 8000d48:	429a      	cmp	r2, r3
 8000d4a:	d200      	bcs.n	8000d4e <delay_us+0x66>
		tnow=SysTick->VAL;	
 8000d4c:	e7de      	b.n	8000d0c <delay_us+0x24>
			if(tcnt>=ticks)break;			//ʱ䳬/Ҫӳٵʱ,˳.
 8000d4e:	bf00      	nop
		}  
	};
}
 8000d50:	bf00      	nop
 8000d52:	3724      	adds	r7, #36	; 0x24
 8000d54:	46bd      	mov	sp, r7
 8000d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5a:	4770      	bx	lr
 8000d5c:	e000e010 	.word	0xe000e010
 8000d60:	200008d8 	.word	0x200008d8

08000d64 <I2S2_Init>:
//				       I2S_STANDARD_LSB/I2S_STANDARD_PCM_SHORT/I2S_STANDARD_PCM_LONG
//I2S_Mode:I2S����ģʽ,�������ã�I2S_MODE_SLAVE_TX/I2S_MODE_SLAVE_RX/I2S_MODE_MASTER_TX/I2S_MODE_MASTER_RX
//I2S_Clock_Polarity:ʱ�ӵ�ƽ����������Ϊ:I2S_CPOL_LOW/I2S_CPOL_HIGH
//I2S_DataFormat:���ݳ���,�������ã�I2S_DATAFORMAT_16B/I2S_DATAFORMAT_16B_EXTENDED/I2S_DATAFORMAT_24B/I2S_DATAFORMAT_32B
void I2S2_Init(uint32_t I2S_Standard,uint32_t I2S_Mode,uint32_t I2S_Clock_Polarity,uint32_t I2S_DataFormat)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b084      	sub	sp, #16
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	60f8      	str	r0, [r7, #12]
 8000d6c:	60b9      	str	r1, [r7, #8]
 8000d6e:	607a      	str	r2, [r7, #4]
 8000d70:	603b      	str	r3, [r7, #0]
	I2S2_Handler.Instance=SPI2;
 8000d72:	4b26      	ldr	r3, [pc, #152]	; (8000e0c <I2S2_Init+0xa8>)
 8000d74:	4a26      	ldr	r2, [pc, #152]	; (8000e10 <I2S2_Init+0xac>)
 8000d76:	601a      	str	r2, [r3, #0]
	I2S2_Handler.Init.Mode=I2S_Mode;					//IISģʽ
 8000d78:	4a24      	ldr	r2, [pc, #144]	; (8000e0c <I2S2_Init+0xa8>)
 8000d7a:	68bb      	ldr	r3, [r7, #8]
 8000d7c:	6053      	str	r3, [r2, #4]
	I2S2_Handler.Init.Standard=I2S_Standard;			//IIS��׼
 8000d7e:	4a23      	ldr	r2, [pc, #140]	; (8000e0c <I2S2_Init+0xa8>)
 8000d80:	68fb      	ldr	r3, [r7, #12]
 8000d82:	6093      	str	r3, [r2, #8]
	I2S2_Handler.Init.DataFormat=I2S_DataFormat;		//IIS���ݳ���
 8000d84:	4a21      	ldr	r2, [pc, #132]	; (8000e0c <I2S2_Init+0xa8>)
 8000d86:	683b      	ldr	r3, [r7, #0]
 8000d88:	60d3      	str	r3, [r2, #12]
	I2S2_Handler.Init.MCLKOutput=I2S_MCLKOUTPUT_ENABLE;	//��ʱ�����ʹ��
 8000d8a:	4b20      	ldr	r3, [pc, #128]	; (8000e0c <I2S2_Init+0xa8>)
 8000d8c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000d90:	611a      	str	r2, [r3, #16]
	I2S2_Handler.Init.AudioFreq=I2S_AUDIOFREQ_DEFAULT;	//IISƵ������
 8000d92:	4b1e      	ldr	r3, [pc, #120]	; (8000e0c <I2S2_Init+0xa8>)
 8000d94:	2202      	movs	r2, #2
 8000d96:	615a      	str	r2, [r3, #20]
	I2S2_Handler.Init.CPOL=I2S_Clock_Polarity;			//����״̬ʱ�ӵ�ƽ
 8000d98:	4a1c      	ldr	r2, [pc, #112]	; (8000e0c <I2S2_Init+0xa8>)
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	6193      	str	r3, [r2, #24]
	I2S2_Handler.Init.ClockSource=I2S_CLOCK_PLL;		//IISʱ��ԴΪPLL
 8000d9e:	4b1b      	ldr	r3, [pc, #108]	; (8000e0c <I2S2_Init+0xa8>)
 8000da0:	2200      	movs	r2, #0
 8000da2:	61da      	str	r2, [r3, #28]
	I2S2_Handler.Init.FullDuplexMode=I2S_FULLDUPLEXMODE_ENABLE;	//IISȫ˫��
 8000da4:	4b19      	ldr	r3, [pc, #100]	; (8000e0c <I2S2_Init+0xa8>)
 8000da6:	2201      	movs	r2, #1
 8000da8:	621a      	str	r2, [r3, #32]
	HAL_I2S_Init(&I2S2_Handler);
 8000daa:	4818      	ldr	r0, [pc, #96]	; (8000e0c <I2S2_Init+0xa8>)
 8000dac:	f007 f952 	bl	8008054 <HAL_I2S_Init>
	
	SPI2->CR2|=1<<1;									//SPI2 TX DMA����ʹ��.
 8000db0:	4b17      	ldr	r3, [pc, #92]	; (8000e10 <I2S2_Init+0xac>)
 8000db2:	685b      	ldr	r3, [r3, #4]
 8000db4:	4a16      	ldr	r2, [pc, #88]	; (8000e10 <I2S2_Init+0xac>)
 8000db6:	f043 0302 	orr.w	r3, r3, #2
 8000dba:	6053      	str	r3, [r2, #4]
	I2S2ext->CR2|=1<<0;									//I2S2ext RX DMA����ʹ��.
 8000dbc:	4b15      	ldr	r3, [pc, #84]	; (8000e14 <I2S2_Init+0xb0>)
 8000dbe:	685b      	ldr	r3, [r3, #4]
 8000dc0:	4a14      	ldr	r2, [pc, #80]	; (8000e14 <I2S2_Init+0xb0>)
 8000dc2:	f043 0301 	orr.w	r3, r3, #1
 8000dc6:	6053      	str	r3, [r2, #4]
	__HAL_I2S_ENABLE(&I2S2_Handler);					//ʹ��I2S2
 8000dc8:	4b10      	ldr	r3, [pc, #64]	; (8000e0c <I2S2_Init+0xa8>)
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	69da      	ldr	r2, [r3, #28]
 8000dce:	4b0f      	ldr	r3, [pc, #60]	; (8000e0c <I2S2_Init+0xa8>)
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000dd6:	61da      	str	r2, [r3, #28]
	__HAL_I2SEXT_ENABLE(&I2S2_Handler);					//ʹ��I2S2ext
 8000dd8:	4b0c      	ldr	r3, [pc, #48]	; (8000e0c <I2S2_Init+0xa8>)
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	4a0c      	ldr	r2, [pc, #48]	; (8000e10 <I2S2_Init+0xac>)
 8000dde:	4293      	cmp	r3, r2
 8000de0:	d101      	bne.n	8000de6 <I2S2_Init+0x82>
 8000de2:	4b0c      	ldr	r3, [pc, #48]	; (8000e14 <I2S2_Init+0xb0>)
 8000de4:	e001      	b.n	8000dea <I2S2_Init+0x86>
 8000de6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8000dea:	69da      	ldr	r2, [r3, #28]
 8000dec:	4b07      	ldr	r3, [pc, #28]	; (8000e0c <I2S2_Init+0xa8>)
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	4907      	ldr	r1, [pc, #28]	; (8000e10 <I2S2_Init+0xac>)
 8000df2:	428b      	cmp	r3, r1
 8000df4:	d101      	bne.n	8000dfa <I2S2_Init+0x96>
 8000df6:	4b07      	ldr	r3, [pc, #28]	; (8000e14 <I2S2_Init+0xb0>)
 8000df8:	e001      	b.n	8000dfe <I2S2_Init+0x9a>
 8000dfa:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8000dfe:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000e02:	61da      	str	r2, [r3, #28]
}
 8000e04:	bf00      	nop
 8000e06:	3710      	adds	r7, #16
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	bd80      	pop	{r7, pc}
 8000e0c:	20000a90 	.word	0x20000a90
 8000e10:	40003800 	.word	0x40003800
 8000e14:	40003400 	.word	0x40003400

08000e18 <I2S2_SampleRate_Set>:

//����SAIA�Ĳ�����(@MCKEN)
//samplerate:������,��λ:Hz
//����ֵ:0,���óɹ�;1,�޷�����.
uint8_t I2S2_SampleRate_Set(uint32_t samplerate)
{   
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b088      	sub	sp, #32
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]
    uint8_t i=0;
 8000e20:	2300      	movs	r3, #0
 8000e22:	77fb      	strb	r3, [r7, #31]
	uint32_t tempreg=0;
 8000e24:	2300      	movs	r3, #0
 8000e26:	61bb      	str	r3, [r7, #24]
    RCC_PeriphCLKInitTypeDef RCCI2S2_ClkInitSture;  
	
	for(i=0;i<(sizeof(I2S_PSC_TBL)/10);i++)//�����Ĳ������Ƿ����֧��
 8000e28:	2300      	movs	r3, #0
 8000e2a:	77fb      	strb	r3, [r7, #31]
 8000e2c:	e011      	b.n	8000e52 <I2S2_SampleRate_Set+0x3a>
	{
		if((samplerate/10)==I2S_PSC_TBL[i][0])break;
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	4a33      	ldr	r2, [pc, #204]	; (8000f00 <I2S2_SampleRate_Set+0xe8>)
 8000e32:	fba2 2303 	umull	r2, r3, r2, r3
 8000e36:	08d9      	lsrs	r1, r3, #3
 8000e38:	7ffa      	ldrb	r2, [r7, #31]
 8000e3a:	4832      	ldr	r0, [pc, #200]	; (8000f04 <I2S2_SampleRate_Set+0xec>)
 8000e3c:	4613      	mov	r3, r2
 8000e3e:	009b      	lsls	r3, r3, #2
 8000e40:	4413      	add	r3, r2
 8000e42:	005b      	lsls	r3, r3, #1
 8000e44:	4403      	add	r3, r0
 8000e46:	881b      	ldrh	r3, [r3, #0]
 8000e48:	4299      	cmp	r1, r3
 8000e4a:	d006      	beq.n	8000e5a <I2S2_SampleRate_Set+0x42>
	for(i=0;i<(sizeof(I2S_PSC_TBL)/10);i++)//�����Ĳ������Ƿ����֧��
 8000e4c:	7ffb      	ldrb	r3, [r7, #31]
 8000e4e:	3301      	adds	r3, #1
 8000e50:	77fb      	strb	r3, [r7, #31]
 8000e52:	7ffb      	ldrb	r3, [r7, #31]
 8000e54:	2b0a      	cmp	r3, #10
 8000e56:	d9ea      	bls.n	8000e2e <I2S2_SampleRate_Set+0x16>
 8000e58:	e000      	b.n	8000e5c <I2S2_SampleRate_Set+0x44>
		if((samplerate/10)==I2S_PSC_TBL[i][0])break;
 8000e5a:	bf00      	nop
	}
    if(i==(sizeof(I2S_PSC_TBL)/10))return 1;//�ѱ���Ҳ�Ҳ���
 8000e5c:	7ffb      	ldrb	r3, [r7, #31]
 8000e5e:	2b0b      	cmp	r3, #11
 8000e60:	d101      	bne.n	8000e66 <I2S2_SampleRate_Set+0x4e>
 8000e62:	2301      	movs	r3, #1
 8000e64:	e047      	b.n	8000ef6 <I2S2_SampleRate_Set+0xde>
	
    RCCI2S2_ClkInitSture.PeriphClockSelection=RCC_PERIPHCLK_I2S;	//����ʱ��Դѡ��
 8000e66:	2301      	movs	r3, #1
 8000e68:	60bb      	str	r3, [r7, #8]
    RCCI2S2_ClkInitSture.PLLI2S.PLLI2SN=(uint32_t)I2S_PSC_TBL[i][1];    	//����PLLI2SN
 8000e6a:	7ffa      	ldrb	r2, [r7, #31]
 8000e6c:	4925      	ldr	r1, [pc, #148]	; (8000f04 <I2S2_SampleRate_Set+0xec>)
 8000e6e:	4613      	mov	r3, r2
 8000e70:	009b      	lsls	r3, r3, #2
 8000e72:	4413      	add	r3, r2
 8000e74:	005b      	lsls	r3, r3, #1
 8000e76:	440b      	add	r3, r1
 8000e78:	3302      	adds	r3, #2
 8000e7a:	881b      	ldrh	r3, [r3, #0]
 8000e7c:	60fb      	str	r3, [r7, #12]
    RCCI2S2_ClkInitSture.PLLI2S.PLLI2SR=(uint32_t)I2S_PSC_TBL[i][2];    	//����PLLI2SR
 8000e7e:	7ffa      	ldrb	r2, [r7, #31]
 8000e80:	4920      	ldr	r1, [pc, #128]	; (8000f04 <I2S2_SampleRate_Set+0xec>)
 8000e82:	4613      	mov	r3, r2
 8000e84:	009b      	lsls	r3, r3, #2
 8000e86:	4413      	add	r3, r2
 8000e88:	005b      	lsls	r3, r3, #1
 8000e8a:	440b      	add	r3, r1
 8000e8c:	3304      	adds	r3, #4
 8000e8e:	881b      	ldrh	r3, [r3, #0]
 8000e90:	613b      	str	r3, [r7, #16]
    HAL_RCCEx_PeriphCLKConfig(&RCCI2S2_ClkInitSture);             	//����ʱ��
 8000e92:	f107 0308 	add.w	r3, r7, #8
 8000e96:	4618      	mov	r0, r3
 8000e98:	f008 fc02 	bl	80096a0 <HAL_RCCEx_PeriphCLKConfig>
	
	RCC->CR|=1<<26;					//����I2Sʱ��
 8000e9c:	4b1a      	ldr	r3, [pc, #104]	; (8000f08 <I2S2_SampleRate_Set+0xf0>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	4a19      	ldr	r2, [pc, #100]	; (8000f08 <I2S2_SampleRate_Set+0xf0>)
 8000ea2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000ea6:	6013      	str	r3, [r2, #0]
	while((RCC->CR&1<<27)==0);		//�ȴ�I2Sʱ�ӿ����ɹ�.
 8000ea8:	bf00      	nop
 8000eaa:	4b17      	ldr	r3, [pc, #92]	; (8000f08 <I2S2_SampleRate_Set+0xf0>)
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d0f9      	beq.n	8000eaa <I2S2_SampleRate_Set+0x92>
	tempreg=I2S_PSC_TBL[i][3]<<0;	//����I2SDIV
 8000eb6:	7ffa      	ldrb	r2, [r7, #31]
 8000eb8:	4912      	ldr	r1, [pc, #72]	; (8000f04 <I2S2_SampleRate_Set+0xec>)
 8000eba:	4613      	mov	r3, r2
 8000ebc:	009b      	lsls	r3, r3, #2
 8000ebe:	4413      	add	r3, r2
 8000ec0:	005b      	lsls	r3, r3, #1
 8000ec2:	440b      	add	r3, r1
 8000ec4:	3306      	adds	r3, #6
 8000ec6:	881b      	ldrh	r3, [r3, #0]
 8000ec8:	61bb      	str	r3, [r7, #24]
	tempreg|=I2S_PSC_TBL[i][4]<<8;	//����ODDλ
 8000eca:	7ffa      	ldrb	r2, [r7, #31]
 8000ecc:	490d      	ldr	r1, [pc, #52]	; (8000f04 <I2S2_SampleRate_Set+0xec>)
 8000ece:	4613      	mov	r3, r2
 8000ed0:	009b      	lsls	r3, r3, #2
 8000ed2:	4413      	add	r3, r2
 8000ed4:	005b      	lsls	r3, r3, #1
 8000ed6:	440b      	add	r3, r1
 8000ed8:	3308      	adds	r3, #8
 8000eda:	881b      	ldrh	r3, [r3, #0]
 8000edc:	021b      	lsls	r3, r3, #8
 8000ede:	461a      	mov	r2, r3
 8000ee0:	69bb      	ldr	r3, [r7, #24]
 8000ee2:	4313      	orrs	r3, r2
 8000ee4:	61bb      	str	r3, [r7, #24]
	tempreg|=1<<9;					//ʹ��MCKOEλ,���MCK
 8000ee6:	69bb      	ldr	r3, [r7, #24]
 8000ee8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000eec:	61bb      	str	r3, [r7, #24]
	SPI2->I2SPR=tempreg;			//����I2SPR�Ĵ���
 8000eee:	4a07      	ldr	r2, [pc, #28]	; (8000f0c <I2S2_SampleRate_Set+0xf4>)
 8000ef0:	69bb      	ldr	r3, [r7, #24]
 8000ef2:	6213      	str	r3, [r2, #32]
	return 0;
 8000ef4:	2300      	movs	r3, #0
}  
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	3720      	adds	r7, #32
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	bf00      	nop
 8000f00:	cccccccd 	.word	0xcccccccd
 8000f04:	08094bc8 	.word	0x08094bc8
 8000f08:	40023800 	.word	0x40023800
 8000f0c:	40003800 	.word	0x40003800

08000f10 <I2S2_TX_DMA_Init>:
//����Ϊ˫����ģʽ,������DMA��������ж�
//buf0:M0AR��ַ.
//buf1:M1AR��ַ.
//num:ÿ�δ���������
void I2S2_TX_DMA_Init(uint8_t* buf0,uint8_t *buf1,uint16_t num)
{  
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b088      	sub	sp, #32
 8000f14:	af02      	add	r7, sp, #8
 8000f16:	60f8      	str	r0, [r7, #12]
 8000f18:	60b9      	str	r1, [r7, #8]
 8000f1a:	4613      	mov	r3, r2
 8000f1c:	80fb      	strh	r3, [r7, #6]
    __HAL_RCC_DMA1_CLK_ENABLE();                                    		//ʹ��DMA1ʱ��
 8000f1e:	2300      	movs	r3, #0
 8000f20:	617b      	str	r3, [r7, #20]
 8000f22:	4b45      	ldr	r3, [pc, #276]	; (8001038 <I2S2_TX_DMA_Init+0x128>)
 8000f24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f26:	4a44      	ldr	r2, [pc, #272]	; (8001038 <I2S2_TX_DMA_Init+0x128>)
 8000f28:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000f2c:	6313      	str	r3, [r2, #48]	; 0x30
 8000f2e:	4b42      	ldr	r3, [pc, #264]	; (8001038 <I2S2_TX_DMA_Init+0x128>)
 8000f30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f32:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000f36:	617b      	str	r3, [r7, #20]
 8000f38:	697b      	ldr	r3, [r7, #20]
    __HAL_LINKDMA(&I2S2_Handler,hdmatx,I2S2_TXDMA_Handler);         		//��DMA��I2S��ϵ����
 8000f3a:	4b40      	ldr	r3, [pc, #256]	; (800103c <I2S2_TX_DMA_Init+0x12c>)
 8000f3c:	4a40      	ldr	r2, [pc, #256]	; (8001040 <I2S2_TX_DMA_Init+0x130>)
 8000f3e:	639a      	str	r2, [r3, #56]	; 0x38
 8000f40:	4b3f      	ldr	r3, [pc, #252]	; (8001040 <I2S2_TX_DMA_Init+0x130>)
 8000f42:	4a3e      	ldr	r2, [pc, #248]	; (800103c <I2S2_TX_DMA_Init+0x12c>)
 8000f44:	639a      	str	r2, [r3, #56]	; 0x38
	
    I2S2_TXDMA_Handler.Instance=DMA1_Stream4;                       		//DMA1������4
 8000f46:	4b3e      	ldr	r3, [pc, #248]	; (8001040 <I2S2_TX_DMA_Init+0x130>)
 8000f48:	4a3e      	ldr	r2, [pc, #248]	; (8001044 <I2S2_TX_DMA_Init+0x134>)
 8000f4a:	601a      	str	r2, [r3, #0]
    I2S2_TXDMA_Handler.Init.Channel=DMA_CHANNEL_0;                  		//ͨ��0
 8000f4c:	4b3c      	ldr	r3, [pc, #240]	; (8001040 <I2S2_TX_DMA_Init+0x130>)
 8000f4e:	2200      	movs	r2, #0
 8000f50:	605a      	str	r2, [r3, #4]
    I2S2_TXDMA_Handler.Init.Direction=DMA_MEMORY_TO_PERIPH;         		//�洢��������ģʽ
 8000f52:	4b3b      	ldr	r3, [pc, #236]	; (8001040 <I2S2_TX_DMA_Init+0x130>)
 8000f54:	2240      	movs	r2, #64	; 0x40
 8000f56:	609a      	str	r2, [r3, #8]
    I2S2_TXDMA_Handler.Init.PeriphInc=DMA_PINC_DISABLE;             		//���������ģʽ
 8000f58:	4b39      	ldr	r3, [pc, #228]	; (8001040 <I2S2_TX_DMA_Init+0x130>)
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	60da      	str	r2, [r3, #12]
    I2S2_TXDMA_Handler.Init.MemInc=DMA_MINC_ENABLE;                 		//�洢������ģʽ
 8000f5e:	4b38      	ldr	r3, [pc, #224]	; (8001040 <I2S2_TX_DMA_Init+0x130>)
 8000f60:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000f64:	611a      	str	r2, [r3, #16]
    I2S2_TXDMA_Handler.Init.PeriphDataAlignment=DMA_PDATAALIGN_HALFWORD;   	//�������ݳ���:16λ
 8000f66:	4b36      	ldr	r3, [pc, #216]	; (8001040 <I2S2_TX_DMA_Init+0x130>)
 8000f68:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000f6c:	615a      	str	r2, [r3, #20]
    I2S2_TXDMA_Handler.Init.MemDataAlignment=DMA_MDATAALIGN_HALFWORD;    	//�洢�����ݳ���:16λ
 8000f6e:	4b34      	ldr	r3, [pc, #208]	; (8001040 <I2S2_TX_DMA_Init+0x130>)
 8000f70:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000f74:	619a      	str	r2, [r3, #24]
    I2S2_TXDMA_Handler.Init.Mode=DMA_CIRCULAR;                      		//ʹ��ѭ��ģʽ
 8000f76:	4b32      	ldr	r3, [pc, #200]	; (8001040 <I2S2_TX_DMA_Init+0x130>)
 8000f78:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000f7c:	61da      	str	r2, [r3, #28]
    I2S2_TXDMA_Handler.Init.Priority=DMA_PRIORITY_HIGH;             		//�����ȼ�
 8000f7e:	4b30      	ldr	r3, [pc, #192]	; (8001040 <I2S2_TX_DMA_Init+0x130>)
 8000f80:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000f84:	621a      	str	r2, [r3, #32]
    I2S2_TXDMA_Handler.Init.FIFOMode=DMA_FIFOMODE_DISABLE;          		//��ʹ��FIFO
 8000f86:	4b2e      	ldr	r3, [pc, #184]	; (8001040 <I2S2_TX_DMA_Init+0x130>)
 8000f88:	2200      	movs	r2, #0
 8000f8a:	625a      	str	r2, [r3, #36]	; 0x24
    I2S2_TXDMA_Handler.Init.MemBurst=DMA_MBURST_SINGLE;             		//�洢������ͻ������
 8000f8c:	4b2c      	ldr	r3, [pc, #176]	; (8001040 <I2S2_TX_DMA_Init+0x130>)
 8000f8e:	2200      	movs	r2, #0
 8000f90:	62da      	str	r2, [r3, #44]	; 0x2c
    I2S2_TXDMA_Handler.Init.PeriphBurst=DMA_PBURST_SINGLE;          		//����ͻ�����δ���
 8000f92:	4b2b      	ldr	r3, [pc, #172]	; (8001040 <I2S2_TX_DMA_Init+0x130>)
 8000f94:	2200      	movs	r2, #0
 8000f96:	631a      	str	r2, [r3, #48]	; 0x30
    HAL_DMA_DeInit(&I2S2_TXDMA_Handler);                            		//�������ǰ������
 8000f98:	4829      	ldr	r0, [pc, #164]	; (8001040 <I2S2_TX_DMA_Init+0x130>)
 8000f9a:	f001 fe93 	bl	8002cc4 <HAL_DMA_DeInit>
    HAL_DMA_Init(&I2S2_TXDMA_Handler);	                            		//��ʼ��DMA
 8000f9e:	4828      	ldr	r0, [pc, #160]	; (8001040 <I2S2_TX_DMA_Init+0x130>)
 8000fa0:	f001 fde2 	bl	8002b68 <HAL_DMA_Init>

    HAL_DMAEx_MultiBufferStart(&I2S2_TXDMA_Handler,(uint32_t)buf0,(uint32_t)&SPI2->DR,(uint32_t)buf1,num);//����˫����
 8000fa4:	68f9      	ldr	r1, [r7, #12]
 8000fa6:	68ba      	ldr	r2, [r7, #8]
 8000fa8:	88fb      	ldrh	r3, [r7, #6]
 8000faa:	9300      	str	r3, [sp, #0]
 8000fac:	4613      	mov	r3, r2
 8000fae:	4a26      	ldr	r2, [pc, #152]	; (8001048 <I2S2_TX_DMA_Init+0x138>)
 8000fb0:	4823      	ldr	r0, [pc, #140]	; (8001040 <I2S2_TX_DMA_Init+0x130>)
 8000fb2:	f002 f991 	bl	80032d8 <HAL_DMAEx_MultiBufferStart>
    __HAL_DMA_DISABLE(&I2S2_TXDMA_Handler);                         		//�ȹر�DMA
 8000fb6:	4b22      	ldr	r3, [pc, #136]	; (8001040 <I2S2_TX_DMA_Init+0x130>)
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	681a      	ldr	r2, [r3, #0]
 8000fbc:	4b20      	ldr	r3, [pc, #128]	; (8001040 <I2S2_TX_DMA_Init+0x130>)
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	f022 0201 	bic.w	r2, r2, #1
 8000fc4:	601a      	str	r2, [r3, #0]
    delay_us(10);                                                   		//10us��ʱ����ֹ-O2�Ż�������
 8000fc6:	200a      	movs	r0, #10
 8000fc8:	f7ff fe8e 	bl	8000ce8 <delay_us>
    __HAL_DMA_ENABLE_IT(&I2S2_TXDMA_Handler,DMA_IT_TC);             		//������������ж�
 8000fcc:	4b1c      	ldr	r3, [pc, #112]	; (8001040 <I2S2_TX_DMA_Init+0x130>)
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	681a      	ldr	r2, [r3, #0]
 8000fd2:	4b1b      	ldr	r3, [pc, #108]	; (8001040 <I2S2_TX_DMA_Init+0x130>)
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	f042 0210 	orr.w	r2, r2, #16
 8000fda:	601a      	str	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(&I2S2_TXDMA_Handler,DMA_FLAG_TCIF0_4);     		//���DMA��������жϱ�־λ
 8000fdc:	4b18      	ldr	r3, [pc, #96]	; (8001040 <I2S2_TX_DMA_Init+0x130>)
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	461a      	mov	r2, r3
 8000fe2:	4b1a      	ldr	r3, [pc, #104]	; (800104c <I2S2_TX_DMA_Init+0x13c>)
 8000fe4:	429a      	cmp	r2, r3
 8000fe6:	d903      	bls.n	8000ff0 <I2S2_TX_DMA_Init+0xe0>
 8000fe8:	4b19      	ldr	r3, [pc, #100]	; (8001050 <I2S2_TX_DMA_Init+0x140>)
 8000fea:	2220      	movs	r2, #32
 8000fec:	60da      	str	r2, [r3, #12]
 8000fee:	e016      	b.n	800101e <I2S2_TX_DMA_Init+0x10e>
 8000ff0:	4b13      	ldr	r3, [pc, #76]	; (8001040 <I2S2_TX_DMA_Init+0x130>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	461a      	mov	r2, r3
 8000ff6:	4b17      	ldr	r3, [pc, #92]	; (8001054 <I2S2_TX_DMA_Init+0x144>)
 8000ff8:	429a      	cmp	r2, r3
 8000ffa:	d903      	bls.n	8001004 <I2S2_TX_DMA_Init+0xf4>
 8000ffc:	4a14      	ldr	r2, [pc, #80]	; (8001050 <I2S2_TX_DMA_Init+0x140>)
 8000ffe:	2320      	movs	r3, #32
 8001000:	6093      	str	r3, [r2, #8]
 8001002:	e00c      	b.n	800101e <I2S2_TX_DMA_Init+0x10e>
 8001004:	4b0e      	ldr	r3, [pc, #56]	; (8001040 <I2S2_TX_DMA_Init+0x130>)
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	461a      	mov	r2, r3
 800100a:	4b13      	ldr	r3, [pc, #76]	; (8001058 <I2S2_TX_DMA_Init+0x148>)
 800100c:	429a      	cmp	r2, r3
 800100e:	d903      	bls.n	8001018 <I2S2_TX_DMA_Init+0x108>
 8001010:	4a12      	ldr	r2, [pc, #72]	; (800105c <I2S2_TX_DMA_Init+0x14c>)
 8001012:	2320      	movs	r3, #32
 8001014:	60d3      	str	r3, [r2, #12]
 8001016:	e002      	b.n	800101e <I2S2_TX_DMA_Init+0x10e>
 8001018:	4a10      	ldr	r2, [pc, #64]	; (800105c <I2S2_TX_DMA_Init+0x14c>)
 800101a:	2320      	movs	r3, #32
 800101c:	6093      	str	r3, [r2, #8]
	
	HAL_NVIC_SetPriority(DMA1_Stream4_IRQn,5,0);                    		//DMA�ж����ȼ�
 800101e:	2200      	movs	r2, #0
 8001020:	2105      	movs	r1, #5
 8001022:	200f      	movs	r0, #15
 8001024:	f001 fd69 	bl	8002afa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8001028:	200f      	movs	r0, #15
 800102a:	f001 fd82 	bl	8002b32 <HAL_NVIC_EnableIRQ>
}
 800102e:	bf00      	nop
 8001030:	3718      	adds	r7, #24
 8001032:	46bd      	mov	sp, r7
 8001034:	bd80      	pop	{r7, pc}
 8001036:	bf00      	nop
 8001038:	40023800 	.word	0x40023800
 800103c:	20000a90 	.word	0x20000a90
 8001040:	20000ad8 	.word	0x20000ad8
 8001044:	40026070 	.word	0x40026070
 8001048:	4000380c 	.word	0x4000380c
 800104c:	40026458 	.word	0x40026458
 8001050:	40026400 	.word	0x40026400
 8001054:	400260b8 	.word	0x400260b8
 8001058:	40026058 	.word	0x40026058
 800105c:	40026000 	.word	0x40026000

08001060 <I2S2ext_RX_DMA_Init>:
//����Ϊ˫����ģʽ,������DMA��������ж�
//buf0:M0AR��ַ.
//buf1:M1AR��ַ.
//num:ÿ�δ���������
void I2S2ext_RX_DMA_Init(uint8_t* buf0,uint8_t *buf1,uint16_t num)
{  
 8001060:	b580      	push	{r7, lr}
 8001062:	b088      	sub	sp, #32
 8001064:	af02      	add	r7, sp, #8
 8001066:	60f8      	str	r0, [r7, #12]
 8001068:	60b9      	str	r1, [r7, #8]
 800106a:	4613      	mov	r3, r2
 800106c:	80fb      	strh	r3, [r7, #6]
	__HAL_RCC_DMA1_CLK_ENABLE();                                    		//ʹ��DMA1ʱ��
 800106e:	2300      	movs	r3, #0
 8001070:	617b      	str	r3, [r7, #20]
 8001072:	4b47      	ldr	r3, [pc, #284]	; (8001190 <I2S2ext_RX_DMA_Init+0x130>)
 8001074:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001076:	4a46      	ldr	r2, [pc, #280]	; (8001190 <I2S2ext_RX_DMA_Init+0x130>)
 8001078:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800107c:	6313      	str	r3, [r2, #48]	; 0x30
 800107e:	4b44      	ldr	r3, [pc, #272]	; (8001190 <I2S2ext_RX_DMA_Init+0x130>)
 8001080:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001082:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001086:	617b      	str	r3, [r7, #20]
 8001088:	697b      	ldr	r3, [r7, #20]
    __HAL_LINKDMA(&I2S2_Handler,hdmarx,I2S2_RXDMA_Handler);         		//��DMA��I2S��ϵ����
 800108a:	4b42      	ldr	r3, [pc, #264]	; (8001194 <I2S2ext_RX_DMA_Init+0x134>)
 800108c:	4a42      	ldr	r2, [pc, #264]	; (8001198 <I2S2ext_RX_DMA_Init+0x138>)
 800108e:	63da      	str	r2, [r3, #60]	; 0x3c
 8001090:	4b41      	ldr	r3, [pc, #260]	; (8001198 <I2S2ext_RX_DMA_Init+0x138>)
 8001092:	4a40      	ldr	r2, [pc, #256]	; (8001194 <I2S2ext_RX_DMA_Init+0x134>)
 8001094:	639a      	str	r2, [r3, #56]	; 0x38
	
    I2S2_RXDMA_Handler.Instance=DMA1_Stream3;                       		//DMA1������3
 8001096:	4b40      	ldr	r3, [pc, #256]	; (8001198 <I2S2ext_RX_DMA_Init+0x138>)
 8001098:	4a40      	ldr	r2, [pc, #256]	; (800119c <I2S2ext_RX_DMA_Init+0x13c>)
 800109a:	601a      	str	r2, [r3, #0]
    I2S2_RXDMA_Handler.Init.Channel=DMA_CHANNEL_3;                  		//ͨ��3
 800109c:	4b3e      	ldr	r3, [pc, #248]	; (8001198 <I2S2ext_RX_DMA_Init+0x138>)
 800109e:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 80010a2:	605a      	str	r2, [r3, #4]
    I2S2_RXDMA_Handler.Init.Direction=DMA_PERIPH_TO_MEMORY;         		//���赽�洢��ģʽ
 80010a4:	4b3c      	ldr	r3, [pc, #240]	; (8001198 <I2S2ext_RX_DMA_Init+0x138>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	609a      	str	r2, [r3, #8]
    I2S2_RXDMA_Handler.Init.PeriphInc=DMA_PINC_DISABLE;             		//���������ģʽ
 80010aa:	4b3b      	ldr	r3, [pc, #236]	; (8001198 <I2S2ext_RX_DMA_Init+0x138>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	60da      	str	r2, [r3, #12]
    I2S2_RXDMA_Handler.Init.MemInc=DMA_MINC_ENABLE;                 		//�洢������ģʽ
 80010b0:	4b39      	ldr	r3, [pc, #228]	; (8001198 <I2S2ext_RX_DMA_Init+0x138>)
 80010b2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80010b6:	611a      	str	r2, [r3, #16]
    I2S2_RXDMA_Handler.Init.PeriphDataAlignment=DMA_PDATAALIGN_HALFWORD;   	//�������ݳ���:16λ
 80010b8:	4b37      	ldr	r3, [pc, #220]	; (8001198 <I2S2ext_RX_DMA_Init+0x138>)
 80010ba:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80010be:	615a      	str	r2, [r3, #20]
    I2S2_RXDMA_Handler.Init.MemDataAlignment=DMA_MDATAALIGN_HALFWORD;    	//�洢�����ݳ���:16λ
 80010c0:	4b35      	ldr	r3, [pc, #212]	; (8001198 <I2S2ext_RX_DMA_Init+0x138>)
 80010c2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80010c6:	619a      	str	r2, [r3, #24]
    I2S2_RXDMA_Handler.Init.Mode=DMA_CIRCULAR;                      		//ʹ��ѭ��ģʽ
 80010c8:	4b33      	ldr	r3, [pc, #204]	; (8001198 <I2S2ext_RX_DMA_Init+0x138>)
 80010ca:	f44f 7280 	mov.w	r2, #256	; 0x100
 80010ce:	61da      	str	r2, [r3, #28]
    I2S2_RXDMA_Handler.Init.Priority=DMA_PRIORITY_MEDIUM;             		//�е����ȼ�
 80010d0:	4b31      	ldr	r3, [pc, #196]	; (8001198 <I2S2ext_RX_DMA_Init+0x138>)
 80010d2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80010d6:	621a      	str	r2, [r3, #32]
    I2S2_RXDMA_Handler.Init.FIFOMode=DMA_FIFOMODE_DISABLE;          		//��ʹ��FIFO
 80010d8:	4b2f      	ldr	r3, [pc, #188]	; (8001198 <I2S2ext_RX_DMA_Init+0x138>)
 80010da:	2200      	movs	r2, #0
 80010dc:	625a      	str	r2, [r3, #36]	; 0x24
    I2S2_RXDMA_Handler.Init.MemBurst=DMA_MBURST_SINGLE;             		//�洢������ͻ������
 80010de:	4b2e      	ldr	r3, [pc, #184]	; (8001198 <I2S2ext_RX_DMA_Init+0x138>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	62da      	str	r2, [r3, #44]	; 0x2c
    I2S2_RXDMA_Handler.Init.PeriphBurst=DMA_PBURST_SINGLE;          		//����ͻ�����δ���
 80010e4:	4b2c      	ldr	r3, [pc, #176]	; (8001198 <I2S2ext_RX_DMA_Init+0x138>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	631a      	str	r2, [r3, #48]	; 0x30
    HAL_DMA_DeInit(&I2S2_RXDMA_Handler);                            		//�������ǰ������
 80010ea:	482b      	ldr	r0, [pc, #172]	; (8001198 <I2S2ext_RX_DMA_Init+0x138>)
 80010ec:	f001 fdea 	bl	8002cc4 <HAL_DMA_DeInit>
    HAL_DMA_Init(&I2S2_RXDMA_Handler);	                            		//��ʼ��DMA
 80010f0:	4829      	ldr	r0, [pc, #164]	; (8001198 <I2S2ext_RX_DMA_Init+0x138>)
 80010f2:	f001 fd39 	bl	8002b68 <HAL_DMA_Init>

    HAL_DMAEx_MultiBufferStart(&I2S2_RXDMA_Handler,(uint32_t)&I2S2ext->DR,(uint32_t)buf0,(uint32_t)buf1,num);//����˫����
 80010f6:	68fa      	ldr	r2, [r7, #12]
 80010f8:	68b9      	ldr	r1, [r7, #8]
 80010fa:	88fb      	ldrh	r3, [r7, #6]
 80010fc:	9300      	str	r3, [sp, #0]
 80010fe:	460b      	mov	r3, r1
 8001100:	4927      	ldr	r1, [pc, #156]	; (80011a0 <I2S2ext_RX_DMA_Init+0x140>)
 8001102:	4825      	ldr	r0, [pc, #148]	; (8001198 <I2S2ext_RX_DMA_Init+0x138>)
 8001104:	f002 f8e8 	bl	80032d8 <HAL_DMAEx_MultiBufferStart>
    __HAL_DMA_DISABLE(&I2S2_RXDMA_Handler);                         		//�ȹر�DMA
 8001108:	4b23      	ldr	r3, [pc, #140]	; (8001198 <I2S2ext_RX_DMA_Init+0x138>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	681a      	ldr	r2, [r3, #0]
 800110e:	4b22      	ldr	r3, [pc, #136]	; (8001198 <I2S2ext_RX_DMA_Init+0x138>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	f022 0201 	bic.w	r2, r2, #1
 8001116:	601a      	str	r2, [r3, #0]
    delay_us(10);                                                   		//10us��ʱ����ֹ-O2�Ż�������
 8001118:	200a      	movs	r0, #10
 800111a:	f7ff fde5 	bl	8000ce8 <delay_us>
    __HAL_DMA_ENABLE_IT(&I2S2_RXDMA_Handler,DMA_IT_TC);             		//������������ж�
 800111e:	4b1e      	ldr	r3, [pc, #120]	; (8001198 <I2S2ext_RX_DMA_Init+0x138>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	681a      	ldr	r2, [r3, #0]
 8001124:	4b1c      	ldr	r3, [pc, #112]	; (8001198 <I2S2ext_RX_DMA_Init+0x138>)
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	f042 0210 	orr.w	r2, r2, #16
 800112c:	601a      	str	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(&I2S2_RXDMA_Handler,DMA_FLAG_TCIF3_7);     		//���DMA��������жϱ�־λ
 800112e:	4b1a      	ldr	r3, [pc, #104]	; (8001198 <I2S2ext_RX_DMA_Init+0x138>)
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	461a      	mov	r2, r3
 8001134:	4b1b      	ldr	r3, [pc, #108]	; (80011a4 <I2S2ext_RX_DMA_Init+0x144>)
 8001136:	429a      	cmp	r2, r3
 8001138:	d904      	bls.n	8001144 <I2S2ext_RX_DMA_Init+0xe4>
 800113a:	4b1b      	ldr	r3, [pc, #108]	; (80011a8 <I2S2ext_RX_DMA_Init+0x148>)
 800113c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001140:	60da      	str	r2, [r3, #12]
 8001142:	e019      	b.n	8001178 <I2S2ext_RX_DMA_Init+0x118>
 8001144:	4b14      	ldr	r3, [pc, #80]	; (8001198 <I2S2ext_RX_DMA_Init+0x138>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	461a      	mov	r2, r3
 800114a:	4b18      	ldr	r3, [pc, #96]	; (80011ac <I2S2ext_RX_DMA_Init+0x14c>)
 800114c:	429a      	cmp	r2, r3
 800114e:	d904      	bls.n	800115a <I2S2ext_RX_DMA_Init+0xfa>
 8001150:	4a15      	ldr	r2, [pc, #84]	; (80011a8 <I2S2ext_RX_DMA_Init+0x148>)
 8001152:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8001156:	6093      	str	r3, [r2, #8]
 8001158:	e00e      	b.n	8001178 <I2S2ext_RX_DMA_Init+0x118>
 800115a:	4b0f      	ldr	r3, [pc, #60]	; (8001198 <I2S2ext_RX_DMA_Init+0x138>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	461a      	mov	r2, r3
 8001160:	4b0e      	ldr	r3, [pc, #56]	; (800119c <I2S2ext_RX_DMA_Init+0x13c>)
 8001162:	429a      	cmp	r2, r3
 8001164:	d904      	bls.n	8001170 <I2S2ext_RX_DMA_Init+0x110>
 8001166:	4a12      	ldr	r2, [pc, #72]	; (80011b0 <I2S2ext_RX_DMA_Init+0x150>)
 8001168:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800116c:	60d3      	str	r3, [r2, #12]
 800116e:	e003      	b.n	8001178 <I2S2ext_RX_DMA_Init+0x118>
 8001170:	4a0f      	ldr	r2, [pc, #60]	; (80011b0 <I2S2ext_RX_DMA_Init+0x150>)
 8001172:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8001176:	6093      	str	r3, [r2, #8]
	
	HAL_NVIC_SetPriority(DMA1_Stream3_IRQn,5,1);  //��ռ1�������ȼ�1����2
 8001178:	2201      	movs	r2, #1
 800117a:	2105      	movs	r1, #5
 800117c:	200e      	movs	r0, #14
 800117e:	f001 fcbc 	bl	8002afa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);	
 8001182:	200e      	movs	r0, #14
 8001184:	f001 fcd5 	bl	8002b32 <HAL_NVIC_EnableIRQ>
} 
 8001188:	bf00      	nop
 800118a:	3718      	adds	r7, #24
 800118c:	46bd      	mov	sp, r7
 800118e:	bd80      	pop	{r7, pc}
 8001190:	40023800 	.word	0x40023800
 8001194:	20000a90 	.word	0x20000a90
 8001198:	20000b3c 	.word	0x20000b3c
 800119c:	40026058 	.word	0x40026058
 80011a0:	4000340c 	.word	0x4000340c
 80011a4:	40026458 	.word	0x40026458
 80011a8:	40026400 	.word	0x40026400
 80011ac:	400260b8 	.word	0x400260b8
 80011b0:	40026000 	.word	0x40026000

080011b4 <DMA1_Stream4_IRQHandler>:
void (*i2s_tx_callback)(void);	//TX�ص�����
void (*i2s_rx_callback)(void);	//RX�ص�����

//DMA1_Stream4�жϷ�����
void DMA1_Stream4_IRQHandler(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	af00      	add	r7, sp, #0
    if(__HAL_DMA_GET_FLAG(&I2S2_TXDMA_Handler,DMA_FLAG_TCIF0_4)!=RESET) //DMA�������
 80011b8:	4b32      	ldr	r3, [pc, #200]	; (8001284 <DMA1_Stream4_IRQHandler+0xd0>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	461a      	mov	r2, r3
 80011be:	4b32      	ldr	r3, [pc, #200]	; (8001288 <DMA1_Stream4_IRQHandler+0xd4>)
 80011c0:	429a      	cmp	r2, r3
 80011c2:	d909      	bls.n	80011d8 <DMA1_Stream4_IRQHandler+0x24>
 80011c4:	4b31      	ldr	r3, [pc, #196]	; (800128c <DMA1_Stream4_IRQHandler+0xd8>)
 80011c6:	685b      	ldr	r3, [r3, #4]
 80011c8:	f003 0320 	and.w	r3, r3, #32
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	bf14      	ite	ne
 80011d0:	2301      	movne	r3, #1
 80011d2:	2300      	moveq	r3, #0
 80011d4:	b2db      	uxtb	r3, r3
 80011d6:	e028      	b.n	800122a <DMA1_Stream4_IRQHandler+0x76>
 80011d8:	4b2a      	ldr	r3, [pc, #168]	; (8001284 <DMA1_Stream4_IRQHandler+0xd0>)
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	461a      	mov	r2, r3
 80011de:	4b2c      	ldr	r3, [pc, #176]	; (8001290 <DMA1_Stream4_IRQHandler+0xdc>)
 80011e0:	429a      	cmp	r2, r3
 80011e2:	d909      	bls.n	80011f8 <DMA1_Stream4_IRQHandler+0x44>
 80011e4:	4b29      	ldr	r3, [pc, #164]	; (800128c <DMA1_Stream4_IRQHandler+0xd8>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	f003 0320 	and.w	r3, r3, #32
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	bf14      	ite	ne
 80011f0:	2301      	movne	r3, #1
 80011f2:	2300      	moveq	r3, #0
 80011f4:	b2db      	uxtb	r3, r3
 80011f6:	e018      	b.n	800122a <DMA1_Stream4_IRQHandler+0x76>
 80011f8:	4b22      	ldr	r3, [pc, #136]	; (8001284 <DMA1_Stream4_IRQHandler+0xd0>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	461a      	mov	r2, r3
 80011fe:	4b25      	ldr	r3, [pc, #148]	; (8001294 <DMA1_Stream4_IRQHandler+0xe0>)
 8001200:	429a      	cmp	r2, r3
 8001202:	d909      	bls.n	8001218 <DMA1_Stream4_IRQHandler+0x64>
 8001204:	4b24      	ldr	r3, [pc, #144]	; (8001298 <DMA1_Stream4_IRQHandler+0xe4>)
 8001206:	685b      	ldr	r3, [r3, #4]
 8001208:	f003 0320 	and.w	r3, r3, #32
 800120c:	2b00      	cmp	r3, #0
 800120e:	bf14      	ite	ne
 8001210:	2301      	movne	r3, #1
 8001212:	2300      	moveq	r3, #0
 8001214:	b2db      	uxtb	r3, r3
 8001216:	e008      	b.n	800122a <DMA1_Stream4_IRQHandler+0x76>
 8001218:	4b1f      	ldr	r3, [pc, #124]	; (8001298 <DMA1_Stream4_IRQHandler+0xe4>)
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	f003 0320 	and.w	r3, r3, #32
 8001220:	2b00      	cmp	r3, #0
 8001222:	bf14      	ite	ne
 8001224:	2301      	movne	r3, #1
 8001226:	2300      	moveq	r3, #0
 8001228:	b2db      	uxtb	r3, r3
 800122a:	2b00      	cmp	r3, #0
 800122c:	d027      	beq.n	800127e <DMA1_Stream4_IRQHandler+0xca>
    {
        __HAL_DMA_CLEAR_FLAG(&I2S2_TXDMA_Handler,DMA_FLAG_TCIF0_4);     //���DMA��������жϱ�־λ
 800122e:	4b15      	ldr	r3, [pc, #84]	; (8001284 <DMA1_Stream4_IRQHandler+0xd0>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	461a      	mov	r2, r3
 8001234:	4b14      	ldr	r3, [pc, #80]	; (8001288 <DMA1_Stream4_IRQHandler+0xd4>)
 8001236:	429a      	cmp	r2, r3
 8001238:	d903      	bls.n	8001242 <DMA1_Stream4_IRQHandler+0x8e>
 800123a:	4b14      	ldr	r3, [pc, #80]	; (800128c <DMA1_Stream4_IRQHandler+0xd8>)
 800123c:	2220      	movs	r2, #32
 800123e:	60da      	str	r2, [r3, #12]
 8001240:	e016      	b.n	8001270 <DMA1_Stream4_IRQHandler+0xbc>
 8001242:	4b10      	ldr	r3, [pc, #64]	; (8001284 <DMA1_Stream4_IRQHandler+0xd0>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	461a      	mov	r2, r3
 8001248:	4b11      	ldr	r3, [pc, #68]	; (8001290 <DMA1_Stream4_IRQHandler+0xdc>)
 800124a:	429a      	cmp	r2, r3
 800124c:	d903      	bls.n	8001256 <DMA1_Stream4_IRQHandler+0xa2>
 800124e:	4a0f      	ldr	r2, [pc, #60]	; (800128c <DMA1_Stream4_IRQHandler+0xd8>)
 8001250:	2320      	movs	r3, #32
 8001252:	6093      	str	r3, [r2, #8]
 8001254:	e00c      	b.n	8001270 <DMA1_Stream4_IRQHandler+0xbc>
 8001256:	4b0b      	ldr	r3, [pc, #44]	; (8001284 <DMA1_Stream4_IRQHandler+0xd0>)
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	461a      	mov	r2, r3
 800125c:	4b0d      	ldr	r3, [pc, #52]	; (8001294 <DMA1_Stream4_IRQHandler+0xe0>)
 800125e:	429a      	cmp	r2, r3
 8001260:	d903      	bls.n	800126a <DMA1_Stream4_IRQHandler+0xb6>
 8001262:	4a0d      	ldr	r2, [pc, #52]	; (8001298 <DMA1_Stream4_IRQHandler+0xe4>)
 8001264:	2320      	movs	r3, #32
 8001266:	60d3      	str	r3, [r2, #12]
 8001268:	e002      	b.n	8001270 <DMA1_Stream4_IRQHandler+0xbc>
 800126a:	4a0b      	ldr	r2, [pc, #44]	; (8001298 <DMA1_Stream4_IRQHandler+0xe4>)
 800126c:	2320      	movs	r3, #32
 800126e:	6093      	str	r3, [r2, #8]
		if(i2s_tx_callback!=NULL) i2s_tx_callback();	//ִ�лص�����,��ȡ���ݵȲ����������洦��
 8001270:	4b0a      	ldr	r3, [pc, #40]	; (800129c <DMA1_Stream4_IRQHandler+0xe8>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	2b00      	cmp	r3, #0
 8001276:	d002      	beq.n	800127e <DMA1_Stream4_IRQHandler+0xca>
 8001278:	4b08      	ldr	r3, [pc, #32]	; (800129c <DMA1_Stream4_IRQHandler+0xe8>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	4798      	blx	r3
    }
}
 800127e:	bf00      	nop
 8001280:	bd80      	pop	{r7, pc}
 8001282:	bf00      	nop
 8001284:	20000ad8 	.word	0x20000ad8
 8001288:	40026458 	.word	0x40026458
 800128c:	40026400 	.word	0x40026400
 8001290:	400260b8 	.word	0x400260b8
 8001294:	40026058 	.word	0x40026058
 8001298:	40026000 	.word	0x40026000
 800129c:	20000b9c 	.word	0x20000b9c

080012a0 <DMA1_Stream3_IRQHandler>:

//DMA1_Stream3�жϷ�����
void DMA1_Stream3_IRQHandler(void)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	af00      	add	r7, sp, #0
    if(__HAL_DMA_GET_FLAG(&I2S2_RXDMA_Handler,DMA_FLAG_TCIF3_7)!=RESET) //DMA�������
 80012a4:	4b34      	ldr	r3, [pc, #208]	; (8001378 <DMA1_Stream3_IRQHandler+0xd8>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	461a      	mov	r2, r3
 80012aa:	4b34      	ldr	r3, [pc, #208]	; (800137c <DMA1_Stream3_IRQHandler+0xdc>)
 80012ac:	429a      	cmp	r2, r3
 80012ae:	d909      	bls.n	80012c4 <DMA1_Stream3_IRQHandler+0x24>
 80012b0:	4b33      	ldr	r3, [pc, #204]	; (8001380 <DMA1_Stream3_IRQHandler+0xe0>)
 80012b2:	685b      	ldr	r3, [r3, #4]
 80012b4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	bf14      	ite	ne
 80012bc:	2301      	movne	r3, #1
 80012be:	2300      	moveq	r3, #0
 80012c0:	b2db      	uxtb	r3, r3
 80012c2:	e028      	b.n	8001316 <DMA1_Stream3_IRQHandler+0x76>
 80012c4:	4b2c      	ldr	r3, [pc, #176]	; (8001378 <DMA1_Stream3_IRQHandler+0xd8>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	461a      	mov	r2, r3
 80012ca:	4b2e      	ldr	r3, [pc, #184]	; (8001384 <DMA1_Stream3_IRQHandler+0xe4>)
 80012cc:	429a      	cmp	r2, r3
 80012ce:	d909      	bls.n	80012e4 <DMA1_Stream3_IRQHandler+0x44>
 80012d0:	4b2b      	ldr	r3, [pc, #172]	; (8001380 <DMA1_Stream3_IRQHandler+0xe0>)
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80012d8:	2b00      	cmp	r3, #0
 80012da:	bf14      	ite	ne
 80012dc:	2301      	movne	r3, #1
 80012de:	2300      	moveq	r3, #0
 80012e0:	b2db      	uxtb	r3, r3
 80012e2:	e018      	b.n	8001316 <DMA1_Stream3_IRQHandler+0x76>
 80012e4:	4b24      	ldr	r3, [pc, #144]	; (8001378 <DMA1_Stream3_IRQHandler+0xd8>)
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	461a      	mov	r2, r3
 80012ea:	4b27      	ldr	r3, [pc, #156]	; (8001388 <DMA1_Stream3_IRQHandler+0xe8>)
 80012ec:	429a      	cmp	r2, r3
 80012ee:	d909      	bls.n	8001304 <DMA1_Stream3_IRQHandler+0x64>
 80012f0:	4b26      	ldr	r3, [pc, #152]	; (800138c <DMA1_Stream3_IRQHandler+0xec>)
 80012f2:	685b      	ldr	r3, [r3, #4]
 80012f4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	bf14      	ite	ne
 80012fc:	2301      	movne	r3, #1
 80012fe:	2300      	moveq	r3, #0
 8001300:	b2db      	uxtb	r3, r3
 8001302:	e008      	b.n	8001316 <DMA1_Stream3_IRQHandler+0x76>
 8001304:	4b21      	ldr	r3, [pc, #132]	; (800138c <DMA1_Stream3_IRQHandler+0xec>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800130c:	2b00      	cmp	r3, #0
 800130e:	bf14      	ite	ne
 8001310:	2301      	movne	r3, #1
 8001312:	2300      	moveq	r3, #0
 8001314:	b2db      	uxtb	r3, r3
 8001316:	2b00      	cmp	r3, #0
 8001318:	d02b      	beq.n	8001372 <DMA1_Stream3_IRQHandler+0xd2>
    {
        __HAL_DMA_CLEAR_FLAG(&I2S2_RXDMA_Handler,DMA_FLAG_TCIF3_7);     //���DMA��������жϱ�־λ
 800131a:	4b17      	ldr	r3, [pc, #92]	; (8001378 <DMA1_Stream3_IRQHandler+0xd8>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	461a      	mov	r2, r3
 8001320:	4b16      	ldr	r3, [pc, #88]	; (800137c <DMA1_Stream3_IRQHandler+0xdc>)
 8001322:	429a      	cmp	r2, r3
 8001324:	d904      	bls.n	8001330 <DMA1_Stream3_IRQHandler+0x90>
 8001326:	4b16      	ldr	r3, [pc, #88]	; (8001380 <DMA1_Stream3_IRQHandler+0xe0>)
 8001328:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800132c:	60da      	str	r2, [r3, #12]
 800132e:	e019      	b.n	8001364 <DMA1_Stream3_IRQHandler+0xc4>
 8001330:	4b11      	ldr	r3, [pc, #68]	; (8001378 <DMA1_Stream3_IRQHandler+0xd8>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	461a      	mov	r2, r3
 8001336:	4b13      	ldr	r3, [pc, #76]	; (8001384 <DMA1_Stream3_IRQHandler+0xe4>)
 8001338:	429a      	cmp	r2, r3
 800133a:	d904      	bls.n	8001346 <DMA1_Stream3_IRQHandler+0xa6>
 800133c:	4a10      	ldr	r2, [pc, #64]	; (8001380 <DMA1_Stream3_IRQHandler+0xe0>)
 800133e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8001342:	6093      	str	r3, [r2, #8]
 8001344:	e00e      	b.n	8001364 <DMA1_Stream3_IRQHandler+0xc4>
 8001346:	4b0c      	ldr	r3, [pc, #48]	; (8001378 <DMA1_Stream3_IRQHandler+0xd8>)
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	461a      	mov	r2, r3
 800134c:	4b0e      	ldr	r3, [pc, #56]	; (8001388 <DMA1_Stream3_IRQHandler+0xe8>)
 800134e:	429a      	cmp	r2, r3
 8001350:	d904      	bls.n	800135c <DMA1_Stream3_IRQHandler+0xbc>
 8001352:	4a0e      	ldr	r2, [pc, #56]	; (800138c <DMA1_Stream3_IRQHandler+0xec>)
 8001354:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8001358:	60d3      	str	r3, [r2, #12]
 800135a:	e003      	b.n	8001364 <DMA1_Stream3_IRQHandler+0xc4>
 800135c:	4a0b      	ldr	r2, [pc, #44]	; (800138c <DMA1_Stream3_IRQHandler+0xec>)
 800135e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8001362:	6093      	str	r3, [r2, #8]
		if(i2s_rx_callback!=NULL) i2s_rx_callback();	//ִ�лص�����,��ȡ���ݵȲ����������洦��
 8001364:	4b0a      	ldr	r3, [pc, #40]	; (8001390 <DMA1_Stream3_IRQHandler+0xf0>)
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	2b00      	cmp	r3, #0
 800136a:	d002      	beq.n	8001372 <DMA1_Stream3_IRQHandler+0xd2>
 800136c:	4b08      	ldr	r3, [pc, #32]	; (8001390 <DMA1_Stream3_IRQHandler+0xf0>)
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	4798      	blx	r3
    } 											 
} 
 8001372:	bf00      	nop
 8001374:	bd80      	pop	{r7, pc}
 8001376:	bf00      	nop
 8001378:	20000b3c 	.word	0x20000b3c
 800137c:	40026458 	.word	0x40026458
 8001380:	40026400 	.word	0x40026400
 8001384:	400260b8 	.word	0x400260b8
 8001388:	40026058 	.word	0x40026058
 800138c:	40026000 	.word	0x40026000
 8001390:	20000b38 	.word	0x20000b38

08001394 <I2S_Play_Start>:

//I2S��ʼ����
void I2S_Play_Start(void)
{   	
 8001394:	b480      	push	{r7}
 8001396:	af00      	add	r7, sp, #0
	__HAL_DMA_ENABLE(&I2S2_TXDMA_Handler);//����DMA TX����
 8001398:	4b06      	ldr	r3, [pc, #24]	; (80013b4 <I2S_Play_Start+0x20>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	681a      	ldr	r2, [r3, #0]
 800139e:	4b05      	ldr	r3, [pc, #20]	; (80013b4 <I2S_Play_Start+0x20>)
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	f042 0201 	orr.w	r2, r2, #1
 80013a6:	601a      	str	r2, [r3, #0]
}
 80013a8:	bf00      	nop
 80013aa:	46bd      	mov	sp, r7
 80013ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b0:	4770      	bx	lr
 80013b2:	bf00      	nop
 80013b4:	20000ad8 	.word	0x20000ad8

080013b8 <I2S_Rec_Start>:
	__HAL_DMA_DISABLE(&I2S2_TXDMA_Handler);//��������;
} 

//I2S��ʼ¼��
void I2S_Rec_Start(void)
{ 
 80013b8:	b480      	push	{r7}
 80013ba:	af00      	add	r7, sp, #0
	__HAL_DMA_ENABLE(&I2S2_RXDMA_Handler); //����DMA RX����
 80013bc:	4b06      	ldr	r3, [pc, #24]	; (80013d8 <I2S_Rec_Start+0x20>)
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	681a      	ldr	r2, [r3, #0]
 80013c2:	4b05      	ldr	r3, [pc, #20]	; (80013d8 <I2S_Rec_Start+0x20>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	f042 0201 	orr.w	r2, r2, #1
 80013ca:	601a      	str	r2, [r3, #0]
}
 80013cc:	bf00      	nop
 80013ce:	46bd      	mov	sp, r7
 80013d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d4:	4770      	bx	lr
 80013d6:	bf00      	nop
 80013d8:	20000b3c 	.word	0x20000b3c

080013dc <__io_putchar>:
     set to 'Yes') calls __io_putchar() */
int __io_putchar(int ch)
#else
int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b082      	sub	sp, #8
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the UART3 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart5, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80013e4:	1d39      	adds	r1, r7, #4
 80013e6:	f04f 33ff 	mov.w	r3, #4294967295
 80013ea:	2201      	movs	r2, #1
 80013ec:	4803      	ldr	r0, [pc, #12]	; (80013fc <__io_putchar+0x20>)
 80013ee:	f008 fb28 	bl	8009a42 <HAL_UART_Transmit>
  return ch;
 80013f2:	687b      	ldr	r3, [r7, #4]
}
 80013f4:	4618      	mov	r0, r3
 80013f6:	3708      	adds	r7, #8
 80013f8:	46bd      	mov	sp, r7
 80013fa:	bd80      	pop	{r7, pc}
 80013fc:	20001d30 	.word	0x20001d30

08001400 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001404:	f001 fa08 	bl	8002818 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001408:	f000 f850 	bl	80014ac <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 800140c:	f000 f8b8 	bl	8001580 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001410:	f000 f9dc 	bl	80017cc <MX_GPIO_Init>
  MX_DMA_Init();
 8001414:	f000 f9b2 	bl	800177c <MX_DMA_Init>
  MX_I2S3_Init();
 8001418:	f000 f958 	bl	80016cc <MX_I2S3_Init>
  MX_I2C1_Init();
 800141c:	f000 f8cc 	bl	80015b8 <MX_I2C1_Init>
  MX_I2C2_Init();
 8001420:	f000 f8f8 	bl	8001614 <MX_I2C2_Init>
  MX_I2S2_Init();
 8001424:	f000 f924 	bl	8001670 <MX_I2S2_Init>
  MX_FATFS_Init();
 8001428:	f009 fe5c 	bl	800b0e4 <MX_FATFS_Init>
  MX_USB_HOST_Init();
 800142c:	f018 fa44 	bl	80198b8 <MX_USB_HOST_Init>
  MX_UART5_Init();
 8001430:	f000 f97a 	bl	8001728 <MX_UART5_Init>
  MX_LWIP_Init();
 8001434:	f009 ff9e 	bl	800b374 <MX_LWIP_Init>
  MX_FSMC_Init();
 8001438:	f000 fa44 	bl	80018c4 <MX_FSMC_Init>
  /* USER CODE BEGIN 2 */
  Audio_Player_Init(&hi2c2);
 800143c:	4818      	ldr	r0, [pc, #96]	; (80014a0 <main+0xa0>)
 800143e:	f7ff fa99 	bl	8000974 <Audio_Player_Init>

  Audio_Player_Init(&hi2c1);
 8001442:	4818      	ldr	r0, [pc, #96]	; (80014a4 <main+0xa4>)
 8001444:	f7ff fa96 	bl	8000974 <Audio_Player_Init>
  	HAL_Delay(1000);
 8001448:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800144c:	f001 fa56 	bl	80028fc <HAL_Delay>
	WM8978_HPvol_Set(40, 40);	//耳机音量设置
 8001450:	2128      	movs	r1, #40	; 0x28
 8001452:	2028      	movs	r0, #40	; 0x28
 8001454:	f7ff faec 	bl	8000a30 <WM8978_HPvol_Set>
	WM8978_SPKvol_Set(50);	//喇叭音量设置
 8001458:	2032      	movs	r0, #50	; 0x32
 800145a:	f7ff fb1b 	bl	8000a94 <WM8978_SPKvol_Set>
  	WM8978_ADDA_Cfg(0, 1);		//�?????????????????????????????????????启ADC
 800145e:	2101      	movs	r1, #1
 8001460:	2000      	movs	r0, #0
 8001462:	f7ff fb3b 	bl	8000adc <WM8978_ADDA_Cfg>
  	WM8978_Input_Cfg(1, 1, 0);	//�?????????????????????????????????????启输入�?�道(MIC&LINE IN)
 8001466:	2200      	movs	r2, #0
 8001468:	2101      	movs	r1, #1
 800146a:	2001      	movs	r0, #1
 800146c:	f7ff fba5 	bl	8000bba <WM8978_Input_Cfg>
  	WM8978_Output_Cfg(0, 1);		//�?????????????????????????????????????启BYPASS输出
 8001470:	2101      	movs	r1, #1
 8001472:	2000      	movs	r0, #0
 8001474:	f7ff f8f1 	bl	800065a <WM8978_Output_Cfg>
  	WM8978_MIC_Gain(46);		//MIC增益设置
 8001478:	202e      	movs	r0, #46	; 0x2e
 800147a:	f7ff fbeb 	bl	8000c54 <WM8978_MIC_Gain>
  	WM8978_I2S_Cfg(2, 0);//
 800147e:	2100      	movs	r1, #0
 8001480:	2002      	movs	r0, #2
 8001482:	f7ff fc04 	bl	8000c8e <WM8978_I2S_Cfg>
  //ETX_MSC_ProcessUsbDevice();

  while( Appli_state !=APPLICATION_READY){
 8001486:	e001      	b.n	800148c <main+0x8c>
	    MX_USB_HOST_Process();
 8001488:	f018 fa3c 	bl	8019904 <MX_USB_HOST_Process>
  while( Appli_state !=APPLICATION_READY){
 800148c:	4b06      	ldr	r3, [pc, #24]	; (80014a8 <main+0xa8>)
 800148e:	781b      	ldrb	r3, [r3, #0]
 8001490:	2b02      	cmp	r3, #2
 8001492:	d1f9      	bne.n	8001488 <main+0x88>
//  f_lseek(&file,44);
//  printf("open %d\n",res);
//  res = f_open( &file2, file_name2, FA_READ );
//  f_lseek(&file2,44);
//  printf("open %d\n",res);
  tcp_client_init();
 8001494:	f000 ff6c 	bl	8002370 <tcp_client_init>
  {
    /* USER CODE END WHILE */
    //MX_USB_HOST_Process();

    /* USER CODE BEGIN 3 */
	  MX_LWIP_Process();
 8001498:	f00a f89e 	bl	800b5d8 <MX_LWIP_Process>
 800149c:	e7fc      	b.n	8001498 <main+0x98>
 800149e:	bf00      	nop
 80014a0:	20001c78 	.word	0x20001c78
 80014a4:	20001bd4 	.word	0x20001bd4
 80014a8:	20000a86 	.word	0x20000a86

080014ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b094      	sub	sp, #80	; 0x50
 80014b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014b2:	f107 0320 	add.w	r3, r7, #32
 80014b6:	2230      	movs	r2, #48	; 0x30
 80014b8:	2100      	movs	r1, #0
 80014ba:	4618      	mov	r0, r3
 80014bc:	f018 fd5e 	bl	8019f7c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014c0:	f107 030c 	add.w	r3, r7, #12
 80014c4:	2200      	movs	r2, #0
 80014c6:	601a      	str	r2, [r3, #0]
 80014c8:	605a      	str	r2, [r3, #4]
 80014ca:	609a      	str	r2, [r3, #8]
 80014cc:	60da      	str	r2, [r3, #12]
 80014ce:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80014d0:	2300      	movs	r3, #0
 80014d2:	60bb      	str	r3, [r7, #8]
 80014d4:	4b28      	ldr	r3, [pc, #160]	; (8001578 <SystemClock_Config+0xcc>)
 80014d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014d8:	4a27      	ldr	r2, [pc, #156]	; (8001578 <SystemClock_Config+0xcc>)
 80014da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014de:	6413      	str	r3, [r2, #64]	; 0x40
 80014e0:	4b25      	ldr	r3, [pc, #148]	; (8001578 <SystemClock_Config+0xcc>)
 80014e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014e8:	60bb      	str	r3, [r7, #8]
 80014ea:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80014ec:	2300      	movs	r3, #0
 80014ee:	607b      	str	r3, [r7, #4]
 80014f0:	4b22      	ldr	r3, [pc, #136]	; (800157c <SystemClock_Config+0xd0>)
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	4a21      	ldr	r2, [pc, #132]	; (800157c <SystemClock_Config+0xd0>)
 80014f6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80014fa:	6013      	str	r3, [r2, #0]
 80014fc:	4b1f      	ldr	r3, [pc, #124]	; (800157c <SystemClock_Config+0xd0>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001504:	607b      	str	r3, [r7, #4]
 8001506:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001508:	2301      	movs	r3, #1
 800150a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800150c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001510:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001512:	2302      	movs	r3, #2
 8001514:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001516:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800151a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800151c:	2308      	movs	r3, #8
 800151e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001520:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001524:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001526:	2302      	movs	r3, #2
 8001528:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800152a:	2307      	movs	r3, #7
 800152c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800152e:	f107 0320 	add.w	r3, r7, #32
 8001532:	4618      	mov	r0, r3
 8001534:	f007 fc40 	bl	8008db8 <HAL_RCC_OscConfig>
 8001538:	4603      	mov	r3, r0
 800153a:	2b00      	cmp	r3, #0
 800153c:	d001      	beq.n	8001542 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800153e:	f000 fa21 	bl	8001984 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001542:	230f      	movs	r3, #15
 8001544:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001546:	2302      	movs	r3, #2
 8001548:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800154a:	2300      	movs	r3, #0
 800154c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800154e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001552:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001554:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001558:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800155a:	f107 030c 	add.w	r3, r7, #12
 800155e:	2105      	movs	r1, #5
 8001560:	4618      	mov	r0, r3
 8001562:	f007 fea1 	bl	80092a8 <HAL_RCC_ClockConfig>
 8001566:	4603      	mov	r3, r0
 8001568:	2b00      	cmp	r3, #0
 800156a:	d001      	beq.n	8001570 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800156c:	f000 fa0a 	bl	8001984 <Error_Handler>
  }
}
 8001570:	bf00      	nop
 8001572:	3750      	adds	r7, #80	; 0x50
 8001574:	46bd      	mov	sp, r7
 8001576:	bd80      	pop	{r7, pc}
 8001578:	40023800 	.word	0x40023800
 800157c:	40007000 	.word	0x40007000

08001580 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b084      	sub	sp, #16
 8001584:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001586:	463b      	mov	r3, r7
 8001588:	2200      	movs	r2, #0
 800158a:	601a      	str	r2, [r3, #0]
 800158c:	605a      	str	r2, [r3, #4]
 800158e:	609a      	str	r2, [r3, #8]
 8001590:	60da      	str	r2, [r3, #12]

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8001592:	2301      	movs	r3, #1
 8001594:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8001596:	23c0      	movs	r3, #192	; 0xc0
 8001598:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 800159a:	2302      	movs	r3, #2
 800159c:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800159e:	463b      	mov	r3, r7
 80015a0:	4618      	mov	r0, r3
 80015a2:	f008 f87d 	bl	80096a0 <HAL_RCCEx_PeriphCLKConfig>
 80015a6:	4603      	mov	r3, r0
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d001      	beq.n	80015b0 <PeriphCommonClock_Config+0x30>
  {
    Error_Handler();
 80015ac:	f000 f9ea 	bl	8001984 <Error_Handler>
  }
}
 80015b0:	bf00      	nop
 80015b2:	3710      	adds	r7, #16
 80015b4:	46bd      	mov	sp, r7
 80015b6:	bd80      	pop	{r7, pc}

080015b8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80015bc:	4b12      	ldr	r3, [pc, #72]	; (8001608 <MX_I2C1_Init+0x50>)
 80015be:	4a13      	ldr	r2, [pc, #76]	; (800160c <MX_I2C1_Init+0x54>)
 80015c0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80015c2:	4b11      	ldr	r3, [pc, #68]	; (8001608 <MX_I2C1_Init+0x50>)
 80015c4:	4a12      	ldr	r2, [pc, #72]	; (8001610 <MX_I2C1_Init+0x58>)
 80015c6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80015c8:	4b0f      	ldr	r3, [pc, #60]	; (8001608 <MX_I2C1_Init+0x50>)
 80015ca:	2200      	movs	r2, #0
 80015cc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80015ce:	4b0e      	ldr	r3, [pc, #56]	; (8001608 <MX_I2C1_Init+0x50>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80015d4:	4b0c      	ldr	r3, [pc, #48]	; (8001608 <MX_I2C1_Init+0x50>)
 80015d6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80015da:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80015dc:	4b0a      	ldr	r3, [pc, #40]	; (8001608 <MX_I2C1_Init+0x50>)
 80015de:	2200      	movs	r2, #0
 80015e0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80015e2:	4b09      	ldr	r3, [pc, #36]	; (8001608 <MX_I2C1_Init+0x50>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80015e8:	4b07      	ldr	r3, [pc, #28]	; (8001608 <MX_I2C1_Init+0x50>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80015ee:	4b06      	ldr	r3, [pc, #24]	; (8001608 <MX_I2C1_Init+0x50>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80015f4:	4804      	ldr	r0, [pc, #16]	; (8001608 <MX_I2C1_Init+0x50>)
 80015f6:	f006 f8e1 	bl	80077bc <HAL_I2C_Init>
 80015fa:	4603      	mov	r3, r0
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d001      	beq.n	8001604 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001600:	f000 f9c0 	bl	8001984 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001604:	bf00      	nop
 8001606:	bd80      	pop	{r7, pc}
 8001608:	20001bd4 	.word	0x20001bd4
 800160c:	40005400 	.word	0x40005400
 8001610:	000186a0 	.word	0x000186a0

08001614 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001618:	4b12      	ldr	r3, [pc, #72]	; (8001664 <MX_I2C2_Init+0x50>)
 800161a:	4a13      	ldr	r2, [pc, #76]	; (8001668 <MX_I2C2_Init+0x54>)
 800161c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800161e:	4b11      	ldr	r3, [pc, #68]	; (8001664 <MX_I2C2_Init+0x50>)
 8001620:	4a12      	ldr	r2, [pc, #72]	; (800166c <MX_I2C2_Init+0x58>)
 8001622:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001624:	4b0f      	ldr	r3, [pc, #60]	; (8001664 <MX_I2C2_Init+0x50>)
 8001626:	2200      	movs	r2, #0
 8001628:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800162a:	4b0e      	ldr	r3, [pc, #56]	; (8001664 <MX_I2C2_Init+0x50>)
 800162c:	2200      	movs	r2, #0
 800162e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001630:	4b0c      	ldr	r3, [pc, #48]	; (8001664 <MX_I2C2_Init+0x50>)
 8001632:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001636:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001638:	4b0a      	ldr	r3, [pc, #40]	; (8001664 <MX_I2C2_Init+0x50>)
 800163a:	2200      	movs	r2, #0
 800163c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800163e:	4b09      	ldr	r3, [pc, #36]	; (8001664 <MX_I2C2_Init+0x50>)
 8001640:	2200      	movs	r2, #0
 8001642:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001644:	4b07      	ldr	r3, [pc, #28]	; (8001664 <MX_I2C2_Init+0x50>)
 8001646:	2200      	movs	r2, #0
 8001648:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800164a:	4b06      	ldr	r3, [pc, #24]	; (8001664 <MX_I2C2_Init+0x50>)
 800164c:	2200      	movs	r2, #0
 800164e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001650:	4804      	ldr	r0, [pc, #16]	; (8001664 <MX_I2C2_Init+0x50>)
 8001652:	f006 f8b3 	bl	80077bc <HAL_I2C_Init>
 8001656:	4603      	mov	r3, r0
 8001658:	2b00      	cmp	r3, #0
 800165a:	d001      	beq.n	8001660 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 800165c:	f000 f992 	bl	8001984 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001660:	bf00      	nop
 8001662:	bd80      	pop	{r7, pc}
 8001664:	20001c78 	.word	0x20001c78
 8001668:	40005800 	.word	0x40005800
 800166c:	000186a0 	.word	0x000186a0

08001670 <MX_I2S2_Init>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 8001674:	4b13      	ldr	r3, [pc, #76]	; (80016c4 <MX_I2S2_Init+0x54>)
 8001676:	4a14      	ldr	r2, [pc, #80]	; (80016c8 <MX_I2S2_Init+0x58>)
 8001678:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 800167a:	4b12      	ldr	r3, [pc, #72]	; (80016c4 <MX_I2S2_Init+0x54>)
 800167c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001680:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 8001682:	4b10      	ldr	r3, [pc, #64]	; (80016c4 <MX_I2S2_Init+0x54>)
 8001684:	2200      	movs	r2, #0
 8001686:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 8001688:	4b0e      	ldr	r3, [pc, #56]	; (80016c4 <MX_I2S2_Init+0x54>)
 800168a:	2200      	movs	r2, #0
 800168c:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 800168e:	4b0d      	ldr	r3, [pc, #52]	; (80016c4 <MX_I2S2_Init+0x54>)
 8001690:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001694:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_16K;
 8001696:	4b0b      	ldr	r3, [pc, #44]	; (80016c4 <MX_I2S2_Init+0x54>)
 8001698:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
 800169c:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 800169e:	4b09      	ldr	r3, [pc, #36]	; (80016c4 <MX_I2S2_Init+0x54>)
 80016a0:	2200      	movs	r2, #0
 80016a2:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 80016a4:	4b07      	ldr	r3, [pc, #28]	; (80016c4 <MX_I2S2_Init+0x54>)
 80016a6:	2200      	movs	r2, #0
 80016a8:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 80016aa:	4b06      	ldr	r3, [pc, #24]	; (80016c4 <MX_I2S2_Init+0x54>)
 80016ac:	2201      	movs	r2, #1
 80016ae:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 80016b0:	4804      	ldr	r0, [pc, #16]	; (80016c4 <MX_I2S2_Init+0x54>)
 80016b2:	f006 fccf 	bl	8008054 <HAL_I2S_Init>
 80016b6:	4603      	mov	r3, r0
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d001      	beq.n	80016c0 <MX_I2S2_Init+0x50>
  {
    Error_Handler();
 80016bc:	f000 f962 	bl	8001984 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 80016c0:	bf00      	nop
 80016c2:	bd80      	pop	{r7, pc}
 80016c4:	20002e08 	.word	0x20002e08
 80016c8:	40003800 	.word	0x40003800

080016cc <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 80016d0:	4b13      	ldr	r3, [pc, #76]	; (8001720 <MX_I2S3_Init+0x54>)
 80016d2:	4a14      	ldr	r2, [pc, #80]	; (8001724 <MX_I2S3_Init+0x58>)
 80016d4:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 80016d6:	4b12      	ldr	r3, [pc, #72]	; (8001720 <MX_I2S3_Init+0x54>)
 80016d8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80016dc:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 80016de:	4b10      	ldr	r3, [pc, #64]	; (8001720 <MX_I2S3_Init+0x54>)
 80016e0:	2200      	movs	r2, #0
 80016e2:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 80016e4:	4b0e      	ldr	r3, [pc, #56]	; (8001720 <MX_I2S3_Init+0x54>)
 80016e6:	2200      	movs	r2, #0
 80016e8:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 80016ea:	4b0d      	ldr	r3, [pc, #52]	; (8001720 <MX_I2S3_Init+0x54>)
 80016ec:	f44f 7200 	mov.w	r2, #512	; 0x200
 80016f0:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_16K;
 80016f2:	4b0b      	ldr	r3, [pc, #44]	; (8001720 <MX_I2S3_Init+0x54>)
 80016f4:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
 80016f8:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 80016fa:	4b09      	ldr	r3, [pc, #36]	; (8001720 <MX_I2S3_Init+0x54>)
 80016fc:	2200      	movs	r2, #0
 80016fe:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8001700:	4b07      	ldr	r3, [pc, #28]	; (8001720 <MX_I2S3_Init+0x54>)
 8001702:	2200      	movs	r2, #0
 8001704:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 8001706:	4b06      	ldr	r3, [pc, #24]	; (8001720 <MX_I2S3_Init+0x54>)
 8001708:	2201      	movs	r2, #1
 800170a:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 800170c:	4804      	ldr	r0, [pc, #16]	; (8001720 <MX_I2S3_Init+0x54>)
 800170e:	f006 fca1 	bl	8008054 <HAL_I2S_Init>
 8001712:	4603      	mov	r3, r0
 8001714:	2b00      	cmp	r3, #0
 8001716:	d001      	beq.n	800171c <MX_I2S3_Init+0x50>
  {
    Error_Handler();
 8001718:	f000 f934 	bl	8001984 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 800171c:	bf00      	nop
 800171e:	bd80      	pop	{r7, pc}
 8001720:	20002e50 	.word	0x20002e50
 8001724:	40003c00 	.word	0x40003c00

08001728 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 800172c:	4b11      	ldr	r3, [pc, #68]	; (8001774 <MX_UART5_Init+0x4c>)
 800172e:	4a12      	ldr	r2, [pc, #72]	; (8001778 <MX_UART5_Init+0x50>)
 8001730:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8001732:	4b10      	ldr	r3, [pc, #64]	; (8001774 <MX_UART5_Init+0x4c>)
 8001734:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001738:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 800173a:	4b0e      	ldr	r3, [pc, #56]	; (8001774 <MX_UART5_Init+0x4c>)
 800173c:	2200      	movs	r2, #0
 800173e:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8001740:	4b0c      	ldr	r3, [pc, #48]	; (8001774 <MX_UART5_Init+0x4c>)
 8001742:	2200      	movs	r2, #0
 8001744:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8001746:	4b0b      	ldr	r3, [pc, #44]	; (8001774 <MX_UART5_Init+0x4c>)
 8001748:	2200      	movs	r2, #0
 800174a:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 800174c:	4b09      	ldr	r3, [pc, #36]	; (8001774 <MX_UART5_Init+0x4c>)
 800174e:	220c      	movs	r2, #12
 8001750:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001752:	4b08      	ldr	r3, [pc, #32]	; (8001774 <MX_UART5_Init+0x4c>)
 8001754:	2200      	movs	r2, #0
 8001756:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8001758:	4b06      	ldr	r3, [pc, #24]	; (8001774 <MX_UART5_Init+0x4c>)
 800175a:	2200      	movs	r2, #0
 800175c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 800175e:	4805      	ldr	r0, [pc, #20]	; (8001774 <MX_UART5_Init+0x4c>)
 8001760:	f008 f922 	bl	80099a8 <HAL_UART_Init>
 8001764:	4603      	mov	r3, r0
 8001766:	2b00      	cmp	r3, #0
 8001768:	d001      	beq.n	800176e <MX_UART5_Init+0x46>
  {
    Error_Handler();
 800176a:	f000 f90b 	bl	8001984 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 800176e:	bf00      	nop
 8001770:	bd80      	pop	{r7, pc}
 8001772:	bf00      	nop
 8001774:	20001d30 	.word	0x20001d30
 8001778:	40005000 	.word	0x40005000

0800177c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b082      	sub	sp, #8
 8001780:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001782:	2300      	movs	r3, #0
 8001784:	607b      	str	r3, [r7, #4]
 8001786:	4b10      	ldr	r3, [pc, #64]	; (80017c8 <MX_DMA_Init+0x4c>)
 8001788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800178a:	4a0f      	ldr	r2, [pc, #60]	; (80017c8 <MX_DMA_Init+0x4c>)
 800178c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001790:	6313      	str	r3, [r2, #48]	; 0x30
 8001792:	4b0d      	ldr	r3, [pc, #52]	; (80017c8 <MX_DMA_Init+0x4c>)
 8001794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001796:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800179a:	607b      	str	r3, [r7, #4]
 800179c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 2, 0);
 800179e:	2200      	movs	r2, #0
 80017a0:	2102      	movs	r1, #2
 80017a2:	200f      	movs	r0, #15
 80017a4:	f001 f9a9 	bl	8002afa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 80017a8:	200f      	movs	r0, #15
 80017aa:	f001 f9c2 	bl	8002b32 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 2, 0);
 80017ae:	2200      	movs	r2, #0
 80017b0:	2102      	movs	r1, #2
 80017b2:	2010      	movs	r0, #16
 80017b4:	f001 f9a1 	bl	8002afa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80017b8:	2010      	movs	r0, #16
 80017ba:	f001 f9ba 	bl	8002b32 <HAL_NVIC_EnableIRQ>

}
 80017be:	bf00      	nop
 80017c0:	3708      	adds	r7, #8
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bd80      	pop	{r7, pc}
 80017c6:	bf00      	nop
 80017c8:	40023800 	.word	0x40023800

080017cc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80017cc:	b480      	push	{r7}
 80017ce:	b089      	sub	sp, #36	; 0x24
 80017d0:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80017d2:	2300      	movs	r3, #0
 80017d4:	61fb      	str	r3, [r7, #28]
 80017d6:	4b3a      	ldr	r3, [pc, #232]	; (80018c0 <MX_GPIO_Init+0xf4>)
 80017d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017da:	4a39      	ldr	r2, [pc, #228]	; (80018c0 <MX_GPIO_Init+0xf4>)
 80017dc:	f043 0320 	orr.w	r3, r3, #32
 80017e0:	6313      	str	r3, [r2, #48]	; 0x30
 80017e2:	4b37      	ldr	r3, [pc, #220]	; (80018c0 <MX_GPIO_Init+0xf4>)
 80017e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017e6:	f003 0320 	and.w	r3, r3, #32
 80017ea:	61fb      	str	r3, [r7, #28]
 80017ec:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80017ee:	2300      	movs	r3, #0
 80017f0:	61bb      	str	r3, [r7, #24]
 80017f2:	4b33      	ldr	r3, [pc, #204]	; (80018c0 <MX_GPIO_Init+0xf4>)
 80017f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017f6:	4a32      	ldr	r2, [pc, #200]	; (80018c0 <MX_GPIO_Init+0xf4>)
 80017f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80017fc:	6313      	str	r3, [r2, #48]	; 0x30
 80017fe:	4b30      	ldr	r3, [pc, #192]	; (80018c0 <MX_GPIO_Init+0xf4>)
 8001800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001802:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001806:	61bb      	str	r3, [r7, #24]
 8001808:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800180a:	2300      	movs	r3, #0
 800180c:	617b      	str	r3, [r7, #20]
 800180e:	4b2c      	ldr	r3, [pc, #176]	; (80018c0 <MX_GPIO_Init+0xf4>)
 8001810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001812:	4a2b      	ldr	r2, [pc, #172]	; (80018c0 <MX_GPIO_Init+0xf4>)
 8001814:	f043 0304 	orr.w	r3, r3, #4
 8001818:	6313      	str	r3, [r2, #48]	; 0x30
 800181a:	4b29      	ldr	r3, [pc, #164]	; (80018c0 <MX_GPIO_Init+0xf4>)
 800181c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800181e:	f003 0304 	and.w	r3, r3, #4
 8001822:	617b      	str	r3, [r7, #20]
 8001824:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001826:	2300      	movs	r3, #0
 8001828:	613b      	str	r3, [r7, #16]
 800182a:	4b25      	ldr	r3, [pc, #148]	; (80018c0 <MX_GPIO_Init+0xf4>)
 800182c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800182e:	4a24      	ldr	r2, [pc, #144]	; (80018c0 <MX_GPIO_Init+0xf4>)
 8001830:	f043 0301 	orr.w	r3, r3, #1
 8001834:	6313      	str	r3, [r2, #48]	; 0x30
 8001836:	4b22      	ldr	r3, [pc, #136]	; (80018c0 <MX_GPIO_Init+0xf4>)
 8001838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800183a:	f003 0301 	and.w	r3, r3, #1
 800183e:	613b      	str	r3, [r7, #16]
 8001840:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001842:	2300      	movs	r3, #0
 8001844:	60fb      	str	r3, [r7, #12]
 8001846:	4b1e      	ldr	r3, [pc, #120]	; (80018c0 <MX_GPIO_Init+0xf4>)
 8001848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800184a:	4a1d      	ldr	r2, [pc, #116]	; (80018c0 <MX_GPIO_Init+0xf4>)
 800184c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001850:	6313      	str	r3, [r2, #48]	; 0x30
 8001852:	4b1b      	ldr	r3, [pc, #108]	; (80018c0 <MX_GPIO_Init+0xf4>)
 8001854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001856:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800185a:	60fb      	str	r3, [r7, #12]
 800185c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800185e:	2300      	movs	r3, #0
 8001860:	60bb      	str	r3, [r7, #8]
 8001862:	4b17      	ldr	r3, [pc, #92]	; (80018c0 <MX_GPIO_Init+0xf4>)
 8001864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001866:	4a16      	ldr	r2, [pc, #88]	; (80018c0 <MX_GPIO_Init+0xf4>)
 8001868:	f043 0310 	orr.w	r3, r3, #16
 800186c:	6313      	str	r3, [r2, #48]	; 0x30
 800186e:	4b14      	ldr	r3, [pc, #80]	; (80018c0 <MX_GPIO_Init+0xf4>)
 8001870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001872:	f003 0310 	and.w	r3, r3, #16
 8001876:	60bb      	str	r3, [r7, #8]
 8001878:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800187a:	2300      	movs	r3, #0
 800187c:	607b      	str	r3, [r7, #4]
 800187e:	4b10      	ldr	r3, [pc, #64]	; (80018c0 <MX_GPIO_Init+0xf4>)
 8001880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001882:	4a0f      	ldr	r2, [pc, #60]	; (80018c0 <MX_GPIO_Init+0xf4>)
 8001884:	f043 0302 	orr.w	r3, r3, #2
 8001888:	6313      	str	r3, [r2, #48]	; 0x30
 800188a:	4b0d      	ldr	r3, [pc, #52]	; (80018c0 <MX_GPIO_Init+0xf4>)
 800188c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800188e:	f003 0302 	and.w	r3, r3, #2
 8001892:	607b      	str	r3, [r7, #4]
 8001894:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001896:	2300      	movs	r3, #0
 8001898:	603b      	str	r3, [r7, #0]
 800189a:	4b09      	ldr	r3, [pc, #36]	; (80018c0 <MX_GPIO_Init+0xf4>)
 800189c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800189e:	4a08      	ldr	r2, [pc, #32]	; (80018c0 <MX_GPIO_Init+0xf4>)
 80018a0:	f043 0308 	orr.w	r3, r3, #8
 80018a4:	6313      	str	r3, [r2, #48]	; 0x30
 80018a6:	4b06      	ldr	r3, [pc, #24]	; (80018c0 <MX_GPIO_Init+0xf4>)
 80018a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018aa:	f003 0308 	and.w	r3, r3, #8
 80018ae:	603b      	str	r3, [r7, #0]
 80018b0:	683b      	ldr	r3, [r7, #0]

}
 80018b2:	bf00      	nop
 80018b4:	3724      	adds	r7, #36	; 0x24
 80018b6:	46bd      	mov	sp, r7
 80018b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018bc:	4770      	bx	lr
 80018be:	bf00      	nop
 80018c0:	40023800 	.word	0x40023800

080018c4 <MX_FSMC_Init>:

/* FSMC initialization function */
static void MX_FSMC_Init(void)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b088      	sub	sp, #32
 80018c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 80018ca:	1d3b      	adds	r3, r7, #4
 80018cc:	2200      	movs	r2, #0
 80018ce:	601a      	str	r2, [r3, #0]
 80018d0:	605a      	str	r2, [r3, #4]
 80018d2:	609a      	str	r2, [r3, #8]
 80018d4:	60da      	str	r2, [r3, #12]
 80018d6:	611a      	str	r2, [r3, #16]
 80018d8:	615a      	str	r2, [r3, #20]
 80018da:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM3 memory initialization sequence
  */
  hsram3.Instance = FSMC_NORSRAM_DEVICE;
 80018dc:	4b27      	ldr	r3, [pc, #156]	; (800197c <MX_FSMC_Init+0xb8>)
 80018de:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 80018e2:	601a      	str	r2, [r3, #0]
  hsram3.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 80018e4:	4b25      	ldr	r3, [pc, #148]	; (800197c <MX_FSMC_Init+0xb8>)
 80018e6:	4a26      	ldr	r2, [pc, #152]	; (8001980 <MX_FSMC_Init+0xbc>)
 80018e8:	605a      	str	r2, [r3, #4]
  /* hsram3.Init */
  hsram3.Init.NSBank = FSMC_NORSRAM_BANK3;
 80018ea:	4b24      	ldr	r3, [pc, #144]	; (800197c <MX_FSMC_Init+0xb8>)
 80018ec:	2204      	movs	r2, #4
 80018ee:	609a      	str	r2, [r3, #8]
  hsram3.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 80018f0:	4b22      	ldr	r3, [pc, #136]	; (800197c <MX_FSMC_Init+0xb8>)
 80018f2:	2200      	movs	r2, #0
 80018f4:	60da      	str	r2, [r3, #12]
  hsram3.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 80018f6:	4b21      	ldr	r3, [pc, #132]	; (800197c <MX_FSMC_Init+0xb8>)
 80018f8:	2200      	movs	r2, #0
 80018fa:	611a      	str	r2, [r3, #16]
  hsram3.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 80018fc:	4b1f      	ldr	r3, [pc, #124]	; (800197c <MX_FSMC_Init+0xb8>)
 80018fe:	2210      	movs	r2, #16
 8001900:	615a      	str	r2, [r3, #20]
  hsram3.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8001902:	4b1e      	ldr	r3, [pc, #120]	; (800197c <MX_FSMC_Init+0xb8>)
 8001904:	2200      	movs	r2, #0
 8001906:	619a      	str	r2, [r3, #24]
  hsram3.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8001908:	4b1c      	ldr	r3, [pc, #112]	; (800197c <MX_FSMC_Init+0xb8>)
 800190a:	2200      	movs	r2, #0
 800190c:	61da      	str	r2, [r3, #28]
  hsram3.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 800190e:	4b1b      	ldr	r3, [pc, #108]	; (800197c <MX_FSMC_Init+0xb8>)
 8001910:	2200      	movs	r2, #0
 8001912:	621a      	str	r2, [r3, #32]
  hsram3.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8001914:	4b19      	ldr	r3, [pc, #100]	; (800197c <MX_FSMC_Init+0xb8>)
 8001916:	2200      	movs	r2, #0
 8001918:	625a      	str	r2, [r3, #36]	; 0x24
  hsram3.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 800191a:	4b18      	ldr	r3, [pc, #96]	; (800197c <MX_FSMC_Init+0xb8>)
 800191c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001920:	629a      	str	r2, [r3, #40]	; 0x28
  hsram3.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8001922:	4b16      	ldr	r3, [pc, #88]	; (800197c <MX_FSMC_Init+0xb8>)
 8001924:	2200      	movs	r2, #0
 8001926:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram3.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 8001928:	4b14      	ldr	r3, [pc, #80]	; (800197c <MX_FSMC_Init+0xb8>)
 800192a:	2200      	movs	r2, #0
 800192c:	631a      	str	r2, [r3, #48]	; 0x30
  hsram3.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 800192e:	4b13      	ldr	r3, [pc, #76]	; (800197c <MX_FSMC_Init+0xb8>)
 8001930:	2200      	movs	r2, #0
 8001932:	635a      	str	r2, [r3, #52]	; 0x34
  hsram3.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8001934:	4b11      	ldr	r3, [pc, #68]	; (800197c <MX_FSMC_Init+0xb8>)
 8001936:	2200      	movs	r2, #0
 8001938:	639a      	str	r2, [r3, #56]	; 0x38
  hsram3.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 800193a:	4b10      	ldr	r3, [pc, #64]	; (800197c <MX_FSMC_Init+0xb8>)
 800193c:	2200      	movs	r2, #0
 800193e:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 1;
 8001940:	2301      	movs	r3, #1
 8001942:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 8001944:	230f      	movs	r3, #15
 8001946:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 7;
 8001948:	2307      	movs	r3, #7
 800194a:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 0;
 800194c:	2300      	movs	r3, #0
 800194e:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 8001950:	2310      	movs	r3, #16
 8001952:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 8001954:	2311      	movs	r3, #17
 8001956:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8001958:	2300      	movs	r3, #0
 800195a:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram3, &Timing, NULL) != HAL_OK)
 800195c:	1d3b      	adds	r3, r7, #4
 800195e:	2200      	movs	r2, #0
 8001960:	4619      	mov	r1, r3
 8001962:	4806      	ldr	r0, [pc, #24]	; (800197c <MX_FSMC_Init+0xb8>)
 8001964:	f007 ffdc 	bl	8009920 <HAL_SRAM_Init>
 8001968:	4603      	mov	r3, r0
 800196a:	2b00      	cmp	r3, #0
 800196c:	d001      	beq.n	8001972 <MX_FSMC_Init+0xae>
  {
    Error_Handler( );
 800196e:	f000 f809 	bl	8001984 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8001972:	bf00      	nop
 8001974:	3720      	adds	r7, #32
 8001976:	46bd      	mov	sp, r7
 8001978:	bd80      	pop	{r7, pc}
 800197a:	bf00      	nop
 800197c:	20001c28 	.word	0x20001c28
 8001980:	a0000104 	.word	0xa0000104

08001984 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001984:	b480      	push	{r7}
 8001986:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001988:	b672      	cpsid	i
}
 800198a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800198c:	e7fe      	b.n	800198c <Error_Handler+0x8>
	...

08001990 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001990:	b480      	push	{r7}
 8001992:	b083      	sub	sp, #12
 8001994:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001996:	2300      	movs	r3, #0
 8001998:	607b      	str	r3, [r7, #4]
 800199a:	4b10      	ldr	r3, [pc, #64]	; (80019dc <HAL_MspInit+0x4c>)
 800199c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800199e:	4a0f      	ldr	r2, [pc, #60]	; (80019dc <HAL_MspInit+0x4c>)
 80019a0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80019a4:	6453      	str	r3, [r2, #68]	; 0x44
 80019a6:	4b0d      	ldr	r3, [pc, #52]	; (80019dc <HAL_MspInit+0x4c>)
 80019a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80019ae:	607b      	str	r3, [r7, #4]
 80019b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019b2:	2300      	movs	r3, #0
 80019b4:	603b      	str	r3, [r7, #0]
 80019b6:	4b09      	ldr	r3, [pc, #36]	; (80019dc <HAL_MspInit+0x4c>)
 80019b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019ba:	4a08      	ldr	r2, [pc, #32]	; (80019dc <HAL_MspInit+0x4c>)
 80019bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019c0:	6413      	str	r3, [r2, #64]	; 0x40
 80019c2:	4b06      	ldr	r3, [pc, #24]	; (80019dc <HAL_MspInit+0x4c>)
 80019c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019ca:	603b      	str	r3, [r7, #0]
 80019cc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019ce:	bf00      	nop
 80019d0:	370c      	adds	r7, #12
 80019d2:	46bd      	mov	sp, r7
 80019d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d8:	4770      	bx	lr
 80019da:	bf00      	nop
 80019dc:	40023800 	.word	0x40023800

080019e0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b08c      	sub	sp, #48	; 0x30
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019e8:	f107 031c 	add.w	r3, r7, #28
 80019ec:	2200      	movs	r2, #0
 80019ee:	601a      	str	r2, [r3, #0]
 80019f0:	605a      	str	r2, [r3, #4]
 80019f2:	609a      	str	r2, [r3, #8]
 80019f4:	60da      	str	r2, [r3, #12]
 80019f6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	4a32      	ldr	r2, [pc, #200]	; (8001ac8 <HAL_I2C_MspInit+0xe8>)
 80019fe:	4293      	cmp	r3, r2
 8001a00:	d12c      	bne.n	8001a5c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a02:	2300      	movs	r3, #0
 8001a04:	61bb      	str	r3, [r7, #24]
 8001a06:	4b31      	ldr	r3, [pc, #196]	; (8001acc <HAL_I2C_MspInit+0xec>)
 8001a08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a0a:	4a30      	ldr	r2, [pc, #192]	; (8001acc <HAL_I2C_MspInit+0xec>)
 8001a0c:	f043 0302 	orr.w	r3, r3, #2
 8001a10:	6313      	str	r3, [r2, #48]	; 0x30
 8001a12:	4b2e      	ldr	r3, [pc, #184]	; (8001acc <HAL_I2C_MspInit+0xec>)
 8001a14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a16:	f003 0302 	and.w	r3, r3, #2
 8001a1a:	61bb      	str	r3, [r7, #24]
 8001a1c:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001a1e:	23c0      	movs	r3, #192	; 0xc0
 8001a20:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a22:	2312      	movs	r3, #18
 8001a24:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a26:	2301      	movs	r3, #1
 8001a28:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a2a:	2303      	movs	r3, #3
 8001a2c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001a2e:	2304      	movs	r3, #4
 8001a30:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a32:	f107 031c 	add.w	r3, r7, #28
 8001a36:	4619      	mov	r1, r3
 8001a38:	4825      	ldr	r0, [pc, #148]	; (8001ad0 <HAL_I2C_MspInit+0xf0>)
 8001a3a:	f003 ffb3 	bl	80059a4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001a3e:	2300      	movs	r3, #0
 8001a40:	617b      	str	r3, [r7, #20]
 8001a42:	4b22      	ldr	r3, [pc, #136]	; (8001acc <HAL_I2C_MspInit+0xec>)
 8001a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a46:	4a21      	ldr	r2, [pc, #132]	; (8001acc <HAL_I2C_MspInit+0xec>)
 8001a48:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001a4c:	6413      	str	r3, [r2, #64]	; 0x40
 8001a4e:	4b1f      	ldr	r3, [pc, #124]	; (8001acc <HAL_I2C_MspInit+0xec>)
 8001a50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a52:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a56:	617b      	str	r3, [r7, #20]
 8001a58:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001a5a:	e031      	b.n	8001ac0 <HAL_I2C_MspInit+0xe0>
  else if(hi2c->Instance==I2C2)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	4a1c      	ldr	r2, [pc, #112]	; (8001ad4 <HAL_I2C_MspInit+0xf4>)
 8001a62:	4293      	cmp	r3, r2
 8001a64:	d12c      	bne.n	8001ac0 <HAL_I2C_MspInit+0xe0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a66:	2300      	movs	r3, #0
 8001a68:	613b      	str	r3, [r7, #16]
 8001a6a:	4b18      	ldr	r3, [pc, #96]	; (8001acc <HAL_I2C_MspInit+0xec>)
 8001a6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a6e:	4a17      	ldr	r2, [pc, #92]	; (8001acc <HAL_I2C_MspInit+0xec>)
 8001a70:	f043 0302 	orr.w	r3, r3, #2
 8001a74:	6313      	str	r3, [r2, #48]	; 0x30
 8001a76:	4b15      	ldr	r3, [pc, #84]	; (8001acc <HAL_I2C_MspInit+0xec>)
 8001a78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a7a:	f003 0302 	and.w	r3, r3, #2
 8001a7e:	613b      	str	r3, [r7, #16]
 8001a80:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001a82:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001a86:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a88:	2312      	movs	r3, #18
 8001a8a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a8c:	2301      	movs	r3, #1
 8001a8e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a90:	2303      	movs	r3, #3
 8001a92:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001a94:	2304      	movs	r3, #4
 8001a96:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a98:	f107 031c 	add.w	r3, r7, #28
 8001a9c:	4619      	mov	r1, r3
 8001a9e:	480c      	ldr	r0, [pc, #48]	; (8001ad0 <HAL_I2C_MspInit+0xf0>)
 8001aa0:	f003 ff80 	bl	80059a4 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	60fb      	str	r3, [r7, #12]
 8001aa8:	4b08      	ldr	r3, [pc, #32]	; (8001acc <HAL_I2C_MspInit+0xec>)
 8001aaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aac:	4a07      	ldr	r2, [pc, #28]	; (8001acc <HAL_I2C_MspInit+0xec>)
 8001aae:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001ab2:	6413      	str	r3, [r2, #64]	; 0x40
 8001ab4:	4b05      	ldr	r3, [pc, #20]	; (8001acc <HAL_I2C_MspInit+0xec>)
 8001ab6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ab8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001abc:	60fb      	str	r3, [r7, #12]
 8001abe:	68fb      	ldr	r3, [r7, #12]
}
 8001ac0:	bf00      	nop
 8001ac2:	3730      	adds	r7, #48	; 0x30
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	bd80      	pop	{r7, pc}
 8001ac8:	40005400 	.word	0x40005400
 8001acc:	40023800 	.word	0x40023800
 8001ad0:	40020400 	.word	0x40020400
 8001ad4:	40005800 	.word	0x40005800

08001ad8 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b08e      	sub	sp, #56	; 0x38
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ae0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	601a      	str	r2, [r3, #0]
 8001ae8:	605a      	str	r2, [r3, #4]
 8001aea:	609a      	str	r2, [r3, #8]
 8001aec:	60da      	str	r2, [r3, #12]
 8001aee:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI2)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	4a4b      	ldr	r2, [pc, #300]	; (8001c24 <HAL_I2S_MspInit+0x14c>)
 8001af6:	4293      	cmp	r3, r2
 8001af8:	f040 80a0 	bne.w	8001c3c <HAL_I2S_MspInit+0x164>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001afc:	2300      	movs	r3, #0
 8001afe:	623b      	str	r3, [r7, #32]
 8001b00:	4b49      	ldr	r3, [pc, #292]	; (8001c28 <HAL_I2S_MspInit+0x150>)
 8001b02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b04:	4a48      	ldr	r2, [pc, #288]	; (8001c28 <HAL_I2S_MspInit+0x150>)
 8001b06:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b0a:	6413      	str	r3, [r2, #64]	; 0x40
 8001b0c:	4b46      	ldr	r3, [pc, #280]	; (8001c28 <HAL_I2S_MspInit+0x150>)
 8001b0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b10:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b14:	623b      	str	r3, [r7, #32]
 8001b16:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b18:	2300      	movs	r3, #0
 8001b1a:	61fb      	str	r3, [r7, #28]
 8001b1c:	4b42      	ldr	r3, [pc, #264]	; (8001c28 <HAL_I2S_MspInit+0x150>)
 8001b1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b20:	4a41      	ldr	r2, [pc, #260]	; (8001c28 <HAL_I2S_MspInit+0x150>)
 8001b22:	f043 0304 	orr.w	r3, r3, #4
 8001b26:	6313      	str	r3, [r2, #48]	; 0x30
 8001b28:	4b3f      	ldr	r3, [pc, #252]	; (8001c28 <HAL_I2S_MspInit+0x150>)
 8001b2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b2c:	f003 0304 	and.w	r3, r3, #4
 8001b30:	61fb      	str	r3, [r7, #28]
 8001b32:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b34:	2300      	movs	r3, #0
 8001b36:	61bb      	str	r3, [r7, #24]
 8001b38:	4b3b      	ldr	r3, [pc, #236]	; (8001c28 <HAL_I2S_MspInit+0x150>)
 8001b3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b3c:	4a3a      	ldr	r2, [pc, #232]	; (8001c28 <HAL_I2S_MspInit+0x150>)
 8001b3e:	f043 0302 	orr.w	r3, r3, #2
 8001b42:	6313      	str	r3, [r2, #48]	; 0x30
 8001b44:	4b38      	ldr	r3, [pc, #224]	; (8001c28 <HAL_I2S_MspInit+0x150>)
 8001b46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b48:	f003 0302 	and.w	r3, r3, #2
 8001b4c:	61bb      	str	r3, [r7, #24]
 8001b4e:	69bb      	ldr	r3, [r7, #24]
    PC3     ------> I2S2_SD
    PB12     ------> I2S2_WS
    PB13     ------> I2S2_CK
    PC6     ------> I2S2_MCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001b50:	2304      	movs	r3, #4
 8001b52:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b54:	2302      	movs	r3, #2
 8001b56:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b58:	2300      	movs	r3, #0
 8001b5a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_I2S2ext;
 8001b60:	2306      	movs	r3, #6
 8001b62:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b64:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b68:	4619      	mov	r1, r3
 8001b6a:	4830      	ldr	r0, [pc, #192]	; (8001c2c <HAL_I2S_MspInit+0x154>)
 8001b6c:	f003 ff1a 	bl	80059a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_6;
 8001b70:	2348      	movs	r3, #72	; 0x48
 8001b72:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b74:	2302      	movs	r3, #2
 8001b76:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001b80:	2305      	movs	r3, #5
 8001b82:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b84:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b88:	4619      	mov	r1, r3
 8001b8a:	4828      	ldr	r0, [pc, #160]	; (8001c2c <HAL_I2S_MspInit+0x154>)
 8001b8c:	f003 ff0a 	bl	80059a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001b90:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8001b94:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b96:	2302      	movs	r3, #2
 8001b98:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001ba2:	2305      	movs	r3, #5
 8001ba4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ba6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001baa:	4619      	mov	r1, r3
 8001bac:	4820      	ldr	r0, [pc, #128]	; (8001c30 <HAL_I2S_MspInit+0x158>)
 8001bae:	f003 fef9 	bl	80059a4 <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 8001bb2:	4b20      	ldr	r3, [pc, #128]	; (8001c34 <HAL_I2S_MspInit+0x15c>)
 8001bb4:	4a20      	ldr	r2, [pc, #128]	; (8001c38 <HAL_I2S_MspInit+0x160>)
 8001bb6:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 8001bb8:	4b1e      	ldr	r3, [pc, #120]	; (8001c34 <HAL_I2S_MspInit+0x15c>)
 8001bba:	2200      	movs	r2, #0
 8001bbc:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001bbe:	4b1d      	ldr	r3, [pc, #116]	; (8001c34 <HAL_I2S_MspInit+0x15c>)
 8001bc0:	2240      	movs	r2, #64	; 0x40
 8001bc2:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001bc4:	4b1b      	ldr	r3, [pc, #108]	; (8001c34 <HAL_I2S_MspInit+0x15c>)
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001bca:	4b1a      	ldr	r3, [pc, #104]	; (8001c34 <HAL_I2S_MspInit+0x15c>)
 8001bcc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001bd0:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001bd2:	4b18      	ldr	r3, [pc, #96]	; (8001c34 <HAL_I2S_MspInit+0x15c>)
 8001bd4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001bd8:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001bda:	4b16      	ldr	r3, [pc, #88]	; (8001c34 <HAL_I2S_MspInit+0x15c>)
 8001bdc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001be0:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8001be2:	4b14      	ldr	r3, [pc, #80]	; (8001c34 <HAL_I2S_MspInit+0x15c>)
 8001be4:	2200      	movs	r2, #0
 8001be6:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001be8:	4b12      	ldr	r3, [pc, #72]	; (8001c34 <HAL_I2S_MspInit+0x15c>)
 8001bea:	2200      	movs	r2, #0
 8001bec:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001bee:	4b11      	ldr	r3, [pc, #68]	; (8001c34 <HAL_I2S_MspInit+0x15c>)
 8001bf0:	2204      	movs	r2, #4
 8001bf2:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_spi2_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001bf4:	4b0f      	ldr	r3, [pc, #60]	; (8001c34 <HAL_I2S_MspInit+0x15c>)
 8001bf6:	2203      	movs	r2, #3
 8001bf8:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_spi2_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 8001bfa:	4b0e      	ldr	r3, [pc, #56]	; (8001c34 <HAL_I2S_MspInit+0x15c>)
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_spi2_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8001c00:	4b0c      	ldr	r3, [pc, #48]	; (8001c34 <HAL_I2S_MspInit+0x15c>)
 8001c02:	2200      	movs	r2, #0
 8001c04:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8001c06:	480b      	ldr	r0, [pc, #44]	; (8001c34 <HAL_I2S_MspInit+0x15c>)
 8001c08:	f000 ffae 	bl	8002b68 <HAL_DMA_Init>
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d001      	beq.n	8001c16 <HAL_I2S_MspInit+0x13e>
    {
      Error_Handler();
 8001c12:	f7ff feb7 	bl	8001984 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi2_tx);
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	4a06      	ldr	r2, [pc, #24]	; (8001c34 <HAL_I2S_MspInit+0x15c>)
 8001c1a:	639a      	str	r2, [r3, #56]	; 0x38
 8001c1c:	4a05      	ldr	r2, [pc, #20]	; (8001c34 <HAL_I2S_MspInit+0x15c>)
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001c22:	e0c2      	b.n	8001daa <HAL_I2S_MspInit+0x2d2>
 8001c24:	40003800 	.word	0x40003800
 8001c28:	40023800 	.word	0x40023800
 8001c2c:	40020800 	.word	0x40020800
 8001c30:	40020400 	.word	0x40020400
 8001c34:	20002da8 	.word	0x20002da8
 8001c38:	40026070 	.word	0x40026070
  else if(hi2s->Instance==SPI3)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	4a5c      	ldr	r2, [pc, #368]	; (8001db4 <HAL_I2S_MspInit+0x2dc>)
 8001c42:	4293      	cmp	r3, r2
 8001c44:	f040 80b1 	bne.w	8001daa <HAL_I2S_MspInit+0x2d2>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001c48:	2300      	movs	r3, #0
 8001c4a:	617b      	str	r3, [r7, #20]
 8001c4c:	4b5a      	ldr	r3, [pc, #360]	; (8001db8 <HAL_I2S_MspInit+0x2e0>)
 8001c4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c50:	4a59      	ldr	r2, [pc, #356]	; (8001db8 <HAL_I2S_MspInit+0x2e0>)
 8001c52:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001c56:	6413      	str	r3, [r2, #64]	; 0x40
 8001c58:	4b57      	ldr	r3, [pc, #348]	; (8001db8 <HAL_I2S_MspInit+0x2e0>)
 8001c5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c5c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001c60:	617b      	str	r3, [r7, #20]
 8001c62:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c64:	2300      	movs	r3, #0
 8001c66:	613b      	str	r3, [r7, #16]
 8001c68:	4b53      	ldr	r3, [pc, #332]	; (8001db8 <HAL_I2S_MspInit+0x2e0>)
 8001c6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c6c:	4a52      	ldr	r2, [pc, #328]	; (8001db8 <HAL_I2S_MspInit+0x2e0>)
 8001c6e:	f043 0301 	orr.w	r3, r3, #1
 8001c72:	6313      	str	r3, [r2, #48]	; 0x30
 8001c74:	4b50      	ldr	r3, [pc, #320]	; (8001db8 <HAL_I2S_MspInit+0x2e0>)
 8001c76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c78:	f003 0301 	and.w	r3, r3, #1
 8001c7c:	613b      	str	r3, [r7, #16]
 8001c7e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c80:	2300      	movs	r3, #0
 8001c82:	60fb      	str	r3, [r7, #12]
 8001c84:	4b4c      	ldr	r3, [pc, #304]	; (8001db8 <HAL_I2S_MspInit+0x2e0>)
 8001c86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c88:	4a4b      	ldr	r2, [pc, #300]	; (8001db8 <HAL_I2S_MspInit+0x2e0>)
 8001c8a:	f043 0304 	orr.w	r3, r3, #4
 8001c8e:	6313      	str	r3, [r2, #48]	; 0x30
 8001c90:	4b49      	ldr	r3, [pc, #292]	; (8001db8 <HAL_I2S_MspInit+0x2e0>)
 8001c92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c94:	f003 0304 	and.w	r3, r3, #4
 8001c98:	60fb      	str	r3, [r7, #12]
 8001c9a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	60bb      	str	r3, [r7, #8]
 8001ca0:	4b45      	ldr	r3, [pc, #276]	; (8001db8 <HAL_I2S_MspInit+0x2e0>)
 8001ca2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ca4:	4a44      	ldr	r2, [pc, #272]	; (8001db8 <HAL_I2S_MspInit+0x2e0>)
 8001ca6:	f043 0302 	orr.w	r3, r3, #2
 8001caa:	6313      	str	r3, [r2, #48]	; 0x30
 8001cac:	4b42      	ldr	r3, [pc, #264]	; (8001db8 <HAL_I2S_MspInit+0x2e0>)
 8001cae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cb0:	f003 0302 	and.w	r3, r3, #2
 8001cb4:	60bb      	str	r3, [r7, #8]
 8001cb6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001cb8:	2310      	movs	r3, #16
 8001cba:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cbc:	2302      	movs	r3, #2
 8001cbe:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001cc8:	2306      	movs	r3, #6
 8001cca:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ccc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cd0:	4619      	mov	r1, r3
 8001cd2:	483a      	ldr	r0, [pc, #232]	; (8001dbc <HAL_I2S_MspInit+0x2e4>)
 8001cd4:	f003 fe66 	bl	80059a4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001cd8:	2380      	movs	r3, #128	; 0x80
 8001cda:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cdc:	2302      	movs	r3, #2
 8001cde:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001ce8:	2306      	movs	r3, #6
 8001cea:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cf0:	4619      	mov	r1, r3
 8001cf2:	4833      	ldr	r0, [pc, #204]	; (8001dc0 <HAL_I2S_MspInit+0x2e8>)
 8001cf4:	f003 fe56 	bl	80059a4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001cf8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001cfc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cfe:	2302      	movs	r3, #2
 8001d00:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d02:	2300      	movs	r3, #0
 8001d04:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d06:	2300      	movs	r3, #0
 8001d08:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_I2S3ext;
 8001d0a:	2305      	movs	r3, #5
 8001d0c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d0e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d12:	4619      	mov	r1, r3
 8001d14:	482a      	ldr	r0, [pc, #168]	; (8001dc0 <HAL_I2S_MspInit+0x2e8>)
 8001d16:	f003 fe45 	bl	80059a4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 8001d1a:	2328      	movs	r3, #40	; 0x28
 8001d1c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d1e:	2302      	movs	r3, #2
 8001d20:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d22:	2300      	movs	r3, #0
 8001d24:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d26:	2300      	movs	r3, #0
 8001d28:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001d2a:	2306      	movs	r3, #6
 8001d2c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d2e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d32:	4619      	mov	r1, r3
 8001d34:	4823      	ldr	r0, [pc, #140]	; (8001dc4 <HAL_I2S_MspInit+0x2ec>)
 8001d36:	f003 fe35 	bl	80059a4 <HAL_GPIO_Init>
    hdma_spi3_tx.Instance = DMA1_Stream5;
 8001d3a:	4b23      	ldr	r3, [pc, #140]	; (8001dc8 <HAL_I2S_MspInit+0x2f0>)
 8001d3c:	4a23      	ldr	r2, [pc, #140]	; (8001dcc <HAL_I2S_MspInit+0x2f4>)
 8001d3e:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 8001d40:	4b21      	ldr	r3, [pc, #132]	; (8001dc8 <HAL_I2S_MspInit+0x2f0>)
 8001d42:	2200      	movs	r2, #0
 8001d44:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001d46:	4b20      	ldr	r3, [pc, #128]	; (8001dc8 <HAL_I2S_MspInit+0x2f0>)
 8001d48:	2240      	movs	r2, #64	; 0x40
 8001d4a:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d4c:	4b1e      	ldr	r3, [pc, #120]	; (8001dc8 <HAL_I2S_MspInit+0x2f0>)
 8001d4e:	2200      	movs	r2, #0
 8001d50:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001d52:	4b1d      	ldr	r3, [pc, #116]	; (8001dc8 <HAL_I2S_MspInit+0x2f0>)
 8001d54:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001d58:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001d5a:	4b1b      	ldr	r3, [pc, #108]	; (8001dc8 <HAL_I2S_MspInit+0x2f0>)
 8001d5c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001d60:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001d62:	4b19      	ldr	r3, [pc, #100]	; (8001dc8 <HAL_I2S_MspInit+0x2f0>)
 8001d64:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001d68:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 8001d6a:	4b17      	ldr	r3, [pc, #92]	; (8001dc8 <HAL_I2S_MspInit+0x2f0>)
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001d70:	4b15      	ldr	r3, [pc, #84]	; (8001dc8 <HAL_I2S_MspInit+0x2f0>)
 8001d72:	2200      	movs	r2, #0
 8001d74:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001d76:	4b14      	ldr	r3, [pc, #80]	; (8001dc8 <HAL_I2S_MspInit+0x2f0>)
 8001d78:	2204      	movs	r2, #4
 8001d7a:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_spi3_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001d7c:	4b12      	ldr	r3, [pc, #72]	; (8001dc8 <HAL_I2S_MspInit+0x2f0>)
 8001d7e:	2203      	movs	r2, #3
 8001d80:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_spi3_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 8001d82:	4b11      	ldr	r3, [pc, #68]	; (8001dc8 <HAL_I2S_MspInit+0x2f0>)
 8001d84:	2200      	movs	r2, #0
 8001d86:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_spi3_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8001d88:	4b0f      	ldr	r3, [pc, #60]	; (8001dc8 <HAL_I2S_MspInit+0x2f0>)
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8001d8e:	480e      	ldr	r0, [pc, #56]	; (8001dc8 <HAL_I2S_MspInit+0x2f0>)
 8001d90:	f000 feea 	bl	8002b68 <HAL_DMA_Init>
 8001d94:	4603      	mov	r3, r0
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d001      	beq.n	8001d9e <HAL_I2S_MspInit+0x2c6>
      Error_Handler();
 8001d9a:	f7ff fdf3 	bl	8001984 <Error_Handler>
    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi3_tx);
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	4a09      	ldr	r2, [pc, #36]	; (8001dc8 <HAL_I2S_MspInit+0x2f0>)
 8001da2:	639a      	str	r2, [r3, #56]	; 0x38
 8001da4:	4a08      	ldr	r2, [pc, #32]	; (8001dc8 <HAL_I2S_MspInit+0x2f0>)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	6393      	str	r3, [r2, #56]	; 0x38
}
 8001daa:	bf00      	nop
 8001dac:	3738      	adds	r7, #56	; 0x38
 8001dae:	46bd      	mov	sp, r7
 8001db0:	bd80      	pop	{r7, pc}
 8001db2:	bf00      	nop
 8001db4:	40003c00 	.word	0x40003c00
 8001db8:	40023800 	.word	0x40023800
 8001dbc:	40020000 	.word	0x40020000
 8001dc0:	40020800 	.word	0x40020800
 8001dc4:	40020400 	.word	0x40020400
 8001dc8:	20001cd0 	.word	0x20001cd0
 8001dcc:	40026088 	.word	0x40026088

08001dd0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b08a      	sub	sp, #40	; 0x28
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dd8:	f107 0314 	add.w	r3, r7, #20
 8001ddc:	2200      	movs	r2, #0
 8001dde:	601a      	str	r2, [r3, #0]
 8001de0:	605a      	str	r2, [r3, #4]
 8001de2:	609a      	str	r2, [r3, #8]
 8001de4:	60da      	str	r2, [r3, #12]
 8001de6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART5)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	4a28      	ldr	r2, [pc, #160]	; (8001e90 <HAL_UART_MspInit+0xc0>)
 8001dee:	4293      	cmp	r3, r2
 8001df0:	d14a      	bne.n	8001e88 <HAL_UART_MspInit+0xb8>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8001df2:	2300      	movs	r3, #0
 8001df4:	613b      	str	r3, [r7, #16]
 8001df6:	4b27      	ldr	r3, [pc, #156]	; (8001e94 <HAL_UART_MspInit+0xc4>)
 8001df8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dfa:	4a26      	ldr	r2, [pc, #152]	; (8001e94 <HAL_UART_MspInit+0xc4>)
 8001dfc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001e00:	6413      	str	r3, [r2, #64]	; 0x40
 8001e02:	4b24      	ldr	r3, [pc, #144]	; (8001e94 <HAL_UART_MspInit+0xc4>)
 8001e04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e06:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001e0a:	613b      	str	r3, [r7, #16]
 8001e0c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e0e:	2300      	movs	r3, #0
 8001e10:	60fb      	str	r3, [r7, #12]
 8001e12:	4b20      	ldr	r3, [pc, #128]	; (8001e94 <HAL_UART_MspInit+0xc4>)
 8001e14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e16:	4a1f      	ldr	r2, [pc, #124]	; (8001e94 <HAL_UART_MspInit+0xc4>)
 8001e18:	f043 0304 	orr.w	r3, r3, #4
 8001e1c:	6313      	str	r3, [r2, #48]	; 0x30
 8001e1e:	4b1d      	ldr	r3, [pc, #116]	; (8001e94 <HAL_UART_MspInit+0xc4>)
 8001e20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e22:	f003 0304 	and.w	r3, r3, #4
 8001e26:	60fb      	str	r3, [r7, #12]
 8001e28:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	60bb      	str	r3, [r7, #8]
 8001e2e:	4b19      	ldr	r3, [pc, #100]	; (8001e94 <HAL_UART_MspInit+0xc4>)
 8001e30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e32:	4a18      	ldr	r2, [pc, #96]	; (8001e94 <HAL_UART_MspInit+0xc4>)
 8001e34:	f043 0308 	orr.w	r3, r3, #8
 8001e38:	6313      	str	r3, [r2, #48]	; 0x30
 8001e3a:	4b16      	ldr	r3, [pc, #88]	; (8001e94 <HAL_UART_MspInit+0xc4>)
 8001e3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e3e:	f003 0308 	and.w	r3, r3, #8
 8001e42:	60bb      	str	r3, [r7, #8]
 8001e44:	68bb      	ldr	r3, [r7, #8]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001e46:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e4a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e4c:	2302      	movs	r3, #2
 8001e4e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e50:	2300      	movs	r3, #0
 8001e52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e54:	2303      	movs	r3, #3
 8001e56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8001e58:	2308      	movs	r3, #8
 8001e5a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e5c:	f107 0314 	add.w	r3, r7, #20
 8001e60:	4619      	mov	r1, r3
 8001e62:	480d      	ldr	r0, [pc, #52]	; (8001e98 <HAL_UART_MspInit+0xc8>)
 8001e64:	f003 fd9e 	bl	80059a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001e68:	2304      	movs	r3, #4
 8001e6a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e6c:	2302      	movs	r3, #2
 8001e6e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e70:	2300      	movs	r3, #0
 8001e72:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e74:	2303      	movs	r3, #3
 8001e76:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8001e78:	2308      	movs	r3, #8
 8001e7a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e7c:	f107 0314 	add.w	r3, r7, #20
 8001e80:	4619      	mov	r1, r3
 8001e82:	4806      	ldr	r0, [pc, #24]	; (8001e9c <HAL_UART_MspInit+0xcc>)
 8001e84:	f003 fd8e 	bl	80059a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN UART5_MspInit 1 */

  /* USER CODE END UART5_MspInit 1 */
  }

}
 8001e88:	bf00      	nop
 8001e8a:	3728      	adds	r7, #40	; 0x28
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	bd80      	pop	{r7, pc}
 8001e90:	40005000 	.word	0x40005000
 8001e94:	40023800 	.word	0x40023800
 8001e98:	40020800 	.word	0x40020800
 8001e9c:	40020c00 	.word	0x40020c00

08001ea0 <HAL_FSMC_MspInit>:

}

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b086      	sub	sp, #24
 8001ea4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8001ea6:	1d3b      	adds	r3, r7, #4
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	601a      	str	r2, [r3, #0]
 8001eac:	605a      	str	r2, [r3, #4]
 8001eae:	609a      	str	r2, [r3, #8]
 8001eb0:	60da      	str	r2, [r3, #12]
 8001eb2:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8001eb4:	4b2c      	ldr	r3, [pc, #176]	; (8001f68 <HAL_FSMC_MspInit+0xc8>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d151      	bne.n	8001f60 <HAL_FSMC_MspInit+0xc0>
    return;
  }
  FSMC_Initialized = 1;
 8001ebc:	4b2a      	ldr	r3, [pc, #168]	; (8001f68 <HAL_FSMC_MspInit+0xc8>)
 8001ebe:	2201      	movs	r2, #1
 8001ec0:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	603b      	str	r3, [r7, #0]
 8001ec6:	4b29      	ldr	r3, [pc, #164]	; (8001f6c <HAL_FSMC_MspInit+0xcc>)
 8001ec8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001eca:	4a28      	ldr	r2, [pc, #160]	; (8001f6c <HAL_FSMC_MspInit+0xcc>)
 8001ecc:	f043 0301 	orr.w	r3, r3, #1
 8001ed0:	6393      	str	r3, [r2, #56]	; 0x38
 8001ed2:	4b26      	ldr	r3, [pc, #152]	; (8001f6c <HAL_FSMC_MspInit+0xcc>)
 8001ed4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ed6:	f003 0301 	and.w	r3, r3, #1
 8001eda:	603b      	str	r3, [r7, #0]
 8001edc:	683b      	ldr	r3, [r7, #0]
  PD5   ------> FSMC_NWE
  PG10   ------> FSMC_NE3
  PE0   ------> FSMC_NBL0
  PE1   ------> FSMC_NBL1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001ede:	f24f 033f 	movw	r3, #61503	; 0xf03f
 8001ee2:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ee4:	2302      	movs	r3, #2
 8001ee6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ee8:	2300      	movs	r3, #0
 8001eea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001eec:	2303      	movs	r3, #3
 8001eee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001ef0:	230c      	movs	r3, #12
 8001ef2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001ef4:	1d3b      	adds	r3, r7, #4
 8001ef6:	4619      	mov	r1, r3
 8001ef8:	481d      	ldr	r0, [pc, #116]	; (8001f70 <HAL_FSMC_MspInit+0xd0>)
 8001efa:	f003 fd53 	bl	80059a4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001efe:	f240 433f 	movw	r3, #1087	; 0x43f
 8001f02:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f04:	2302      	movs	r3, #2
 8001f06:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f0c:	2303      	movs	r3, #3
 8001f0e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001f10:	230c      	movs	r3, #12
 8001f12:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001f14:	1d3b      	adds	r3, r7, #4
 8001f16:	4619      	mov	r1, r3
 8001f18:	4816      	ldr	r0, [pc, #88]	; (8001f74 <HAL_FSMC_MspInit+0xd4>)
 8001f1a:	f003 fd43 	bl	80059a4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8001f1e:	f64f 7383 	movw	r3, #65411	; 0xff83
 8001f22:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f24:	2302      	movs	r3, #2
 8001f26:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f2c:	2303      	movs	r3, #3
 8001f2e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001f30:	230c      	movs	r3, #12
 8001f32:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001f34:	1d3b      	adds	r3, r7, #4
 8001f36:	4619      	mov	r1, r3
 8001f38:	480f      	ldr	r0, [pc, #60]	; (8001f78 <HAL_FSMC_MspInit+0xd8>)
 8001f3a:	f003 fd33 	bl	80059a4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001f3e:	f64f 7333 	movw	r3, #65331	; 0xff33
 8001f42:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f44:	2302      	movs	r3, #2
 8001f46:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f48:	2300      	movs	r3, #0
 8001f4a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f4c:	2303      	movs	r3, #3
 8001f4e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001f50:	230c      	movs	r3, #12
 8001f52:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f54:	1d3b      	adds	r3, r7, #4
 8001f56:	4619      	mov	r1, r3
 8001f58:	4808      	ldr	r0, [pc, #32]	; (8001f7c <HAL_FSMC_MspInit+0xdc>)
 8001f5a:	f003 fd23 	bl	80059a4 <HAL_GPIO_Init>
 8001f5e:	e000      	b.n	8001f62 <HAL_FSMC_MspInit+0xc2>
    return;
 8001f60:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8001f62:	3718      	adds	r7, #24
 8001f64:	46bd      	mov	sp, r7
 8001f66:	bd80      	pop	{r7, pc}
 8001f68:	200008dc 	.word	0x200008dc
 8001f6c:	40023800 	.word	0x40023800
 8001f70:	40021400 	.word	0x40021400
 8001f74:	40021800 	.word	0x40021800
 8001f78:	40021000 	.word	0x40021000
 8001f7c:	40020c00 	.word	0x40020c00

08001f80 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b082      	sub	sp, #8
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8001f88:	f7ff ff8a 	bl	8001ea0 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8001f8c:	bf00      	nop
 8001f8e:	3708      	adds	r7, #8
 8001f90:	46bd      	mov	sp, r7
 8001f92:	bd80      	pop	{r7, pc}

08001f94 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f94:	b480      	push	{r7}
 8001f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001f98:	e7fe      	b.n	8001f98 <NMI_Handler+0x4>

08001f9a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f9a:	b480      	push	{r7}
 8001f9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f9e:	e7fe      	b.n	8001f9e <HardFault_Handler+0x4>

08001fa0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001fa4:	e7fe      	b.n	8001fa4 <MemManage_Handler+0x4>

08001fa6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001fa6:	b480      	push	{r7}
 8001fa8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001faa:	e7fe      	b.n	8001faa <BusFault_Handler+0x4>

08001fac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001fac:	b480      	push	{r7}
 8001fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001fb0:	e7fe      	b.n	8001fb0 <UsageFault_Handler+0x4>

08001fb2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001fb2:	b480      	push	{r7}
 8001fb4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001fb6:	bf00      	nop
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fbe:	4770      	bx	lr

08001fc0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001fc4:	bf00      	nop
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fcc:	4770      	bx	lr

08001fce <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001fce:	b480      	push	{r7}
 8001fd0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001fd2:	bf00      	nop
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fda:	4770      	bx	lr

08001fdc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001fe0:	f000 fc6c 	bl	80028bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001fe4:	bf00      	nop
 8001fe6:	bd80      	pop	{r7, pc}

08001fe8 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8001fec:	4802      	ldr	r0, [pc, #8]	; (8001ff8 <DMA1_Stream5_IRQHandler+0x10>)
 8001fee:	f000 ff37 	bl	8002e60 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001ff2:	bf00      	nop
 8001ff4:	bd80      	pop	{r7, pc}
 8001ff6:	bf00      	nop
 8001ff8:	20001cd0 	.word	0x20001cd0

08001ffc <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8002000:	4802      	ldr	r0, [pc, #8]	; (800200c <ETH_IRQHandler+0x10>)
 8002002:	f002 ff03 	bl	8004e0c <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 8002006:	bf00      	nop
 8002008:	bd80      	pop	{r7, pc}
 800200a:	bf00      	nop
 800200c:	2000d464 	.word	0x2000d464

08002010 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8002014:	4802      	ldr	r0, [pc, #8]	; (8002020 <OTG_FS_IRQHandler+0x10>)
 8002016:	f004 f8cb 	bl	80061b0 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800201a:	bf00      	nop
 800201c:	bd80      	pop	{r7, pc}
 800201e:	bf00      	nop
 8002020:	2001c07c 	.word	0x2001c07c

08002024 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002024:	b480      	push	{r7}
 8002026:	af00      	add	r7, sp, #0
	return 1;
 8002028:	2301      	movs	r3, #1
}
 800202a:	4618      	mov	r0, r3
 800202c:	46bd      	mov	sp, r7
 800202e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002032:	4770      	bx	lr

08002034 <_kill>:

int _kill(int pid, int sig)
{
 8002034:	b480      	push	{r7}
 8002036:	b083      	sub	sp, #12
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
 800203c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800203e:	4b05      	ldr	r3, [pc, #20]	; (8002054 <_kill+0x20>)
 8002040:	2216      	movs	r2, #22
 8002042:	601a      	str	r2, [r3, #0]
	return -1;
 8002044:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002048:	4618      	mov	r0, r3
 800204a:	370c      	adds	r7, #12
 800204c:	46bd      	mov	sp, r7
 800204e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002052:	4770      	bx	lr
 8002054:	2001c380 	.word	0x2001c380

08002058 <_exit>:

void _exit (int status)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b082      	sub	sp, #8
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002060:	f04f 31ff 	mov.w	r1, #4294967295
 8002064:	6878      	ldr	r0, [r7, #4]
 8002066:	f7ff ffe5 	bl	8002034 <_kill>
	while (1) {}		/* Make sure we hang here */
 800206a:	e7fe      	b.n	800206a <_exit+0x12>

0800206c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b086      	sub	sp, #24
 8002070:	af00      	add	r7, sp, #0
 8002072:	60f8      	str	r0, [r7, #12]
 8002074:	60b9      	str	r1, [r7, #8]
 8002076:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002078:	2300      	movs	r3, #0
 800207a:	617b      	str	r3, [r7, #20]
 800207c:	e00a      	b.n	8002094 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800207e:	f3af 8000 	nop.w
 8002082:	4601      	mov	r1, r0
 8002084:	68bb      	ldr	r3, [r7, #8]
 8002086:	1c5a      	adds	r2, r3, #1
 8002088:	60ba      	str	r2, [r7, #8]
 800208a:	b2ca      	uxtb	r2, r1
 800208c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800208e:	697b      	ldr	r3, [r7, #20]
 8002090:	3301      	adds	r3, #1
 8002092:	617b      	str	r3, [r7, #20]
 8002094:	697a      	ldr	r2, [r7, #20]
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	429a      	cmp	r2, r3
 800209a:	dbf0      	blt.n	800207e <_read+0x12>
	}

return len;
 800209c:	687b      	ldr	r3, [r7, #4]
}
 800209e:	4618      	mov	r0, r3
 80020a0:	3718      	adds	r7, #24
 80020a2:	46bd      	mov	sp, r7
 80020a4:	bd80      	pop	{r7, pc}

080020a6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80020a6:	b580      	push	{r7, lr}
 80020a8:	b086      	sub	sp, #24
 80020aa:	af00      	add	r7, sp, #0
 80020ac:	60f8      	str	r0, [r7, #12]
 80020ae:	60b9      	str	r1, [r7, #8]
 80020b0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020b2:	2300      	movs	r3, #0
 80020b4:	617b      	str	r3, [r7, #20]
 80020b6:	e009      	b.n	80020cc <_write+0x26>
	{
		__io_putchar(*ptr++);
 80020b8:	68bb      	ldr	r3, [r7, #8]
 80020ba:	1c5a      	adds	r2, r3, #1
 80020bc:	60ba      	str	r2, [r7, #8]
 80020be:	781b      	ldrb	r3, [r3, #0]
 80020c0:	4618      	mov	r0, r3
 80020c2:	f7ff f98b 	bl	80013dc <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020c6:	697b      	ldr	r3, [r7, #20]
 80020c8:	3301      	adds	r3, #1
 80020ca:	617b      	str	r3, [r7, #20]
 80020cc:	697a      	ldr	r2, [r7, #20]
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	429a      	cmp	r2, r3
 80020d2:	dbf1      	blt.n	80020b8 <_write+0x12>
	}
	return len;
 80020d4:	687b      	ldr	r3, [r7, #4]
}
 80020d6:	4618      	mov	r0, r3
 80020d8:	3718      	adds	r7, #24
 80020da:	46bd      	mov	sp, r7
 80020dc:	bd80      	pop	{r7, pc}

080020de <_close>:

int _close(int file)
{
 80020de:	b480      	push	{r7}
 80020e0:	b083      	sub	sp, #12
 80020e2:	af00      	add	r7, sp, #0
 80020e4:	6078      	str	r0, [r7, #4]
	return -1;
 80020e6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80020ea:	4618      	mov	r0, r3
 80020ec:	370c      	adds	r7, #12
 80020ee:	46bd      	mov	sp, r7
 80020f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f4:	4770      	bx	lr

080020f6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80020f6:	b480      	push	{r7}
 80020f8:	b083      	sub	sp, #12
 80020fa:	af00      	add	r7, sp, #0
 80020fc:	6078      	str	r0, [r7, #4]
 80020fe:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002100:	683b      	ldr	r3, [r7, #0]
 8002102:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002106:	605a      	str	r2, [r3, #4]
	return 0;
 8002108:	2300      	movs	r3, #0
}
 800210a:	4618      	mov	r0, r3
 800210c:	370c      	adds	r7, #12
 800210e:	46bd      	mov	sp, r7
 8002110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002114:	4770      	bx	lr

08002116 <_isatty>:

int _isatty(int file)
{
 8002116:	b480      	push	{r7}
 8002118:	b083      	sub	sp, #12
 800211a:	af00      	add	r7, sp, #0
 800211c:	6078      	str	r0, [r7, #4]
	return 1;
 800211e:	2301      	movs	r3, #1
}
 8002120:	4618      	mov	r0, r3
 8002122:	370c      	adds	r7, #12
 8002124:	46bd      	mov	sp, r7
 8002126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212a:	4770      	bx	lr

0800212c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800212c:	b480      	push	{r7}
 800212e:	b085      	sub	sp, #20
 8002130:	af00      	add	r7, sp, #0
 8002132:	60f8      	str	r0, [r7, #12]
 8002134:	60b9      	str	r1, [r7, #8]
 8002136:	607a      	str	r2, [r7, #4]
	return 0;
 8002138:	2300      	movs	r3, #0
}
 800213a:	4618      	mov	r0, r3
 800213c:	3714      	adds	r7, #20
 800213e:	46bd      	mov	sp, r7
 8002140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002144:	4770      	bx	lr
	...

08002148 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002148:	b480      	push	{r7}
 800214a:	b087      	sub	sp, #28
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002150:	4a14      	ldr	r2, [pc, #80]	; (80021a4 <_sbrk+0x5c>)
 8002152:	4b15      	ldr	r3, [pc, #84]	; (80021a8 <_sbrk+0x60>)
 8002154:	1ad3      	subs	r3, r2, r3
 8002156:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002158:	697b      	ldr	r3, [r7, #20]
 800215a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800215c:	4b13      	ldr	r3, [pc, #76]	; (80021ac <_sbrk+0x64>)
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	2b00      	cmp	r3, #0
 8002162:	d102      	bne.n	800216a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002164:	4b11      	ldr	r3, [pc, #68]	; (80021ac <_sbrk+0x64>)
 8002166:	4a12      	ldr	r2, [pc, #72]	; (80021b0 <_sbrk+0x68>)
 8002168:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800216a:	4b10      	ldr	r3, [pc, #64]	; (80021ac <_sbrk+0x64>)
 800216c:	681a      	ldr	r2, [r3, #0]
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	4413      	add	r3, r2
 8002172:	693a      	ldr	r2, [r7, #16]
 8002174:	429a      	cmp	r2, r3
 8002176:	d205      	bcs.n	8002184 <_sbrk+0x3c>
  {
    errno = ENOMEM;
 8002178:	4b0e      	ldr	r3, [pc, #56]	; (80021b4 <_sbrk+0x6c>)
 800217a:	220c      	movs	r2, #12
 800217c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800217e:	f04f 33ff 	mov.w	r3, #4294967295
 8002182:	e009      	b.n	8002198 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 8002184:	4b09      	ldr	r3, [pc, #36]	; (80021ac <_sbrk+0x64>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800218a:	4b08      	ldr	r3, [pc, #32]	; (80021ac <_sbrk+0x64>)
 800218c:	681a      	ldr	r2, [r3, #0]
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	4413      	add	r3, r2
 8002192:	4a06      	ldr	r2, [pc, #24]	; (80021ac <_sbrk+0x64>)
 8002194:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002196:	68fb      	ldr	r3, [r7, #12]
}
 8002198:	4618      	mov	r0, r3
 800219a:	371c      	adds	r7, #28
 800219c:	46bd      	mov	sp, r7
 800219e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a2:	4770      	bx	lr
 80021a4:	20020000 	.word	0x20020000
 80021a8:	00000800 	.word	0x00000800
 80021ac:	200008e0 	.word	0x200008e0
 80021b0:	2001c390 	.word	0x2001c390
 80021b4:	2001c380 	.word	0x2001c380

080021b8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80021b8:	b480      	push	{r7}
 80021ba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80021bc:	4b06      	ldr	r3, [pc, #24]	; (80021d8 <SystemInit+0x20>)
 80021be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021c2:	4a05      	ldr	r2, [pc, #20]	; (80021d8 <SystemInit+0x20>)
 80021c4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80021c8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80021cc:	bf00      	nop
 80021ce:	46bd      	mov	sp, r7
 80021d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d4:	4770      	bx	lr
 80021d6:	bf00      	nop
 80021d8:	e000ed00 	.word	0xe000ed00

080021dc <rec_i2s_dma_rx_callback>:
FIL file;
FIL wavfile;
int compensation = 0;
int play_index = 0;
char UsbDiskPath2[4] = { 0 };
void rec_i2s_dma_rx_callback(void) {
 80021dc:	b580      	push	{r7, lr}
 80021de:	af00      	add	r7, sp, #0

//	printf("cccc\n");
	b1 += 4;
 80021e0:	4b1d      	ldr	r3, [pc, #116]	; (8002258 <rec_i2s_dma_rx_callback+0x7c>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	3304      	adds	r3, #4
 80021e6:	4a1c      	ldr	r2, [pc, #112]	; (8002258 <rec_i2s_dma_rx_callback+0x7c>)
 80021e8:	6013      	str	r3, [r2, #0]
	if (DMA1_Stream3->CR & (1 << 19)) {
 80021ea:	4b1c      	ldr	r3, [pc, #112]	; (800225c <rec_i2s_dma_rx_callback+0x80>)
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d011      	beq.n	800221a <rec_i2s_dma_rx_callback+0x3e>
		memcpy(wavsram + BUFFSIZE * record_index * 4, i2srecbuf1,
 80021f6:	4b1a      	ldr	r3, [pc, #104]	; (8002260 <rec_i2s_dma_rx_callback+0x84>)
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f640 7228 	movw	r2, #3880	; 0xf28
 80021fe:	fb02 f303 	mul.w	r3, r2, r3
 8002202:	461a      	mov	r2, r3
 8002204:	4b17      	ldr	r3, [pc, #92]	; (8002264 <rec_i2s_dma_rx_callback+0x88>)
 8002206:	4413      	add	r3, r2
 8002208:	4a17      	ldr	r2, [pc, #92]	; (8002268 <rec_i2s_dma_rx_callback+0x8c>)
 800220a:	4618      	mov	r0, r3
 800220c:	4611      	mov	r1, r2
 800220e:	f640 7328 	movw	r3, #3880	; 0xf28
 8002212:	461a      	mov	r2, r3
 8002214:	f017 fea4 	bl	8019f60 <memcpy>
 8002218:	e010      	b.n	800223c <rec_i2s_dma_rx_callback+0x60>
				sizeof(i2srecbuf1));
	} else {
		memcpy(wavsram + BUFFSIZE * record_index * 4, i2srecbuf2,
 800221a:	4b11      	ldr	r3, [pc, #68]	; (8002260 <rec_i2s_dma_rx_callback+0x84>)
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	f640 7228 	movw	r2, #3880	; 0xf28
 8002222:	fb02 f303 	mul.w	r3, r2, r3
 8002226:	461a      	mov	r2, r3
 8002228:	4b0e      	ldr	r3, [pc, #56]	; (8002264 <rec_i2s_dma_rx_callback+0x88>)
 800222a:	4413      	add	r3, r2
 800222c:	4a0f      	ldr	r2, [pc, #60]	; (800226c <rec_i2s_dma_rx_callback+0x90>)
 800222e:	4618      	mov	r0, r3
 8002230:	4611      	mov	r1, r2
 8002232:	f640 7328 	movw	r3, #3880	; 0xf28
 8002236:	461a      	mov	r2, r3
 8002238:	f017 fe92 	bl	8019f60 <memcpy>
				sizeof(i2srecbuf2));
	}
	record_index += 1;
 800223c:	4b08      	ldr	r3, [pc, #32]	; (8002260 <rec_i2s_dma_rx_callback+0x84>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	3301      	adds	r3, #1
 8002242:	4a07      	ldr	r2, [pc, #28]	; (8002260 <rec_i2s_dma_rx_callback+0x84>)
 8002244:	6013      	str	r3, [r2, #0]
	if (record_index >= 3)
 8002246:	4b06      	ldr	r3, [pc, #24]	; (8002260 <rec_i2s_dma_rx_callback+0x84>)
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	2b02      	cmp	r3, #2
 800224c:	dd02      	ble.n	8002254 <rec_i2s_dma_rx_callback+0x78>
		record_index = 0;
 800224e:	4b04      	ldr	r3, [pc, #16]	; (8002260 <rec_i2s_dma_rx_callback+0x84>)
 8002250:	2200      	movs	r2, #0
 8002252:	601a      	str	r2, [r3, #0]

}
 8002254:	bf00      	nop
 8002256:	bd80      	pop	{r7, pc}
 8002258:	200008e8 	.word	0x200008e8
 800225c:	40026058 	.word	0x40026058
 8002260:	200008fc 	.word	0x200008fc
 8002264:	20002e98 	.word	0x20002e98
 8002268:	20007b6c 	.word	0x20007b6c
 800226c:	20006c44 	.word	0x20006c44

08002270 <tcp_err2>:

static void tcp_err2(void *arg, err_t err) {
 8002270:	b580      	push	{r7, lr}
 8002272:	b082      	sub	sp, #8
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
 8002278:	460b      	mov	r3, r1
 800227a:	70fb      	strb	r3, [r7, #3]

	printf("connect error,!closed by core ");
 800227c:	4803      	ldr	r0, [pc, #12]	; (800228c <tcp_err2+0x1c>)
 800227e:	f017 ff2f 	bl	801a0e0 <iprintf>

}
 8002282:	bf00      	nop
 8002284:	3708      	adds	r7, #8
 8002286:	46bd      	mov	sp, r7
 8002288:	bd80      	pop	{r7, pc}
 800228a:	bf00      	nop
 800228c:	0801b170 	.word	0x0801b170

08002290 <send_poolsize>:
//		}
//	}
//
//}

void send_poolsize(int index) {
 8002290:	b590      	push	{r4, r7, lr}
 8002292:	b085      	sub	sp, #20
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
	//uint8_t *payload_data = (uint8_t *)p->payload;
	//uint8_t second_element = payload_data[2]

	//printf("-----\n");

	if(recv_index-play_index>=6){
 8002298:	4b2e      	ldr	r3, [pc, #184]	; (8002354 <send_poolsize+0xc4>)
 800229a:	681a      	ldr	r2, [r3, #0]
 800229c:	4b2e      	ldr	r3, [pc, #184]	; (8002358 <send_poolsize+0xc8>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	1ad3      	subs	r3, r2, r3
 80022a2:	2b05      	cmp	r3, #5
 80022a4:	dd03      	ble.n	80022ae <send_poolsize+0x1e>
		compensation=0;
 80022a6:	4b2d      	ldr	r3, [pc, #180]	; (800235c <send_poolsize+0xcc>)
 80022a8:	2200      	movs	r2, #0
 80022aa:	601a      	str	r2, [r3, #0]
 80022ac:	e015      	b.n	80022da <send_poolsize+0x4a>
	}else{
		compensation=6-(recv_index-play_index);
 80022ae:	4b29      	ldr	r3, [pc, #164]	; (8002354 <send_poolsize+0xc4>)
 80022b0:	681a      	ldr	r2, [r3, #0]
 80022b2:	4b29      	ldr	r3, [pc, #164]	; (8002358 <send_poolsize+0xc8>)
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	1ad3      	subs	r3, r2, r3
 80022b8:	f1c3 0306 	rsb	r3, r3, #6
 80022bc:	4a27      	ldr	r2, [pc, #156]	; (800235c <send_poolsize+0xcc>)
 80022be:	6013      	str	r3, [r2, #0]
		if(compensation>6)compensation=6;
 80022c0:	4b26      	ldr	r3, [pc, #152]	; (800235c <send_poolsize+0xcc>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	2b06      	cmp	r3, #6
 80022c6:	dd02      	ble.n	80022ce <send_poolsize+0x3e>
 80022c8:	4b24      	ldr	r3, [pc, #144]	; (800235c <send_poolsize+0xcc>)
 80022ca:	2206      	movs	r2, #6
 80022cc:	601a      	str	r2, [r3, #0]
		printf("compensatin %d\n",compensation);
 80022ce:	4b23      	ldr	r3, [pc, #140]	; (800235c <send_poolsize+0xcc>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	4619      	mov	r1, r3
 80022d4:	4822      	ldr	r0, [pc, #136]	; (8002360 <send_poolsize+0xd0>)
 80022d6:	f017 ff03 	bl	801a0e0 <iprintf>
	}
	esTx->p = pbuf_alloc(PBUF_RAW, BUFFSIZE, PBUF_POOL);
 80022da:	4b22      	ldr	r3, [pc, #136]	; (8002364 <send_poolsize+0xd4>)
 80022dc:	681c      	ldr	r4, [r3, #0]
 80022de:	f44f 72c1 	mov.w	r2, #386	; 0x182
 80022e2:	f240 31ca 	movw	r1, #970	; 0x3ca
 80022e6:	2000      	movs	r0, #0
 80022e8:	f00d ff56 	bl	8010198 <pbuf_alloc>
 80022ec:	4603      	mov	r3, r0
 80022ee:	60a3      	str	r3, [r4, #8]
	if (esTx->p != NULL) {
 80022f0:	4b1c      	ldr	r3, [pc, #112]	; (8002364 <send_poolsize+0xd4>)
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	689b      	ldr	r3, [r3, #8]
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d028      	beq.n	800234c <send_poolsize+0xbc>
		//	pbuf_take(esTx->p, wavsram, BUFFSIZE);
		pbuf_take(esTx->p, wavsram + BUFFSIZE * index, BUFFSIZE);
 80022fa:	4b1a      	ldr	r3, [pc, #104]	; (8002364 <send_poolsize+0xd4>)
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	6898      	ldr	r0, [r3, #8]
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	f240 32ca 	movw	r2, #970	; 0x3ca
 8002306:	fb02 f303 	mul.w	r3, r2, r3
 800230a:	461a      	mov	r2, r3
 800230c:	4b16      	ldr	r3, [pc, #88]	; (8002368 <send_poolsize+0xd8>)
 800230e:	4413      	add	r3, r2
 8002310:	f240 32ca 	movw	r2, #970	; 0x3ca
 8002314:	4619      	mov	r1, r3
 8002316:	f00e fc7f 	bl	8010c18 <pbuf_take>

		uint8_t *payload_data = (uint8_t *)esTx->p->payload;
 800231a:	4b12      	ldr	r3, [pc, #72]	; (8002364 <send_poolsize+0xd4>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	689b      	ldr	r3, [r3, #8]
 8002320:	685b      	ldr	r3, [r3, #4]
 8002322:	60fb      	str	r3, [r7, #12]
			payload_data[1]=compensation;
 8002324:	4b0d      	ldr	r3, [pc, #52]	; (800235c <send_poolsize+0xcc>)
 8002326:	681a      	ldr	r2, [r3, #0]
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	3301      	adds	r3, #1
 800232c:	b2d2      	uxtb	r2, r2
 800232e:	701a      	strb	r2, [r3, #0]

		tcp_client_send(pcbTx, esTx);
 8002330:	4b0e      	ldr	r3, [pc, #56]	; (800236c <send_poolsize+0xdc>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	4a0b      	ldr	r2, [pc, #44]	; (8002364 <send_poolsize+0xd4>)
 8002336:	6812      	ldr	r2, [r2, #0]
 8002338:	4611      	mov	r1, r2
 800233a:	4618      	mov	r0, r3
 800233c:	f000 f9ed 	bl	800271a <tcp_client_send>
		pbuf_free(esTx->p);
 8002340:	4b08      	ldr	r3, [pc, #32]	; (8002364 <send_poolsize+0xd4>)
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	689b      	ldr	r3, [r3, #8]
 8002346:	4618      	mov	r0, r3
 8002348:	f00e fa0a 	bl	8010760 <pbuf_free>
//	} else {
//		tcp_client_send2(pcbTx, i2srecbuf2);
//
//	}

}
 800234c:	bf00      	nop
 800234e:	3714      	adds	r7, #20
 8002350:	46bd      	mov	sp, r7
 8002352:	bd90      	pop	{r4, r7, pc}
 8002354:	200008e4 	.word	0x200008e4
 8002358:	20000908 	.word	0x20000908
 800235c:	20000904 	.word	0x20000904
 8002360:	0801b190 	.word	0x0801b190
 8002364:	200008ec 	.word	0x200008ec
 8002368:	20002e98 	.word	0x20002e98
 800236c:	200008f0 	.word	0x200008f0

08002370 <tcp_client_init>:
 1. Create TCP block.
 2. connect to the server
 3. start communicating
 */

void tcp_client_init(void) {
 8002370:	b580      	push	{r7, lr}
 8002372:	b082      	sub	sp, #8
 8002374:	af00      	add	r7, sp, #0
	/* 1. create new tcp pcb */
	struct tcp_pcb *tpcb;

	tpcb = tcp_new();
 8002376:	f010 f847 	bl	8012408 <tcp_new>
 800237a:	6078      	str	r0, [r7, #4]

	/* 2. Connect to the server */
	ip_addr_t destIPADDR;
	IP_ADDR4(&destIPADDR, 192, 168, 1, 7);
 800237c:	4b1d      	ldr	r3, [pc, #116]	; (80023f4 <tcp_client_init+0x84>)
 800237e:	603b      	str	r3, [r7, #0]
	//while(ok!= ERR_OK)

	tcp_connect(tpcb, &destIPADDR, 12345, tcp_client_connected);
 8002380:	4639      	mov	r1, r7
 8002382:	4b1d      	ldr	r3, [pc, #116]	; (80023f8 <tcp_client_init+0x88>)
 8002384:	f243 0239 	movw	r2, #12345	; 0x3039
 8002388:	6878      	ldr	r0, [r7, #4]
 800238a:	f00f f901 	bl	8011590 <tcp_connect>
	HAL_Delay(5000);
 800238e:	f241 3088 	movw	r0, #5000	; 0x1388
 8002392:	f000 fab3 	bl	80028fc <HAL_Delay>
	printf("tpc address = %p\r\n,", tpcb);
 8002396:	6879      	ldr	r1, [r7, #4]
 8002398:	4818      	ldr	r0, [pc, #96]	; (80023fc <tcp_client_init+0x8c>)
 800239a:	f017 fea1 	bl	801a0e0 <iprintf>

	I2S2_Init(I2S_STANDARD_PHILIPS, I2S_MODE_MASTER_TX, I2S_CPOL_LOW,
 800239e:	2300      	movs	r3, #0
 80023a0:	2200      	movs	r2, #0
 80023a2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80023a6:	2000      	movs	r0, #0
 80023a8:	f7fe fcdc 	bl	8000d64 <I2S2_Init>
	I2S_DATAFORMAT_16B);	//飞利浦标�???????,主机发�??,时钟低电平有�???????,16位帧长度
	I2S2_SampleRate_Set(16000);	//设置采样�???????
 80023ac:	f44f 507a 	mov.w	r0, #16000	; 0x3e80
 80023b0:	f7fe fd32 	bl	8000e18 <I2S2_SampleRate_Set>
	I2S2_TX_DMA_Init((uint8_t*) &i2splaybuf[0], (uint8_t*) &i2splaybuf[1], 1); //配置TX DMA
 80023b4:	2201      	movs	r2, #1
 80023b6:	4912      	ldr	r1, [pc, #72]	; (8002400 <tcp_client_init+0x90>)
 80023b8:	4812      	ldr	r0, [pc, #72]	; (8002404 <tcp_client_init+0x94>)
 80023ba:	f7fe fda9 	bl	8000f10 <I2S2_TX_DMA_Init>
	DMA1_Stream4->CR &= ~(1 << 4);	//关闭传输完成中断(这里不用中断送数�???????)
 80023be:	4b12      	ldr	r3, [pc, #72]	; (8002408 <tcp_client_init+0x98>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	4a11      	ldr	r2, [pc, #68]	; (8002408 <tcp_client_init+0x98>)
 80023c4:	f023 0310 	bic.w	r3, r3, #16
 80023c8:	6013      	str	r3, [r2, #0]
	I2S2ext_RX_DMA_Init(i2srecbuf1, i2srecbuf2, BUFFSIZE * 2); 		//配置RX DMA
 80023ca:	f240 7294 	movw	r2, #1940	; 0x794
 80023ce:	490f      	ldr	r1, [pc, #60]	; (800240c <tcp_client_init+0x9c>)
 80023d0:	480f      	ldr	r0, [pc, #60]	; (8002410 <tcp_client_init+0xa0>)
 80023d2:	f7fe fe45 	bl	8001060 <I2S2ext_RX_DMA_Init>
	i2s_rx_callback = rec_i2s_dma_rx_callback;
 80023d6:	4b0f      	ldr	r3, [pc, #60]	; (8002414 <tcp_client_init+0xa4>)
 80023d8:	4a0f      	ldr	r2, [pc, #60]	; (8002418 <tcp_client_init+0xa8>)
 80023da:	601a      	str	r2, [r3, #0]
	I2S_Play_Start();
 80023dc:	f7fe ffda 	bl	8001394 <I2S_Play_Start>
	I2S_Rec_Start();
 80023e0:	f7fe ffea 	bl	80013b8 <I2S_Rec_Start>
//	res2 = f_write(&file, wavhead, sizeof(__WaveHeader ), (void*) &write);
//	printf("write wav %d\n", res2);
//	res2=f_open(&wavfile, wavname, FA_READ);
//	printf("open %d\n",res2);

	tcp_err(tpcb, tcp_err2);
 80023e4:	490d      	ldr	r1, [pc, #52]	; (800241c <tcp_client_init+0xac>)
 80023e6:	6878      	ldr	r0, [r7, #4]
 80023e8:	f010 f86c 	bl	80124c4 <tcp_err>

}
 80023ec:	bf00      	nop
 80023ee:	3708      	adds	r7, #8
 80023f0:	46bd      	mov	sp, r7
 80023f2:	bd80      	pop	{r7, pc}
 80023f4:	0701a8c0 	.word	0x0701a8c0
 80023f8:	08002421 	.word	0x08002421
 80023fc:	0801b1a0 	.word	0x0801b1a0
 8002400:	20000902 	.word	0x20000902
 8002404:	20000900 	.word	0x20000900
 8002408:	40026070 	.word	0x40026070
 800240c:	20006c44 	.word	0x20006c44
 8002410:	20007b6c 	.word	0x20007b6c
 8002414:	20000b38 	.word	0x20000b38
 8002418:	080021dd 	.word	0x080021dd
 800241c:	08002271 	.word	0x08002271

08002420 <tcp_client_connected>:

/** This callback is called, when the client is connected to the server
 * Here we will initialise few other callbacks
 * and in the end, call the client handle function
 */
static err_t tcp_client_connected(void *arg, struct tcp_pcb *newpcb, err_t err) {
 8002420:	b580      	push	{r7, lr}
 8002422:	b086      	sub	sp, #24
 8002424:	af00      	add	r7, sp, #0
 8002426:	60f8      	str	r0, [r7, #12]
 8002428:	60b9      	str	r1, [r7, #8]
 800242a:	4613      	mov	r3, r2
 800242c:	71fb      	strb	r3, [r7, #7]
	struct tcp_client_struct *es;

	LWIP_UNUSED_ARG(arg);
	LWIP_UNUSED_ARG(err);

	if (err == ERR_OK) {
 800242e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002432:	2b00      	cmp	r3, #0
 8002434:	d103      	bne.n	800243e <tcp_client_connected+0x1e>
		printf("TCP connection established successfully!\n");
 8002436:	4820      	ldr	r0, [pc, #128]	; (80024b8 <tcp_client_connected+0x98>)
 8002438:	f017 feee 	bl	801a218 <puts>
 800243c:	e005      	b.n	800244a <tcp_client_connected+0x2a>
	} else {
		printf("TCP connection failed with error code: %d\n", err);
 800243e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002442:	4619      	mov	r1, r3
 8002444:	481d      	ldr	r0, [pc, #116]	; (80024bc <tcp_client_connected+0x9c>)
 8002446:	f017 fe4b 	bl	801a0e0 <iprintf>
	}

	/* allocate structure es to maintain tcp connection information */
	es = (struct tcp_client_struct*) mem_malloc(
 800244a:	200c      	movs	r0, #12
 800244c:	f00d f9b8 	bl	800f7c0 <mem_malloc>
 8002450:	6138      	str	r0, [r7, #16]
			sizeof(struct tcp_client_struct));
	if (es != NULL) {
 8002452:	693b      	ldr	r3, [r7, #16]
 8002454:	2b00      	cmp	r3, #0
 8002456:	d023      	beq.n	80024a0 <tcp_client_connected+0x80>
		es->state = ES_CONNECTED;
 8002458:	693b      	ldr	r3, [r7, #16]
 800245a:	2201      	movs	r2, #1
 800245c:	701a      	strb	r2, [r3, #0]
		es->pcb = newpcb;
 800245e:	693b      	ldr	r3, [r7, #16]
 8002460:	68ba      	ldr	r2, [r7, #8]
 8002462:	605a      	str	r2, [r3, #4]
		es->retries = 0;
 8002464:	693b      	ldr	r3, [r7, #16]
 8002466:	2200      	movs	r2, #0
 8002468:	705a      	strb	r2, [r3, #1]
		es->p = NULL;
 800246a:	693b      	ldr	r3, [r7, #16]
 800246c:	2200      	movs	r2, #0
 800246e:	609a      	str	r2, [r3, #8]

		/* pass newly allocated es structure as argument to newpcb */
		tcp_arg(newpcb, es);
 8002470:	6939      	ldr	r1, [r7, #16]
 8002472:	68b8      	ldr	r0, [r7, #8]
 8002474:	f00f ffd0 	bl	8012418 <tcp_arg>

		/* initialize lwip tcp_recv callback function for newpcb  */
		tcp_recv(newpcb, tcp_client_recv);
 8002478:	4911      	ldr	r1, [pc, #68]	; (80024c0 <tcp_client_connected+0xa0>)
 800247a:	68b8      	ldr	r0, [r7, #8]
 800247c:	f00f ffde 	bl	801243c <tcp_recv>

		/* initialize lwip tcp_poll callback function for newpcb */
		tcp_poll(newpcb, tcp_client_poll, 0);
 8002480:	2200      	movs	r2, #0
 8002482:	4910      	ldr	r1, [pc, #64]	; (80024c4 <tcp_client_connected+0xa4>)
 8002484:	68b8      	ldr	r0, [r7, #8]
 8002486:	f010 f83f 	bl	8012508 <tcp_poll>

		/* initialize LwIP tcp_sent callback function */
		tcp_sent(newpcb, tcp_client_sent);
 800248a:	490f      	ldr	r1, [pc, #60]	; (80024c8 <tcp_client_connected+0xa8>)
 800248c:	68b8      	ldr	r0, [r7, #8]
 800248e:	f00f fff7 	bl	8012480 <tcp_sent>
		/* handle the TCP data */
		tcp_client_handle(newpcb, es);
 8002492:	6939      	ldr	r1, [r7, #16]
 8002494:	68b8      	ldr	r0, [r7, #8]
 8002496:	f000 f97f 	bl	8002798 <tcp_client_handle>

		ret_err = ERR_OK;
 800249a:	2300      	movs	r3, #0
 800249c:	75fb      	strb	r3, [r7, #23]
 800249e:	e005      	b.n	80024ac <tcp_client_connected+0x8c>
	} else {
		/*  close tcp connection */
		tcp_client_connection_close(newpcb, es);
 80024a0:	6939      	ldr	r1, [r7, #16]
 80024a2:	68b8      	ldr	r0, [r7, #8]
 80024a4:	f000 f950 	bl	8002748 <tcp_client_connection_close>
		/* return memory error */
		ret_err = ERR_MEM;
 80024a8:	23ff      	movs	r3, #255	; 0xff
 80024aa:	75fb      	strb	r3, [r7, #23]
	}
	return ret_err;
 80024ac:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80024b0:	4618      	mov	r0, r3
 80024b2:	3718      	adds	r7, #24
 80024b4:	46bd      	mov	sp, r7
 80024b6:	bd80      	pop	{r7, pc}
 80024b8:	0801b1b4 	.word	0x0801b1b4
 80024bc:	0801b1e0 	.word	0x0801b1e0
 80024c0:	080024cd 	.word	0x080024cd
 80024c4:	08002689 	.word	0x08002689
 80024c8:	080026e1 	.word	0x080026e1

080024cc <tcp_client_recv>:

/** This callback is called, when the client receives some data from the server
 * if the data received is valid, we will handle the data in the client handle function
 */
static err_t tcp_client_recv(void *arg, struct tcp_pcb *tpcb, struct pbuf *p,
		err_t err) {
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b086      	sub	sp, #24
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	60f8      	str	r0, [r7, #12]
 80024d4:	60b9      	str	r1, [r7, #8]
 80024d6:	607a      	str	r2, [r7, #4]
 80024d8:	70fb      	strb	r3, [r7, #3]
	struct tcp_client_struct *es;
	err_t ret_err;

	LWIP_ASSERT("arg != NULL", arg != NULL);
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d106      	bne.n	80024ee <tcp_client_recv+0x22>
 80024e0:	4b5e      	ldr	r3, [pc, #376]	; (800265c <tcp_client_recv+0x190>)
 80024e2:	f44f 72d9 	mov.w	r2, #434	; 0x1b2
 80024e6:	495e      	ldr	r1, [pc, #376]	; (8002660 <tcp_client_recv+0x194>)
 80024e8:	485e      	ldr	r0, [pc, #376]	; (8002664 <tcp_client_recv+0x198>)
 80024ea:	f017 fdf9 	bl	801a0e0 <iprintf>

	es = (struct tcp_client_struct*) arg;
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	613b      	str	r3, [r7, #16]

	/* if we receive an empty tcp frame from server => close connection */
	if (p == NULL) {
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d10d      	bne.n	8002514 <tcp_client_recv+0x48>
		/* remote host closed connection */
		es->state = ES_CLOSING;
 80024f8:	693b      	ldr	r3, [r7, #16]
 80024fa:	2203      	movs	r2, #3
 80024fc:	701a      	strb	r2, [r3, #0]
		if (es->p == NULL) {
 80024fe:	693b      	ldr	r3, [r7, #16]
 8002500:	689b      	ldr	r3, [r3, #8]
 8002502:	2b00      	cmp	r3, #0
 8002504:	d103      	bne.n	800250e <tcp_client_recv+0x42>
			/* we're done sending, close connection */
			tcp_client_connection_close(tpcb, es);
 8002506:	6939      	ldr	r1, [r7, #16]
 8002508:	68b8      	ldr	r0, [r7, #8]
 800250a:	f000 f91d 	bl	8002748 <tcp_client_connection_close>
//      /* acknowledge received packet */
//      tcp_sent(tpcb, tcp_client_sent);
			/* send remaining data*/
//      tcp_client_send(tpcb, es);
		}
		ret_err = ERR_OK;
 800250e:	2300      	movs	r3, #0
 8002510:	75fb      	strb	r3, [r7, #23]
 8002512:	e09d      	b.n	8002650 <tcp_client_recv+0x184>
	}
	/* else : a non empty frame was received from server but for some reason err != ERR_OK */
	else if (err != ERR_OK) {
 8002514:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002518:	2b00      	cmp	r3, #0
 800251a:	d00b      	beq.n	8002534 <tcp_client_recv+0x68>
		/* free received pbuf*/
		if (p != NULL) {
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2b00      	cmp	r3, #0
 8002520:	d005      	beq.n	800252e <tcp_client_recv+0x62>
			es->p = NULL;
 8002522:	693b      	ldr	r3, [r7, #16]
 8002524:	2200      	movs	r2, #0
 8002526:	609a      	str	r2, [r3, #8]
			pbuf_free(p);
 8002528:	6878      	ldr	r0, [r7, #4]
 800252a:	f00e f919 	bl	8010760 <pbuf_free>
		}
		ret_err = err;
 800252e:	78fb      	ldrb	r3, [r7, #3]
 8002530:	75fb      	strb	r3, [r7, #23]
 8002532:	e08d      	b.n	8002650 <tcp_client_recv+0x184>
	} else if (es->state == ES_CONNECTED) {
 8002534:	693b      	ldr	r3, [r7, #16]
 8002536:	781b      	ldrb	r3, [r3, #0]
 8002538:	2b01      	cmp	r3, #1
 800253a:	d168      	bne.n	800260e <tcp_client_recv+0x142>
		/* store reference to incoming pbuf (chain) */
		//es->p = p;
		//	printf(" resend no %d\r\n",resend_no);
		// tcp_sent has already been initialized in the beginning.
//    /* initialize LwIP tcp_sent callback function */
		tcp_recved(tpcb, p->tot_len);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	891b      	ldrh	r3, [r3, #8]
 8002540:	4619      	mov	r1, r3
 8002542:	68b8      	ldr	r0, [r7, #8]
 8002544:	f00e ff8c 	bl	8011460 <tcp_recved>
		if (recv_index == 1) {
 8002548:	4b47      	ldr	r3, [pc, #284]	; (8002668 <tcp_client_recv+0x19c>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	2b01      	cmp	r3, #1
 800254e:	d104      	bne.n	800255a <tcp_client_recv+0x8e>
			Audio_Player_Start();
 8002550:	f7fe fa5c 	bl	8000a0c <Audio_Player_Start>
			first_pack = 0;
 8002554:	4b45      	ldr	r3, [pc, #276]	; (800266c <tcp_client_recv+0x1a0>)
 8002556:	2200      	movs	r2, #0
 8002558:	601a      	str	r2, [r3, #0]
		}

		if (server_index >= 1000) {
 800255a:	4b45      	ldr	r3, [pc, #276]	; (8002670 <tcp_client_recv+0x1a4>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002562:	db02      	blt.n	800256a <tcp_client_recv+0x9e>
			server_index = 0;
 8002564:	4b42      	ldr	r3, [pc, #264]	; (8002670 <tcp_client_recv+0x1a4>)
 8002566:	2200      	movs	r2, #0
 8002568:	601a      	str	r2, [r3, #0]
		}
		memcpy(recvsram + server_index * 970, p->payload, p->tot_len);
 800256a:	4b41      	ldr	r3, [pc, #260]	; (8002670 <tcp_client_recv+0x1a4>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f240 32ca 	movw	r2, #970	; 0x3ca
 8002572:	fb02 f303 	mul.w	r3, r2, r3
 8002576:	461a      	mov	r2, r3
 8002578:	4b3e      	ldr	r3, [pc, #248]	; (8002674 <tcp_client_recv+0x1a8>)
 800257a:	18d0      	adds	r0, r2, r3
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	6859      	ldr	r1, [r3, #4]
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	891b      	ldrh	r3, [r3, #8]
 8002584:	461a      	mov	r2, r3
 8002586:	f017 fceb 	bl	8019f60 <memcpy>
		recv_index += 1;
 800258a:	4b37      	ldr	r3, [pc, #220]	; (8002668 <tcp_client_recv+0x19c>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	3301      	adds	r3, #1
 8002590:	4a35      	ldr	r2, [pc, #212]	; (8002668 <tcp_client_recv+0x19c>)
 8002592:	6013      	str	r3, [r2, #0]
		server_index += 1;
 8002594:	4b36      	ldr	r3, [pc, #216]	; (8002670 <tcp_client_recv+0x1a4>)
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	3301      	adds	r3, #1
 800259a:	4a35      	ldr	r2, [pc, #212]	; (8002670 <tcp_client_recv+0x1a4>)
 800259c:	6013      	str	r3, [r2, #0]
	if (compensation == 0) {
 800259e:	4b36      	ldr	r3, [pc, #216]	; (8002678 <tcp_client_recv+0x1ac>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d128      	bne.n	80025f8 <tcp_client_recv+0x12c>
			send_poolsize(current_index);
 80025a6:	4b35      	ldr	r3, [pc, #212]	; (800267c <tcp_client_recv+0x1b0>)
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	4618      	mov	r0, r3
 80025ac:	f7ff fe70 	bl	8002290 <send_poolsize>
			current_index += 1;
 80025b0:	4b32      	ldr	r3, [pc, #200]	; (800267c <tcp_client_recv+0x1b0>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	3301      	adds	r3, #1
 80025b6:	4a31      	ldr	r2, [pc, #196]	; (800267c <tcp_client_recv+0x1b0>)
 80025b8:	6013      	str	r3, [r2, #0]
			if (current_index == current_end) {
 80025ba:	4b30      	ldr	r3, [pc, #192]	; (800267c <tcp_client_recv+0x1b0>)
 80025bc:	681a      	ldr	r2, [r3, #0]
 80025be:	4b30      	ldr	r3, [pc, #192]	; (8002680 <tcp_client_recv+0x1b4>)
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	429a      	cmp	r2, r3
 80025c4:	d11d      	bne.n	8002602 <tcp_client_recv+0x136>
				if (record_index == 0) {
 80025c6:	4b2f      	ldr	r3, [pc, #188]	; (8002684 <tcp_client_recv+0x1b8>)
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d108      	bne.n	80025e0 <tcp_client_recv+0x114>
					current_index = 8;
 80025ce:	4b2b      	ldr	r3, [pc, #172]	; (800267c <tcp_client_recv+0x1b0>)
 80025d0:	2208      	movs	r2, #8
 80025d2:	601a      	str	r2, [r3, #0]
					current_end = current_index + 4;
 80025d4:	4b29      	ldr	r3, [pc, #164]	; (800267c <tcp_client_recv+0x1b0>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	3304      	adds	r3, #4
 80025da:	4a29      	ldr	r2, [pc, #164]	; (8002680 <tcp_client_recv+0x1b4>)
 80025dc:	6013      	str	r3, [r2, #0]
 80025de:	e010      	b.n	8002602 <tcp_client_recv+0x136>
				} else {
					current_index = (record_index - 1) * 4;
 80025e0:	4b28      	ldr	r3, [pc, #160]	; (8002684 <tcp_client_recv+0x1b8>)
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	3b01      	subs	r3, #1
 80025e6:	009b      	lsls	r3, r3, #2
 80025e8:	4a24      	ldr	r2, [pc, #144]	; (800267c <tcp_client_recv+0x1b0>)
 80025ea:	6013      	str	r3, [r2, #0]
					current_end = current_index + 4;
 80025ec:	4b23      	ldr	r3, [pc, #140]	; (800267c <tcp_client_recv+0x1b0>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	3304      	adds	r3, #4
 80025f2:	4a23      	ldr	r2, [pc, #140]	; (8002680 <tcp_client_recv+0x1b4>)
 80025f4:	6013      	str	r3, [r2, #0]
 80025f6:	e004      	b.n	8002602 <tcp_client_recv+0x136>

		}

		else {

			compensation--;
 80025f8:	4b1f      	ldr	r3, [pc, #124]	; (8002678 <tcp_client_recv+0x1ac>)
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	3b01      	subs	r3, #1
 80025fe:	4a1e      	ldr	r2, [pc, #120]	; (8002678 <tcp_client_recv+0x1ac>)
 8002600:	6013      	str	r3, [r2, #0]
//		}

		/* Acknowledge the received data */

		/* handle the received data */
		pbuf_free(p);
 8002602:	6878      	ldr	r0, [r7, #4]
 8002604:	f00e f8ac 	bl	8010760 <pbuf_free>

		ret_err = ERR_OK;
 8002608:	2300      	movs	r3, #0
 800260a:	75fb      	strb	r3, [r7, #23]
 800260c:	e020      	b.n	8002650 <tcp_client_recv+0x184>
	} else if (es->state == ES_CLOSING) {
 800260e:	693b      	ldr	r3, [r7, #16]
 8002610:	781b      	ldrb	r3, [r3, #0]
 8002612:	2b03      	cmp	r3, #3
 8002614:	d10e      	bne.n	8002634 <tcp_client_recv+0x168>
		/* odd case, remote side closing twice, trash data */
		tcp_recved(tpcb, p->tot_len);
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	891b      	ldrh	r3, [r3, #8]
 800261a:	4619      	mov	r1, r3
 800261c:	68b8      	ldr	r0, [r7, #8]
 800261e:	f00e ff1f 	bl	8011460 <tcp_recved>
		es->p = NULL;
 8002622:	693b      	ldr	r3, [r7, #16]
 8002624:	2200      	movs	r2, #0
 8002626:	609a      	str	r2, [r3, #8]
		pbuf_free(p);
 8002628:	6878      	ldr	r0, [r7, #4]
 800262a:	f00e f899 	bl	8010760 <pbuf_free>
		ret_err = ERR_OK;
 800262e:	2300      	movs	r3, #0
 8002630:	75fb      	strb	r3, [r7, #23]
 8002632:	e00d      	b.n	8002650 <tcp_client_recv+0x184>
	} else {
		/* unknown es->state, trash data  */
		tcp_recved(tpcb, p->tot_len);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	891b      	ldrh	r3, [r3, #8]
 8002638:	4619      	mov	r1, r3
 800263a:	68b8      	ldr	r0, [r7, #8]
 800263c:	f00e ff10 	bl	8011460 <tcp_recved>
		es->p = NULL;
 8002640:	693b      	ldr	r3, [r7, #16]
 8002642:	2200      	movs	r2, #0
 8002644:	609a      	str	r2, [r3, #8]
		pbuf_free(p);
 8002646:	6878      	ldr	r0, [r7, #4]
 8002648:	f00e f88a 	bl	8010760 <pbuf_free>
		ret_err = ERR_OK;
 800264c:	2300      	movs	r3, #0
 800264e:	75fb      	strb	r3, [r7, #23]
	}
	return ret_err;
 8002650:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002654:	4618      	mov	r0, r3
 8002656:	3718      	adds	r7, #24
 8002658:	46bd      	mov	sp, r7
 800265a:	bd80      	pop	{r7, pc}
 800265c:	0801b20c 	.word	0x0801b20c
 8002660:	0801b228 	.word	0x0801b228
 8002664:	0801b234 	.word	0x0801b234
 8002668:	200008e4 	.word	0x200008e4
 800266c:	2000007c 	.word	0x2000007c
 8002670:	200008f4 	.word	0x200008f4
 8002674:	68000000 	.word	0x68000000
 8002678:	20000904 	.word	0x20000904
 800267c:	200008f8 	.word	0x200008f8
 8002680:	20000078 	.word	0x20000078
 8002684:	200008fc 	.word	0x200008fc

08002688 <tcp_client_poll>:

static err_t tcp_client_poll(void *arg, struct tcp_pcb *tpcb) {
 8002688:	b580      	push	{r7, lr}
 800268a:	b084      	sub	sp, #16
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
 8002690:	6039      	str	r1, [r7, #0]
	err_t ret_err;
	struct tcp_client_struct *es;

	es = (struct tcp_client_struct*) arg;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	60bb      	str	r3, [r7, #8]
	if (es != NULL) {
 8002696:	68bb      	ldr	r3, [r7, #8]
 8002698:	2b00      	cmp	r3, #0
 800269a:	d013      	beq.n	80026c4 <tcp_client_poll+0x3c>
		if (es->p != NULL) {
 800269c:	68bb      	ldr	r3, [r7, #8]
 800269e:	689b      	ldr	r3, [r3, #8]
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d004      	beq.n	80026ae <tcp_client_poll+0x26>
			// tcp_sent has already been initialized in the beginning.
			tcp_sent(tpcb, tcp_client_sent);
 80026a4:	490d      	ldr	r1, [pc, #52]	; (80026dc <tcp_client_poll+0x54>)
 80026a6:	6838      	ldr	r0, [r7, #0]
 80026a8:	f00f feea 	bl	8012480 <tcp_sent>
 80026ac:	e007      	b.n	80026be <tcp_client_poll+0x36>
			/* there is a remaining pbuf (chain) , try to send data */
//      tcp_client_send(tpcb, es);
		} else {
			/* no remaining pbuf (chain)  */
			if (es->state == ES_CLOSING) {
 80026ae:	68bb      	ldr	r3, [r7, #8]
 80026b0:	781b      	ldrb	r3, [r3, #0]
 80026b2:	2b03      	cmp	r3, #3
 80026b4:	d103      	bne.n	80026be <tcp_client_poll+0x36>
				/*  close tcp connection */
				tcp_client_connection_close(tpcb, es);
 80026b6:	68b9      	ldr	r1, [r7, #8]
 80026b8:	6838      	ldr	r0, [r7, #0]
 80026ba:	f000 f845 	bl	8002748 <tcp_client_connection_close>
			}
		}
		ret_err = ERR_OK;
 80026be:	2300      	movs	r3, #0
 80026c0:	73fb      	strb	r3, [r7, #15]
 80026c2:	e004      	b.n	80026ce <tcp_client_poll+0x46>
	} else {
		/* nothing to be done */
		tcp_abort(tpcb);
 80026c4:	6838      	ldr	r0, [r7, #0]
 80026c6:	f00e fe65 	bl	8011394 <tcp_abort>
		ret_err = ERR_ABRT;
 80026ca:	23f3      	movs	r3, #243	; 0xf3
 80026cc:	73fb      	strb	r3, [r7, #15]
	}
	return ret_err;
 80026ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80026d2:	4618      	mov	r0, r3
 80026d4:	3710      	adds	r7, #16
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bd80      	pop	{r7, pc}
 80026da:	bf00      	nop
 80026dc:	080026e1 	.word	0x080026e1

080026e0 <tcp_client_sent>:

/** This callback is called, when the server acknowledges the data sent by the client
 * If there is no more data left to sent, we will simply close the connection
 */
static err_t tcp_client_sent(void *arg, struct tcp_pcb *tpcb, u16_t len) {
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b086      	sub	sp, #24
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	60f8      	str	r0, [r7, #12]
 80026e8:	60b9      	str	r1, [r7, #8]
 80026ea:	4613      	mov	r3, r2
 80026ec:	80fb      	strh	r3, [r7, #6]
	struct tcp_client_struct *es;

	LWIP_UNUSED_ARG(len);
	//	HAL_GPIO_TogglePin(GPIOG,GPIO_PIN_9);

	es = (struct tcp_client_struct*) arg;
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	617b      	str	r3, [r7, #20]
	es->retries = 0;
 80026f2:	697b      	ldr	r3, [r7, #20]
 80026f4:	2200      	movs	r2, #0
 80026f6:	705a      	strb	r2, [r3, #1]

	if (es->p != NULL) {
 80026f8:	697b      	ldr	r3, [r7, #20]
 80026fa:	689b      	ldr	r3, [r3, #8]
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d107      	bne.n	8002710 <tcp_client_sent+0x30>
		// tcp_sent has already been initialized in the beginning.
		/* still got pbufs to send */
//    tcp_client_send(tpcb, es);
	} else {
		/* if no more data to send and client closed connection*/
		if (es->state == ES_CLOSING)
 8002700:	697b      	ldr	r3, [r7, #20]
 8002702:	781b      	ldrb	r3, [r3, #0]
 8002704:	2b03      	cmp	r3, #3
 8002706:	d103      	bne.n	8002710 <tcp_client_sent+0x30>
			tcp_client_connection_close(tpcb, es);
 8002708:	6979      	ldr	r1, [r7, #20]
 800270a:	68b8      	ldr	r0, [r7, #8]
 800270c:	f000 f81c 	bl	8002748 <tcp_client_connection_close>
	}
	return ERR_OK;
 8002710:	2300      	movs	r3, #0
}
 8002712:	4618      	mov	r0, r3
 8002714:	3718      	adds	r7, #24
 8002716:	46bd      	mov	sp, r7
 8002718:	bd80      	pop	{r7, pc}

0800271a <tcp_client_send>:

/** A function to send the data to the server
 */
static void tcp_client_send(struct tcp_pcb *tpcb, struct tcp_client_struct *es) {
 800271a:	b580      	push	{r7, lr}
 800271c:	b084      	sub	sp, #16
 800271e:	af00      	add	r7, sp, #0
 8002720:	6078      	str	r0, [r7, #4]
 8002722:	6039      	str	r1, [r7, #0]
	struct pbuf *ptr;

	/* get pointer on pbuf from es structure */
	ptr = es->p;
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	689b      	ldr	r3, [r3, #8]
 8002728:	60fb      	str	r3, [r7, #12]

	tcp_write(tpcb, ptr->payload, ptr->len, 1);
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	6859      	ldr	r1, [r3, #4]
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	895a      	ldrh	r2, [r3, #10]
 8002732:	2301      	movs	r3, #1
 8002734:	6878      	ldr	r0, [r7, #4]
 8002736:	f012 fd99 	bl	801526c <tcp_write>

	tcp_output(tpcb);
 800273a:	6878      	ldr	r0, [r7, #4]
 800273c:	f013 fb82 	bl	8015e44 <tcp_output>
	//tcp_recved(tpcb, ptr->tot_len);

}
 8002740:	bf00      	nop
 8002742:	3710      	adds	r7, #16
 8002744:	46bd      	mov	sp, r7
 8002746:	bd80      	pop	{r7, pc}

08002748 <tcp_client_connection_close>:
	//tcp_recved(tpcb, ptr->tot_len);

}

static void tcp_client_connection_close(struct tcp_pcb *tpcb,
		struct tcp_client_struct *es) {
 8002748:	b580      	push	{r7, lr}
 800274a:	b082      	sub	sp, #8
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
 8002750:	6039      	str	r1, [r7, #0]

	/* remove all callbacks */
	tcp_arg(tpcb, NULL);
 8002752:	2100      	movs	r1, #0
 8002754:	6878      	ldr	r0, [r7, #4]
 8002756:	f00f fe5f 	bl	8012418 <tcp_arg>
	tcp_sent(tpcb, NULL);
 800275a:	2100      	movs	r1, #0
 800275c:	6878      	ldr	r0, [r7, #4]
 800275e:	f00f fe8f 	bl	8012480 <tcp_sent>
	tcp_recv(tpcb, NULL);
 8002762:	2100      	movs	r1, #0
 8002764:	6878      	ldr	r0, [r7, #4]
 8002766:	f00f fe69 	bl	801243c <tcp_recv>
	tcp_err(tpcb, NULL);
 800276a:	2100      	movs	r1, #0
 800276c:	6878      	ldr	r0, [r7, #4]
 800276e:	f00f fea9 	bl	80124c4 <tcp_err>
	tcp_poll(tpcb, NULL, 0);
 8002772:	2200      	movs	r2, #0
 8002774:	2100      	movs	r1, #0
 8002776:	6878      	ldr	r0, [r7, #4]
 8002778:	f00f fec6 	bl	8012508 <tcp_poll>

	/* delete es structure */
	if (es != NULL) {
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	2b00      	cmp	r3, #0
 8002780:	d002      	beq.n	8002788 <tcp_client_connection_close+0x40>
		mem_free(es);
 8002782:	6838      	ldr	r0, [r7, #0]
 8002784:	f00c feb0 	bl	800f4e8 <mem_free>
	}

	/* close tcp connection */
	tcp_close(tpcb);
 8002788:	6878      	ldr	r0, [r7, #4]
 800278a:	f00e fd19 	bl	80111c0 <tcp_close>
}
 800278e:	bf00      	nop
 8002790:	3708      	adds	r7, #8
 8002792:	46bd      	mov	sp, r7
 8002794:	bd80      	pop	{r7, pc}
	...

08002798 <tcp_client_handle>:

/* Handle the incoming TCP Data */

static void tcp_client_handle(struct tcp_pcb *tpcb,
		struct tcp_client_struct *es) {
 8002798:	b480      	push	{r7}
 800279a:	b083      	sub	sp, #12
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
 80027a0:	6039      	str	r1, [r7, #0]
	/* Extract the IP */

//	esTx->state = es->state;
//	esTx->pcb = es->pcb;
//	esTx->p = es->p;
	esTx = es;
 80027a2:	4a06      	ldr	r2, [pc, #24]	; (80027bc <tcp_client_handle+0x24>)
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	6013      	str	r3, [r2, #0]
	pcbTx = tpcb;
 80027a8:	4a05      	ldr	r2, [pc, #20]	; (80027c0 <tcp_client_handle+0x28>)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6013      	str	r3, [r2, #0]

}
 80027ae:	bf00      	nop
 80027b0:	370c      	adds	r7, #12
 80027b2:	46bd      	mov	sp, r7
 80027b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b8:	4770      	bx	lr
 80027ba:	bf00      	nop
 80027bc:	200008ec 	.word	0x200008ec
 80027c0:	200008f0 	.word	0x200008f0

080027c4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80027c4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80027fc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80027c8:	480d      	ldr	r0, [pc, #52]	; (8002800 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80027ca:	490e      	ldr	r1, [pc, #56]	; (8002804 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80027cc:	4a0e      	ldr	r2, [pc, #56]	; (8002808 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80027ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80027d0:	e002      	b.n	80027d8 <LoopCopyDataInit>

080027d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80027d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80027d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80027d6:	3304      	adds	r3, #4

080027d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80027d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80027da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80027dc:	d3f9      	bcc.n	80027d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80027de:	4a0b      	ldr	r2, [pc, #44]	; (800280c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80027e0:	4c0b      	ldr	r4, [pc, #44]	; (8002810 <LoopFillZerobss+0x26>)
  movs r3, #0
 80027e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80027e4:	e001      	b.n	80027ea <LoopFillZerobss>

080027e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80027e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80027e8:	3204      	adds	r2, #4

080027ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80027ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80027ec:	d3fb      	bcc.n	80027e6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80027ee:	f7ff fce3 	bl	80021b8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80027f2:	f017 fb73 	bl	8019edc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80027f6:	f7fe fe03 	bl	8001400 <main>
  bx  lr    
 80027fa:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80027fc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002800:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002804:	20000118 	.word	0x20000118
  ldr r2, =_sidata
 8002808:	08094eac 	.word	0x08094eac
  ldr r2, =_sbss
 800280c:	20000118 	.word	0x20000118
  ldr r4, =_ebss
 8002810:	2001c390 	.word	0x2001c390

08002814 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002814:	e7fe      	b.n	8002814 <ADC_IRQHandler>
	...

08002818 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800281c:	4b0e      	ldr	r3, [pc, #56]	; (8002858 <HAL_Init+0x40>)
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	4a0d      	ldr	r2, [pc, #52]	; (8002858 <HAL_Init+0x40>)
 8002822:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002826:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002828:	4b0b      	ldr	r3, [pc, #44]	; (8002858 <HAL_Init+0x40>)
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	4a0a      	ldr	r2, [pc, #40]	; (8002858 <HAL_Init+0x40>)
 800282e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002832:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002834:	4b08      	ldr	r3, [pc, #32]	; (8002858 <HAL_Init+0x40>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	4a07      	ldr	r2, [pc, #28]	; (8002858 <HAL_Init+0x40>)
 800283a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800283e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002840:	2003      	movs	r0, #3
 8002842:	f000 f94f 	bl	8002ae4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002846:	200f      	movs	r0, #15
 8002848:	f000 f808 	bl	800285c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800284c:	f7ff f8a0 	bl	8001990 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002850:	2300      	movs	r3, #0
}
 8002852:	4618      	mov	r0, r3
 8002854:	bd80      	pop	{r7, pc}
 8002856:	bf00      	nop
 8002858:	40023c00 	.word	0x40023c00

0800285c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b082      	sub	sp, #8
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002864:	4b12      	ldr	r3, [pc, #72]	; (80028b0 <HAL_InitTick+0x54>)
 8002866:	681a      	ldr	r2, [r3, #0]
 8002868:	4b12      	ldr	r3, [pc, #72]	; (80028b4 <HAL_InitTick+0x58>)
 800286a:	781b      	ldrb	r3, [r3, #0]
 800286c:	4619      	mov	r1, r3
 800286e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002872:	fbb3 f3f1 	udiv	r3, r3, r1
 8002876:	fbb2 f3f3 	udiv	r3, r2, r3
 800287a:	4618      	mov	r0, r3
 800287c:	f000 f967 	bl	8002b4e <HAL_SYSTICK_Config>
 8002880:	4603      	mov	r3, r0
 8002882:	2b00      	cmp	r3, #0
 8002884:	d001      	beq.n	800288a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002886:	2301      	movs	r3, #1
 8002888:	e00e      	b.n	80028a8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	2b0f      	cmp	r3, #15
 800288e:	d80a      	bhi.n	80028a6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002890:	2200      	movs	r2, #0
 8002892:	6879      	ldr	r1, [r7, #4]
 8002894:	f04f 30ff 	mov.w	r0, #4294967295
 8002898:	f000 f92f 	bl	8002afa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800289c:	4a06      	ldr	r2, [pc, #24]	; (80028b8 <HAL_InitTick+0x5c>)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80028a2:	2300      	movs	r3, #0
 80028a4:	e000      	b.n	80028a8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80028a6:	2301      	movs	r3, #1
}
 80028a8:	4618      	mov	r0, r3
 80028aa:	3708      	adds	r7, #8
 80028ac:	46bd      	mov	sp, r7
 80028ae:	bd80      	pop	{r7, pc}
 80028b0:	20000074 	.word	0x20000074
 80028b4:	20000084 	.word	0x20000084
 80028b8:	20000080 	.word	0x20000080

080028bc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80028bc:	b480      	push	{r7}
 80028be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80028c0:	4b06      	ldr	r3, [pc, #24]	; (80028dc <HAL_IncTick+0x20>)
 80028c2:	781b      	ldrb	r3, [r3, #0]
 80028c4:	461a      	mov	r2, r3
 80028c6:	4b06      	ldr	r3, [pc, #24]	; (80028e0 <HAL_IncTick+0x24>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	4413      	add	r3, r2
 80028cc:	4a04      	ldr	r2, [pc, #16]	; (80028e0 <HAL_IncTick+0x24>)
 80028ce:	6013      	str	r3, [r2, #0]
}
 80028d0:	bf00      	nop
 80028d2:	46bd      	mov	sp, r7
 80028d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d8:	4770      	bx	lr
 80028da:	bf00      	nop
 80028dc:	20000084 	.word	0x20000084
 80028e0:	20009ad8 	.word	0x20009ad8

080028e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80028e4:	b480      	push	{r7}
 80028e6:	af00      	add	r7, sp, #0
  return uwTick;
 80028e8:	4b03      	ldr	r3, [pc, #12]	; (80028f8 <HAL_GetTick+0x14>)
 80028ea:	681b      	ldr	r3, [r3, #0]
}
 80028ec:	4618      	mov	r0, r3
 80028ee:	46bd      	mov	sp, r7
 80028f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f4:	4770      	bx	lr
 80028f6:	bf00      	nop
 80028f8:	20009ad8 	.word	0x20009ad8

080028fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b084      	sub	sp, #16
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002904:	f7ff ffee 	bl	80028e4 <HAL_GetTick>
 8002908:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002914:	d005      	beq.n	8002922 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002916:	4b0a      	ldr	r3, [pc, #40]	; (8002940 <HAL_Delay+0x44>)
 8002918:	781b      	ldrb	r3, [r3, #0]
 800291a:	461a      	mov	r2, r3
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	4413      	add	r3, r2
 8002920:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002922:	bf00      	nop
 8002924:	f7ff ffde 	bl	80028e4 <HAL_GetTick>
 8002928:	4602      	mov	r2, r0
 800292a:	68bb      	ldr	r3, [r7, #8]
 800292c:	1ad3      	subs	r3, r2, r3
 800292e:	68fa      	ldr	r2, [r7, #12]
 8002930:	429a      	cmp	r2, r3
 8002932:	d8f7      	bhi.n	8002924 <HAL_Delay+0x28>
  {
  }
}
 8002934:	bf00      	nop
 8002936:	bf00      	nop
 8002938:	3710      	adds	r7, #16
 800293a:	46bd      	mov	sp, r7
 800293c:	bd80      	pop	{r7, pc}
 800293e:	bf00      	nop
 8002940:	20000084 	.word	0x20000084

08002944 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002944:	b480      	push	{r7}
 8002946:	b085      	sub	sp, #20
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	f003 0307 	and.w	r3, r3, #7
 8002952:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002954:	4b0c      	ldr	r3, [pc, #48]	; (8002988 <__NVIC_SetPriorityGrouping+0x44>)
 8002956:	68db      	ldr	r3, [r3, #12]
 8002958:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800295a:	68ba      	ldr	r2, [r7, #8]
 800295c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002960:	4013      	ands	r3, r2
 8002962:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002968:	68bb      	ldr	r3, [r7, #8]
 800296a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800296c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002970:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002974:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002976:	4a04      	ldr	r2, [pc, #16]	; (8002988 <__NVIC_SetPriorityGrouping+0x44>)
 8002978:	68bb      	ldr	r3, [r7, #8]
 800297a:	60d3      	str	r3, [r2, #12]
}
 800297c:	bf00      	nop
 800297e:	3714      	adds	r7, #20
 8002980:	46bd      	mov	sp, r7
 8002982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002986:	4770      	bx	lr
 8002988:	e000ed00 	.word	0xe000ed00

0800298c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800298c:	b480      	push	{r7}
 800298e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002990:	4b04      	ldr	r3, [pc, #16]	; (80029a4 <__NVIC_GetPriorityGrouping+0x18>)
 8002992:	68db      	ldr	r3, [r3, #12]
 8002994:	0a1b      	lsrs	r3, r3, #8
 8002996:	f003 0307 	and.w	r3, r3, #7
}
 800299a:	4618      	mov	r0, r3
 800299c:	46bd      	mov	sp, r7
 800299e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a2:	4770      	bx	lr
 80029a4:	e000ed00 	.word	0xe000ed00

080029a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029a8:	b480      	push	{r7}
 80029aa:	b083      	sub	sp, #12
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	4603      	mov	r3, r0
 80029b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	db0b      	blt.n	80029d2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80029ba:	79fb      	ldrb	r3, [r7, #7]
 80029bc:	f003 021f 	and.w	r2, r3, #31
 80029c0:	4907      	ldr	r1, [pc, #28]	; (80029e0 <__NVIC_EnableIRQ+0x38>)
 80029c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029c6:	095b      	lsrs	r3, r3, #5
 80029c8:	2001      	movs	r0, #1
 80029ca:	fa00 f202 	lsl.w	r2, r0, r2
 80029ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80029d2:	bf00      	nop
 80029d4:	370c      	adds	r7, #12
 80029d6:	46bd      	mov	sp, r7
 80029d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029dc:	4770      	bx	lr
 80029de:	bf00      	nop
 80029e0:	e000e100 	.word	0xe000e100

080029e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80029e4:	b480      	push	{r7}
 80029e6:	b083      	sub	sp, #12
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	4603      	mov	r3, r0
 80029ec:	6039      	str	r1, [r7, #0]
 80029ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	db0a      	blt.n	8002a0e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029f8:	683b      	ldr	r3, [r7, #0]
 80029fa:	b2da      	uxtb	r2, r3
 80029fc:	490c      	ldr	r1, [pc, #48]	; (8002a30 <__NVIC_SetPriority+0x4c>)
 80029fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a02:	0112      	lsls	r2, r2, #4
 8002a04:	b2d2      	uxtb	r2, r2
 8002a06:	440b      	add	r3, r1
 8002a08:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002a0c:	e00a      	b.n	8002a24 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	b2da      	uxtb	r2, r3
 8002a12:	4908      	ldr	r1, [pc, #32]	; (8002a34 <__NVIC_SetPriority+0x50>)
 8002a14:	79fb      	ldrb	r3, [r7, #7]
 8002a16:	f003 030f 	and.w	r3, r3, #15
 8002a1a:	3b04      	subs	r3, #4
 8002a1c:	0112      	lsls	r2, r2, #4
 8002a1e:	b2d2      	uxtb	r2, r2
 8002a20:	440b      	add	r3, r1
 8002a22:	761a      	strb	r2, [r3, #24]
}
 8002a24:	bf00      	nop
 8002a26:	370c      	adds	r7, #12
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2e:	4770      	bx	lr
 8002a30:	e000e100 	.word	0xe000e100
 8002a34:	e000ed00 	.word	0xe000ed00

08002a38 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a38:	b480      	push	{r7}
 8002a3a:	b089      	sub	sp, #36	; 0x24
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	60f8      	str	r0, [r7, #12]
 8002a40:	60b9      	str	r1, [r7, #8]
 8002a42:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	f003 0307 	and.w	r3, r3, #7
 8002a4a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a4c:	69fb      	ldr	r3, [r7, #28]
 8002a4e:	f1c3 0307 	rsb	r3, r3, #7
 8002a52:	2b04      	cmp	r3, #4
 8002a54:	bf28      	it	cs
 8002a56:	2304      	movcs	r3, #4
 8002a58:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a5a:	69fb      	ldr	r3, [r7, #28]
 8002a5c:	3304      	adds	r3, #4
 8002a5e:	2b06      	cmp	r3, #6
 8002a60:	d902      	bls.n	8002a68 <NVIC_EncodePriority+0x30>
 8002a62:	69fb      	ldr	r3, [r7, #28]
 8002a64:	3b03      	subs	r3, #3
 8002a66:	e000      	b.n	8002a6a <NVIC_EncodePriority+0x32>
 8002a68:	2300      	movs	r3, #0
 8002a6a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a6c:	f04f 32ff 	mov.w	r2, #4294967295
 8002a70:	69bb      	ldr	r3, [r7, #24]
 8002a72:	fa02 f303 	lsl.w	r3, r2, r3
 8002a76:	43da      	mvns	r2, r3
 8002a78:	68bb      	ldr	r3, [r7, #8]
 8002a7a:	401a      	ands	r2, r3
 8002a7c:	697b      	ldr	r3, [r7, #20]
 8002a7e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a80:	f04f 31ff 	mov.w	r1, #4294967295
 8002a84:	697b      	ldr	r3, [r7, #20]
 8002a86:	fa01 f303 	lsl.w	r3, r1, r3
 8002a8a:	43d9      	mvns	r1, r3
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a90:	4313      	orrs	r3, r2
         );
}
 8002a92:	4618      	mov	r0, r3
 8002a94:	3724      	adds	r7, #36	; 0x24
 8002a96:	46bd      	mov	sp, r7
 8002a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9c:	4770      	bx	lr
	...

08002aa0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b082      	sub	sp, #8
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	3b01      	subs	r3, #1
 8002aac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002ab0:	d301      	bcc.n	8002ab6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	e00f      	b.n	8002ad6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002ab6:	4a0a      	ldr	r2, [pc, #40]	; (8002ae0 <SysTick_Config+0x40>)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	3b01      	subs	r3, #1
 8002abc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002abe:	210f      	movs	r1, #15
 8002ac0:	f04f 30ff 	mov.w	r0, #4294967295
 8002ac4:	f7ff ff8e 	bl	80029e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002ac8:	4b05      	ldr	r3, [pc, #20]	; (8002ae0 <SysTick_Config+0x40>)
 8002aca:	2200      	movs	r2, #0
 8002acc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002ace:	4b04      	ldr	r3, [pc, #16]	; (8002ae0 <SysTick_Config+0x40>)
 8002ad0:	2207      	movs	r2, #7
 8002ad2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002ad4:	2300      	movs	r3, #0
}
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	3708      	adds	r7, #8
 8002ada:	46bd      	mov	sp, r7
 8002adc:	bd80      	pop	{r7, pc}
 8002ade:	bf00      	nop
 8002ae0:	e000e010 	.word	0xe000e010

08002ae4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b082      	sub	sp, #8
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002aec:	6878      	ldr	r0, [r7, #4]
 8002aee:	f7ff ff29 	bl	8002944 <__NVIC_SetPriorityGrouping>
}
 8002af2:	bf00      	nop
 8002af4:	3708      	adds	r7, #8
 8002af6:	46bd      	mov	sp, r7
 8002af8:	bd80      	pop	{r7, pc}

08002afa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002afa:	b580      	push	{r7, lr}
 8002afc:	b086      	sub	sp, #24
 8002afe:	af00      	add	r7, sp, #0
 8002b00:	4603      	mov	r3, r0
 8002b02:	60b9      	str	r1, [r7, #8]
 8002b04:	607a      	str	r2, [r7, #4]
 8002b06:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002b08:	2300      	movs	r3, #0
 8002b0a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002b0c:	f7ff ff3e 	bl	800298c <__NVIC_GetPriorityGrouping>
 8002b10:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002b12:	687a      	ldr	r2, [r7, #4]
 8002b14:	68b9      	ldr	r1, [r7, #8]
 8002b16:	6978      	ldr	r0, [r7, #20]
 8002b18:	f7ff ff8e 	bl	8002a38 <NVIC_EncodePriority>
 8002b1c:	4602      	mov	r2, r0
 8002b1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b22:	4611      	mov	r1, r2
 8002b24:	4618      	mov	r0, r3
 8002b26:	f7ff ff5d 	bl	80029e4 <__NVIC_SetPriority>
}
 8002b2a:	bf00      	nop
 8002b2c:	3718      	adds	r7, #24
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	bd80      	pop	{r7, pc}

08002b32 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b32:	b580      	push	{r7, lr}
 8002b34:	b082      	sub	sp, #8
 8002b36:	af00      	add	r7, sp, #0
 8002b38:	4603      	mov	r3, r0
 8002b3a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002b3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b40:	4618      	mov	r0, r3
 8002b42:	f7ff ff31 	bl	80029a8 <__NVIC_EnableIRQ>
}
 8002b46:	bf00      	nop
 8002b48:	3708      	adds	r7, #8
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	bd80      	pop	{r7, pc}

08002b4e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002b4e:	b580      	push	{r7, lr}
 8002b50:	b082      	sub	sp, #8
 8002b52:	af00      	add	r7, sp, #0
 8002b54:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002b56:	6878      	ldr	r0, [r7, #4]
 8002b58:	f7ff ffa2 	bl	8002aa0 <SysTick_Config>
 8002b5c:	4603      	mov	r3, r0
}
 8002b5e:	4618      	mov	r0, r3
 8002b60:	3708      	adds	r7, #8
 8002b62:	46bd      	mov	sp, r7
 8002b64:	bd80      	pop	{r7, pc}
	...

08002b68 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b086      	sub	sp, #24
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002b70:	2300      	movs	r3, #0
 8002b72:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002b74:	f7ff feb6 	bl	80028e4 <HAL_GetTick>
 8002b78:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d101      	bne.n	8002b84 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002b80:	2301      	movs	r3, #1
 8002b82:	e099      	b.n	8002cb8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	2202      	movs	r2, #2
 8002b88:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	2200      	movs	r2, #0
 8002b90:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	681a      	ldr	r2, [r3, #0]
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f022 0201 	bic.w	r2, r2, #1
 8002ba2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002ba4:	e00f      	b.n	8002bc6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002ba6:	f7ff fe9d 	bl	80028e4 <HAL_GetTick>
 8002baa:	4602      	mov	r2, r0
 8002bac:	693b      	ldr	r3, [r7, #16]
 8002bae:	1ad3      	subs	r3, r2, r3
 8002bb0:	2b05      	cmp	r3, #5
 8002bb2:	d908      	bls.n	8002bc6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	2220      	movs	r2, #32
 8002bb8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	2203      	movs	r2, #3
 8002bbe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002bc2:	2303      	movs	r3, #3
 8002bc4:	e078      	b.n	8002cb8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f003 0301 	and.w	r3, r3, #1
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d1e8      	bne.n	8002ba6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002bdc:	697a      	ldr	r2, [r7, #20]
 8002bde:	4b38      	ldr	r3, [pc, #224]	; (8002cc0 <HAL_DMA_Init+0x158>)
 8002be0:	4013      	ands	r3, r2
 8002be2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	685a      	ldr	r2, [r3, #4]
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	689b      	ldr	r3, [r3, #8]
 8002bec:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002bf2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	691b      	ldr	r3, [r3, #16]
 8002bf8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002bfe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	699b      	ldr	r3, [r3, #24]
 8002c04:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c0a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	6a1b      	ldr	r3, [r3, #32]
 8002c10:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002c12:	697a      	ldr	r2, [r7, #20]
 8002c14:	4313      	orrs	r3, r2
 8002c16:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c1c:	2b04      	cmp	r3, #4
 8002c1e:	d107      	bne.n	8002c30 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c28:	4313      	orrs	r3, r2
 8002c2a:	697a      	ldr	r2, [r7, #20]
 8002c2c:	4313      	orrs	r3, r2
 8002c2e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	697a      	ldr	r2, [r7, #20]
 8002c36:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	695b      	ldr	r3, [r3, #20]
 8002c3e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002c40:	697b      	ldr	r3, [r7, #20]
 8002c42:	f023 0307 	bic.w	r3, r3, #7
 8002c46:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c4c:	697a      	ldr	r2, [r7, #20]
 8002c4e:	4313      	orrs	r3, r2
 8002c50:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c56:	2b04      	cmp	r3, #4
 8002c58:	d117      	bne.n	8002c8a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c5e:	697a      	ldr	r2, [r7, #20]
 8002c60:	4313      	orrs	r3, r2
 8002c62:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d00e      	beq.n	8002c8a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002c6c:	6878      	ldr	r0, [r7, #4]
 8002c6e:	f000 fab7 	bl	80031e0 <DMA_CheckFifoParam>
 8002c72:	4603      	mov	r3, r0
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d008      	beq.n	8002c8a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	2240      	movs	r2, #64	; 0x40
 8002c7c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	2201      	movs	r2, #1
 8002c82:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002c86:	2301      	movs	r3, #1
 8002c88:	e016      	b.n	8002cb8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	697a      	ldr	r2, [r7, #20]
 8002c90:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002c92:	6878      	ldr	r0, [r7, #4]
 8002c94:	f000 fa6e 	bl	8003174 <DMA_CalcBaseAndBitshift>
 8002c98:	4603      	mov	r3, r0
 8002c9a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ca0:	223f      	movs	r2, #63	; 0x3f
 8002ca2:	409a      	lsls	r2, r3
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	2200      	movs	r2, #0
 8002cac:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	2201      	movs	r2, #1
 8002cb2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002cb6:	2300      	movs	r3, #0
}
 8002cb8:	4618      	mov	r0, r3
 8002cba:	3718      	adds	r7, #24
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	bd80      	pop	{r7, pc}
 8002cc0:	f010803f 	.word	0xf010803f

08002cc4 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	b084      	sub	sp, #16
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d101      	bne.n	8002cd6 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8002cd2:	2301      	movs	r3, #1
 8002cd4:	e050      	b.n	8002d78 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002cdc:	b2db      	uxtb	r3, r3
 8002cde:	2b02      	cmp	r3, #2
 8002ce0:	d101      	bne.n	8002ce6 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8002ce2:	2302      	movs	r3, #2
 8002ce4:	e048      	b.n	8002d78 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	681a      	ldr	r2, [r3, #0]
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f022 0201 	bic.w	r2, r2, #1
 8002cf4:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	2200      	movs	r2, #0
 8002d04:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	2200      	movs	r2, #0
 8002d14:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	2221      	movs	r2, #33	; 0x21
 8002d24:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002d26:	6878      	ldr	r0, [r7, #4]
 8002d28:	f000 fa24 	bl	8003174 <DMA_CalcBaseAndBitshift>
 8002d2c:	4603      	mov	r3, r0
 8002d2e:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	2200      	movs	r2, #0
 8002d34:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	2200      	movs	r2, #0
 8002d3a:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	2200      	movs	r2, #0
 8002d40:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	2200      	movs	r2, #0
 8002d46:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	2200      	movs	r2, #0
 8002d52:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d58:	223f      	movs	r2, #63	; 0x3f
 8002d5a:	409a      	lsls	r2, r3
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2200      	movs	r2, #0
 8002d64:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	2200      	movs	r2, #0
 8002d6a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	2200      	movs	r2, #0
 8002d72:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8002d76:	2300      	movs	r3, #0
}
 8002d78:	4618      	mov	r0, r3
 8002d7a:	3710      	adds	r7, #16
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	bd80      	pop	{r7, pc}

08002d80 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b084      	sub	sp, #16
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d8c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002d8e:	f7ff fda9 	bl	80028e4 <HAL_GetTick>
 8002d92:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002d9a:	b2db      	uxtb	r3, r3
 8002d9c:	2b02      	cmp	r3, #2
 8002d9e:	d008      	beq.n	8002db2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	2280      	movs	r2, #128	; 0x80
 8002da4:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	2200      	movs	r2, #0
 8002daa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002dae:	2301      	movs	r3, #1
 8002db0:	e052      	b.n	8002e58 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	681a      	ldr	r2, [r3, #0]
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f022 0216 	bic.w	r2, r2, #22
 8002dc0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	695a      	ldr	r2, [r3, #20]
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002dd0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d103      	bne.n	8002de2 <HAL_DMA_Abort+0x62>
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d007      	beq.n	8002df2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	681a      	ldr	r2, [r3, #0]
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f022 0208 	bic.w	r2, r2, #8
 8002df0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	681a      	ldr	r2, [r3, #0]
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f022 0201 	bic.w	r2, r2, #1
 8002e00:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e02:	e013      	b.n	8002e2c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002e04:	f7ff fd6e 	bl	80028e4 <HAL_GetTick>
 8002e08:	4602      	mov	r2, r0
 8002e0a:	68bb      	ldr	r3, [r7, #8]
 8002e0c:	1ad3      	subs	r3, r2, r3
 8002e0e:	2b05      	cmp	r3, #5
 8002e10:	d90c      	bls.n	8002e2c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	2220      	movs	r2, #32
 8002e16:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2203      	movs	r2, #3
 8002e1c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	2200      	movs	r2, #0
 8002e24:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002e28:	2303      	movs	r3, #3
 8002e2a:	e015      	b.n	8002e58 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f003 0301 	and.w	r3, r3, #1
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d1e4      	bne.n	8002e04 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e3e:	223f      	movs	r2, #63	; 0x3f
 8002e40:	409a      	lsls	r2, r3
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	2201      	movs	r2, #1
 8002e4a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	2200      	movs	r2, #0
 8002e52:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002e56:	2300      	movs	r3, #0
}
 8002e58:	4618      	mov	r0, r3
 8002e5a:	3710      	adds	r7, #16
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	bd80      	pop	{r7, pc}

08002e60 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b086      	sub	sp, #24
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002e68:	2300      	movs	r3, #0
 8002e6a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002e6c:	4b92      	ldr	r3, [pc, #584]	; (80030b8 <HAL_DMA_IRQHandler+0x258>)
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	4a92      	ldr	r2, [pc, #584]	; (80030bc <HAL_DMA_IRQHandler+0x25c>)
 8002e72:	fba2 2303 	umull	r2, r3, r2, r3
 8002e76:	0a9b      	lsrs	r3, r3, #10
 8002e78:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e7e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002e80:	693b      	ldr	r3, [r7, #16]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e8a:	2208      	movs	r2, #8
 8002e8c:	409a      	lsls	r2, r3
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	4013      	ands	r3, r2
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d01a      	beq.n	8002ecc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f003 0304 	and.w	r3, r3, #4
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d013      	beq.n	8002ecc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	681a      	ldr	r2, [r3, #0]
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f022 0204 	bic.w	r2, r2, #4
 8002eb2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002eb8:	2208      	movs	r2, #8
 8002eba:	409a      	lsls	r2, r3
 8002ebc:	693b      	ldr	r3, [r7, #16]
 8002ebe:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ec4:	f043 0201 	orr.w	r2, r3, #1
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ed0:	2201      	movs	r2, #1
 8002ed2:	409a      	lsls	r2, r3
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	4013      	ands	r3, r2
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d012      	beq.n	8002f02 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	695b      	ldr	r3, [r3, #20]
 8002ee2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d00b      	beq.n	8002f02 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002eee:	2201      	movs	r2, #1
 8002ef0:	409a      	lsls	r2, r3
 8002ef2:	693b      	ldr	r3, [r7, #16]
 8002ef4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002efa:	f043 0202 	orr.w	r2, r3, #2
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f06:	2204      	movs	r2, #4
 8002f08:	409a      	lsls	r2, r3
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	4013      	ands	r3, r2
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d012      	beq.n	8002f38 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f003 0302 	and.w	r3, r3, #2
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d00b      	beq.n	8002f38 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f24:	2204      	movs	r2, #4
 8002f26:	409a      	lsls	r2, r3
 8002f28:	693b      	ldr	r3, [r7, #16]
 8002f2a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f30:	f043 0204 	orr.w	r2, r3, #4
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f3c:	2210      	movs	r2, #16
 8002f3e:	409a      	lsls	r2, r3
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	4013      	ands	r3, r2
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d043      	beq.n	8002fd0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f003 0308 	and.w	r3, r3, #8
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d03c      	beq.n	8002fd0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f5a:	2210      	movs	r2, #16
 8002f5c:	409a      	lsls	r2, r3
 8002f5e:	693b      	ldr	r3, [r7, #16]
 8002f60:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d018      	beq.n	8002fa2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d108      	bne.n	8002f90 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d024      	beq.n	8002fd0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f8a:	6878      	ldr	r0, [r7, #4]
 8002f8c:	4798      	blx	r3
 8002f8e:	e01f      	b.n	8002fd0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d01b      	beq.n	8002fd0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f9c:	6878      	ldr	r0, [r7, #4]
 8002f9e:	4798      	blx	r3
 8002fa0:	e016      	b.n	8002fd0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d107      	bne.n	8002fc0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	681a      	ldr	r2, [r3, #0]
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f022 0208 	bic.w	r2, r2, #8
 8002fbe:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d003      	beq.n	8002fd0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fcc:	6878      	ldr	r0, [r7, #4]
 8002fce:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fd4:	2220      	movs	r2, #32
 8002fd6:	409a      	lsls	r2, r3
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	4013      	ands	r3, r2
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	f000 808e 	beq.w	80030fe <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f003 0310 	and.w	r3, r3, #16
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	f000 8086 	beq.w	80030fe <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ff6:	2220      	movs	r2, #32
 8002ff8:	409a      	lsls	r2, r3
 8002ffa:	693b      	ldr	r3, [r7, #16]
 8002ffc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003004:	b2db      	uxtb	r3, r3
 8003006:	2b05      	cmp	r3, #5
 8003008:	d136      	bne.n	8003078 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	681a      	ldr	r2, [r3, #0]
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f022 0216 	bic.w	r2, r2, #22
 8003018:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	695a      	ldr	r2, [r3, #20]
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003028:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800302e:	2b00      	cmp	r3, #0
 8003030:	d103      	bne.n	800303a <HAL_DMA_IRQHandler+0x1da>
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003036:	2b00      	cmp	r3, #0
 8003038:	d007      	beq.n	800304a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	681a      	ldr	r2, [r3, #0]
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f022 0208 	bic.w	r2, r2, #8
 8003048:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800304e:	223f      	movs	r2, #63	; 0x3f
 8003050:	409a      	lsls	r2, r3
 8003052:	693b      	ldr	r3, [r7, #16]
 8003054:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	2201      	movs	r2, #1
 800305a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	2200      	movs	r2, #0
 8003062:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800306a:	2b00      	cmp	r3, #0
 800306c:	d07d      	beq.n	800316a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003072:	6878      	ldr	r0, [r7, #4]
 8003074:	4798      	blx	r3
        }
        return;
 8003076:	e078      	b.n	800316a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003082:	2b00      	cmp	r3, #0
 8003084:	d01c      	beq.n	80030c0 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003090:	2b00      	cmp	r3, #0
 8003092:	d108      	bne.n	80030a6 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003098:	2b00      	cmp	r3, #0
 800309a:	d030      	beq.n	80030fe <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030a0:	6878      	ldr	r0, [r7, #4]
 80030a2:	4798      	blx	r3
 80030a4:	e02b      	b.n	80030fe <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d027      	beq.n	80030fe <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030b2:	6878      	ldr	r0, [r7, #4]
 80030b4:	4798      	blx	r3
 80030b6:	e022      	b.n	80030fe <HAL_DMA_IRQHandler+0x29e>
 80030b8:	20000074 	.word	0x20000074
 80030bc:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d10f      	bne.n	80030ee <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	681a      	ldr	r2, [r3, #0]
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f022 0210 	bic.w	r2, r2, #16
 80030dc:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	2201      	movs	r2, #1
 80030e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	2200      	movs	r2, #0
 80030ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d003      	beq.n	80030fe <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030fa:	6878      	ldr	r0, [r7, #4]
 80030fc:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003102:	2b00      	cmp	r3, #0
 8003104:	d032      	beq.n	800316c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800310a:	f003 0301 	and.w	r3, r3, #1
 800310e:	2b00      	cmp	r3, #0
 8003110:	d022      	beq.n	8003158 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	2205      	movs	r2, #5
 8003116:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	681a      	ldr	r2, [r3, #0]
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f022 0201 	bic.w	r2, r2, #1
 8003128:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800312a:	68bb      	ldr	r3, [r7, #8]
 800312c:	3301      	adds	r3, #1
 800312e:	60bb      	str	r3, [r7, #8]
 8003130:	697a      	ldr	r2, [r7, #20]
 8003132:	429a      	cmp	r2, r3
 8003134:	d307      	bcc.n	8003146 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f003 0301 	and.w	r3, r3, #1
 8003140:	2b00      	cmp	r3, #0
 8003142:	d1f2      	bne.n	800312a <HAL_DMA_IRQHandler+0x2ca>
 8003144:	e000      	b.n	8003148 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8003146:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2201      	movs	r2, #1
 800314c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	2200      	movs	r2, #0
 8003154:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800315c:	2b00      	cmp	r3, #0
 800315e:	d005      	beq.n	800316c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003164:	6878      	ldr	r0, [r7, #4]
 8003166:	4798      	blx	r3
 8003168:	e000      	b.n	800316c <HAL_DMA_IRQHandler+0x30c>
        return;
 800316a:	bf00      	nop
    }
  }
}
 800316c:	3718      	adds	r7, #24
 800316e:	46bd      	mov	sp, r7
 8003170:	bd80      	pop	{r7, pc}
 8003172:	bf00      	nop

08003174 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003174:	b480      	push	{r7}
 8003176:	b085      	sub	sp, #20
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	b2db      	uxtb	r3, r3
 8003182:	3b10      	subs	r3, #16
 8003184:	4a14      	ldr	r2, [pc, #80]	; (80031d8 <DMA_CalcBaseAndBitshift+0x64>)
 8003186:	fba2 2303 	umull	r2, r3, r2, r3
 800318a:	091b      	lsrs	r3, r3, #4
 800318c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800318e:	4a13      	ldr	r2, [pc, #76]	; (80031dc <DMA_CalcBaseAndBitshift+0x68>)
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	4413      	add	r3, r2
 8003194:	781b      	ldrb	r3, [r3, #0]
 8003196:	461a      	mov	r2, r3
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	2b03      	cmp	r3, #3
 80031a0:	d909      	bls.n	80031b6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80031aa:	f023 0303 	bic.w	r3, r3, #3
 80031ae:	1d1a      	adds	r2, r3, #4
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	659a      	str	r2, [r3, #88]	; 0x58
 80031b4:	e007      	b.n	80031c6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80031be:	f023 0303 	bic.w	r3, r3, #3
 80031c2:	687a      	ldr	r2, [r7, #4]
 80031c4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80031ca:	4618      	mov	r0, r3
 80031cc:	3714      	adds	r7, #20
 80031ce:	46bd      	mov	sp, r7
 80031d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d4:	4770      	bx	lr
 80031d6:	bf00      	nop
 80031d8:	aaaaaaab 	.word	0xaaaaaaab
 80031dc:	08094c50 	.word	0x08094c50

080031e0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80031e0:	b480      	push	{r7}
 80031e2:	b085      	sub	sp, #20
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80031e8:	2300      	movs	r3, #0
 80031ea:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031f0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	699b      	ldr	r3, [r3, #24]
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d11f      	bne.n	800323a <DMA_CheckFifoParam+0x5a>
 80031fa:	68bb      	ldr	r3, [r7, #8]
 80031fc:	2b03      	cmp	r3, #3
 80031fe:	d856      	bhi.n	80032ae <DMA_CheckFifoParam+0xce>
 8003200:	a201      	add	r2, pc, #4	; (adr r2, 8003208 <DMA_CheckFifoParam+0x28>)
 8003202:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003206:	bf00      	nop
 8003208:	08003219 	.word	0x08003219
 800320c:	0800322b 	.word	0x0800322b
 8003210:	08003219 	.word	0x08003219
 8003214:	080032af 	.word	0x080032af
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800321c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003220:	2b00      	cmp	r3, #0
 8003222:	d046      	beq.n	80032b2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003224:	2301      	movs	r3, #1
 8003226:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003228:	e043      	b.n	80032b2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800322e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003232:	d140      	bne.n	80032b6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003234:	2301      	movs	r3, #1
 8003236:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003238:	e03d      	b.n	80032b6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	699b      	ldr	r3, [r3, #24]
 800323e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003242:	d121      	bne.n	8003288 <DMA_CheckFifoParam+0xa8>
 8003244:	68bb      	ldr	r3, [r7, #8]
 8003246:	2b03      	cmp	r3, #3
 8003248:	d837      	bhi.n	80032ba <DMA_CheckFifoParam+0xda>
 800324a:	a201      	add	r2, pc, #4	; (adr r2, 8003250 <DMA_CheckFifoParam+0x70>)
 800324c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003250:	08003261 	.word	0x08003261
 8003254:	08003267 	.word	0x08003267
 8003258:	08003261 	.word	0x08003261
 800325c:	08003279 	.word	0x08003279
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003260:	2301      	movs	r3, #1
 8003262:	73fb      	strb	r3, [r7, #15]
      break;
 8003264:	e030      	b.n	80032c8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800326a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800326e:	2b00      	cmp	r3, #0
 8003270:	d025      	beq.n	80032be <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003272:	2301      	movs	r3, #1
 8003274:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003276:	e022      	b.n	80032be <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800327c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003280:	d11f      	bne.n	80032c2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003282:	2301      	movs	r3, #1
 8003284:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003286:	e01c      	b.n	80032c2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003288:	68bb      	ldr	r3, [r7, #8]
 800328a:	2b02      	cmp	r3, #2
 800328c:	d903      	bls.n	8003296 <DMA_CheckFifoParam+0xb6>
 800328e:	68bb      	ldr	r3, [r7, #8]
 8003290:	2b03      	cmp	r3, #3
 8003292:	d003      	beq.n	800329c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003294:	e018      	b.n	80032c8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003296:	2301      	movs	r3, #1
 8003298:	73fb      	strb	r3, [r7, #15]
      break;
 800329a:	e015      	b.n	80032c8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032a0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d00e      	beq.n	80032c6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80032a8:	2301      	movs	r3, #1
 80032aa:	73fb      	strb	r3, [r7, #15]
      break;
 80032ac:	e00b      	b.n	80032c6 <DMA_CheckFifoParam+0xe6>
      break;
 80032ae:	bf00      	nop
 80032b0:	e00a      	b.n	80032c8 <DMA_CheckFifoParam+0xe8>
      break;
 80032b2:	bf00      	nop
 80032b4:	e008      	b.n	80032c8 <DMA_CheckFifoParam+0xe8>
      break;
 80032b6:	bf00      	nop
 80032b8:	e006      	b.n	80032c8 <DMA_CheckFifoParam+0xe8>
      break;
 80032ba:	bf00      	nop
 80032bc:	e004      	b.n	80032c8 <DMA_CheckFifoParam+0xe8>
      break;
 80032be:	bf00      	nop
 80032c0:	e002      	b.n	80032c8 <DMA_CheckFifoParam+0xe8>
      break;   
 80032c2:	bf00      	nop
 80032c4:	e000      	b.n	80032c8 <DMA_CheckFifoParam+0xe8>
      break;
 80032c6:	bf00      	nop
    }
  } 
  
  return status; 
 80032c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80032ca:	4618      	mov	r0, r3
 80032cc:	3714      	adds	r7, #20
 80032ce:	46bd      	mov	sp, r7
 80032d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d4:	4770      	bx	lr
 80032d6:	bf00      	nop

080032d8 <HAL_DMAEx_MultiBufferStart>:
  * @param  SecondMemAddress The second memory Buffer address in case of multi buffer Transfer  
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress, uint32_t DataLength)
{
 80032d8:	b580      	push	{r7, lr}
 80032da:	b086      	sub	sp, #24
 80032dc:	af00      	add	r7, sp, #0
 80032de:	60f8      	str	r0, [r7, #12]
 80032e0:	60b9      	str	r1, [r7, #8]
 80032e2:	607a      	str	r2, [r7, #4]
 80032e4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80032e6:	2300      	movs	r3, #0
 80032e8:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Memory-to-memory transfer not supported in double buffering mode */
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	689b      	ldr	r3, [r3, #8]
 80032ee:	2b80      	cmp	r3, #128	; 0x80
 80032f0:	d106      	bne.n	8003300 <HAL_DMAEx_MultiBufferStart+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80032f8:	655a      	str	r2, [r3, #84]	; 0x54
    status = HAL_ERROR;
 80032fa:	2301      	movs	r3, #1
 80032fc:	75fb      	strb	r3, [r7, #23]
 80032fe:	e031      	b.n	8003364 <HAL_DMAEx_MultiBufferStart+0x8c>
  }
  else
  {
    /* Process Locked */
    __HAL_LOCK(hdma);
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003306:	2b01      	cmp	r3, #1
 8003308:	d101      	bne.n	800330e <HAL_DMAEx_MultiBufferStart+0x36>
 800330a:	2302      	movs	r3, #2
 800330c:	e02b      	b.n	8003366 <HAL_DMAEx_MultiBufferStart+0x8e>
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	2201      	movs	r2, #1
 8003312:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    if(HAL_DMA_STATE_READY == hdma->State)
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800331c:	b2db      	uxtb	r3, r3
 800331e:	2b01      	cmp	r3, #1
 8003320:	d11e      	bne.n	8003360 <HAL_DMAEx_MultiBufferStart+0x88>
    {
      /* Change DMA peripheral state */
      hdma->State = HAL_DMA_STATE_BUSY; 
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	2202      	movs	r2, #2
 8003326:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      /* Enable the double buffer mode */
      hdma->Instance->CR |= (uint32_t)DMA_SxCR_DBM;
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	681a      	ldr	r2, [r3, #0]
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8003338:	601a      	str	r2, [r3, #0]
      
      /* Configure DMA Stream destination address */
      hdma->Instance->M1AR = SecondMemAddress;
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	683a      	ldr	r2, [r7, #0]
 8003340:	611a      	str	r2, [r3, #16]
      
      /* Configure the source, destination address and the data length */
      DMA_MultiBufferSetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003342:	6a3b      	ldr	r3, [r7, #32]
 8003344:	687a      	ldr	r2, [r7, #4]
 8003346:	68b9      	ldr	r1, [r7, #8]
 8003348:	68f8      	ldr	r0, [r7, #12]
 800334a:	f001 f959 	bl	8004600 <DMA_MultiBufferSetConfig>
      
      /* Enable the peripheral */
      __HAL_DMA_ENABLE(hdma);
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	681a      	ldr	r2, [r3, #0]
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f042 0201 	orr.w	r2, r2, #1
 800335c:	601a      	str	r2, [r3, #0]
 800335e:	e001      	b.n	8003364 <HAL_DMAEx_MultiBufferStart+0x8c>
    }
    else
    {
      /* Return error status */
      status = HAL_BUSY;
 8003360:	2302      	movs	r3, #2
 8003362:	75fb      	strb	r3, [r7, #23]
    }
  }
  return status;
 8003364:	7dfb      	ldrb	r3, [r7, #23]
}
 8003366:	4618      	mov	r0, r3
 8003368:	3718      	adds	r7, #24
 800336a:	46bd      	mov	sp, r7
 800336c:	bd80      	pop	{r7, pc}
	...

08003370 <HAL_DMAEx_MultiBufferStart_IT>:
  * @param  SecondMemAddress The second memory Buffer address in case of multi buffer Transfer  
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress, uint32_t DataLength)
{
 8003370:	b580      	push	{r7, lr}
 8003372:	b086      	sub	sp, #24
 8003374:	af00      	add	r7, sp, #0
 8003376:	60f8      	str	r0, [r7, #12]
 8003378:	60b9      	str	r1, [r7, #8]
 800337a:	607a      	str	r2, [r7, #4]
 800337c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800337e:	2300      	movs	r3, #0
 8003380:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Memory-to-memory transfer not supported in double buffering mode */
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	689b      	ldr	r3, [r3, #8]
 8003386:	2b80      	cmp	r3, #128	; 0x80
 8003388:	d106      	bne.n	8003398 <HAL_DMAEx_MultiBufferStart_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003390:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003392:	2301      	movs	r3, #1
 8003394:	f001 b913 	b.w	80045be <HAL_DMAEx_MultiBufferStart_IT+0x124e>
  }
  
  /* Check callback functions */
  if ((NULL == hdma->XferCpltCallback) || (NULL == hdma->XferM1CpltCallback) || (NULL == hdma->XferErrorCallback))
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800339c:	2b00      	cmp	r3, #0
 800339e:	d007      	beq.n	80033b0 <HAL_DMAEx_MultiBufferStart_IT+0x40>
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d003      	beq.n	80033b0 <HAL_DMAEx_MultiBufferStart_IT+0x40>
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d105      	bne.n	80033bc <HAL_DMAEx_MultiBufferStart_IT+0x4c>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	2240      	movs	r2, #64	; 0x40
 80033b4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80033b6:	2301      	movs	r3, #1
 80033b8:	f001 b901 	b.w	80045be <HAL_DMAEx_MultiBufferStart_IT+0x124e>
  }
  
  /* Process locked */
  __HAL_LOCK(hdma);
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80033c2:	2b01      	cmp	r3, #1
 80033c4:	d102      	bne.n	80033cc <HAL_DMAEx_MultiBufferStart_IT+0x5c>
 80033c6:	2302      	movs	r3, #2
 80033c8:	f001 b8f9 	b.w	80045be <HAL_DMAEx_MultiBufferStart_IT+0x124e>
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	2201      	movs	r2, #1
 80033d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80033da:	b2db      	uxtb	r3, r3
 80033dc:	2b01      	cmp	r3, #1
 80033de:	f041 80e7 	bne.w	80045b0 <HAL_DMAEx_MultiBufferStart_IT+0x1240>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	2202      	movs	r2, #2
 80033e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	2200      	movs	r2, #0
 80033ee:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Enable the Double buffer mode */
    hdma->Instance->CR |= (uint32_t)DMA_SxCR_DBM;
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	681a      	ldr	r2, [r3, #0]
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80033fe:	601a      	str	r2, [r3, #0]
    
    /* Configure DMA Stream destination address */
    hdma->Instance->M1AR = SecondMemAddress;
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	683a      	ldr	r2, [r7, #0]
 8003406:	611a      	str	r2, [r3, #16]
    
    /* Configure the source, destination address and the data length */
    DMA_MultiBufferSetConfig(hdma, SrcAddress, DstAddress, DataLength); 
 8003408:	6a3b      	ldr	r3, [r7, #32]
 800340a:	687a      	ldr	r2, [r7, #4]
 800340c:	68b9      	ldr	r1, [r7, #8]
 800340e:	68f8      	ldr	r0, [r7, #12]
 8003410:	f001 f8f6 	bl	8004600 <DMA_MultiBufferSetConfig>
    
    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	461a      	mov	r2, r3
 800341a:	4b99      	ldr	r3, [pc, #612]	; (8003680 <HAL_DMAEx_MultiBufferStart_IT+0x310>)
 800341c:	429a      	cmp	r2, r3
 800341e:	d960      	bls.n	80034e2 <HAL_DMAEx_MultiBufferStart_IT+0x172>
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	4a97      	ldr	r2, [pc, #604]	; (8003684 <HAL_DMAEx_MultiBufferStart_IT+0x314>)
 8003426:	4293      	cmp	r3, r2
 8003428:	d057      	beq.n	80034da <HAL_DMAEx_MultiBufferStart_IT+0x16a>
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	4a96      	ldr	r2, [pc, #600]	; (8003688 <HAL_DMAEx_MultiBufferStart_IT+0x318>)
 8003430:	4293      	cmp	r3, r2
 8003432:	d050      	beq.n	80034d6 <HAL_DMAEx_MultiBufferStart_IT+0x166>
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	4a94      	ldr	r2, [pc, #592]	; (800368c <HAL_DMAEx_MultiBufferStart_IT+0x31c>)
 800343a:	4293      	cmp	r3, r2
 800343c:	d049      	beq.n	80034d2 <HAL_DMAEx_MultiBufferStart_IT+0x162>
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	4a93      	ldr	r2, [pc, #588]	; (8003690 <HAL_DMAEx_MultiBufferStart_IT+0x320>)
 8003444:	4293      	cmp	r3, r2
 8003446:	d042      	beq.n	80034ce <HAL_DMAEx_MultiBufferStart_IT+0x15e>
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	4a91      	ldr	r2, [pc, #580]	; (8003694 <HAL_DMAEx_MultiBufferStart_IT+0x324>)
 800344e:	4293      	cmp	r3, r2
 8003450:	d03a      	beq.n	80034c8 <HAL_DMAEx_MultiBufferStart_IT+0x158>
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	4a90      	ldr	r2, [pc, #576]	; (8003698 <HAL_DMAEx_MultiBufferStart_IT+0x328>)
 8003458:	4293      	cmp	r3, r2
 800345a:	d032      	beq.n	80034c2 <HAL_DMAEx_MultiBufferStart_IT+0x152>
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	4a8e      	ldr	r2, [pc, #568]	; (800369c <HAL_DMAEx_MultiBufferStart_IT+0x32c>)
 8003462:	4293      	cmp	r3, r2
 8003464:	d02a      	beq.n	80034bc <HAL_DMAEx_MultiBufferStart_IT+0x14c>
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	4a8d      	ldr	r2, [pc, #564]	; (80036a0 <HAL_DMAEx_MultiBufferStart_IT+0x330>)
 800346c:	4293      	cmp	r3, r2
 800346e:	d022      	beq.n	80034b6 <HAL_DMAEx_MultiBufferStart_IT+0x146>
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	4a8b      	ldr	r2, [pc, #556]	; (80036a4 <HAL_DMAEx_MultiBufferStart_IT+0x334>)
 8003476:	4293      	cmp	r3, r2
 8003478:	d01a      	beq.n	80034b0 <HAL_DMAEx_MultiBufferStart_IT+0x140>
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4a8a      	ldr	r2, [pc, #552]	; (80036a8 <HAL_DMAEx_MultiBufferStart_IT+0x338>)
 8003480:	4293      	cmp	r3, r2
 8003482:	d012      	beq.n	80034aa <HAL_DMAEx_MultiBufferStart_IT+0x13a>
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	4a88      	ldr	r2, [pc, #544]	; (80036ac <HAL_DMAEx_MultiBufferStart_IT+0x33c>)
 800348a:	4293      	cmp	r3, r2
 800348c:	d00a      	beq.n	80034a4 <HAL_DMAEx_MultiBufferStart_IT+0x134>
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	4a87      	ldr	r2, [pc, #540]	; (80036b0 <HAL_DMAEx_MultiBufferStart_IT+0x340>)
 8003494:	4293      	cmp	r3, r2
 8003496:	d102      	bne.n	800349e <HAL_DMAEx_MultiBufferStart_IT+0x12e>
 8003498:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800349c:	e01e      	b.n	80034dc <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 800349e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80034a2:	e01b      	b.n	80034dc <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 80034a4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80034a8:	e018      	b.n	80034dc <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 80034aa:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80034ae:	e015      	b.n	80034dc <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 80034b0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80034b4:	e012      	b.n	80034dc <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 80034b6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80034ba:	e00f      	b.n	80034dc <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 80034bc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80034c0:	e00c      	b.n	80034dc <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 80034c2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80034c6:	e009      	b.n	80034dc <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 80034c8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80034cc:	e006      	b.n	80034dc <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 80034ce:	2320      	movs	r3, #32
 80034d0:	e004      	b.n	80034dc <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 80034d2:	2320      	movs	r3, #32
 80034d4:	e002      	b.n	80034dc <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 80034d6:	2320      	movs	r3, #32
 80034d8:	e000      	b.n	80034dc <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 80034da:	2320      	movs	r3, #32
 80034dc:	4a75      	ldr	r2, [pc, #468]	; (80036b4 <HAL_DMAEx_MultiBufferStart_IT+0x344>)
 80034de:	60d3      	str	r3, [r2, #12]
 80034e0:	e150      	b.n	8003784 <HAL_DMAEx_MultiBufferStart_IT+0x414>
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	461a      	mov	r2, r3
 80034e8:	4b73      	ldr	r3, [pc, #460]	; (80036b8 <HAL_DMAEx_MultiBufferStart_IT+0x348>)
 80034ea:	429a      	cmp	r2, r3
 80034ec:	d960      	bls.n	80035b0 <HAL_DMAEx_MultiBufferStart_IT+0x240>
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	4a64      	ldr	r2, [pc, #400]	; (8003684 <HAL_DMAEx_MultiBufferStart_IT+0x314>)
 80034f4:	4293      	cmp	r3, r2
 80034f6:	d057      	beq.n	80035a8 <HAL_DMAEx_MultiBufferStart_IT+0x238>
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	4a62      	ldr	r2, [pc, #392]	; (8003688 <HAL_DMAEx_MultiBufferStart_IT+0x318>)
 80034fe:	4293      	cmp	r3, r2
 8003500:	d050      	beq.n	80035a4 <HAL_DMAEx_MultiBufferStart_IT+0x234>
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	4a61      	ldr	r2, [pc, #388]	; (800368c <HAL_DMAEx_MultiBufferStart_IT+0x31c>)
 8003508:	4293      	cmp	r3, r2
 800350a:	d049      	beq.n	80035a0 <HAL_DMAEx_MultiBufferStart_IT+0x230>
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	4a5f      	ldr	r2, [pc, #380]	; (8003690 <HAL_DMAEx_MultiBufferStart_IT+0x320>)
 8003512:	4293      	cmp	r3, r2
 8003514:	d042      	beq.n	800359c <HAL_DMAEx_MultiBufferStart_IT+0x22c>
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	4a5e      	ldr	r2, [pc, #376]	; (8003694 <HAL_DMAEx_MultiBufferStart_IT+0x324>)
 800351c:	4293      	cmp	r3, r2
 800351e:	d03a      	beq.n	8003596 <HAL_DMAEx_MultiBufferStart_IT+0x226>
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	4a5c      	ldr	r2, [pc, #368]	; (8003698 <HAL_DMAEx_MultiBufferStart_IT+0x328>)
 8003526:	4293      	cmp	r3, r2
 8003528:	d032      	beq.n	8003590 <HAL_DMAEx_MultiBufferStart_IT+0x220>
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	4a5b      	ldr	r2, [pc, #364]	; (800369c <HAL_DMAEx_MultiBufferStart_IT+0x32c>)
 8003530:	4293      	cmp	r3, r2
 8003532:	d02a      	beq.n	800358a <HAL_DMAEx_MultiBufferStart_IT+0x21a>
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	4a59      	ldr	r2, [pc, #356]	; (80036a0 <HAL_DMAEx_MultiBufferStart_IT+0x330>)
 800353a:	4293      	cmp	r3, r2
 800353c:	d022      	beq.n	8003584 <HAL_DMAEx_MultiBufferStart_IT+0x214>
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	4a58      	ldr	r2, [pc, #352]	; (80036a4 <HAL_DMAEx_MultiBufferStart_IT+0x334>)
 8003544:	4293      	cmp	r3, r2
 8003546:	d01a      	beq.n	800357e <HAL_DMAEx_MultiBufferStart_IT+0x20e>
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	4a56      	ldr	r2, [pc, #344]	; (80036a8 <HAL_DMAEx_MultiBufferStart_IT+0x338>)
 800354e:	4293      	cmp	r3, r2
 8003550:	d012      	beq.n	8003578 <HAL_DMAEx_MultiBufferStart_IT+0x208>
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	4a55      	ldr	r2, [pc, #340]	; (80036ac <HAL_DMAEx_MultiBufferStart_IT+0x33c>)
 8003558:	4293      	cmp	r3, r2
 800355a:	d00a      	beq.n	8003572 <HAL_DMAEx_MultiBufferStart_IT+0x202>
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	4a53      	ldr	r2, [pc, #332]	; (80036b0 <HAL_DMAEx_MultiBufferStart_IT+0x340>)
 8003562:	4293      	cmp	r3, r2
 8003564:	d102      	bne.n	800356c <HAL_DMAEx_MultiBufferStart_IT+0x1fc>
 8003566:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800356a:	e01e      	b.n	80035aa <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 800356c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003570:	e01b      	b.n	80035aa <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003572:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003576:	e018      	b.n	80035aa <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003578:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800357c:	e015      	b.n	80035aa <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 800357e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003582:	e012      	b.n	80035aa <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003584:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003588:	e00f      	b.n	80035aa <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 800358a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800358e:	e00c      	b.n	80035aa <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003590:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003594:	e009      	b.n	80035aa <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003596:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800359a:	e006      	b.n	80035aa <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 800359c:	2320      	movs	r3, #32
 800359e:	e004      	b.n	80035aa <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80035a0:	2320      	movs	r3, #32
 80035a2:	e002      	b.n	80035aa <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80035a4:	2320      	movs	r3, #32
 80035a6:	e000      	b.n	80035aa <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80035a8:	2320      	movs	r3, #32
 80035aa:	4a42      	ldr	r2, [pc, #264]	; (80036b4 <HAL_DMAEx_MultiBufferStart_IT+0x344>)
 80035ac:	6093      	str	r3, [r2, #8]
 80035ae:	e0e9      	b.n	8003784 <HAL_DMAEx_MultiBufferStart_IT+0x414>
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	461a      	mov	r2, r3
 80035b6:	4b41      	ldr	r3, [pc, #260]	; (80036bc <HAL_DMAEx_MultiBufferStart_IT+0x34c>)
 80035b8:	429a      	cmp	r2, r3
 80035ba:	f240 8083 	bls.w	80036c4 <HAL_DMAEx_MultiBufferStart_IT+0x354>
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	4a30      	ldr	r2, [pc, #192]	; (8003684 <HAL_DMAEx_MultiBufferStart_IT+0x314>)
 80035c4:	4293      	cmp	r3, r2
 80035c6:	d057      	beq.n	8003678 <HAL_DMAEx_MultiBufferStart_IT+0x308>
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	4a2e      	ldr	r2, [pc, #184]	; (8003688 <HAL_DMAEx_MultiBufferStart_IT+0x318>)
 80035ce:	4293      	cmp	r3, r2
 80035d0:	d050      	beq.n	8003674 <HAL_DMAEx_MultiBufferStart_IT+0x304>
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	4a2d      	ldr	r2, [pc, #180]	; (800368c <HAL_DMAEx_MultiBufferStart_IT+0x31c>)
 80035d8:	4293      	cmp	r3, r2
 80035da:	d049      	beq.n	8003670 <HAL_DMAEx_MultiBufferStart_IT+0x300>
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	4a2b      	ldr	r2, [pc, #172]	; (8003690 <HAL_DMAEx_MultiBufferStart_IT+0x320>)
 80035e2:	4293      	cmp	r3, r2
 80035e4:	d042      	beq.n	800366c <HAL_DMAEx_MultiBufferStart_IT+0x2fc>
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	4a2a      	ldr	r2, [pc, #168]	; (8003694 <HAL_DMAEx_MultiBufferStart_IT+0x324>)
 80035ec:	4293      	cmp	r3, r2
 80035ee:	d03a      	beq.n	8003666 <HAL_DMAEx_MultiBufferStart_IT+0x2f6>
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4a28      	ldr	r2, [pc, #160]	; (8003698 <HAL_DMAEx_MultiBufferStart_IT+0x328>)
 80035f6:	4293      	cmp	r3, r2
 80035f8:	d032      	beq.n	8003660 <HAL_DMAEx_MultiBufferStart_IT+0x2f0>
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	4a27      	ldr	r2, [pc, #156]	; (800369c <HAL_DMAEx_MultiBufferStart_IT+0x32c>)
 8003600:	4293      	cmp	r3, r2
 8003602:	d02a      	beq.n	800365a <HAL_DMAEx_MultiBufferStart_IT+0x2ea>
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	4a25      	ldr	r2, [pc, #148]	; (80036a0 <HAL_DMAEx_MultiBufferStart_IT+0x330>)
 800360a:	4293      	cmp	r3, r2
 800360c:	d022      	beq.n	8003654 <HAL_DMAEx_MultiBufferStart_IT+0x2e4>
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	4a24      	ldr	r2, [pc, #144]	; (80036a4 <HAL_DMAEx_MultiBufferStart_IT+0x334>)
 8003614:	4293      	cmp	r3, r2
 8003616:	d01a      	beq.n	800364e <HAL_DMAEx_MultiBufferStart_IT+0x2de>
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	4a22      	ldr	r2, [pc, #136]	; (80036a8 <HAL_DMAEx_MultiBufferStart_IT+0x338>)
 800361e:	4293      	cmp	r3, r2
 8003620:	d012      	beq.n	8003648 <HAL_DMAEx_MultiBufferStart_IT+0x2d8>
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	4a21      	ldr	r2, [pc, #132]	; (80036ac <HAL_DMAEx_MultiBufferStart_IT+0x33c>)
 8003628:	4293      	cmp	r3, r2
 800362a:	d00a      	beq.n	8003642 <HAL_DMAEx_MultiBufferStart_IT+0x2d2>
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	4a1f      	ldr	r2, [pc, #124]	; (80036b0 <HAL_DMAEx_MultiBufferStart_IT+0x340>)
 8003632:	4293      	cmp	r3, r2
 8003634:	d102      	bne.n	800363c <HAL_DMAEx_MultiBufferStart_IT+0x2cc>
 8003636:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800363a:	e01e      	b.n	800367a <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 800363c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003640:	e01b      	b.n	800367a <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 8003642:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003646:	e018      	b.n	800367a <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 8003648:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800364c:	e015      	b.n	800367a <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 800364e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003652:	e012      	b.n	800367a <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 8003654:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003658:	e00f      	b.n	800367a <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 800365a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800365e:	e00c      	b.n	800367a <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 8003660:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003664:	e009      	b.n	800367a <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 8003666:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800366a:	e006      	b.n	800367a <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 800366c:	2320      	movs	r3, #32
 800366e:	e004      	b.n	800367a <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 8003670:	2320      	movs	r3, #32
 8003672:	e002      	b.n	800367a <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 8003674:	2320      	movs	r3, #32
 8003676:	e000      	b.n	800367a <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 8003678:	2320      	movs	r3, #32
 800367a:	4a11      	ldr	r2, [pc, #68]	; (80036c0 <HAL_DMAEx_MultiBufferStart_IT+0x350>)
 800367c:	60d3      	str	r3, [r2, #12]
 800367e:	e081      	b.n	8003784 <HAL_DMAEx_MultiBufferStart_IT+0x414>
 8003680:	40026458 	.word	0x40026458
 8003684:	40026010 	.word	0x40026010
 8003688:	40026410 	.word	0x40026410
 800368c:	40026070 	.word	0x40026070
 8003690:	40026470 	.word	0x40026470
 8003694:	40026028 	.word	0x40026028
 8003698:	40026428 	.word	0x40026428
 800369c:	40026088 	.word	0x40026088
 80036a0:	40026488 	.word	0x40026488
 80036a4:	40026040 	.word	0x40026040
 80036a8:	40026440 	.word	0x40026440
 80036ac:	400260a0 	.word	0x400260a0
 80036b0:	400264a0 	.word	0x400264a0
 80036b4:	40026400 	.word	0x40026400
 80036b8:	400260b8 	.word	0x400260b8
 80036bc:	40026058 	.word	0x40026058
 80036c0:	40026000 	.word	0x40026000
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	4a96      	ldr	r2, [pc, #600]	; (8003924 <HAL_DMAEx_MultiBufferStart_IT+0x5b4>)
 80036ca:	4293      	cmp	r3, r2
 80036cc:	d057      	beq.n	800377e <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	4a95      	ldr	r2, [pc, #596]	; (8003928 <HAL_DMAEx_MultiBufferStart_IT+0x5b8>)
 80036d4:	4293      	cmp	r3, r2
 80036d6:	d050      	beq.n	800377a <HAL_DMAEx_MultiBufferStart_IT+0x40a>
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	4a93      	ldr	r2, [pc, #588]	; (800392c <HAL_DMAEx_MultiBufferStart_IT+0x5bc>)
 80036de:	4293      	cmp	r3, r2
 80036e0:	d049      	beq.n	8003776 <HAL_DMAEx_MultiBufferStart_IT+0x406>
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	4a92      	ldr	r2, [pc, #584]	; (8003930 <HAL_DMAEx_MultiBufferStart_IT+0x5c0>)
 80036e8:	4293      	cmp	r3, r2
 80036ea:	d042      	beq.n	8003772 <HAL_DMAEx_MultiBufferStart_IT+0x402>
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	4a90      	ldr	r2, [pc, #576]	; (8003934 <HAL_DMAEx_MultiBufferStart_IT+0x5c4>)
 80036f2:	4293      	cmp	r3, r2
 80036f4:	d03a      	beq.n	800376c <HAL_DMAEx_MultiBufferStart_IT+0x3fc>
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	4a8f      	ldr	r2, [pc, #572]	; (8003938 <HAL_DMAEx_MultiBufferStart_IT+0x5c8>)
 80036fc:	4293      	cmp	r3, r2
 80036fe:	d032      	beq.n	8003766 <HAL_DMAEx_MultiBufferStart_IT+0x3f6>
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	4a8d      	ldr	r2, [pc, #564]	; (800393c <HAL_DMAEx_MultiBufferStart_IT+0x5cc>)
 8003706:	4293      	cmp	r3, r2
 8003708:	d02a      	beq.n	8003760 <HAL_DMAEx_MultiBufferStart_IT+0x3f0>
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	4a8c      	ldr	r2, [pc, #560]	; (8003940 <HAL_DMAEx_MultiBufferStart_IT+0x5d0>)
 8003710:	4293      	cmp	r3, r2
 8003712:	d022      	beq.n	800375a <HAL_DMAEx_MultiBufferStart_IT+0x3ea>
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	4a8a      	ldr	r2, [pc, #552]	; (8003944 <HAL_DMAEx_MultiBufferStart_IT+0x5d4>)
 800371a:	4293      	cmp	r3, r2
 800371c:	d01a      	beq.n	8003754 <HAL_DMAEx_MultiBufferStart_IT+0x3e4>
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	4a89      	ldr	r2, [pc, #548]	; (8003948 <HAL_DMAEx_MultiBufferStart_IT+0x5d8>)
 8003724:	4293      	cmp	r3, r2
 8003726:	d012      	beq.n	800374e <HAL_DMAEx_MultiBufferStart_IT+0x3de>
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	4a87      	ldr	r2, [pc, #540]	; (800394c <HAL_DMAEx_MultiBufferStart_IT+0x5dc>)
 800372e:	4293      	cmp	r3, r2
 8003730:	d00a      	beq.n	8003748 <HAL_DMAEx_MultiBufferStart_IT+0x3d8>
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	4a86      	ldr	r2, [pc, #536]	; (8003950 <HAL_DMAEx_MultiBufferStart_IT+0x5e0>)
 8003738:	4293      	cmp	r3, r2
 800373a:	d102      	bne.n	8003742 <HAL_DMAEx_MultiBufferStart_IT+0x3d2>
 800373c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003740:	e01e      	b.n	8003780 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 8003742:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003746:	e01b      	b.n	8003780 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 8003748:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800374c:	e018      	b.n	8003780 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 800374e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003752:	e015      	b.n	8003780 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 8003754:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003758:	e012      	b.n	8003780 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 800375a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800375e:	e00f      	b.n	8003780 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 8003760:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003764:	e00c      	b.n	8003780 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 8003766:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800376a:	e009      	b.n	8003780 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 800376c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003770:	e006      	b.n	8003780 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 8003772:	2320      	movs	r3, #32
 8003774:	e004      	b.n	8003780 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 8003776:	2320      	movs	r3, #32
 8003778:	e002      	b.n	8003780 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 800377a:	2320      	movs	r3, #32
 800377c:	e000      	b.n	8003780 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 800377e:	2320      	movs	r3, #32
 8003780:	4a74      	ldr	r2, [pc, #464]	; (8003954 <HAL_DMAEx_MultiBufferStart_IT+0x5e4>)
 8003782:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	461a      	mov	r2, r3
 800378a:	4b73      	ldr	r3, [pc, #460]	; (8003958 <HAL_DMAEx_MultiBufferStart_IT+0x5e8>)
 800378c:	429a      	cmp	r2, r3
 800378e:	d960      	bls.n	8003852 <HAL_DMAEx_MultiBufferStart_IT+0x4e2>
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	4a63      	ldr	r2, [pc, #396]	; (8003924 <HAL_DMAEx_MultiBufferStart_IT+0x5b4>)
 8003796:	4293      	cmp	r3, r2
 8003798:	d057      	beq.n	800384a <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	4a62      	ldr	r2, [pc, #392]	; (8003928 <HAL_DMAEx_MultiBufferStart_IT+0x5b8>)
 80037a0:	4293      	cmp	r3, r2
 80037a2:	d050      	beq.n	8003846 <HAL_DMAEx_MultiBufferStart_IT+0x4d6>
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	4a60      	ldr	r2, [pc, #384]	; (800392c <HAL_DMAEx_MultiBufferStart_IT+0x5bc>)
 80037aa:	4293      	cmp	r3, r2
 80037ac:	d049      	beq.n	8003842 <HAL_DMAEx_MultiBufferStart_IT+0x4d2>
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	4a5f      	ldr	r2, [pc, #380]	; (8003930 <HAL_DMAEx_MultiBufferStart_IT+0x5c0>)
 80037b4:	4293      	cmp	r3, r2
 80037b6:	d042      	beq.n	800383e <HAL_DMAEx_MultiBufferStart_IT+0x4ce>
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	4a5d      	ldr	r2, [pc, #372]	; (8003934 <HAL_DMAEx_MultiBufferStart_IT+0x5c4>)
 80037be:	4293      	cmp	r3, r2
 80037c0:	d03a      	beq.n	8003838 <HAL_DMAEx_MultiBufferStart_IT+0x4c8>
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	4a5c      	ldr	r2, [pc, #368]	; (8003938 <HAL_DMAEx_MultiBufferStart_IT+0x5c8>)
 80037c8:	4293      	cmp	r3, r2
 80037ca:	d032      	beq.n	8003832 <HAL_DMAEx_MultiBufferStart_IT+0x4c2>
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	4a5a      	ldr	r2, [pc, #360]	; (800393c <HAL_DMAEx_MultiBufferStart_IT+0x5cc>)
 80037d2:	4293      	cmp	r3, r2
 80037d4:	d02a      	beq.n	800382c <HAL_DMAEx_MultiBufferStart_IT+0x4bc>
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	4a59      	ldr	r2, [pc, #356]	; (8003940 <HAL_DMAEx_MultiBufferStart_IT+0x5d0>)
 80037dc:	4293      	cmp	r3, r2
 80037de:	d022      	beq.n	8003826 <HAL_DMAEx_MultiBufferStart_IT+0x4b6>
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	4a57      	ldr	r2, [pc, #348]	; (8003944 <HAL_DMAEx_MultiBufferStart_IT+0x5d4>)
 80037e6:	4293      	cmp	r3, r2
 80037e8:	d01a      	beq.n	8003820 <HAL_DMAEx_MultiBufferStart_IT+0x4b0>
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	4a56      	ldr	r2, [pc, #344]	; (8003948 <HAL_DMAEx_MultiBufferStart_IT+0x5d8>)
 80037f0:	4293      	cmp	r3, r2
 80037f2:	d012      	beq.n	800381a <HAL_DMAEx_MultiBufferStart_IT+0x4aa>
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	4a54      	ldr	r2, [pc, #336]	; (800394c <HAL_DMAEx_MultiBufferStart_IT+0x5dc>)
 80037fa:	4293      	cmp	r3, r2
 80037fc:	d00a      	beq.n	8003814 <HAL_DMAEx_MultiBufferStart_IT+0x4a4>
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	4a53      	ldr	r2, [pc, #332]	; (8003950 <HAL_DMAEx_MultiBufferStart_IT+0x5e0>)
 8003804:	4293      	cmp	r3, r2
 8003806:	d102      	bne.n	800380e <HAL_DMAEx_MultiBufferStart_IT+0x49e>
 8003808:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800380c:	e01e      	b.n	800384c <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 800380e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003812:	e01b      	b.n	800384c <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 8003814:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003818:	e018      	b.n	800384c <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 800381a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800381e:	e015      	b.n	800384c <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 8003820:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003824:	e012      	b.n	800384c <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 8003826:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800382a:	e00f      	b.n	800384c <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 800382c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003830:	e00c      	b.n	800384c <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 8003832:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003836:	e009      	b.n	800384c <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 8003838:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800383c:	e006      	b.n	800384c <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 800383e:	2310      	movs	r3, #16
 8003840:	e004      	b.n	800384c <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 8003842:	2310      	movs	r3, #16
 8003844:	e002      	b.n	800384c <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 8003846:	2310      	movs	r3, #16
 8003848:	e000      	b.n	800384c <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 800384a:	2310      	movs	r3, #16
 800384c:	4a43      	ldr	r2, [pc, #268]	; (800395c <HAL_DMAEx_MultiBufferStart_IT+0x5ec>)
 800384e:	60d3      	str	r3, [r2, #12]
 8003850:	e14f      	b.n	8003af2 <HAL_DMAEx_MultiBufferStart_IT+0x782>
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	461a      	mov	r2, r3
 8003858:	4b41      	ldr	r3, [pc, #260]	; (8003960 <HAL_DMAEx_MultiBufferStart_IT+0x5f0>)
 800385a:	429a      	cmp	r2, r3
 800385c:	f240 8082 	bls.w	8003964 <HAL_DMAEx_MultiBufferStart_IT+0x5f4>
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	4a2f      	ldr	r2, [pc, #188]	; (8003924 <HAL_DMAEx_MultiBufferStart_IT+0x5b4>)
 8003866:	4293      	cmp	r3, r2
 8003868:	d057      	beq.n	800391a <HAL_DMAEx_MultiBufferStart_IT+0x5aa>
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	4a2e      	ldr	r2, [pc, #184]	; (8003928 <HAL_DMAEx_MultiBufferStart_IT+0x5b8>)
 8003870:	4293      	cmp	r3, r2
 8003872:	d050      	beq.n	8003916 <HAL_DMAEx_MultiBufferStart_IT+0x5a6>
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	4a2c      	ldr	r2, [pc, #176]	; (800392c <HAL_DMAEx_MultiBufferStart_IT+0x5bc>)
 800387a:	4293      	cmp	r3, r2
 800387c:	d049      	beq.n	8003912 <HAL_DMAEx_MultiBufferStart_IT+0x5a2>
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	4a2b      	ldr	r2, [pc, #172]	; (8003930 <HAL_DMAEx_MultiBufferStart_IT+0x5c0>)
 8003884:	4293      	cmp	r3, r2
 8003886:	d042      	beq.n	800390e <HAL_DMAEx_MultiBufferStart_IT+0x59e>
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	4a29      	ldr	r2, [pc, #164]	; (8003934 <HAL_DMAEx_MultiBufferStart_IT+0x5c4>)
 800388e:	4293      	cmp	r3, r2
 8003890:	d03a      	beq.n	8003908 <HAL_DMAEx_MultiBufferStart_IT+0x598>
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	4a28      	ldr	r2, [pc, #160]	; (8003938 <HAL_DMAEx_MultiBufferStart_IT+0x5c8>)
 8003898:	4293      	cmp	r3, r2
 800389a:	d032      	beq.n	8003902 <HAL_DMAEx_MultiBufferStart_IT+0x592>
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	4a26      	ldr	r2, [pc, #152]	; (800393c <HAL_DMAEx_MultiBufferStart_IT+0x5cc>)
 80038a2:	4293      	cmp	r3, r2
 80038a4:	d02a      	beq.n	80038fc <HAL_DMAEx_MultiBufferStart_IT+0x58c>
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	4a25      	ldr	r2, [pc, #148]	; (8003940 <HAL_DMAEx_MultiBufferStart_IT+0x5d0>)
 80038ac:	4293      	cmp	r3, r2
 80038ae:	d022      	beq.n	80038f6 <HAL_DMAEx_MultiBufferStart_IT+0x586>
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	4a23      	ldr	r2, [pc, #140]	; (8003944 <HAL_DMAEx_MultiBufferStart_IT+0x5d4>)
 80038b6:	4293      	cmp	r3, r2
 80038b8:	d01a      	beq.n	80038f0 <HAL_DMAEx_MultiBufferStart_IT+0x580>
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	4a22      	ldr	r2, [pc, #136]	; (8003948 <HAL_DMAEx_MultiBufferStart_IT+0x5d8>)
 80038c0:	4293      	cmp	r3, r2
 80038c2:	d012      	beq.n	80038ea <HAL_DMAEx_MultiBufferStart_IT+0x57a>
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	4a20      	ldr	r2, [pc, #128]	; (800394c <HAL_DMAEx_MultiBufferStart_IT+0x5dc>)
 80038ca:	4293      	cmp	r3, r2
 80038cc:	d00a      	beq.n	80038e4 <HAL_DMAEx_MultiBufferStart_IT+0x574>
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	4a1f      	ldr	r2, [pc, #124]	; (8003950 <HAL_DMAEx_MultiBufferStart_IT+0x5e0>)
 80038d4:	4293      	cmp	r3, r2
 80038d6:	d102      	bne.n	80038de <HAL_DMAEx_MultiBufferStart_IT+0x56e>
 80038d8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80038dc:	e01e      	b.n	800391c <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 80038de:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80038e2:	e01b      	b.n	800391c <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 80038e4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80038e8:	e018      	b.n	800391c <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 80038ea:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80038ee:	e015      	b.n	800391c <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 80038f0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80038f4:	e012      	b.n	800391c <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 80038f6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80038fa:	e00f      	b.n	800391c <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 80038fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003900:	e00c      	b.n	800391c <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 8003902:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003906:	e009      	b.n	800391c <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 8003908:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800390c:	e006      	b.n	800391c <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 800390e:	2310      	movs	r3, #16
 8003910:	e004      	b.n	800391c <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 8003912:	2310      	movs	r3, #16
 8003914:	e002      	b.n	800391c <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 8003916:	2310      	movs	r3, #16
 8003918:	e000      	b.n	800391c <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 800391a:	2310      	movs	r3, #16
 800391c:	4a0f      	ldr	r2, [pc, #60]	; (800395c <HAL_DMAEx_MultiBufferStart_IT+0x5ec>)
 800391e:	6093      	str	r3, [r2, #8]
 8003920:	e0e7      	b.n	8003af2 <HAL_DMAEx_MultiBufferStart_IT+0x782>
 8003922:	bf00      	nop
 8003924:	40026010 	.word	0x40026010
 8003928:	40026410 	.word	0x40026410
 800392c:	40026070 	.word	0x40026070
 8003930:	40026470 	.word	0x40026470
 8003934:	40026028 	.word	0x40026028
 8003938:	40026428 	.word	0x40026428
 800393c:	40026088 	.word	0x40026088
 8003940:	40026488 	.word	0x40026488
 8003944:	40026040 	.word	0x40026040
 8003948:	40026440 	.word	0x40026440
 800394c:	400260a0 	.word	0x400260a0
 8003950:	400264a0 	.word	0x400264a0
 8003954:	40026000 	.word	0x40026000
 8003958:	40026458 	.word	0x40026458
 800395c:	40026400 	.word	0x40026400
 8003960:	400260b8 	.word	0x400260b8
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	461a      	mov	r2, r3
 800396a:	4b96      	ldr	r3, [pc, #600]	; (8003bc4 <HAL_DMAEx_MultiBufferStart_IT+0x854>)
 800396c:	429a      	cmp	r2, r3
 800396e:	d960      	bls.n	8003a32 <HAL_DMAEx_MultiBufferStart_IT+0x6c2>
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	4a94      	ldr	r2, [pc, #592]	; (8003bc8 <HAL_DMAEx_MultiBufferStart_IT+0x858>)
 8003976:	4293      	cmp	r3, r2
 8003978:	d057      	beq.n	8003a2a <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	4a93      	ldr	r2, [pc, #588]	; (8003bcc <HAL_DMAEx_MultiBufferStart_IT+0x85c>)
 8003980:	4293      	cmp	r3, r2
 8003982:	d050      	beq.n	8003a26 <HAL_DMAEx_MultiBufferStart_IT+0x6b6>
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	4a91      	ldr	r2, [pc, #580]	; (8003bd0 <HAL_DMAEx_MultiBufferStart_IT+0x860>)
 800398a:	4293      	cmp	r3, r2
 800398c:	d049      	beq.n	8003a22 <HAL_DMAEx_MultiBufferStart_IT+0x6b2>
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	4a90      	ldr	r2, [pc, #576]	; (8003bd4 <HAL_DMAEx_MultiBufferStart_IT+0x864>)
 8003994:	4293      	cmp	r3, r2
 8003996:	d042      	beq.n	8003a1e <HAL_DMAEx_MultiBufferStart_IT+0x6ae>
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	4a8e      	ldr	r2, [pc, #568]	; (8003bd8 <HAL_DMAEx_MultiBufferStart_IT+0x868>)
 800399e:	4293      	cmp	r3, r2
 80039a0:	d03a      	beq.n	8003a18 <HAL_DMAEx_MultiBufferStart_IT+0x6a8>
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	4a8d      	ldr	r2, [pc, #564]	; (8003bdc <HAL_DMAEx_MultiBufferStart_IT+0x86c>)
 80039a8:	4293      	cmp	r3, r2
 80039aa:	d032      	beq.n	8003a12 <HAL_DMAEx_MultiBufferStart_IT+0x6a2>
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	4a8b      	ldr	r2, [pc, #556]	; (8003be0 <HAL_DMAEx_MultiBufferStart_IT+0x870>)
 80039b2:	4293      	cmp	r3, r2
 80039b4:	d02a      	beq.n	8003a0c <HAL_DMAEx_MultiBufferStart_IT+0x69c>
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	4a8a      	ldr	r2, [pc, #552]	; (8003be4 <HAL_DMAEx_MultiBufferStart_IT+0x874>)
 80039bc:	4293      	cmp	r3, r2
 80039be:	d022      	beq.n	8003a06 <HAL_DMAEx_MultiBufferStart_IT+0x696>
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	4a88      	ldr	r2, [pc, #544]	; (8003be8 <HAL_DMAEx_MultiBufferStart_IT+0x878>)
 80039c6:	4293      	cmp	r3, r2
 80039c8:	d01a      	beq.n	8003a00 <HAL_DMAEx_MultiBufferStart_IT+0x690>
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	4a87      	ldr	r2, [pc, #540]	; (8003bec <HAL_DMAEx_MultiBufferStart_IT+0x87c>)
 80039d0:	4293      	cmp	r3, r2
 80039d2:	d012      	beq.n	80039fa <HAL_DMAEx_MultiBufferStart_IT+0x68a>
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	4a85      	ldr	r2, [pc, #532]	; (8003bf0 <HAL_DMAEx_MultiBufferStart_IT+0x880>)
 80039da:	4293      	cmp	r3, r2
 80039dc:	d00a      	beq.n	80039f4 <HAL_DMAEx_MultiBufferStart_IT+0x684>
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	4a84      	ldr	r2, [pc, #528]	; (8003bf4 <HAL_DMAEx_MultiBufferStart_IT+0x884>)
 80039e4:	4293      	cmp	r3, r2
 80039e6:	d102      	bne.n	80039ee <HAL_DMAEx_MultiBufferStart_IT+0x67e>
 80039e8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80039ec:	e01e      	b.n	8003a2c <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 80039ee:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80039f2:	e01b      	b.n	8003a2c <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 80039f4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80039f8:	e018      	b.n	8003a2c <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 80039fa:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80039fe:	e015      	b.n	8003a2c <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003a00:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003a04:	e012      	b.n	8003a2c <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003a06:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003a0a:	e00f      	b.n	8003a2c <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003a0c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003a10:	e00c      	b.n	8003a2c <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003a12:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003a16:	e009      	b.n	8003a2c <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003a18:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003a1c:	e006      	b.n	8003a2c <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003a1e:	2310      	movs	r3, #16
 8003a20:	e004      	b.n	8003a2c <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003a22:	2310      	movs	r3, #16
 8003a24:	e002      	b.n	8003a2c <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003a26:	2310      	movs	r3, #16
 8003a28:	e000      	b.n	8003a2c <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003a2a:	2310      	movs	r3, #16
 8003a2c:	4a72      	ldr	r2, [pc, #456]	; (8003bf8 <HAL_DMAEx_MultiBufferStart_IT+0x888>)
 8003a2e:	60d3      	str	r3, [r2, #12]
 8003a30:	e05f      	b.n	8003af2 <HAL_DMAEx_MultiBufferStart_IT+0x782>
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	4a64      	ldr	r2, [pc, #400]	; (8003bc8 <HAL_DMAEx_MultiBufferStart_IT+0x858>)
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	d057      	beq.n	8003aec <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	4a62      	ldr	r2, [pc, #392]	; (8003bcc <HAL_DMAEx_MultiBufferStart_IT+0x85c>)
 8003a42:	4293      	cmp	r3, r2
 8003a44:	d050      	beq.n	8003ae8 <HAL_DMAEx_MultiBufferStart_IT+0x778>
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	4a61      	ldr	r2, [pc, #388]	; (8003bd0 <HAL_DMAEx_MultiBufferStart_IT+0x860>)
 8003a4c:	4293      	cmp	r3, r2
 8003a4e:	d049      	beq.n	8003ae4 <HAL_DMAEx_MultiBufferStart_IT+0x774>
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	4a5f      	ldr	r2, [pc, #380]	; (8003bd4 <HAL_DMAEx_MultiBufferStart_IT+0x864>)
 8003a56:	4293      	cmp	r3, r2
 8003a58:	d042      	beq.n	8003ae0 <HAL_DMAEx_MultiBufferStart_IT+0x770>
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	4a5e      	ldr	r2, [pc, #376]	; (8003bd8 <HAL_DMAEx_MultiBufferStart_IT+0x868>)
 8003a60:	4293      	cmp	r3, r2
 8003a62:	d03a      	beq.n	8003ada <HAL_DMAEx_MultiBufferStart_IT+0x76a>
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	4a5c      	ldr	r2, [pc, #368]	; (8003bdc <HAL_DMAEx_MultiBufferStart_IT+0x86c>)
 8003a6a:	4293      	cmp	r3, r2
 8003a6c:	d032      	beq.n	8003ad4 <HAL_DMAEx_MultiBufferStart_IT+0x764>
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	4a5b      	ldr	r2, [pc, #364]	; (8003be0 <HAL_DMAEx_MultiBufferStart_IT+0x870>)
 8003a74:	4293      	cmp	r3, r2
 8003a76:	d02a      	beq.n	8003ace <HAL_DMAEx_MultiBufferStart_IT+0x75e>
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	4a59      	ldr	r2, [pc, #356]	; (8003be4 <HAL_DMAEx_MultiBufferStart_IT+0x874>)
 8003a7e:	4293      	cmp	r3, r2
 8003a80:	d022      	beq.n	8003ac8 <HAL_DMAEx_MultiBufferStart_IT+0x758>
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	4a58      	ldr	r2, [pc, #352]	; (8003be8 <HAL_DMAEx_MultiBufferStart_IT+0x878>)
 8003a88:	4293      	cmp	r3, r2
 8003a8a:	d01a      	beq.n	8003ac2 <HAL_DMAEx_MultiBufferStart_IT+0x752>
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	4a56      	ldr	r2, [pc, #344]	; (8003bec <HAL_DMAEx_MultiBufferStart_IT+0x87c>)
 8003a92:	4293      	cmp	r3, r2
 8003a94:	d012      	beq.n	8003abc <HAL_DMAEx_MultiBufferStart_IT+0x74c>
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	4a55      	ldr	r2, [pc, #340]	; (8003bf0 <HAL_DMAEx_MultiBufferStart_IT+0x880>)
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d00a      	beq.n	8003ab6 <HAL_DMAEx_MultiBufferStart_IT+0x746>
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	4a53      	ldr	r2, [pc, #332]	; (8003bf4 <HAL_DMAEx_MultiBufferStart_IT+0x884>)
 8003aa6:	4293      	cmp	r3, r2
 8003aa8:	d102      	bne.n	8003ab0 <HAL_DMAEx_MultiBufferStart_IT+0x740>
 8003aaa:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003aae:	e01e      	b.n	8003aee <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003ab0:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003ab4:	e01b      	b.n	8003aee <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003ab6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003aba:	e018      	b.n	8003aee <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003abc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003ac0:	e015      	b.n	8003aee <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003ac2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003ac6:	e012      	b.n	8003aee <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003ac8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003acc:	e00f      	b.n	8003aee <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003ace:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003ad2:	e00c      	b.n	8003aee <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003ad4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003ad8:	e009      	b.n	8003aee <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003ada:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003ade:	e006      	b.n	8003aee <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003ae0:	2310      	movs	r3, #16
 8003ae2:	e004      	b.n	8003aee <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003ae4:	2310      	movs	r3, #16
 8003ae6:	e002      	b.n	8003aee <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003ae8:	2310      	movs	r3, #16
 8003aea:	e000      	b.n	8003aee <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003aec:	2310      	movs	r3, #16
 8003aee:	4a42      	ldr	r2, [pc, #264]	; (8003bf8 <HAL_DMAEx_MultiBufferStart_IT+0x888>)
 8003af0:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	461a      	mov	r2, r3
 8003af8:	4b40      	ldr	r3, [pc, #256]	; (8003bfc <HAL_DMAEx_MultiBufferStart_IT+0x88c>)
 8003afa:	429a      	cmp	r2, r3
 8003afc:	f240 8082 	bls.w	8003c04 <HAL_DMAEx_MultiBufferStart_IT+0x894>
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	4a30      	ldr	r2, [pc, #192]	; (8003bc8 <HAL_DMAEx_MultiBufferStart_IT+0x858>)
 8003b06:	4293      	cmp	r3, r2
 8003b08:	d057      	beq.n	8003bba <HAL_DMAEx_MultiBufferStart_IT+0x84a>
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	4a2f      	ldr	r2, [pc, #188]	; (8003bcc <HAL_DMAEx_MultiBufferStart_IT+0x85c>)
 8003b10:	4293      	cmp	r3, r2
 8003b12:	d050      	beq.n	8003bb6 <HAL_DMAEx_MultiBufferStart_IT+0x846>
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	4a2d      	ldr	r2, [pc, #180]	; (8003bd0 <HAL_DMAEx_MultiBufferStart_IT+0x860>)
 8003b1a:	4293      	cmp	r3, r2
 8003b1c:	d049      	beq.n	8003bb2 <HAL_DMAEx_MultiBufferStart_IT+0x842>
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	4a2c      	ldr	r2, [pc, #176]	; (8003bd4 <HAL_DMAEx_MultiBufferStart_IT+0x864>)
 8003b24:	4293      	cmp	r3, r2
 8003b26:	d042      	beq.n	8003bae <HAL_DMAEx_MultiBufferStart_IT+0x83e>
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	4a2a      	ldr	r2, [pc, #168]	; (8003bd8 <HAL_DMAEx_MultiBufferStart_IT+0x868>)
 8003b2e:	4293      	cmp	r3, r2
 8003b30:	d03a      	beq.n	8003ba8 <HAL_DMAEx_MultiBufferStart_IT+0x838>
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	4a29      	ldr	r2, [pc, #164]	; (8003bdc <HAL_DMAEx_MultiBufferStart_IT+0x86c>)
 8003b38:	4293      	cmp	r3, r2
 8003b3a:	d032      	beq.n	8003ba2 <HAL_DMAEx_MultiBufferStart_IT+0x832>
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	4a27      	ldr	r2, [pc, #156]	; (8003be0 <HAL_DMAEx_MultiBufferStart_IT+0x870>)
 8003b42:	4293      	cmp	r3, r2
 8003b44:	d02a      	beq.n	8003b9c <HAL_DMAEx_MultiBufferStart_IT+0x82c>
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	4a26      	ldr	r2, [pc, #152]	; (8003be4 <HAL_DMAEx_MultiBufferStart_IT+0x874>)
 8003b4c:	4293      	cmp	r3, r2
 8003b4e:	d022      	beq.n	8003b96 <HAL_DMAEx_MultiBufferStart_IT+0x826>
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	4a24      	ldr	r2, [pc, #144]	; (8003be8 <HAL_DMAEx_MultiBufferStart_IT+0x878>)
 8003b56:	4293      	cmp	r3, r2
 8003b58:	d01a      	beq.n	8003b90 <HAL_DMAEx_MultiBufferStart_IT+0x820>
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	4a23      	ldr	r2, [pc, #140]	; (8003bec <HAL_DMAEx_MultiBufferStart_IT+0x87c>)
 8003b60:	4293      	cmp	r3, r2
 8003b62:	d012      	beq.n	8003b8a <HAL_DMAEx_MultiBufferStart_IT+0x81a>
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	4a21      	ldr	r2, [pc, #132]	; (8003bf0 <HAL_DMAEx_MultiBufferStart_IT+0x880>)
 8003b6a:	4293      	cmp	r3, r2
 8003b6c:	d00a      	beq.n	8003b84 <HAL_DMAEx_MultiBufferStart_IT+0x814>
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	4a20      	ldr	r2, [pc, #128]	; (8003bf4 <HAL_DMAEx_MultiBufferStart_IT+0x884>)
 8003b74:	4293      	cmp	r3, r2
 8003b76:	d102      	bne.n	8003b7e <HAL_DMAEx_MultiBufferStart_IT+0x80e>
 8003b78:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003b7c:	e01e      	b.n	8003bbc <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003b7e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003b82:	e01b      	b.n	8003bbc <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003b84:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003b88:	e018      	b.n	8003bbc <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003b8a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003b8e:	e015      	b.n	8003bbc <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003b90:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003b94:	e012      	b.n	8003bbc <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003b96:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003b9a:	e00f      	b.n	8003bbc <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003b9c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003ba0:	e00c      	b.n	8003bbc <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003ba2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003ba6:	e009      	b.n	8003bbc <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003ba8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003bac:	e006      	b.n	8003bbc <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003bae:	2308      	movs	r3, #8
 8003bb0:	e004      	b.n	8003bbc <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003bb2:	2308      	movs	r3, #8
 8003bb4:	e002      	b.n	8003bbc <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003bb6:	2308      	movs	r3, #8
 8003bb8:	e000      	b.n	8003bbc <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003bba:	2308      	movs	r3, #8
 8003bbc:	4a10      	ldr	r2, [pc, #64]	; (8003c00 <HAL_DMAEx_MultiBufferStart_IT+0x890>)
 8003bbe:	60d3      	str	r3, [r2, #12]
 8003bc0:	e16f      	b.n	8003ea2 <HAL_DMAEx_MultiBufferStart_IT+0xb32>
 8003bc2:	bf00      	nop
 8003bc4:	40026058 	.word	0x40026058
 8003bc8:	40026010 	.word	0x40026010
 8003bcc:	40026410 	.word	0x40026410
 8003bd0:	40026070 	.word	0x40026070
 8003bd4:	40026470 	.word	0x40026470
 8003bd8:	40026028 	.word	0x40026028
 8003bdc:	40026428 	.word	0x40026428
 8003be0:	40026088 	.word	0x40026088
 8003be4:	40026488 	.word	0x40026488
 8003be8:	40026040 	.word	0x40026040
 8003bec:	40026440 	.word	0x40026440
 8003bf0:	400260a0 	.word	0x400260a0
 8003bf4:	400264a0 	.word	0x400264a0
 8003bf8:	40026000 	.word	0x40026000
 8003bfc:	40026458 	.word	0x40026458
 8003c00:	40026400 	.word	0x40026400
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	461a      	mov	r2, r3
 8003c0a:	4b94      	ldr	r3, [pc, #592]	; (8003e5c <HAL_DMAEx_MultiBufferStart_IT+0xaec>)
 8003c0c:	429a      	cmp	r2, r3
 8003c0e:	d960      	bls.n	8003cd2 <HAL_DMAEx_MultiBufferStart_IT+0x962>
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	4a92      	ldr	r2, [pc, #584]	; (8003e60 <HAL_DMAEx_MultiBufferStart_IT+0xaf0>)
 8003c16:	4293      	cmp	r3, r2
 8003c18:	d057      	beq.n	8003cca <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	4a91      	ldr	r2, [pc, #580]	; (8003e64 <HAL_DMAEx_MultiBufferStart_IT+0xaf4>)
 8003c20:	4293      	cmp	r3, r2
 8003c22:	d050      	beq.n	8003cc6 <HAL_DMAEx_MultiBufferStart_IT+0x956>
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	4a8f      	ldr	r2, [pc, #572]	; (8003e68 <HAL_DMAEx_MultiBufferStart_IT+0xaf8>)
 8003c2a:	4293      	cmp	r3, r2
 8003c2c:	d049      	beq.n	8003cc2 <HAL_DMAEx_MultiBufferStart_IT+0x952>
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	4a8e      	ldr	r2, [pc, #568]	; (8003e6c <HAL_DMAEx_MultiBufferStart_IT+0xafc>)
 8003c34:	4293      	cmp	r3, r2
 8003c36:	d042      	beq.n	8003cbe <HAL_DMAEx_MultiBufferStart_IT+0x94e>
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	4a8c      	ldr	r2, [pc, #560]	; (8003e70 <HAL_DMAEx_MultiBufferStart_IT+0xb00>)
 8003c3e:	4293      	cmp	r3, r2
 8003c40:	d03a      	beq.n	8003cb8 <HAL_DMAEx_MultiBufferStart_IT+0x948>
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	4a8b      	ldr	r2, [pc, #556]	; (8003e74 <HAL_DMAEx_MultiBufferStart_IT+0xb04>)
 8003c48:	4293      	cmp	r3, r2
 8003c4a:	d032      	beq.n	8003cb2 <HAL_DMAEx_MultiBufferStart_IT+0x942>
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	4a89      	ldr	r2, [pc, #548]	; (8003e78 <HAL_DMAEx_MultiBufferStart_IT+0xb08>)
 8003c52:	4293      	cmp	r3, r2
 8003c54:	d02a      	beq.n	8003cac <HAL_DMAEx_MultiBufferStart_IT+0x93c>
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	4a88      	ldr	r2, [pc, #544]	; (8003e7c <HAL_DMAEx_MultiBufferStart_IT+0xb0c>)
 8003c5c:	4293      	cmp	r3, r2
 8003c5e:	d022      	beq.n	8003ca6 <HAL_DMAEx_MultiBufferStart_IT+0x936>
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	4a86      	ldr	r2, [pc, #536]	; (8003e80 <HAL_DMAEx_MultiBufferStart_IT+0xb10>)
 8003c66:	4293      	cmp	r3, r2
 8003c68:	d01a      	beq.n	8003ca0 <HAL_DMAEx_MultiBufferStart_IT+0x930>
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	4a85      	ldr	r2, [pc, #532]	; (8003e84 <HAL_DMAEx_MultiBufferStart_IT+0xb14>)
 8003c70:	4293      	cmp	r3, r2
 8003c72:	d012      	beq.n	8003c9a <HAL_DMAEx_MultiBufferStart_IT+0x92a>
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	4a83      	ldr	r2, [pc, #524]	; (8003e88 <HAL_DMAEx_MultiBufferStart_IT+0xb18>)
 8003c7a:	4293      	cmp	r3, r2
 8003c7c:	d00a      	beq.n	8003c94 <HAL_DMAEx_MultiBufferStart_IT+0x924>
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	4a82      	ldr	r2, [pc, #520]	; (8003e8c <HAL_DMAEx_MultiBufferStart_IT+0xb1c>)
 8003c84:	4293      	cmp	r3, r2
 8003c86:	d102      	bne.n	8003c8e <HAL_DMAEx_MultiBufferStart_IT+0x91e>
 8003c88:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003c8c:	e01e      	b.n	8003ccc <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003c8e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003c92:	e01b      	b.n	8003ccc <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003c94:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003c98:	e018      	b.n	8003ccc <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003c9a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003c9e:	e015      	b.n	8003ccc <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003ca0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003ca4:	e012      	b.n	8003ccc <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003ca6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003caa:	e00f      	b.n	8003ccc <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003cac:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003cb0:	e00c      	b.n	8003ccc <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003cb2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003cb6:	e009      	b.n	8003ccc <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003cb8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003cbc:	e006      	b.n	8003ccc <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003cbe:	2308      	movs	r3, #8
 8003cc0:	e004      	b.n	8003ccc <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003cc2:	2308      	movs	r3, #8
 8003cc4:	e002      	b.n	8003ccc <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003cc6:	2308      	movs	r3, #8
 8003cc8:	e000      	b.n	8003ccc <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003cca:	2308      	movs	r3, #8
 8003ccc:	4a70      	ldr	r2, [pc, #448]	; (8003e90 <HAL_DMAEx_MultiBufferStart_IT+0xb20>)
 8003cce:	6093      	str	r3, [r2, #8]
 8003cd0:	e0e7      	b.n	8003ea2 <HAL_DMAEx_MultiBufferStart_IT+0xb32>
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	461a      	mov	r2, r3
 8003cd8:	4b6e      	ldr	r3, [pc, #440]	; (8003e94 <HAL_DMAEx_MultiBufferStart_IT+0xb24>)
 8003cda:	429a      	cmp	r2, r3
 8003cdc:	d960      	bls.n	8003da0 <HAL_DMAEx_MultiBufferStart_IT+0xa30>
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	4a5f      	ldr	r2, [pc, #380]	; (8003e60 <HAL_DMAEx_MultiBufferStart_IT+0xaf0>)
 8003ce4:	4293      	cmp	r3, r2
 8003ce6:	d057      	beq.n	8003d98 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	4a5d      	ldr	r2, [pc, #372]	; (8003e64 <HAL_DMAEx_MultiBufferStart_IT+0xaf4>)
 8003cee:	4293      	cmp	r3, r2
 8003cf0:	d050      	beq.n	8003d94 <HAL_DMAEx_MultiBufferStart_IT+0xa24>
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	4a5c      	ldr	r2, [pc, #368]	; (8003e68 <HAL_DMAEx_MultiBufferStart_IT+0xaf8>)
 8003cf8:	4293      	cmp	r3, r2
 8003cfa:	d049      	beq.n	8003d90 <HAL_DMAEx_MultiBufferStart_IT+0xa20>
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	4a5a      	ldr	r2, [pc, #360]	; (8003e6c <HAL_DMAEx_MultiBufferStart_IT+0xafc>)
 8003d02:	4293      	cmp	r3, r2
 8003d04:	d042      	beq.n	8003d8c <HAL_DMAEx_MultiBufferStart_IT+0xa1c>
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	4a59      	ldr	r2, [pc, #356]	; (8003e70 <HAL_DMAEx_MultiBufferStart_IT+0xb00>)
 8003d0c:	4293      	cmp	r3, r2
 8003d0e:	d03a      	beq.n	8003d86 <HAL_DMAEx_MultiBufferStart_IT+0xa16>
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	4a57      	ldr	r2, [pc, #348]	; (8003e74 <HAL_DMAEx_MultiBufferStart_IT+0xb04>)
 8003d16:	4293      	cmp	r3, r2
 8003d18:	d032      	beq.n	8003d80 <HAL_DMAEx_MultiBufferStart_IT+0xa10>
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	4a56      	ldr	r2, [pc, #344]	; (8003e78 <HAL_DMAEx_MultiBufferStart_IT+0xb08>)
 8003d20:	4293      	cmp	r3, r2
 8003d22:	d02a      	beq.n	8003d7a <HAL_DMAEx_MultiBufferStart_IT+0xa0a>
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	4a54      	ldr	r2, [pc, #336]	; (8003e7c <HAL_DMAEx_MultiBufferStart_IT+0xb0c>)
 8003d2a:	4293      	cmp	r3, r2
 8003d2c:	d022      	beq.n	8003d74 <HAL_DMAEx_MultiBufferStart_IT+0xa04>
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	4a53      	ldr	r2, [pc, #332]	; (8003e80 <HAL_DMAEx_MultiBufferStart_IT+0xb10>)
 8003d34:	4293      	cmp	r3, r2
 8003d36:	d01a      	beq.n	8003d6e <HAL_DMAEx_MultiBufferStart_IT+0x9fe>
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	4a51      	ldr	r2, [pc, #324]	; (8003e84 <HAL_DMAEx_MultiBufferStart_IT+0xb14>)
 8003d3e:	4293      	cmp	r3, r2
 8003d40:	d012      	beq.n	8003d68 <HAL_DMAEx_MultiBufferStart_IT+0x9f8>
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	4a50      	ldr	r2, [pc, #320]	; (8003e88 <HAL_DMAEx_MultiBufferStart_IT+0xb18>)
 8003d48:	4293      	cmp	r3, r2
 8003d4a:	d00a      	beq.n	8003d62 <HAL_DMAEx_MultiBufferStart_IT+0x9f2>
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	4a4e      	ldr	r2, [pc, #312]	; (8003e8c <HAL_DMAEx_MultiBufferStart_IT+0xb1c>)
 8003d52:	4293      	cmp	r3, r2
 8003d54:	d102      	bne.n	8003d5c <HAL_DMAEx_MultiBufferStart_IT+0x9ec>
 8003d56:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003d5a:	e01e      	b.n	8003d9a <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003d5c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003d60:	e01b      	b.n	8003d9a <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003d62:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003d66:	e018      	b.n	8003d9a <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003d68:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003d6c:	e015      	b.n	8003d9a <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003d6e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003d72:	e012      	b.n	8003d9a <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003d74:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003d78:	e00f      	b.n	8003d9a <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003d7a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003d7e:	e00c      	b.n	8003d9a <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003d80:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003d84:	e009      	b.n	8003d9a <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003d86:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003d8a:	e006      	b.n	8003d9a <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003d8c:	2308      	movs	r3, #8
 8003d8e:	e004      	b.n	8003d9a <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003d90:	2308      	movs	r3, #8
 8003d92:	e002      	b.n	8003d9a <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003d94:	2308      	movs	r3, #8
 8003d96:	e000      	b.n	8003d9a <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003d98:	2308      	movs	r3, #8
 8003d9a:	4a3f      	ldr	r2, [pc, #252]	; (8003e98 <HAL_DMAEx_MultiBufferStart_IT+0xb28>)
 8003d9c:	60d3      	str	r3, [r2, #12]
 8003d9e:	e080      	b.n	8003ea2 <HAL_DMAEx_MultiBufferStart_IT+0xb32>
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	4a2e      	ldr	r2, [pc, #184]	; (8003e60 <HAL_DMAEx_MultiBufferStart_IT+0xaf0>)
 8003da6:	4293      	cmp	r3, r2
 8003da8:	d078      	beq.n	8003e9c <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	4a2d      	ldr	r2, [pc, #180]	; (8003e64 <HAL_DMAEx_MultiBufferStart_IT+0xaf4>)
 8003db0:	4293      	cmp	r3, r2
 8003db2:	d050      	beq.n	8003e56 <HAL_DMAEx_MultiBufferStart_IT+0xae6>
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	4a2b      	ldr	r2, [pc, #172]	; (8003e68 <HAL_DMAEx_MultiBufferStart_IT+0xaf8>)
 8003dba:	4293      	cmp	r3, r2
 8003dbc:	d049      	beq.n	8003e52 <HAL_DMAEx_MultiBufferStart_IT+0xae2>
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	4a2a      	ldr	r2, [pc, #168]	; (8003e6c <HAL_DMAEx_MultiBufferStart_IT+0xafc>)
 8003dc4:	4293      	cmp	r3, r2
 8003dc6:	d042      	beq.n	8003e4e <HAL_DMAEx_MultiBufferStart_IT+0xade>
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	4a28      	ldr	r2, [pc, #160]	; (8003e70 <HAL_DMAEx_MultiBufferStart_IT+0xb00>)
 8003dce:	4293      	cmp	r3, r2
 8003dd0:	d03a      	beq.n	8003e48 <HAL_DMAEx_MultiBufferStart_IT+0xad8>
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	4a27      	ldr	r2, [pc, #156]	; (8003e74 <HAL_DMAEx_MultiBufferStart_IT+0xb04>)
 8003dd8:	4293      	cmp	r3, r2
 8003dda:	d032      	beq.n	8003e42 <HAL_DMAEx_MultiBufferStart_IT+0xad2>
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	4a25      	ldr	r2, [pc, #148]	; (8003e78 <HAL_DMAEx_MultiBufferStart_IT+0xb08>)
 8003de2:	4293      	cmp	r3, r2
 8003de4:	d02a      	beq.n	8003e3c <HAL_DMAEx_MultiBufferStart_IT+0xacc>
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	4a24      	ldr	r2, [pc, #144]	; (8003e7c <HAL_DMAEx_MultiBufferStart_IT+0xb0c>)
 8003dec:	4293      	cmp	r3, r2
 8003dee:	d022      	beq.n	8003e36 <HAL_DMAEx_MultiBufferStart_IT+0xac6>
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	4a22      	ldr	r2, [pc, #136]	; (8003e80 <HAL_DMAEx_MultiBufferStart_IT+0xb10>)
 8003df6:	4293      	cmp	r3, r2
 8003df8:	d01a      	beq.n	8003e30 <HAL_DMAEx_MultiBufferStart_IT+0xac0>
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	4a21      	ldr	r2, [pc, #132]	; (8003e84 <HAL_DMAEx_MultiBufferStart_IT+0xb14>)
 8003e00:	4293      	cmp	r3, r2
 8003e02:	d012      	beq.n	8003e2a <HAL_DMAEx_MultiBufferStart_IT+0xaba>
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	4a1f      	ldr	r2, [pc, #124]	; (8003e88 <HAL_DMAEx_MultiBufferStart_IT+0xb18>)
 8003e0a:	4293      	cmp	r3, r2
 8003e0c:	d00a      	beq.n	8003e24 <HAL_DMAEx_MultiBufferStart_IT+0xab4>
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	4a1e      	ldr	r2, [pc, #120]	; (8003e8c <HAL_DMAEx_MultiBufferStart_IT+0xb1c>)
 8003e14:	4293      	cmp	r3, r2
 8003e16:	d102      	bne.n	8003e1e <HAL_DMAEx_MultiBufferStart_IT+0xaae>
 8003e18:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003e1c:	e03f      	b.n	8003e9e <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003e1e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003e22:	e03c      	b.n	8003e9e <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003e24:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003e28:	e039      	b.n	8003e9e <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003e2a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003e2e:	e036      	b.n	8003e9e <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003e30:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003e34:	e033      	b.n	8003e9e <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003e36:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003e3a:	e030      	b.n	8003e9e <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003e3c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003e40:	e02d      	b.n	8003e9e <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003e42:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003e46:	e02a      	b.n	8003e9e <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003e48:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003e4c:	e027      	b.n	8003e9e <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003e4e:	2308      	movs	r3, #8
 8003e50:	e025      	b.n	8003e9e <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003e52:	2308      	movs	r3, #8
 8003e54:	e023      	b.n	8003e9e <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003e56:	2308      	movs	r3, #8
 8003e58:	e021      	b.n	8003e9e <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003e5a:	bf00      	nop
 8003e5c:	400260b8 	.word	0x400260b8
 8003e60:	40026010 	.word	0x40026010
 8003e64:	40026410 	.word	0x40026410
 8003e68:	40026070 	.word	0x40026070
 8003e6c:	40026470 	.word	0x40026470
 8003e70:	40026028 	.word	0x40026028
 8003e74:	40026428 	.word	0x40026428
 8003e78:	40026088 	.word	0x40026088
 8003e7c:	40026488 	.word	0x40026488
 8003e80:	40026040 	.word	0x40026040
 8003e84:	40026440 	.word	0x40026440
 8003e88:	400260a0 	.word	0x400260a0
 8003e8c:	400264a0 	.word	0x400264a0
 8003e90:	40026400 	.word	0x40026400
 8003e94:	40026058 	.word	0x40026058
 8003e98:	40026000 	.word	0x40026000
 8003e9c:	2308      	movs	r3, #8
 8003e9e:	4a9a      	ldr	r2, [pc, #616]	; (8004108 <HAL_DMAEx_MultiBufferStart_IT+0xd98>)
 8003ea0:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	461a      	mov	r2, r3
 8003ea8:	4b98      	ldr	r3, [pc, #608]	; (800410c <HAL_DMAEx_MultiBufferStart_IT+0xd9c>)
 8003eaa:	429a      	cmp	r2, r3
 8003eac:	d960      	bls.n	8003f70 <HAL_DMAEx_MultiBufferStart_IT+0xc00>
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	4a97      	ldr	r2, [pc, #604]	; (8004110 <HAL_DMAEx_MultiBufferStart_IT+0xda0>)
 8003eb4:	4293      	cmp	r3, r2
 8003eb6:	d057      	beq.n	8003f68 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	4a95      	ldr	r2, [pc, #596]	; (8004114 <HAL_DMAEx_MultiBufferStart_IT+0xda4>)
 8003ebe:	4293      	cmp	r3, r2
 8003ec0:	d050      	beq.n	8003f64 <HAL_DMAEx_MultiBufferStart_IT+0xbf4>
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	4a94      	ldr	r2, [pc, #592]	; (8004118 <HAL_DMAEx_MultiBufferStart_IT+0xda8>)
 8003ec8:	4293      	cmp	r3, r2
 8003eca:	d049      	beq.n	8003f60 <HAL_DMAEx_MultiBufferStart_IT+0xbf0>
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	4a92      	ldr	r2, [pc, #584]	; (800411c <HAL_DMAEx_MultiBufferStart_IT+0xdac>)
 8003ed2:	4293      	cmp	r3, r2
 8003ed4:	d042      	beq.n	8003f5c <HAL_DMAEx_MultiBufferStart_IT+0xbec>
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	4a91      	ldr	r2, [pc, #580]	; (8004120 <HAL_DMAEx_MultiBufferStart_IT+0xdb0>)
 8003edc:	4293      	cmp	r3, r2
 8003ede:	d03a      	beq.n	8003f56 <HAL_DMAEx_MultiBufferStart_IT+0xbe6>
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	4a8f      	ldr	r2, [pc, #572]	; (8004124 <HAL_DMAEx_MultiBufferStart_IT+0xdb4>)
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	d032      	beq.n	8003f50 <HAL_DMAEx_MultiBufferStart_IT+0xbe0>
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	4a8e      	ldr	r2, [pc, #568]	; (8004128 <HAL_DMAEx_MultiBufferStart_IT+0xdb8>)
 8003ef0:	4293      	cmp	r3, r2
 8003ef2:	d02a      	beq.n	8003f4a <HAL_DMAEx_MultiBufferStart_IT+0xbda>
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	4a8c      	ldr	r2, [pc, #560]	; (800412c <HAL_DMAEx_MultiBufferStart_IT+0xdbc>)
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d022      	beq.n	8003f44 <HAL_DMAEx_MultiBufferStart_IT+0xbd4>
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	4a8b      	ldr	r2, [pc, #556]	; (8004130 <HAL_DMAEx_MultiBufferStart_IT+0xdc0>)
 8003f04:	4293      	cmp	r3, r2
 8003f06:	d01a      	beq.n	8003f3e <HAL_DMAEx_MultiBufferStart_IT+0xbce>
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	4a89      	ldr	r2, [pc, #548]	; (8004134 <HAL_DMAEx_MultiBufferStart_IT+0xdc4>)
 8003f0e:	4293      	cmp	r3, r2
 8003f10:	d012      	beq.n	8003f38 <HAL_DMAEx_MultiBufferStart_IT+0xbc8>
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	4a88      	ldr	r2, [pc, #544]	; (8004138 <HAL_DMAEx_MultiBufferStart_IT+0xdc8>)
 8003f18:	4293      	cmp	r3, r2
 8003f1a:	d00a      	beq.n	8003f32 <HAL_DMAEx_MultiBufferStart_IT+0xbc2>
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	4a86      	ldr	r2, [pc, #536]	; (800413c <HAL_DMAEx_MultiBufferStart_IT+0xdcc>)
 8003f22:	4293      	cmp	r3, r2
 8003f24:	d102      	bne.n	8003f2c <HAL_DMAEx_MultiBufferStart_IT+0xbbc>
 8003f26:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003f2a:	e01e      	b.n	8003f6a <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003f2c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003f30:	e01b      	b.n	8003f6a <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003f32:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003f36:	e018      	b.n	8003f6a <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003f38:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003f3c:	e015      	b.n	8003f6a <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003f3e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003f42:	e012      	b.n	8003f6a <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003f44:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003f48:	e00f      	b.n	8003f6a <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003f4a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003f4e:	e00c      	b.n	8003f6a <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003f50:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003f54:	e009      	b.n	8003f6a <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003f56:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003f5a:	e006      	b.n	8003f6a <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003f5c:	2304      	movs	r3, #4
 8003f5e:	e004      	b.n	8003f6a <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003f60:	2304      	movs	r3, #4
 8003f62:	e002      	b.n	8003f6a <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003f64:	2304      	movs	r3, #4
 8003f66:	e000      	b.n	8003f6a <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003f68:	2304      	movs	r3, #4
 8003f6a:	4a75      	ldr	r2, [pc, #468]	; (8004140 <HAL_DMAEx_MultiBufferStart_IT+0xdd0>)
 8003f6c:	60d3      	str	r3, [r2, #12]
 8003f6e:	e151      	b.n	8004214 <HAL_DMAEx_MultiBufferStart_IT+0xea4>
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	461a      	mov	r2, r3
 8003f76:	4b73      	ldr	r3, [pc, #460]	; (8004144 <HAL_DMAEx_MultiBufferStart_IT+0xdd4>)
 8003f78:	429a      	cmp	r2, r3
 8003f7a:	d960      	bls.n	800403e <HAL_DMAEx_MultiBufferStart_IT+0xcce>
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	4a63      	ldr	r2, [pc, #396]	; (8004110 <HAL_DMAEx_MultiBufferStart_IT+0xda0>)
 8003f82:	4293      	cmp	r3, r2
 8003f84:	d057      	beq.n	8004036 <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	4a62      	ldr	r2, [pc, #392]	; (8004114 <HAL_DMAEx_MultiBufferStart_IT+0xda4>)
 8003f8c:	4293      	cmp	r3, r2
 8003f8e:	d050      	beq.n	8004032 <HAL_DMAEx_MultiBufferStart_IT+0xcc2>
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	4a60      	ldr	r2, [pc, #384]	; (8004118 <HAL_DMAEx_MultiBufferStart_IT+0xda8>)
 8003f96:	4293      	cmp	r3, r2
 8003f98:	d049      	beq.n	800402e <HAL_DMAEx_MultiBufferStart_IT+0xcbe>
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	4a5f      	ldr	r2, [pc, #380]	; (800411c <HAL_DMAEx_MultiBufferStart_IT+0xdac>)
 8003fa0:	4293      	cmp	r3, r2
 8003fa2:	d042      	beq.n	800402a <HAL_DMAEx_MultiBufferStart_IT+0xcba>
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	4a5d      	ldr	r2, [pc, #372]	; (8004120 <HAL_DMAEx_MultiBufferStart_IT+0xdb0>)
 8003faa:	4293      	cmp	r3, r2
 8003fac:	d03a      	beq.n	8004024 <HAL_DMAEx_MultiBufferStart_IT+0xcb4>
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	4a5c      	ldr	r2, [pc, #368]	; (8004124 <HAL_DMAEx_MultiBufferStart_IT+0xdb4>)
 8003fb4:	4293      	cmp	r3, r2
 8003fb6:	d032      	beq.n	800401e <HAL_DMAEx_MultiBufferStart_IT+0xcae>
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	4a5a      	ldr	r2, [pc, #360]	; (8004128 <HAL_DMAEx_MultiBufferStart_IT+0xdb8>)
 8003fbe:	4293      	cmp	r3, r2
 8003fc0:	d02a      	beq.n	8004018 <HAL_DMAEx_MultiBufferStart_IT+0xca8>
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	4a59      	ldr	r2, [pc, #356]	; (800412c <HAL_DMAEx_MultiBufferStart_IT+0xdbc>)
 8003fc8:	4293      	cmp	r3, r2
 8003fca:	d022      	beq.n	8004012 <HAL_DMAEx_MultiBufferStart_IT+0xca2>
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	4a57      	ldr	r2, [pc, #348]	; (8004130 <HAL_DMAEx_MultiBufferStart_IT+0xdc0>)
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d01a      	beq.n	800400c <HAL_DMAEx_MultiBufferStart_IT+0xc9c>
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	4a56      	ldr	r2, [pc, #344]	; (8004134 <HAL_DMAEx_MultiBufferStart_IT+0xdc4>)
 8003fdc:	4293      	cmp	r3, r2
 8003fde:	d012      	beq.n	8004006 <HAL_DMAEx_MultiBufferStart_IT+0xc96>
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	4a54      	ldr	r2, [pc, #336]	; (8004138 <HAL_DMAEx_MultiBufferStart_IT+0xdc8>)
 8003fe6:	4293      	cmp	r3, r2
 8003fe8:	d00a      	beq.n	8004000 <HAL_DMAEx_MultiBufferStart_IT+0xc90>
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	4a53      	ldr	r2, [pc, #332]	; (800413c <HAL_DMAEx_MultiBufferStart_IT+0xdcc>)
 8003ff0:	4293      	cmp	r3, r2
 8003ff2:	d102      	bne.n	8003ffa <HAL_DMAEx_MultiBufferStart_IT+0xc8a>
 8003ff4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003ff8:	e01e      	b.n	8004038 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003ffa:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003ffe:	e01b      	b.n	8004038 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8004000:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004004:	e018      	b.n	8004038 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8004006:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800400a:	e015      	b.n	8004038 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 800400c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004010:	e012      	b.n	8004038 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8004012:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004016:	e00f      	b.n	8004038 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8004018:	f44f 7380 	mov.w	r3, #256	; 0x100
 800401c:	e00c      	b.n	8004038 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 800401e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004022:	e009      	b.n	8004038 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8004024:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004028:	e006      	b.n	8004038 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 800402a:	2304      	movs	r3, #4
 800402c:	e004      	b.n	8004038 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 800402e:	2304      	movs	r3, #4
 8004030:	e002      	b.n	8004038 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8004032:	2304      	movs	r3, #4
 8004034:	e000      	b.n	8004038 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8004036:	2304      	movs	r3, #4
 8004038:	4a41      	ldr	r2, [pc, #260]	; (8004140 <HAL_DMAEx_MultiBufferStart_IT+0xdd0>)
 800403a:	6093      	str	r3, [r2, #8]
 800403c:	e0ea      	b.n	8004214 <HAL_DMAEx_MultiBufferStart_IT+0xea4>
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	461a      	mov	r2, r3
 8004044:	4b40      	ldr	r3, [pc, #256]	; (8004148 <HAL_DMAEx_MultiBufferStart_IT+0xdd8>)
 8004046:	429a      	cmp	r2, r3
 8004048:	f240 8084 	bls.w	8004154 <HAL_DMAEx_MultiBufferStart_IT+0xde4>
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	4a2f      	ldr	r2, [pc, #188]	; (8004110 <HAL_DMAEx_MultiBufferStart_IT+0xda0>)
 8004052:	4293      	cmp	r3, r2
 8004054:	d07a      	beq.n	800414c <HAL_DMAEx_MultiBufferStart_IT+0xddc>
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	4a2e      	ldr	r2, [pc, #184]	; (8004114 <HAL_DMAEx_MultiBufferStart_IT+0xda4>)
 800405c:	4293      	cmp	r3, r2
 800405e:	d050      	beq.n	8004102 <HAL_DMAEx_MultiBufferStart_IT+0xd92>
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	4a2c      	ldr	r2, [pc, #176]	; (8004118 <HAL_DMAEx_MultiBufferStart_IT+0xda8>)
 8004066:	4293      	cmp	r3, r2
 8004068:	d049      	beq.n	80040fe <HAL_DMAEx_MultiBufferStart_IT+0xd8e>
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	4a2b      	ldr	r2, [pc, #172]	; (800411c <HAL_DMAEx_MultiBufferStart_IT+0xdac>)
 8004070:	4293      	cmp	r3, r2
 8004072:	d042      	beq.n	80040fa <HAL_DMAEx_MultiBufferStart_IT+0xd8a>
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	4a29      	ldr	r2, [pc, #164]	; (8004120 <HAL_DMAEx_MultiBufferStart_IT+0xdb0>)
 800407a:	4293      	cmp	r3, r2
 800407c:	d03a      	beq.n	80040f4 <HAL_DMAEx_MultiBufferStart_IT+0xd84>
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	4a28      	ldr	r2, [pc, #160]	; (8004124 <HAL_DMAEx_MultiBufferStart_IT+0xdb4>)
 8004084:	4293      	cmp	r3, r2
 8004086:	d032      	beq.n	80040ee <HAL_DMAEx_MultiBufferStart_IT+0xd7e>
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	4a26      	ldr	r2, [pc, #152]	; (8004128 <HAL_DMAEx_MultiBufferStart_IT+0xdb8>)
 800408e:	4293      	cmp	r3, r2
 8004090:	d02a      	beq.n	80040e8 <HAL_DMAEx_MultiBufferStart_IT+0xd78>
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	4a25      	ldr	r2, [pc, #148]	; (800412c <HAL_DMAEx_MultiBufferStart_IT+0xdbc>)
 8004098:	4293      	cmp	r3, r2
 800409a:	d022      	beq.n	80040e2 <HAL_DMAEx_MultiBufferStart_IT+0xd72>
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	4a23      	ldr	r2, [pc, #140]	; (8004130 <HAL_DMAEx_MultiBufferStart_IT+0xdc0>)
 80040a2:	4293      	cmp	r3, r2
 80040a4:	d01a      	beq.n	80040dc <HAL_DMAEx_MultiBufferStart_IT+0xd6c>
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	4a22      	ldr	r2, [pc, #136]	; (8004134 <HAL_DMAEx_MultiBufferStart_IT+0xdc4>)
 80040ac:	4293      	cmp	r3, r2
 80040ae:	d012      	beq.n	80040d6 <HAL_DMAEx_MultiBufferStart_IT+0xd66>
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	4a20      	ldr	r2, [pc, #128]	; (8004138 <HAL_DMAEx_MultiBufferStart_IT+0xdc8>)
 80040b6:	4293      	cmp	r3, r2
 80040b8:	d00a      	beq.n	80040d0 <HAL_DMAEx_MultiBufferStart_IT+0xd60>
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	4a1f      	ldr	r2, [pc, #124]	; (800413c <HAL_DMAEx_MultiBufferStart_IT+0xdcc>)
 80040c0:	4293      	cmp	r3, r2
 80040c2:	d102      	bne.n	80040ca <HAL_DMAEx_MultiBufferStart_IT+0xd5a>
 80040c4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80040c8:	e041      	b.n	800414e <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 80040ca:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80040ce:	e03e      	b.n	800414e <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 80040d0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80040d4:	e03b      	b.n	800414e <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 80040d6:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80040da:	e038      	b.n	800414e <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 80040dc:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80040e0:	e035      	b.n	800414e <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 80040e2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80040e6:	e032      	b.n	800414e <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 80040e8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80040ec:	e02f      	b.n	800414e <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 80040ee:	f44f 7380 	mov.w	r3, #256	; 0x100
 80040f2:	e02c      	b.n	800414e <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 80040f4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80040f8:	e029      	b.n	800414e <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 80040fa:	2304      	movs	r3, #4
 80040fc:	e027      	b.n	800414e <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 80040fe:	2304      	movs	r3, #4
 8004100:	e025      	b.n	800414e <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8004102:	2304      	movs	r3, #4
 8004104:	e023      	b.n	800414e <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8004106:	bf00      	nop
 8004108:	40026000 	.word	0x40026000
 800410c:	40026458 	.word	0x40026458
 8004110:	40026010 	.word	0x40026010
 8004114:	40026410 	.word	0x40026410
 8004118:	40026070 	.word	0x40026070
 800411c:	40026470 	.word	0x40026470
 8004120:	40026028 	.word	0x40026028
 8004124:	40026428 	.word	0x40026428
 8004128:	40026088 	.word	0x40026088
 800412c:	40026488 	.word	0x40026488
 8004130:	40026040 	.word	0x40026040
 8004134:	40026440 	.word	0x40026440
 8004138:	400260a0 	.word	0x400260a0
 800413c:	400264a0 	.word	0x400264a0
 8004140:	40026400 	.word	0x40026400
 8004144:	400260b8 	.word	0x400260b8
 8004148:	40026058 	.word	0x40026058
 800414c:	2304      	movs	r3, #4
 800414e:	4a94      	ldr	r2, [pc, #592]	; (80043a0 <HAL_DMAEx_MultiBufferStart_IT+0x1030>)
 8004150:	60d3      	str	r3, [r2, #12]
 8004152:	e05f      	b.n	8004214 <HAL_DMAEx_MultiBufferStart_IT+0xea4>
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	4a92      	ldr	r2, [pc, #584]	; (80043a4 <HAL_DMAEx_MultiBufferStart_IT+0x1034>)
 800415a:	4293      	cmp	r3, r2
 800415c:	d057      	beq.n	800420e <HAL_DMAEx_MultiBufferStart_IT+0xe9e>
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	4a91      	ldr	r2, [pc, #580]	; (80043a8 <HAL_DMAEx_MultiBufferStart_IT+0x1038>)
 8004164:	4293      	cmp	r3, r2
 8004166:	d050      	beq.n	800420a <HAL_DMAEx_MultiBufferStart_IT+0xe9a>
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	4a8f      	ldr	r2, [pc, #572]	; (80043ac <HAL_DMAEx_MultiBufferStart_IT+0x103c>)
 800416e:	4293      	cmp	r3, r2
 8004170:	d049      	beq.n	8004206 <HAL_DMAEx_MultiBufferStart_IT+0xe96>
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	4a8e      	ldr	r2, [pc, #568]	; (80043b0 <HAL_DMAEx_MultiBufferStart_IT+0x1040>)
 8004178:	4293      	cmp	r3, r2
 800417a:	d042      	beq.n	8004202 <HAL_DMAEx_MultiBufferStart_IT+0xe92>
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	4a8c      	ldr	r2, [pc, #560]	; (80043b4 <HAL_DMAEx_MultiBufferStart_IT+0x1044>)
 8004182:	4293      	cmp	r3, r2
 8004184:	d03a      	beq.n	80041fc <HAL_DMAEx_MultiBufferStart_IT+0xe8c>
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	4a8b      	ldr	r2, [pc, #556]	; (80043b8 <HAL_DMAEx_MultiBufferStart_IT+0x1048>)
 800418c:	4293      	cmp	r3, r2
 800418e:	d032      	beq.n	80041f6 <HAL_DMAEx_MultiBufferStart_IT+0xe86>
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	4a89      	ldr	r2, [pc, #548]	; (80043bc <HAL_DMAEx_MultiBufferStart_IT+0x104c>)
 8004196:	4293      	cmp	r3, r2
 8004198:	d02a      	beq.n	80041f0 <HAL_DMAEx_MultiBufferStart_IT+0xe80>
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	4a88      	ldr	r2, [pc, #544]	; (80043c0 <HAL_DMAEx_MultiBufferStart_IT+0x1050>)
 80041a0:	4293      	cmp	r3, r2
 80041a2:	d022      	beq.n	80041ea <HAL_DMAEx_MultiBufferStart_IT+0xe7a>
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	4a86      	ldr	r2, [pc, #536]	; (80043c4 <HAL_DMAEx_MultiBufferStart_IT+0x1054>)
 80041aa:	4293      	cmp	r3, r2
 80041ac:	d01a      	beq.n	80041e4 <HAL_DMAEx_MultiBufferStart_IT+0xe74>
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	4a85      	ldr	r2, [pc, #532]	; (80043c8 <HAL_DMAEx_MultiBufferStart_IT+0x1058>)
 80041b4:	4293      	cmp	r3, r2
 80041b6:	d012      	beq.n	80041de <HAL_DMAEx_MultiBufferStart_IT+0xe6e>
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	4a83      	ldr	r2, [pc, #524]	; (80043cc <HAL_DMAEx_MultiBufferStart_IT+0x105c>)
 80041be:	4293      	cmp	r3, r2
 80041c0:	d00a      	beq.n	80041d8 <HAL_DMAEx_MultiBufferStart_IT+0xe68>
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	4a82      	ldr	r2, [pc, #520]	; (80043d0 <HAL_DMAEx_MultiBufferStart_IT+0x1060>)
 80041c8:	4293      	cmp	r3, r2
 80041ca:	d102      	bne.n	80041d2 <HAL_DMAEx_MultiBufferStart_IT+0xe62>
 80041cc:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80041d0:	e01e      	b.n	8004210 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 80041d2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80041d6:	e01b      	b.n	8004210 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 80041d8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80041dc:	e018      	b.n	8004210 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 80041de:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80041e2:	e015      	b.n	8004210 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 80041e4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80041e8:	e012      	b.n	8004210 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 80041ea:	f44f 7380 	mov.w	r3, #256	; 0x100
 80041ee:	e00f      	b.n	8004210 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 80041f0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80041f4:	e00c      	b.n	8004210 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 80041f6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80041fa:	e009      	b.n	8004210 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 80041fc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004200:	e006      	b.n	8004210 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8004202:	2304      	movs	r3, #4
 8004204:	e004      	b.n	8004210 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8004206:	2304      	movs	r3, #4
 8004208:	e002      	b.n	8004210 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 800420a:	2304      	movs	r3, #4
 800420c:	e000      	b.n	8004210 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 800420e:	2304      	movs	r3, #4
 8004210:	4a63      	ldr	r2, [pc, #396]	; (80043a0 <HAL_DMAEx_MultiBufferStart_IT+0x1030>)
 8004212:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	461a      	mov	r2, r3
 800421a:	4b6e      	ldr	r3, [pc, #440]	; (80043d4 <HAL_DMAEx_MultiBufferStart_IT+0x1064>)
 800421c:	429a      	cmp	r2, r3
 800421e:	d95c      	bls.n	80042da <HAL_DMAEx_MultiBufferStart_IT+0xf6a>
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	4a5f      	ldr	r2, [pc, #380]	; (80043a4 <HAL_DMAEx_MultiBufferStart_IT+0x1034>)
 8004226:	4293      	cmp	r3, r2
 8004228:	d053      	beq.n	80042d2 <HAL_DMAEx_MultiBufferStart_IT+0xf62>
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	4a5e      	ldr	r2, [pc, #376]	; (80043a8 <HAL_DMAEx_MultiBufferStart_IT+0x1038>)
 8004230:	4293      	cmp	r3, r2
 8004232:	d04c      	beq.n	80042ce <HAL_DMAEx_MultiBufferStart_IT+0xf5e>
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	4a5c      	ldr	r2, [pc, #368]	; (80043ac <HAL_DMAEx_MultiBufferStart_IT+0x103c>)
 800423a:	4293      	cmp	r3, r2
 800423c:	d045      	beq.n	80042ca <HAL_DMAEx_MultiBufferStart_IT+0xf5a>
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	4a5b      	ldr	r2, [pc, #364]	; (80043b0 <HAL_DMAEx_MultiBufferStart_IT+0x1040>)
 8004244:	4293      	cmp	r3, r2
 8004246:	d03e      	beq.n	80042c6 <HAL_DMAEx_MultiBufferStart_IT+0xf56>
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	4a59      	ldr	r2, [pc, #356]	; (80043b4 <HAL_DMAEx_MultiBufferStart_IT+0x1044>)
 800424e:	4293      	cmp	r3, r2
 8004250:	d037      	beq.n	80042c2 <HAL_DMAEx_MultiBufferStart_IT+0xf52>
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	4a58      	ldr	r2, [pc, #352]	; (80043b8 <HAL_DMAEx_MultiBufferStart_IT+0x1048>)
 8004258:	4293      	cmp	r3, r2
 800425a:	d030      	beq.n	80042be <HAL_DMAEx_MultiBufferStart_IT+0xf4e>
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	4a56      	ldr	r2, [pc, #344]	; (80043bc <HAL_DMAEx_MultiBufferStart_IT+0x104c>)
 8004262:	4293      	cmp	r3, r2
 8004264:	d029      	beq.n	80042ba <HAL_DMAEx_MultiBufferStart_IT+0xf4a>
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	4a55      	ldr	r2, [pc, #340]	; (80043c0 <HAL_DMAEx_MultiBufferStart_IT+0x1050>)
 800426c:	4293      	cmp	r3, r2
 800426e:	d022      	beq.n	80042b6 <HAL_DMAEx_MultiBufferStart_IT+0xf46>
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	4a53      	ldr	r2, [pc, #332]	; (80043c4 <HAL_DMAEx_MultiBufferStart_IT+0x1054>)
 8004276:	4293      	cmp	r3, r2
 8004278:	d01a      	beq.n	80042b0 <HAL_DMAEx_MultiBufferStart_IT+0xf40>
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	4a52      	ldr	r2, [pc, #328]	; (80043c8 <HAL_DMAEx_MultiBufferStart_IT+0x1058>)
 8004280:	4293      	cmp	r3, r2
 8004282:	d012      	beq.n	80042aa <HAL_DMAEx_MultiBufferStart_IT+0xf3a>
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	4a50      	ldr	r2, [pc, #320]	; (80043cc <HAL_DMAEx_MultiBufferStart_IT+0x105c>)
 800428a:	4293      	cmp	r3, r2
 800428c:	d00a      	beq.n	80042a4 <HAL_DMAEx_MultiBufferStart_IT+0xf34>
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	4a4f      	ldr	r2, [pc, #316]	; (80043d0 <HAL_DMAEx_MultiBufferStart_IT+0x1060>)
 8004294:	4293      	cmp	r3, r2
 8004296:	d102      	bne.n	800429e <HAL_DMAEx_MultiBufferStart_IT+0xf2e>
 8004298:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800429c:	e01a      	b.n	80042d4 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 800429e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80042a2:	e017      	b.n	80042d4 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 80042a4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80042a8:	e014      	b.n	80042d4 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 80042aa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80042ae:	e011      	b.n	80042d4 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 80042b0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80042b4:	e00e      	b.n	80042d4 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 80042b6:	2340      	movs	r3, #64	; 0x40
 80042b8:	e00c      	b.n	80042d4 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 80042ba:	2340      	movs	r3, #64	; 0x40
 80042bc:	e00a      	b.n	80042d4 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 80042be:	2340      	movs	r3, #64	; 0x40
 80042c0:	e008      	b.n	80042d4 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 80042c2:	2340      	movs	r3, #64	; 0x40
 80042c4:	e006      	b.n	80042d4 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 80042c6:	2301      	movs	r3, #1
 80042c8:	e004      	b.n	80042d4 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 80042ca:	2301      	movs	r3, #1
 80042cc:	e002      	b.n	80042d4 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 80042ce:	2301      	movs	r3, #1
 80042d0:	e000      	b.n	80042d4 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 80042d2:	2301      	movs	r3, #1
 80042d4:	4a40      	ldr	r2, [pc, #256]	; (80043d8 <HAL_DMAEx_MultiBufferStart_IT+0x1068>)
 80042d6:	60d3      	str	r3, [r2, #12]
 80042d8:	e141      	b.n	800455e <HAL_DMAEx_MultiBufferStart_IT+0x11ee>
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	461a      	mov	r2, r3
 80042e0:	4b3e      	ldr	r3, [pc, #248]	; (80043dc <HAL_DMAEx_MultiBufferStart_IT+0x106c>)
 80042e2:	429a      	cmp	r2, r3
 80042e4:	d97c      	bls.n	80043e0 <HAL_DMAEx_MultiBufferStart_IT+0x1070>
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	4a2e      	ldr	r2, [pc, #184]	; (80043a4 <HAL_DMAEx_MultiBufferStart_IT+0x1034>)
 80042ec:	4293      	cmp	r3, r2
 80042ee:	d053      	beq.n	8004398 <HAL_DMAEx_MultiBufferStart_IT+0x1028>
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	4a2c      	ldr	r2, [pc, #176]	; (80043a8 <HAL_DMAEx_MultiBufferStart_IT+0x1038>)
 80042f6:	4293      	cmp	r3, r2
 80042f8:	d04c      	beq.n	8004394 <HAL_DMAEx_MultiBufferStart_IT+0x1024>
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	4a2b      	ldr	r2, [pc, #172]	; (80043ac <HAL_DMAEx_MultiBufferStart_IT+0x103c>)
 8004300:	4293      	cmp	r3, r2
 8004302:	d045      	beq.n	8004390 <HAL_DMAEx_MultiBufferStart_IT+0x1020>
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	4a29      	ldr	r2, [pc, #164]	; (80043b0 <HAL_DMAEx_MultiBufferStart_IT+0x1040>)
 800430a:	4293      	cmp	r3, r2
 800430c:	d03e      	beq.n	800438c <HAL_DMAEx_MultiBufferStart_IT+0x101c>
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	4a28      	ldr	r2, [pc, #160]	; (80043b4 <HAL_DMAEx_MultiBufferStart_IT+0x1044>)
 8004314:	4293      	cmp	r3, r2
 8004316:	d037      	beq.n	8004388 <HAL_DMAEx_MultiBufferStart_IT+0x1018>
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	4a26      	ldr	r2, [pc, #152]	; (80043b8 <HAL_DMAEx_MultiBufferStart_IT+0x1048>)
 800431e:	4293      	cmp	r3, r2
 8004320:	d030      	beq.n	8004384 <HAL_DMAEx_MultiBufferStart_IT+0x1014>
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	4a25      	ldr	r2, [pc, #148]	; (80043bc <HAL_DMAEx_MultiBufferStart_IT+0x104c>)
 8004328:	4293      	cmp	r3, r2
 800432a:	d029      	beq.n	8004380 <HAL_DMAEx_MultiBufferStart_IT+0x1010>
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	4a23      	ldr	r2, [pc, #140]	; (80043c0 <HAL_DMAEx_MultiBufferStart_IT+0x1050>)
 8004332:	4293      	cmp	r3, r2
 8004334:	d022      	beq.n	800437c <HAL_DMAEx_MultiBufferStart_IT+0x100c>
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	4a22      	ldr	r2, [pc, #136]	; (80043c4 <HAL_DMAEx_MultiBufferStart_IT+0x1054>)
 800433c:	4293      	cmp	r3, r2
 800433e:	d01a      	beq.n	8004376 <HAL_DMAEx_MultiBufferStart_IT+0x1006>
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	4a20      	ldr	r2, [pc, #128]	; (80043c8 <HAL_DMAEx_MultiBufferStart_IT+0x1058>)
 8004346:	4293      	cmp	r3, r2
 8004348:	d012      	beq.n	8004370 <HAL_DMAEx_MultiBufferStart_IT+0x1000>
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	4a1f      	ldr	r2, [pc, #124]	; (80043cc <HAL_DMAEx_MultiBufferStart_IT+0x105c>)
 8004350:	4293      	cmp	r3, r2
 8004352:	d00a      	beq.n	800436a <HAL_DMAEx_MultiBufferStart_IT+0xffa>
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	4a1d      	ldr	r2, [pc, #116]	; (80043d0 <HAL_DMAEx_MultiBufferStart_IT+0x1060>)
 800435a:	4293      	cmp	r3, r2
 800435c:	d102      	bne.n	8004364 <HAL_DMAEx_MultiBufferStart_IT+0xff4>
 800435e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004362:	e01a      	b.n	800439a <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8004364:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004368:	e017      	b.n	800439a <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 800436a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800436e:	e014      	b.n	800439a <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8004370:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004374:	e011      	b.n	800439a <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8004376:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800437a:	e00e      	b.n	800439a <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 800437c:	2340      	movs	r3, #64	; 0x40
 800437e:	e00c      	b.n	800439a <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8004380:	2340      	movs	r3, #64	; 0x40
 8004382:	e00a      	b.n	800439a <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8004384:	2340      	movs	r3, #64	; 0x40
 8004386:	e008      	b.n	800439a <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8004388:	2340      	movs	r3, #64	; 0x40
 800438a:	e006      	b.n	800439a <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 800438c:	2301      	movs	r3, #1
 800438e:	e004      	b.n	800439a <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8004390:	2301      	movs	r3, #1
 8004392:	e002      	b.n	800439a <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8004394:	2301      	movs	r3, #1
 8004396:	e000      	b.n	800439a <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8004398:	2301      	movs	r3, #1
 800439a:	4a0f      	ldr	r2, [pc, #60]	; (80043d8 <HAL_DMAEx_MultiBufferStart_IT+0x1068>)
 800439c:	6093      	str	r3, [r2, #8]
 800439e:	e0de      	b.n	800455e <HAL_DMAEx_MultiBufferStart_IT+0x11ee>
 80043a0:	40026000 	.word	0x40026000
 80043a4:	40026010 	.word	0x40026010
 80043a8:	40026410 	.word	0x40026410
 80043ac:	40026070 	.word	0x40026070
 80043b0:	40026470 	.word	0x40026470
 80043b4:	40026028 	.word	0x40026028
 80043b8:	40026428 	.word	0x40026428
 80043bc:	40026088 	.word	0x40026088
 80043c0:	40026488 	.word	0x40026488
 80043c4:	40026040 	.word	0x40026040
 80043c8:	40026440 	.word	0x40026440
 80043cc:	400260a0 	.word	0x400260a0
 80043d0:	400264a0 	.word	0x400264a0
 80043d4:	40026458 	.word	0x40026458
 80043d8:	40026400 	.word	0x40026400
 80043dc:	400260b8 	.word	0x400260b8
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	461a      	mov	r2, r3
 80043e6:	4b78      	ldr	r3, [pc, #480]	; (80045c8 <HAL_DMAEx_MultiBufferStart_IT+0x1258>)
 80043e8:	429a      	cmp	r2, r3
 80043ea:	d95c      	bls.n	80044a6 <HAL_DMAEx_MultiBufferStart_IT+0x1136>
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	4a76      	ldr	r2, [pc, #472]	; (80045cc <HAL_DMAEx_MultiBufferStart_IT+0x125c>)
 80043f2:	4293      	cmp	r3, r2
 80043f4:	d053      	beq.n	800449e <HAL_DMAEx_MultiBufferStart_IT+0x112e>
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	4a75      	ldr	r2, [pc, #468]	; (80045d0 <HAL_DMAEx_MultiBufferStart_IT+0x1260>)
 80043fc:	4293      	cmp	r3, r2
 80043fe:	d04c      	beq.n	800449a <HAL_DMAEx_MultiBufferStart_IT+0x112a>
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	4a73      	ldr	r2, [pc, #460]	; (80045d4 <HAL_DMAEx_MultiBufferStart_IT+0x1264>)
 8004406:	4293      	cmp	r3, r2
 8004408:	d045      	beq.n	8004496 <HAL_DMAEx_MultiBufferStart_IT+0x1126>
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	4a72      	ldr	r2, [pc, #456]	; (80045d8 <HAL_DMAEx_MultiBufferStart_IT+0x1268>)
 8004410:	4293      	cmp	r3, r2
 8004412:	d03e      	beq.n	8004492 <HAL_DMAEx_MultiBufferStart_IT+0x1122>
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	4a70      	ldr	r2, [pc, #448]	; (80045dc <HAL_DMAEx_MultiBufferStart_IT+0x126c>)
 800441a:	4293      	cmp	r3, r2
 800441c:	d037      	beq.n	800448e <HAL_DMAEx_MultiBufferStart_IT+0x111e>
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	4a6f      	ldr	r2, [pc, #444]	; (80045e0 <HAL_DMAEx_MultiBufferStart_IT+0x1270>)
 8004424:	4293      	cmp	r3, r2
 8004426:	d030      	beq.n	800448a <HAL_DMAEx_MultiBufferStart_IT+0x111a>
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	4a6d      	ldr	r2, [pc, #436]	; (80045e4 <HAL_DMAEx_MultiBufferStart_IT+0x1274>)
 800442e:	4293      	cmp	r3, r2
 8004430:	d029      	beq.n	8004486 <HAL_DMAEx_MultiBufferStart_IT+0x1116>
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	4a6c      	ldr	r2, [pc, #432]	; (80045e8 <HAL_DMAEx_MultiBufferStart_IT+0x1278>)
 8004438:	4293      	cmp	r3, r2
 800443a:	d022      	beq.n	8004482 <HAL_DMAEx_MultiBufferStart_IT+0x1112>
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	4a6a      	ldr	r2, [pc, #424]	; (80045ec <HAL_DMAEx_MultiBufferStart_IT+0x127c>)
 8004442:	4293      	cmp	r3, r2
 8004444:	d01a      	beq.n	800447c <HAL_DMAEx_MultiBufferStart_IT+0x110c>
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	4a69      	ldr	r2, [pc, #420]	; (80045f0 <HAL_DMAEx_MultiBufferStart_IT+0x1280>)
 800444c:	4293      	cmp	r3, r2
 800444e:	d012      	beq.n	8004476 <HAL_DMAEx_MultiBufferStart_IT+0x1106>
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	4a67      	ldr	r2, [pc, #412]	; (80045f4 <HAL_DMAEx_MultiBufferStart_IT+0x1284>)
 8004456:	4293      	cmp	r3, r2
 8004458:	d00a      	beq.n	8004470 <HAL_DMAEx_MultiBufferStart_IT+0x1100>
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	4a66      	ldr	r2, [pc, #408]	; (80045f8 <HAL_DMAEx_MultiBufferStart_IT+0x1288>)
 8004460:	4293      	cmp	r3, r2
 8004462:	d102      	bne.n	800446a <HAL_DMAEx_MultiBufferStart_IT+0x10fa>
 8004464:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004468:	e01a      	b.n	80044a0 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 800446a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800446e:	e017      	b.n	80044a0 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 8004470:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004474:	e014      	b.n	80044a0 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 8004476:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800447a:	e011      	b.n	80044a0 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 800447c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004480:	e00e      	b.n	80044a0 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 8004482:	2340      	movs	r3, #64	; 0x40
 8004484:	e00c      	b.n	80044a0 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 8004486:	2340      	movs	r3, #64	; 0x40
 8004488:	e00a      	b.n	80044a0 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 800448a:	2340      	movs	r3, #64	; 0x40
 800448c:	e008      	b.n	80044a0 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 800448e:	2340      	movs	r3, #64	; 0x40
 8004490:	e006      	b.n	80044a0 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 8004492:	2301      	movs	r3, #1
 8004494:	e004      	b.n	80044a0 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 8004496:	2301      	movs	r3, #1
 8004498:	e002      	b.n	80044a0 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 800449a:	2301      	movs	r3, #1
 800449c:	e000      	b.n	80044a0 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 800449e:	2301      	movs	r3, #1
 80044a0:	4a56      	ldr	r2, [pc, #344]	; (80045fc <HAL_DMAEx_MultiBufferStart_IT+0x128c>)
 80044a2:	60d3      	str	r3, [r2, #12]
 80044a4:	e05b      	b.n	800455e <HAL_DMAEx_MultiBufferStart_IT+0x11ee>
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	4a48      	ldr	r2, [pc, #288]	; (80045cc <HAL_DMAEx_MultiBufferStart_IT+0x125c>)
 80044ac:	4293      	cmp	r3, r2
 80044ae:	d053      	beq.n	8004558 <HAL_DMAEx_MultiBufferStart_IT+0x11e8>
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	4a46      	ldr	r2, [pc, #280]	; (80045d0 <HAL_DMAEx_MultiBufferStart_IT+0x1260>)
 80044b6:	4293      	cmp	r3, r2
 80044b8:	d04c      	beq.n	8004554 <HAL_DMAEx_MultiBufferStart_IT+0x11e4>
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	4a45      	ldr	r2, [pc, #276]	; (80045d4 <HAL_DMAEx_MultiBufferStart_IT+0x1264>)
 80044c0:	4293      	cmp	r3, r2
 80044c2:	d045      	beq.n	8004550 <HAL_DMAEx_MultiBufferStart_IT+0x11e0>
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	4a43      	ldr	r2, [pc, #268]	; (80045d8 <HAL_DMAEx_MultiBufferStart_IT+0x1268>)
 80044ca:	4293      	cmp	r3, r2
 80044cc:	d03e      	beq.n	800454c <HAL_DMAEx_MultiBufferStart_IT+0x11dc>
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	4a42      	ldr	r2, [pc, #264]	; (80045dc <HAL_DMAEx_MultiBufferStart_IT+0x126c>)
 80044d4:	4293      	cmp	r3, r2
 80044d6:	d037      	beq.n	8004548 <HAL_DMAEx_MultiBufferStart_IT+0x11d8>
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	4a40      	ldr	r2, [pc, #256]	; (80045e0 <HAL_DMAEx_MultiBufferStart_IT+0x1270>)
 80044de:	4293      	cmp	r3, r2
 80044e0:	d030      	beq.n	8004544 <HAL_DMAEx_MultiBufferStart_IT+0x11d4>
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	4a3f      	ldr	r2, [pc, #252]	; (80045e4 <HAL_DMAEx_MultiBufferStart_IT+0x1274>)
 80044e8:	4293      	cmp	r3, r2
 80044ea:	d029      	beq.n	8004540 <HAL_DMAEx_MultiBufferStart_IT+0x11d0>
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	4a3d      	ldr	r2, [pc, #244]	; (80045e8 <HAL_DMAEx_MultiBufferStart_IT+0x1278>)
 80044f2:	4293      	cmp	r3, r2
 80044f4:	d022      	beq.n	800453c <HAL_DMAEx_MultiBufferStart_IT+0x11cc>
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	4a3c      	ldr	r2, [pc, #240]	; (80045ec <HAL_DMAEx_MultiBufferStart_IT+0x127c>)
 80044fc:	4293      	cmp	r3, r2
 80044fe:	d01a      	beq.n	8004536 <HAL_DMAEx_MultiBufferStart_IT+0x11c6>
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	4a3a      	ldr	r2, [pc, #232]	; (80045f0 <HAL_DMAEx_MultiBufferStart_IT+0x1280>)
 8004506:	4293      	cmp	r3, r2
 8004508:	d012      	beq.n	8004530 <HAL_DMAEx_MultiBufferStart_IT+0x11c0>
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	4a39      	ldr	r2, [pc, #228]	; (80045f4 <HAL_DMAEx_MultiBufferStart_IT+0x1284>)
 8004510:	4293      	cmp	r3, r2
 8004512:	d00a      	beq.n	800452a <HAL_DMAEx_MultiBufferStart_IT+0x11ba>
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	4a37      	ldr	r2, [pc, #220]	; (80045f8 <HAL_DMAEx_MultiBufferStart_IT+0x1288>)
 800451a:	4293      	cmp	r3, r2
 800451c:	d102      	bne.n	8004524 <HAL_DMAEx_MultiBufferStart_IT+0x11b4>
 800451e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004522:	e01a      	b.n	800455a <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8004524:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004528:	e017      	b.n	800455a <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 800452a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800452e:	e014      	b.n	800455a <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8004530:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004534:	e011      	b.n	800455a <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8004536:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800453a:	e00e      	b.n	800455a <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 800453c:	2340      	movs	r3, #64	; 0x40
 800453e:	e00c      	b.n	800455a <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8004540:	2340      	movs	r3, #64	; 0x40
 8004542:	e00a      	b.n	800455a <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8004544:	2340      	movs	r3, #64	; 0x40
 8004546:	e008      	b.n	800455a <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8004548:	2340      	movs	r3, #64	; 0x40
 800454a:	e006      	b.n	800455a <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 800454c:	2301      	movs	r3, #1
 800454e:	e004      	b.n	800455a <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8004550:	2301      	movs	r3, #1
 8004552:	e002      	b.n	800455a <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8004554:	2301      	movs	r3, #1
 8004556:	e000      	b.n	800455a <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8004558:	2301      	movs	r3, #1
 800455a:	4a28      	ldr	r2, [pc, #160]	; (80045fc <HAL_DMAEx_MultiBufferStart_IT+0x128c>)
 800455c:	6093      	str	r3, [r2, #8]

    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	681a      	ldr	r2, [r3, #0]
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f042 0216 	orr.w	r2, r2, #22
 800456c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	695a      	ldr	r2, [r3, #20]
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800457c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004582:	2b00      	cmp	r3, #0
 8004584:	d103      	bne.n	800458e <HAL_DMAEx_MultiBufferStart_IT+0x121e>
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800458a:	2b00      	cmp	r3, #0
 800458c:	d007      	beq.n	800459e <HAL_DMAEx_MultiBufferStart_IT+0x122e>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	681a      	ldr	r2, [r3, #0]
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f042 0208 	orr.w	r2, r2, #8
 800459c:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the peripheral */
    __HAL_DMA_ENABLE(hdma); 
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	681a      	ldr	r2, [r3, #0]
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f042 0201 	orr.w	r2, r2, #1
 80045ac:	601a      	str	r2, [r3, #0]
 80045ae:	e005      	b.n	80045bc <HAL_DMAEx_MultiBufferStart_IT+0x124c>
  }
  else
  {     
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	2200      	movs	r2, #0
 80045b4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80045b8:	2302      	movs	r3, #2
 80045ba:	75fb      	strb	r3, [r7, #23]
  }  
  return status; 
 80045bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80045be:	4618      	mov	r0, r3
 80045c0:	3718      	adds	r7, #24
 80045c2:	46bd      	mov	sp, r7
 80045c4:	bd80      	pop	{r7, pc}
 80045c6:	bf00      	nop
 80045c8:	40026058 	.word	0x40026058
 80045cc:	40026010 	.word	0x40026010
 80045d0:	40026410 	.word	0x40026410
 80045d4:	40026070 	.word	0x40026070
 80045d8:	40026470 	.word	0x40026470
 80045dc:	40026028 	.word	0x40026028
 80045e0:	40026428 	.word	0x40026428
 80045e4:	40026088 	.word	0x40026088
 80045e8:	40026488 	.word	0x40026488
 80045ec:	40026040 	.word	0x40026040
 80045f0:	40026440 	.word	0x40026440
 80045f4:	400260a0 	.word	0x400260a0
 80045f8:	400264a0 	.word	0x400264a0
 80045fc:	40026000 	.word	0x40026000

08004600 <DMA_MultiBufferSetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_MultiBufferSetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{  
 8004600:	b480      	push	{r7}
 8004602:	b085      	sub	sp, #20
 8004604:	af00      	add	r7, sp, #0
 8004606:	60f8      	str	r0, [r7, #12]
 8004608:	60b9      	str	r1, [r7, #8]
 800460a:	607a      	str	r2, [r7, #4]
 800460c:	603b      	str	r3, [r7, #0]
  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	683a      	ldr	r2, [r7, #0]
 8004614:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	689b      	ldr	r3, [r3, #8]
 800461a:	2b40      	cmp	r3, #64	; 0x40
 800461c:	d108      	bne.n	8004630 <DMA_MultiBufferSetConfig+0x30>
  {   
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	687a      	ldr	r2, [r7, #4]
 8004624:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	68ba      	ldr	r2, [r7, #8]
 800462c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;
    
    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800462e:	e007      	b.n	8004640 <DMA_MultiBufferSetConfig+0x40>
    hdma->Instance->PAR = SrcAddress;
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	68ba      	ldr	r2, [r7, #8]
 8004636:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	687a      	ldr	r2, [r7, #4]
 800463e:	60da      	str	r2, [r3, #12]
}
 8004640:	bf00      	nop
 8004642:	3714      	adds	r7, #20
 8004644:	46bd      	mov	sp, r7
 8004646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464a:	4770      	bx	lr

0800464c <HAL_ETH_Init>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 800464c:	b580      	push	{r7, lr}
 800464e:	b088      	sub	sp, #32
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0U, phyreg = 0U;
 8004654:	2300      	movs	r3, #0
 8004656:	61fb      	str	r3, [r7, #28]
 8004658:	2300      	movs	r3, #0
 800465a:	60fb      	str	r3, [r7, #12]
  uint32_t hclk = 60000000U;
 800465c:	4baa      	ldr	r3, [pc, #680]	; (8004908 <HAL_ETH_Init+0x2bc>)
 800465e:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart = 0U;
 8004660:	2300      	movs	r3, #0
 8004662:	617b      	str	r3, [r7, #20]
  uint32_t err = ETH_SUCCESS;
 8004664:	2300      	movs	r3, #0
 8004666:	613b      	str	r3, [r7, #16]
  
  /* Check the ETH peripheral state */
  if(heth == NULL)
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	2b00      	cmp	r3, #0
 800466c:	d101      	bne.n	8004672 <HAL_ETH_Init+0x26>
  {
    return HAL_ERROR;
 800466e:	2301      	movs	r3, #1
 8004670:	e183      	b.n	800497a <HAL_ETH_Init+0x32e>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));  
  
  if(heth->State == HAL_ETH_STATE_RESET)
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004678:	b2db      	uxtb	r3, r3
 800467a:	2b00      	cmp	r3, #0
 800467c:	d106      	bne.n	800468c <HAL_ETH_Init+0x40>
  {
    /* Allocate lock resource and initialize it */
    heth->Lock = HAL_UNLOCKED;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	2200      	movs	r2, #0
 8004682:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    heth->MspInitCallback(heth);

#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8004686:	6878      	ldr	r0, [r7, #4]
 8004688:	f006 ffb2 	bl	800b5f0 <HAL_ETH_MspInit>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
  
  /* Enable SYSCFG Clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800468c:	2300      	movs	r3, #0
 800468e:	60bb      	str	r3, [r7, #8]
 8004690:	4b9e      	ldr	r3, [pc, #632]	; (800490c <HAL_ETH_Init+0x2c0>)
 8004692:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004694:	4a9d      	ldr	r2, [pc, #628]	; (800490c <HAL_ETH_Init+0x2c0>)
 8004696:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800469a:	6453      	str	r3, [r2, #68]	; 0x44
 800469c:	4b9b      	ldr	r3, [pc, #620]	; (800490c <HAL_ETH_Init+0x2c0>)
 800469e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046a0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80046a4:	60bb      	str	r3, [r7, #8]
 80046a6:	68bb      	ldr	r3, [r7, #8]
  
  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 80046a8:	4b99      	ldr	r3, [pc, #612]	; (8004910 <HAL_ETH_Init+0x2c4>)
 80046aa:	685b      	ldr	r3, [r3, #4]
 80046ac:	4a98      	ldr	r2, [pc, #608]	; (8004910 <HAL_ETH_Init+0x2c4>)
 80046ae:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80046b2:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 80046b4:	4b96      	ldr	r3, [pc, #600]	; (8004910 <HAL_ETH_Init+0x2c4>)
 80046b6:	685a      	ldr	r2, [r3, #4]
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	6a1b      	ldr	r3, [r3, #32]
 80046bc:	4994      	ldr	r1, [pc, #592]	; (8004910 <HAL_ETH_Init+0x2c4>)
 80046be:	4313      	orrs	r3, r2
 80046c0:	604b      	str	r3, [r1, #4]
  
  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80046ca:	681a      	ldr	r2, [r3, #0]
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f042 0201 	orr.w	r2, r2, #1
 80046d4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80046d8:	601a      	str	r2, [r3, #0]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 80046da:	f7fe f903 	bl	80028e4 <HAL_GetTick>
 80046de:	6178      	str	r0, [r7, #20]
  
  /* Wait for software reset */
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 80046e0:	e011      	b.n	8004706 <HAL_ETH_Init+0xba>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_SWRESET)
 80046e2:	f7fe f8ff 	bl	80028e4 <HAL_GetTick>
 80046e6:	4602      	mov	r2, r0
 80046e8:	697b      	ldr	r3, [r7, #20]
 80046ea:	1ad3      	subs	r3, r2, r3
 80046ec:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80046f0:	d909      	bls.n	8004706 <HAL_ETH_Init+0xba>
    {     
      heth->State= HAL_ETH_STATE_TIMEOUT;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	2203      	movs	r2, #3
 80046f6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	2200      	movs	r2, #0
 80046fe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      /* Note: The SWR is not performed if the ETH_RX_CLK or the ETH_TX_CLK are  
         not available, please check your external PHY or the IO configuration */
      return HAL_TIMEOUT;
 8004702:	2303      	movs	r3, #3
 8004704:	e139      	b.n	800497a <HAL_ETH_Init+0x32e>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f003 0301 	and.w	r3, r3, #1
 8004714:	2b00      	cmp	r3, #0
 8004716:	d1e4      	bne.n	80046e2 <HAL_ETH_Init+0x96>
    }
  }
  
  /*-------------------------------- MAC Initialization ----------------------*/
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = (heth->Instance)->MACMIIAR;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	691b      	ldr	r3, [r3, #16]
 800471e:	61fb      	str	r3, [r7, #28]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg1 &= ETH_MACMIIAR_CR_MASK;
 8004720:	69fb      	ldr	r3, [r7, #28]
 8004722:	f023 031c 	bic.w	r3, r3, #28
 8004726:	61fb      	str	r3, [r7, #28]
  
  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8004728:	f004 ff86 	bl	8009638 <HAL_RCC_GetHCLKFreq>
 800472c:	61b8      	str	r0, [r7, #24]
  
  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 800472e:	69bb      	ldr	r3, [r7, #24]
 8004730:	4a78      	ldr	r2, [pc, #480]	; (8004914 <HAL_ETH_Init+0x2c8>)
 8004732:	4293      	cmp	r3, r2
 8004734:	d908      	bls.n	8004748 <HAL_ETH_Init+0xfc>
 8004736:	69bb      	ldr	r3, [r7, #24]
 8004738:	4a77      	ldr	r2, [pc, #476]	; (8004918 <HAL_ETH_Init+0x2cc>)
 800473a:	4293      	cmp	r3, r2
 800473c:	d804      	bhi.n	8004748 <HAL_ETH_Init+0xfc>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 800473e:	69fb      	ldr	r3, [r7, #28]
 8004740:	f043 0308 	orr.w	r3, r3, #8
 8004744:	61fb      	str	r3, [r7, #28]
 8004746:	e027      	b.n	8004798 <HAL_ETH_Init+0x14c>
  }
  else if((hclk >= 35000000U)&&(hclk < 60000000U))
 8004748:	69bb      	ldr	r3, [r7, #24]
 800474a:	4a73      	ldr	r2, [pc, #460]	; (8004918 <HAL_ETH_Init+0x2cc>)
 800474c:	4293      	cmp	r3, r2
 800474e:	d908      	bls.n	8004762 <HAL_ETH_Init+0x116>
 8004750:	69bb      	ldr	r3, [r7, #24]
 8004752:	4a6d      	ldr	r2, [pc, #436]	; (8004908 <HAL_ETH_Init+0x2bc>)
 8004754:	4293      	cmp	r3, r2
 8004756:	d204      	bcs.n	8004762 <HAL_ETH_Init+0x116>
  {
    /* CSR Clock Range between 35-60 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8004758:	69fb      	ldr	r3, [r7, #28]
 800475a:	f043 030c 	orr.w	r3, r3, #12
 800475e:	61fb      	str	r3, [r7, #28]
 8004760:	e01a      	b.n	8004798 <HAL_ETH_Init+0x14c>
  }  
  else if((hclk >= 60000000U)&&(hclk < 100000000U))
 8004762:	69bb      	ldr	r3, [r7, #24]
 8004764:	4a68      	ldr	r2, [pc, #416]	; (8004908 <HAL_ETH_Init+0x2bc>)
 8004766:	4293      	cmp	r3, r2
 8004768:	d303      	bcc.n	8004772 <HAL_ETH_Init+0x126>
 800476a:	69bb      	ldr	r3, [r7, #24]
 800476c:	4a6b      	ldr	r2, [pc, #428]	; (800491c <HAL_ETH_Init+0x2d0>)
 800476e:	4293      	cmp	r3, r2
 8004770:	d911      	bls.n	8004796 <HAL_ETH_Init+0x14a>
  {
    /* CSR Clock Range between 60-100 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }  
  else if((hclk >= 100000000U)&&(hclk < 150000000U))
 8004772:	69bb      	ldr	r3, [r7, #24]
 8004774:	4a69      	ldr	r2, [pc, #420]	; (800491c <HAL_ETH_Init+0x2d0>)
 8004776:	4293      	cmp	r3, r2
 8004778:	d908      	bls.n	800478c <HAL_ETH_Init+0x140>
 800477a:	69bb      	ldr	r3, [r7, #24]
 800477c:	4a68      	ldr	r2, [pc, #416]	; (8004920 <HAL_ETH_Init+0x2d4>)
 800477e:	4293      	cmp	r3, r2
 8004780:	d804      	bhi.n	800478c <HAL_ETH_Init+0x140>
  {
    /* CSR Clock Range between 100-150 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 8004782:	69fb      	ldr	r3, [r7, #28]
 8004784:	f043 0304 	orr.w	r3, r3, #4
 8004788:	61fb      	str	r3, [r7, #28]
 800478a:	e005      	b.n	8004798 <HAL_ETH_Init+0x14c>
  }
  else /* ((hclk >= 150000000)&&(hclk <= 183000000)) */
  {
    /* CSR Clock Range between 150-183 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div102;    
 800478c:	69fb      	ldr	r3, [r7, #28]
 800478e:	f043 0310 	orr.w	r3, r3, #16
 8004792:	61fb      	str	r3, [r7, #28]
 8004794:	e000      	b.n	8004798 <HAL_ETH_Init+0x14c>
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
 8004796:	bf00      	nop
  }
  
  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg1;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	69fa      	ldr	r2, [r7, #28]
 800479e:	611a      	str	r2, [r3, #16]
  
  /*-------------------- PHY initialization and configuration ----------------*/
  /* Put the PHY in reset mode */
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 80047a0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80047a4:	2100      	movs	r1, #0
 80047a6:	6878      	ldr	r0, [r7, #4]
 80047a8:	f000 fc1d 	bl	8004fe6 <HAL_ETH_WritePHYRegister>
 80047ac:	4603      	mov	r3, r0
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d00b      	beq.n	80047ca <HAL_ETH_Init+0x17e>
  {
    /* In case of write timeout */
    err = ETH_ERROR;
 80047b2:	2301      	movs	r3, #1
 80047b4:	613b      	str	r3, [r7, #16]
    
    /* Config MAC and DMA */
    ETH_MACDMAConfig(heth, err);
 80047b6:	6939      	ldr	r1, [r7, #16]
 80047b8:	6878      	ldr	r0, [r7, #4]
 80047ba:	f000 fdd3 	bl	8005364 <ETH_MACDMAConfig>
    
    /* Set the ETH peripheral state to READY */
    heth->State = HAL_ETH_STATE_READY;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	2201      	movs	r2, #1
 80047c2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Return HAL_ERROR */
    return HAL_ERROR;
 80047c6:	2301      	movs	r3, #1
 80047c8:	e0d7      	b.n	800497a <HAL_ETH_Init+0x32e>
  }
  
  /* Delay to assure PHY reset */
  HAL_Delay(PHY_RESET_DELAY);
 80047ca:	20ff      	movs	r0, #255	; 0xff
 80047cc:	f7fe f896 	bl	80028fc <HAL_Delay>
  
  if((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	685b      	ldr	r3, [r3, #4]
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	f000 80a5 	beq.w	8004924 <HAL_ETH_Init+0x2d8>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 80047da:	f7fe f883 	bl	80028e4 <HAL_GetTick>
 80047de:	6178      	str	r0, [r7, #20]
    
    /* We wait for linked status */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 80047e0:	f107 030c 	add.w	r3, r7, #12
 80047e4:	461a      	mov	r2, r3
 80047e6:	2101      	movs	r1, #1
 80047e8:	6878      	ldr	r0, [r7, #4]
 80047ea:	f000 fb94 	bl	8004f16 <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 80047ee:	f7fe f879 	bl	80028e4 <HAL_GetTick>
 80047f2:	4602      	mov	r2, r0
 80047f4:	697b      	ldr	r3, [r7, #20]
 80047f6:	1ad3      	subs	r3, r2, r3
 80047f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80047fc:	4293      	cmp	r3, r2
 80047fe:	d90f      	bls.n	8004820 <HAL_ETH_Init+0x1d4>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 8004800:	2301      	movs	r3, #1
 8004802:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 8004804:	6939      	ldr	r1, [r7, #16]
 8004806:	6878      	ldr	r0, [r7, #4]
 8004808:	f000 fdac 	bl	8005364 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	2201      	movs	r2, #1
 8004810:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2200      	movs	r2, #0
 8004818:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 800481c:	2303      	movs	r3, #3
 800481e:	e0ac      	b.n	800497a <HAL_ETH_Init+0x32e>
      }
    } while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	f003 0304 	and.w	r3, r3, #4
 8004826:	2b00      	cmp	r3, #0
 8004828:	d0da      	beq.n	80047e0 <HAL_ETH_Init+0x194>

    
    /* Enable Auto-Negotiation */
    if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 800482a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800482e:	2100      	movs	r1, #0
 8004830:	6878      	ldr	r0, [r7, #4]
 8004832:	f000 fbd8 	bl	8004fe6 <HAL_ETH_WritePHYRegister>
 8004836:	4603      	mov	r3, r0
 8004838:	2b00      	cmp	r3, #0
 800483a:	d00b      	beq.n	8004854 <HAL_ETH_Init+0x208>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 800483c:	2301      	movs	r3, #1
 800483e:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8004840:	6939      	ldr	r1, [r7, #16]
 8004842:	6878      	ldr	r0, [r7, #4]
 8004844:	f000 fd8e 	bl	8005364 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2201      	movs	r2, #1
 800484c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 8004850:	2301      	movs	r3, #1
 8004852:	e092      	b.n	800497a <HAL_ETH_Init+0x32e>
    }
    
    /* Get tick */
    tickstart = HAL_GetTick();
 8004854:	f7fe f846 	bl	80028e4 <HAL_GetTick>
 8004858:	6178      	str	r0, [r7, #20]
    
    /* Wait until the auto-negotiation will be completed */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 800485a:	f107 030c 	add.w	r3, r7, #12
 800485e:	461a      	mov	r2, r3
 8004860:	2101      	movs	r1, #1
 8004862:	6878      	ldr	r0, [r7, #4]
 8004864:	f000 fb57 	bl	8004f16 <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 8004868:	f7fe f83c 	bl	80028e4 <HAL_GetTick>
 800486c:	4602      	mov	r2, r0
 800486e:	697b      	ldr	r3, [r7, #20]
 8004870:	1ad3      	subs	r3, r2, r3
 8004872:	f241 3288 	movw	r2, #5000	; 0x1388
 8004876:	4293      	cmp	r3, r2
 8004878:	d90f      	bls.n	800489a <HAL_ETH_Init+0x24e>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 800487a:	2301      	movs	r3, #1
 800487c:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 800487e:	6939      	ldr	r1, [r7, #16]
 8004880:	6878      	ldr	r0, [r7, #4]
 8004882:	f000 fd6f 	bl	8005364 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	2201      	movs	r2, #1
 800488a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	2200      	movs	r2, #0
 8004892:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 8004896:	2303      	movs	r3, #3
 8004898:	e06f      	b.n	800497a <HAL_ETH_Init+0x32e>
      }
      
    } while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	f003 0320 	and.w	r3, r3, #32
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d0da      	beq.n	800485a <HAL_ETH_Init+0x20e>
    
    /* Read the result of the auto-negotiation */
    if((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 80048a4:	f107 030c 	add.w	r3, r7, #12
 80048a8:	461a      	mov	r2, r3
 80048aa:	2110      	movs	r1, #16
 80048ac:	6878      	ldr	r0, [r7, #4]
 80048ae:	f000 fb32 	bl	8004f16 <HAL_ETH_ReadPHYRegister>
 80048b2:	4603      	mov	r3, r0
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d00b      	beq.n	80048d0 <HAL_ETH_Init+0x284>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 80048b8:	2301      	movs	r3, #1
 80048ba:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 80048bc:	6939      	ldr	r1, [r7, #16]
 80048be:	6878      	ldr	r0, [r7, #4]
 80048c0:	f000 fd50 	bl	8005364 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2201      	movs	r2, #1
 80048c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 80048cc:	2301      	movs	r3, #1
 80048ce:	e054      	b.n	800497a <HAL_ETH_Init+0x32e>
    }
    
    /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
    if((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	f003 0304 	and.w	r3, r3, #4
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d004      	beq.n	80048e4 <HAL_ETH_Init+0x298>
    {
      /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;  
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80048e0:	60da      	str	r2, [r3, #12]
 80048e2:	e002      	b.n	80048ea <HAL_ETH_Init+0x29e>
    }
    else
    {
      /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;           
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2200      	movs	r2, #0
 80048e8:	60da      	str	r2, [r3, #12]
    }
    /* Configure the MAC with the speed fixed by the auto-negotiation process */
    if((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	f003 0302 	and.w	r3, r3, #2
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d003      	beq.n	80048fc <HAL_ETH_Init+0x2b0>
    {  
      /* Set Ethernet speed to 10M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_10M; 
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	2200      	movs	r2, #0
 80048f8:	609a      	str	r2, [r3, #8]
 80048fa:	e035      	b.n	8004968 <HAL_ETH_Init+0x31c>
    }
    else
    {   
      /* Set Ethernet speed to 100M following the auto-negotiation */ 
      (heth->Init).Speed = ETH_SPEED_100M;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004902:	609a      	str	r2, [r3, #8]
 8004904:	e030      	b.n	8004968 <HAL_ETH_Init+0x31c>
 8004906:	bf00      	nop
 8004908:	03938700 	.word	0x03938700
 800490c:	40023800 	.word	0x40023800
 8004910:	40013800 	.word	0x40013800
 8004914:	01312cff 	.word	0x01312cff
 8004918:	02160ebf 	.word	0x02160ebf
 800491c:	05f5e0ff 	.word	0x05f5e0ff
 8004920:	08f0d17f 	.word	0x08f0d17f
    /* Check parameters */
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
    
    /* Set MAC Speed and Duplex Mode */
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3U) |
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	68db      	ldr	r3, [r3, #12]
 8004928:	08db      	lsrs	r3, r3, #3
 800492a:	b29a      	uxth	r2, r3
                                                (uint16_t)((heth->Init).Speed >> 1U))) != HAL_OK)
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	689b      	ldr	r3, [r3, #8]
 8004930:	085b      	lsrs	r3, r3, #1
 8004932:	b29b      	uxth	r3, r3
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3U) |
 8004934:	4313      	orrs	r3, r2
 8004936:	b29b      	uxth	r3, r3
 8004938:	461a      	mov	r2, r3
 800493a:	2100      	movs	r1, #0
 800493c:	6878      	ldr	r0, [r7, #4]
 800493e:	f000 fb52 	bl	8004fe6 <HAL_ETH_WritePHYRegister>
 8004942:	4603      	mov	r3, r0
 8004944:	2b00      	cmp	r3, #0
 8004946:	d00b      	beq.n	8004960 <HAL_ETH_Init+0x314>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8004948:	2301      	movs	r3, #1
 800494a:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 800494c:	6939      	ldr	r1, [r7, #16]
 800494e:	6878      	ldr	r0, [r7, #4]
 8004950:	f000 fd08 	bl	8005364 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2201      	movs	r2, #1
 8004958:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;
 800495c:	2301      	movs	r3, #1
 800495e:	e00c      	b.n	800497a <HAL_ETH_Init+0x32e>
    }  
    
    /* Delay to assure PHY configuration */
    HAL_Delay(PHY_CONFIG_DELAY);
 8004960:	f640 70ff 	movw	r0, #4095	; 0xfff
 8004964:	f7fd ffca 	bl	80028fc <HAL_Delay>
  }
  
  /* Config MAC and DMA */
  ETH_MACDMAConfig(heth, err);
 8004968:	6939      	ldr	r1, [r7, #16]
 800496a:	6878      	ldr	r0, [r7, #4]
 800496c:	f000 fcfa 	bl	8005364 <ETH_MACDMAConfig>
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	2201      	movs	r2, #1
 8004974:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 8004978:	2300      	movs	r3, #0
}
 800497a:	4618      	mov	r0, r3
 800497c:	3720      	adds	r7, #32
 800497e:	46bd      	mov	sp, r7
 8004980:	bd80      	pop	{r7, pc}
 8004982:	bf00      	nop

08004984 <HAL_ETH_DMATxDescListInit>:
  * @param  TxBuff Pointer to the first TxBuffer list
  * @param  TxBuffCount Number of the used Tx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMATxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMATxDescTab, uint8_t *TxBuff, uint32_t TxBuffCount)
{
 8004984:	b480      	push	{r7}
 8004986:	b087      	sub	sp, #28
 8004988:	af00      	add	r7, sp, #0
 800498a:	60f8      	str	r0, [r7, #12]
 800498c:	60b9      	str	r1, [r7, #8]
 800498e:	607a      	str	r2, [r7, #4]
 8004990:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 8004992:	2300      	movs	r3, #0
 8004994:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *dmatxdesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800499c:	2b01      	cmp	r3, #1
 800499e:	d101      	bne.n	80049a4 <HAL_ETH_DMATxDescListInit+0x20>
 80049a0:	2302      	movs	r3, #2
 80049a2:	e052      	b.n	8004a4a <HAL_ETH_DMATxDescListInit+0xc6>
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	2201      	movs	r2, #1
 80049a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	2202      	movs	r2, #2
 80049b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the DMATxDescToSet pointer with the first one of the DMATxDescTab list */
  heth->TxDesc = DMATxDescTab;
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	68ba      	ldr	r2, [r7, #8]
 80049b8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Fill each DMATxDesc descriptor with the right values */   
  for(i=0U; i < TxBuffCount; i++)
 80049ba:	2300      	movs	r3, #0
 80049bc:	617b      	str	r3, [r7, #20]
 80049be:	e030      	b.n	8004a22 <HAL_ETH_DMATxDescListInit+0x9e>
  {
    /* Get the pointer on the ith member of the Tx Desc list */
    dmatxdesc = DMATxDescTab + i;
 80049c0:	697b      	ldr	r3, [r7, #20]
 80049c2:	015b      	lsls	r3, r3, #5
 80049c4:	68ba      	ldr	r2, [r7, #8]
 80049c6:	4413      	add	r3, r2
 80049c8:	613b      	str	r3, [r7, #16]
    
    /* Set Second Address Chained bit */
    dmatxdesc->Status = ETH_DMATXDESC_TCH;  
 80049ca:	693b      	ldr	r3, [r7, #16]
 80049cc:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80049d0:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 address pointer */
    dmatxdesc->Buffer1Addr = (uint32_t)(&TxBuff[i*ETH_TX_BUF_SIZE]);
 80049d2:	697b      	ldr	r3, [r7, #20]
 80049d4:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80049d8:	fb02 f303 	mul.w	r3, r2, r3
 80049dc:	687a      	ldr	r2, [r7, #4]
 80049de:	4413      	add	r3, r2
 80049e0:	461a      	mov	r2, r3
 80049e2:	693b      	ldr	r3, [r7, #16]
 80049e4:	609a      	str	r2, [r3, #8]
    
    if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	69db      	ldr	r3, [r3, #28]
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d105      	bne.n	80049fa <HAL_ETH_DMATxDescListInit+0x76>
    {
      /* Set the DMA Tx descriptors checksum insertion */
      dmatxdesc->Status |= ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL;
 80049ee:	693b      	ldr	r3, [r7, #16]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 80049f6:	693b      	ldr	r3, [r7, #16]
 80049f8:	601a      	str	r2, [r3, #0]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (TxBuffCount-1U))
 80049fa:	683b      	ldr	r3, [r7, #0]
 80049fc:	3b01      	subs	r3, #1
 80049fe:	697a      	ldr	r2, [r7, #20]
 8004a00:	429a      	cmp	r2, r3
 8004a02:	d208      	bcs.n	8004a16 <HAL_ETH_DMATxDescListInit+0x92>
    {
      /* Set next descriptor address register with next descriptor base address */
      dmatxdesc->Buffer2NextDescAddr = (uint32_t)(DMATxDescTab+i+1U);
 8004a04:	697b      	ldr	r3, [r7, #20]
 8004a06:	3301      	adds	r3, #1
 8004a08:	015b      	lsls	r3, r3, #5
 8004a0a:	68ba      	ldr	r2, [r7, #8]
 8004a0c:	4413      	add	r3, r2
 8004a0e:	461a      	mov	r2, r3
 8004a10:	693b      	ldr	r3, [r7, #16]
 8004a12:	60da      	str	r2, [r3, #12]
 8004a14:	e002      	b.n	8004a1c <HAL_ETH_DMATxDescListInit+0x98>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      dmatxdesc->Buffer2NextDescAddr = (uint32_t) DMATxDescTab;  
 8004a16:	68ba      	ldr	r2, [r7, #8]
 8004a18:	693b      	ldr	r3, [r7, #16]
 8004a1a:	60da      	str	r2, [r3, #12]
  for(i=0U; i < TxBuffCount; i++)
 8004a1c:	697b      	ldr	r3, [r7, #20]
 8004a1e:	3301      	adds	r3, #1
 8004a20:	617b      	str	r3, [r7, #20]
 8004a22:	697a      	ldr	r2, [r7, #20]
 8004a24:	683b      	ldr	r3, [r7, #0]
 8004a26:	429a      	cmp	r2, r3
 8004a28:	d3ca      	bcc.n	80049c0 <HAL_ETH_DMATxDescListInit+0x3c>
    }
  }
  
  /* Set Transmit Descriptor List Address Register */
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	68ba      	ldr	r2, [r7, #8]
 8004a30:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004a34:	3310      	adds	r3, #16
 8004a36:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	2201      	movs	r2, #1
 8004a3c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	2200      	movs	r2, #0
 8004a44:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8004a48:	2300      	movs	r3, #0
}
 8004a4a:	4618      	mov	r0, r3
 8004a4c:	371c      	adds	r7, #28
 8004a4e:	46bd      	mov	sp, r7
 8004a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a54:	4770      	bx	lr

08004a56 <HAL_ETH_DMARxDescListInit>:
  * @param  RxBuff Pointer to the first RxBuffer list
  * @param  RxBuffCount Number of the used Rx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMARxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMARxDescTab, uint8_t *RxBuff, uint32_t RxBuffCount)
{
 8004a56:	b480      	push	{r7}
 8004a58:	b087      	sub	sp, #28
 8004a5a:	af00      	add	r7, sp, #0
 8004a5c:	60f8      	str	r0, [r7, #12]
 8004a5e:	60b9      	str	r1, [r7, #8]
 8004a60:	607a      	str	r2, [r7, #4]
 8004a62:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 8004a64:	2300      	movs	r3, #0
 8004a66:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *DMARxDesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004a6e:	2b01      	cmp	r3, #1
 8004a70:	d101      	bne.n	8004a76 <HAL_ETH_DMARxDescListInit+0x20>
 8004a72:	2302      	movs	r3, #2
 8004a74:	e056      	b.n	8004b24 <HAL_ETH_DMARxDescListInit+0xce>
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	2201      	movs	r2, #1
 8004a7a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	2202      	movs	r2, #2
 8004a82:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the Ethernet RxDesc pointer with the first one of the DMARxDescTab list */
  heth->RxDesc = DMARxDescTab; 
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	68ba      	ldr	r2, [r7, #8]
 8004a8a:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Fill each DMARxDesc descriptor with the right values */
  for(i=0U; i < RxBuffCount; i++)
 8004a8c:	2300      	movs	r3, #0
 8004a8e:	617b      	str	r3, [r7, #20]
 8004a90:	e034      	b.n	8004afc <HAL_ETH_DMARxDescListInit+0xa6>
  {
    /* Get the pointer on the ith member of the Rx Desc list */
    DMARxDesc = DMARxDescTab+i;
 8004a92:	697b      	ldr	r3, [r7, #20]
 8004a94:	015b      	lsls	r3, r3, #5
 8004a96:	68ba      	ldr	r2, [r7, #8]
 8004a98:	4413      	add	r3, r2
 8004a9a:	613b      	str	r3, [r7, #16]
    
    /* Set Own bit of the Rx descriptor Status */
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 8004a9c:	693b      	ldr	r3, [r7, #16]
 8004a9e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004aa2:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 size and Second Address Chained bit */
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;  
 8004aa4:	693b      	ldr	r3, [r7, #16]
 8004aa6:	f244 52f4 	movw	r2, #17908	; 0x45f4
 8004aaa:	605a      	str	r2, [r3, #4]
    
    /* Set Buffer1 address pointer */
    DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i*ETH_RX_BUF_SIZE]);
 8004aac:	697b      	ldr	r3, [r7, #20]
 8004aae:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8004ab2:	fb02 f303 	mul.w	r3, r2, r3
 8004ab6:	687a      	ldr	r2, [r7, #4]
 8004ab8:	4413      	add	r3, r2
 8004aba:	461a      	mov	r2, r3
 8004abc:	693b      	ldr	r3, [r7, #16]
 8004abe:	609a      	str	r2, [r3, #8]
    
    if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	699b      	ldr	r3, [r3, #24]
 8004ac4:	2b01      	cmp	r3, #1
 8004ac6:	d105      	bne.n	8004ad4 <HAL_ETH_DMARxDescListInit+0x7e>
    {
      /* Enable Ethernet DMA Rx Descriptor interrupt */
      DMARxDesc->ControlBufferSize &= ~ETH_DMARXDESC_DIC;
 8004ac8:	693b      	ldr	r3, [r7, #16]
 8004aca:	685b      	ldr	r3, [r3, #4]
 8004acc:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004ad0:	693b      	ldr	r3, [r7, #16]
 8004ad2:	605a      	str	r2, [r3, #4]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (RxBuffCount-1U))
 8004ad4:	683b      	ldr	r3, [r7, #0]
 8004ad6:	3b01      	subs	r3, #1
 8004ad8:	697a      	ldr	r2, [r7, #20]
 8004ada:	429a      	cmp	r2, r3
 8004adc:	d208      	bcs.n	8004af0 <HAL_ETH_DMARxDescListInit+0x9a>
    {
      /* Set next descriptor address register with next descriptor base address */
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab+i+1U); 
 8004ade:	697b      	ldr	r3, [r7, #20]
 8004ae0:	3301      	adds	r3, #1
 8004ae2:	015b      	lsls	r3, r3, #5
 8004ae4:	68ba      	ldr	r2, [r7, #8]
 8004ae6:	4413      	add	r3, r2
 8004ae8:	461a      	mov	r2, r3
 8004aea:	693b      	ldr	r3, [r7, #16]
 8004aec:	60da      	str	r2, [r3, #12]
 8004aee:	e002      	b.n	8004af6 <HAL_ETH_DMARxDescListInit+0xa0>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab); 
 8004af0:	68ba      	ldr	r2, [r7, #8]
 8004af2:	693b      	ldr	r3, [r7, #16]
 8004af4:	60da      	str	r2, [r3, #12]
  for(i=0U; i < RxBuffCount; i++)
 8004af6:	697b      	ldr	r3, [r7, #20]
 8004af8:	3301      	adds	r3, #1
 8004afa:	617b      	str	r3, [r7, #20]
 8004afc:	697a      	ldr	r2, [r7, #20]
 8004afe:	683b      	ldr	r3, [r7, #0]
 8004b00:	429a      	cmp	r2, r3
 8004b02:	d3c6      	bcc.n	8004a92 <HAL_ETH_DMARxDescListInit+0x3c>
    }
  }
  
  /* Set Receive Descriptor List Address Register */
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	68ba      	ldr	r2, [r7, #8]
 8004b0a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004b0e:	330c      	adds	r3, #12
 8004b10:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	2201      	movs	r2, #1
 8004b16:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	2200      	movs	r2, #0
 8004b1e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8004b22:	2300      	movs	r3, #0
}
 8004b24:	4618      	mov	r0, r3
 8004b26:	371c      	adds	r7, #28
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2e:	4770      	bx	lr

08004b30 <HAL_ETH_TransmitFrame>:
  *         the configuration information for ETHERNET module
  * @param  FrameLength Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_TransmitFrame(ETH_HandleTypeDef *heth, uint32_t FrameLength)
{
 8004b30:	b480      	push	{r7}
 8004b32:	b087      	sub	sp, #28
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	6078      	str	r0, [r7, #4]
 8004b38:	6039      	str	r1, [r7, #0]
  uint32_t bufcount = 0U, size = 0U, i = 0U;
 8004b3a:	2300      	movs	r3, #0
 8004b3c:	617b      	str	r3, [r7, #20]
 8004b3e:	2300      	movs	r3, #0
 8004b40:	60fb      	str	r3, [r7, #12]
 8004b42:	2300      	movs	r3, #0
 8004b44:	613b      	str	r3, [r7, #16]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004b4c:	2b01      	cmp	r3, #1
 8004b4e:	d101      	bne.n	8004b54 <HAL_ETH_TransmitFrame+0x24>
 8004b50:	2302      	movs	r3, #2
 8004b52:	e0cd      	b.n	8004cf0 <HAL_ETH_TransmitFrame+0x1c0>
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2201      	movs	r2, #1
 8004b58:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2202      	movs	r2, #2
 8004b60:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  if (FrameLength == 0U) 
 8004b64:	683b      	ldr	r3, [r7, #0]
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d109      	bne.n	8004b7e <HAL_ETH_TransmitFrame+0x4e>
  {
    /* Set ETH HAL state to READY */
    heth->State = HAL_ETH_STATE_READY;
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	2201      	movs	r2, #1
 8004b6e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	2200      	movs	r2, #0
 8004b76:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return  HAL_ERROR;                                    
 8004b7a:	2301      	movs	r3, #1
 8004b7c:	e0b8      	b.n	8004cf0 <HAL_ETH_TransmitFrame+0x1c0>
  }  
  
  /* Check if the descriptor is owned by the ETHERNET DMA (when set) or CPU (when reset) */
  if(((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	da09      	bge.n	8004b9c <HAL_ETH_TransmitFrame+0x6c>
  {  
    /* OWN bit set */
    heth->State = HAL_ETH_STATE_BUSY_TX;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	2212      	movs	r2, #18
 8004b8c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	2200      	movs	r2, #0
 8004b94:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return HAL_ERROR;
 8004b98:	2301      	movs	r3, #1
 8004b9a:	e0a9      	b.n	8004cf0 <HAL_ETH_TransmitFrame+0x1c0>
  }
  
  /* Get the number of needed Tx buffers for the current frame */
  if (FrameLength > ETH_TX_BUF_SIZE)
 8004b9c:	683b      	ldr	r3, [r7, #0]
 8004b9e:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8004ba2:	4293      	cmp	r3, r2
 8004ba4:	d915      	bls.n	8004bd2 <HAL_ETH_TransmitFrame+0xa2>
  {
    bufcount = FrameLength/ETH_TX_BUF_SIZE;
 8004ba6:	683b      	ldr	r3, [r7, #0]
 8004ba8:	4a54      	ldr	r2, [pc, #336]	; (8004cfc <HAL_ETH_TransmitFrame+0x1cc>)
 8004baa:	fba2 2303 	umull	r2, r3, r2, r3
 8004bae:	0a9b      	lsrs	r3, r3, #10
 8004bb0:	617b      	str	r3, [r7, #20]
    if (FrameLength % ETH_TX_BUF_SIZE) 
 8004bb2:	683a      	ldr	r2, [r7, #0]
 8004bb4:	4b51      	ldr	r3, [pc, #324]	; (8004cfc <HAL_ETH_TransmitFrame+0x1cc>)
 8004bb6:	fba3 1302 	umull	r1, r3, r3, r2
 8004bba:	0a9b      	lsrs	r3, r3, #10
 8004bbc:	f240 51f4 	movw	r1, #1524	; 0x5f4
 8004bc0:	fb01 f303 	mul.w	r3, r1, r3
 8004bc4:	1ad3      	subs	r3, r2, r3
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d005      	beq.n	8004bd6 <HAL_ETH_TransmitFrame+0xa6>
    {
      bufcount++;
 8004bca:	697b      	ldr	r3, [r7, #20]
 8004bcc:	3301      	adds	r3, #1
 8004bce:	617b      	str	r3, [r7, #20]
 8004bd0:	e001      	b.n	8004bd6 <HAL_ETH_TransmitFrame+0xa6>
    }
  }
  else 
  {  
    bufcount = 1U;
 8004bd2:	2301      	movs	r3, #1
 8004bd4:	617b      	str	r3, [r7, #20]
  }
  if (bufcount == 1U)
 8004bd6:	697b      	ldr	r3, [r7, #20]
 8004bd8:	2b01      	cmp	r3, #1
 8004bda:	d11c      	bne.n	8004c16 <HAL_ETH_TransmitFrame+0xe6>
  {
    /* Set LAST and FIRST segment */
    heth->TxDesc->Status |=ETH_DMATXDESC_FS|ETH_DMATXDESC_LS;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004be0:	681a      	ldr	r2, [r3, #0]
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004be6:	f042 5240 	orr.w	r2, r2, #805306368	; 0x30000000
 8004bea:	601a      	str	r2, [r3, #0]
    /* Set frame size */
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bf0:	683a      	ldr	r2, [r7, #0]
 8004bf2:	f3c2 020c 	ubfx	r2, r2, #0, #13
 8004bf6:	605a      	str	r2, [r3, #4]
    /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
    heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bfc:	681a      	ldr	r2, [r3, #0]
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c02:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8004c06:	601a      	str	r2, [r3, #0]
    /* Point to next descriptor */
    heth->TxDesc= (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c0c:	68db      	ldr	r3, [r3, #12]
 8004c0e:	461a      	mov	r2, r3
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	62da      	str	r2, [r3, #44]	; 0x2c
 8004c14:	e04b      	b.n	8004cae <HAL_ETH_TransmitFrame+0x17e>
  }
  else
  {
    for (i=0U; i< bufcount; i++)
 8004c16:	2300      	movs	r3, #0
 8004c18:	613b      	str	r3, [r7, #16]
 8004c1a:	e044      	b.n	8004ca6 <HAL_ETH_TransmitFrame+0x176>
    {
      /* Clear FIRST and LAST segment bits */
      heth->TxDesc->Status &= ~(ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c20:	681a      	ldr	r2, [r3, #0]
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c26:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004c2a:	601a      	str	r2, [r3, #0]
      
      if (i == 0U) 
 8004c2c:	693b      	ldr	r3, [r7, #16]
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d107      	bne.n	8004c42 <HAL_ETH_TransmitFrame+0x112>
      {
        /* Setting the first segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_FS;  
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c36:	681a      	ldr	r2, [r3, #0]
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c3c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004c40:	601a      	str	r2, [r3, #0]
      }
      
      /* Program size */
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c46:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8004c4a:	605a      	str	r2, [r3, #4]
      
      if (i == (bufcount-1U))
 8004c4c:	697b      	ldr	r3, [r7, #20]
 8004c4e:	3b01      	subs	r3, #1
 8004c50:	693a      	ldr	r2, [r7, #16]
 8004c52:	429a      	cmp	r2, r3
 8004c54:	d116      	bne.n	8004c84 <HAL_ETH_TransmitFrame+0x154>
      {
        /* Setting the last segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c5a:	681a      	ldr	r2, [r3, #0]
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c60:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8004c64:	601a      	str	r2, [r3, #0]
        size = FrameLength - (bufcount-1U)*ETH_TX_BUF_SIZE;
 8004c66:	697b      	ldr	r3, [r7, #20]
 8004c68:	4a25      	ldr	r2, [pc, #148]	; (8004d00 <HAL_ETH_TransmitFrame+0x1d0>)
 8004c6a:	fb02 f203 	mul.w	r2, r2, r3
 8004c6e:	683b      	ldr	r3, [r7, #0]
 8004c70:	4413      	add	r3, r2
 8004c72:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 8004c76:	60fb      	str	r3, [r7, #12]
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c7c:	68fa      	ldr	r2, [r7, #12]
 8004c7e:	f3c2 020c 	ubfx	r2, r2, #0, #13
 8004c82:	605a      	str	r2, [r3, #4]
      }
      
      /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c88:	681a      	ldr	r2, [r3, #0]
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c8e:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8004c92:	601a      	str	r2, [r3, #0]
      /* point to next descriptor */
      heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c98:	68db      	ldr	r3, [r3, #12]
 8004c9a:	461a      	mov	r2, r3
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	62da      	str	r2, [r3, #44]	; 0x2c
    for (i=0U; i< bufcount; i++)
 8004ca0:	693b      	ldr	r3, [r7, #16]
 8004ca2:	3301      	adds	r3, #1
 8004ca4:	613b      	str	r3, [r7, #16]
 8004ca6:	693a      	ldr	r2, [r7, #16]
 8004ca8:	697b      	ldr	r3, [r7, #20]
 8004caa:	429a      	cmp	r2, r3
 8004cac:	d3b6      	bcc.n	8004c1c <HAL_ETH_TransmitFrame+0xec>
    }
  }
  
  /* When Tx Buffer unavailable flag is set: clear it and resume transmission */
  if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004cb6:	3314      	adds	r3, #20
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f003 0304 	and.w	r3, r3, #4
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d00d      	beq.n	8004cde <HAL_ETH_TransmitFrame+0x1ae>
  {
    /* Clear TBUS ETHERNET DMA flag */
    (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004cca:	3314      	adds	r3, #20
 8004ccc:	2204      	movs	r2, #4
 8004cce:	601a      	str	r2, [r3, #0]
    /* Resume DMA transmission*/
    (heth->Instance)->DMATPDR = 0U;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004cd8:	3304      	adds	r3, #4
 8004cda:	2200      	movs	r2, #0
 8004cdc:	601a      	str	r2, [r3, #0]
  }
  
  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	2201      	movs	r2, #1
 8004ce2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	2200      	movs	r2, #0
 8004cea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8004cee:	2300      	movs	r3, #0
}
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	371c      	adds	r7, #28
 8004cf4:	46bd      	mov	sp, r7
 8004cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cfa:	4770      	bx	lr
 8004cfc:	ac02b00b 	.word	0xac02b00b
 8004d00:	fffffa0c 	.word	0xfffffa0c

08004d04 <HAL_ETH_GetReceivedFrame>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_GetReceivedFrame(ETH_HandleTypeDef *heth)
{
 8004d04:	b480      	push	{r7}
 8004d06:	b085      	sub	sp, #20
 8004d08:	af00      	add	r7, sp, #0
 8004d0a:	6078      	str	r0, [r7, #4]
  uint32_t framelength = 0U;
 8004d0c:	2300      	movs	r3, #0
 8004d0e:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004d16:	2b01      	cmp	r3, #1
 8004d18:	d101      	bne.n	8004d1e <HAL_ETH_GetReceivedFrame+0x1a>
 8004d1a:	2302      	movs	r3, #2
 8004d1c:	e070      	b.n	8004e00 <HAL_ETH_GetReceivedFrame+0xfc>
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	2201      	movs	r2, #1
 8004d22:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Check the ETH state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	2202      	movs	r2, #2
 8004d2a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Check if segment is not owned by DMA */
  /* (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && ((heth->RxDesc->Status & ETH_DMARXDESC_LS) != (uint32_t)RESET)) */
  if(((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET))
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	db5a      	blt.n	8004dee <HAL_ETH_GetReceivedFrame+0xea>
  {
    /* Check if last segment */
    if(((heth->RxDesc->Status & ETH_DMARXDESC_LS) != (uint32_t)RESET)) 
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d030      	beq.n	8004da8 <HAL_ETH_GetReceivedFrame+0xa4>
    {
      /* increment segment count */
      (heth->RxFrameInfos).SegCount++;
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d4a:	1c5a      	adds	r2, r3, #1
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	639a      	str	r2, [r3, #56]	; 0x38
      
      /* Check if last segment is first segment: one segment contains the frame */
      if ((heth->RxFrameInfos).SegCount == 1U)
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d54:	2b01      	cmp	r3, #1
 8004d56:	d103      	bne.n	8004d60 <HAL_ETH_GetReceivedFrame+0x5c>
      {
        (heth->RxFrameInfos).FSRxDesc =heth->RxDesc;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	631a      	str	r2, [r3, #48]	; 0x30
      }
      
      heth->RxFrameInfos.LSRxDesc = heth->RxDesc;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	635a      	str	r2, [r3, #52]	; 0x34
      
      /* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */
      framelength = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4U;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	0c1b      	lsrs	r3, r3, #16
 8004d70:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8004d74:	3b04      	subs	r3, #4
 8004d76:	60fb      	str	r3, [r7, #12]
      heth->RxFrameInfos.length = framelength;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	68fa      	ldr	r2, [r7, #12]
 8004d7c:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Get the address of the buffer start address */
      heth->RxFrameInfos.buffer = ((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d82:	689a      	ldr	r2, [r3, #8]
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	641a      	str	r2, [r3, #64]	; 0x40
      /* point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*) ((heth->RxDesc)->Buffer2NextDescAddr);
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d8c:	68db      	ldr	r3, [r3, #12]
 8004d8e:	461a      	mov	r2, r3
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Set HAL State to Ready */
      heth->State = HAL_ETH_STATE_READY;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	2201      	movs	r2, #1
 8004d98:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	2200      	movs	r2, #0
 8004da0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
      
      /* Return function status */
      return HAL_OK;
 8004da4:	2300      	movs	r3, #0
 8004da6:	e02b      	b.n	8004e00 <HAL_ETH_GetReceivedFrame+0xfc>
    }
    /* Check if first segment */
    else if((heth->RxDesc->Status & ETH_DMARXDESC_FS) != (uint32_t)RESET)
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d010      	beq.n	8004dd8 <HAL_ETH_GetReceivedFrame+0xd4>
    {
      (heth->RxFrameInfos).FSRxDesc = heth->RxDesc;
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	631a      	str	r2, [r3, #48]	; 0x30
      (heth->RxFrameInfos).LSRxDesc = NULL;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	2200      	movs	r2, #0
 8004dc2:	635a      	str	r2, [r3, #52]	; 0x34
      (heth->RxFrameInfos).SegCount = 1U;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2201      	movs	r2, #1
 8004dc8:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dce:	68db      	ldr	r3, [r3, #12]
 8004dd0:	461a      	mov	r2, r3
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	629a      	str	r2, [r3, #40]	; 0x28
 8004dd6:	e00a      	b.n	8004dee <HAL_ETH_GetReceivedFrame+0xea>
    }
    /* Check if intermediate segment */ 
    else
    {
      (heth->RxFrameInfos).SegCount++;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ddc:	1c5a      	adds	r2, r3, #1
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004de6:	68db      	ldr	r3, [r3, #12]
 8004de8:	461a      	mov	r2, r3
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	629a      	str	r2, [r3, #40]	; 0x28
    } 
  }
  
  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	2201      	movs	r2, #1
 8004df2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	2200      	movs	r2, #0
 8004dfa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_ERROR;
 8004dfe:	2301      	movs	r3, #1
}
 8004e00:	4618      	mov	r0, r3
 8004e02:	3714      	adds	r7, #20
 8004e04:	46bd      	mov	sp, r7
 8004e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0a:	4770      	bx	lr

08004e0c <HAL_ETH_IRQHandler>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 8004e0c:	b580      	push	{r7, lr}
 8004e0e:	b082      	sub	sp, #8
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	6078      	str	r0, [r7, #4]
  /* Frame received */
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_R)) 
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004e1c:	3314      	adds	r3, #20
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e24:	2b40      	cmp	r3, #64	; 0x40
 8004e26:	d112      	bne.n	8004e4e <HAL_ETH_IRQHandler+0x42>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 8004e28:	6878      	ldr	r0, [r7, #4]
 8004e2a:	f000 f860 	bl	8004eee <HAL_ETH_RxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

     /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004e36:	3314      	adds	r3, #20
 8004e38:	2240      	movs	r2, #64	; 0x40
 8004e3a:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2201      	movs	r2, #1
 8004e40:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2200      	movs	r2, #0
 8004e48:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004e4c:	e01b      	b.n	8004e86 <HAL_ETH_IRQHandler+0x7a>

  }
  /* Frame transmitted */
  else if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_T)) 
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004e56:	3314      	adds	r3, #20
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f003 0301 	and.w	r3, r3, #1
 8004e5e:	2b01      	cmp	r3, #1
 8004e60:	d111      	bne.n	8004e86 <HAL_ETH_IRQHandler+0x7a>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*  Call resgistered Transfer complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 8004e62:	6878      	ldr	r0, [r7, #4]
 8004e64:	f000 f839 	bl	8004eda <HAL_ETH_TxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_T);
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004e70:	3314      	adds	r3, #20
 8004e72:	2201      	movs	r2, #1
 8004e74:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	2201      	movs	r2, #1
 8004e7a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	2200      	movs	r2, #0
 8004e82:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
  
  /* Clear the interrupt flags */
  __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_NIS);
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004e8e:	3314      	adds	r3, #20
 8004e90:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004e94:	601a      	str	r2, [r3, #0]
  
  /* ETH DMA Error */
  if(__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_AIS))
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004e9e:	3314      	adds	r3, #20
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004ea6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004eaa:	d112      	bne.n	8004ed2 <HAL_ETH_IRQHandler+0xc6>
  {
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    heth->DMAErrorCallback(heth);
#else
    /* Ethernet Error callback */
    HAL_ETH_ErrorCallback(heth);
 8004eac:	6878      	ldr	r0, [r7, #4]
 8004eae:	f000 f828 	bl	8004f02 <HAL_ETH_ErrorCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the interrupt flags */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004eba:	3314      	adds	r3, #20
 8004ebc:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004ec0:	601a      	str	r2, [r3, #0]
  
    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	2201      	movs	r2, #1
 8004ec6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	2200      	movs	r2, #0
 8004ece:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
}
 8004ed2:	bf00      	nop
 8004ed4:	3708      	adds	r7, #8
 8004ed6:	46bd      	mov	sp, r7
 8004ed8:	bd80      	pop	{r7, pc}

08004eda <HAL_ETH_TxCpltCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
{
 8004eda:	b480      	push	{r7}
 8004edc:	b083      	sub	sp, #12
 8004ede:	af00      	add	r7, sp, #0
 8004ee0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */ 
}
 8004ee2:	bf00      	nop
 8004ee4:	370c      	adds	r7, #12
 8004ee6:	46bd      	mov	sp, r7
 8004ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eec:	4770      	bx	lr

08004eee <HAL_ETH_RxCpltCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
{
 8004eee:	b480      	push	{r7}
 8004ef0:	b083      	sub	sp, #12
 8004ef2:	af00      	add	r7, sp, #0
 8004ef4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */ 
}
 8004ef6:	bf00      	nop
 8004ef8:	370c      	adds	r7, #12
 8004efa:	46bd      	mov	sp, r7
 8004efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f00:	4770      	bx	lr

08004f02 <HAL_ETH_ErrorCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth)
{
 8004f02:	b480      	push	{r7}
 8004f04:	b083      	sub	sp, #12
 8004f06:	af00      	add	r7, sp, #0
 8004f08:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */ 
}
 8004f0a:	bf00      	nop
 8004f0c:	370c      	adds	r7, #12
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f14:	4770      	bx	lr

08004f16 <HAL_ETH_ReadPHYRegister>:
  *                   More PHY register could be read depending on the used PHY
  * @param RegValue PHY register value                  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegValue)
{
 8004f16:	b580      	push	{r7, lr}
 8004f18:	b086      	sub	sp, #24
 8004f1a:	af00      	add	r7, sp, #0
 8004f1c:	60f8      	str	r0, [r7, #12]
 8004f1e:	460b      	mov	r3, r1
 8004f20:	607a      	str	r2, [r7, #4]
 8004f22:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;     
 8004f24:	2300      	movs	r3, #0
 8004f26:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8004f28:	2300      	movs	r3, #0
 8004f2a:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004f32:	b2db      	uxtb	r3, r3
 8004f34:	2b82      	cmp	r3, #130	; 0x82
 8004f36:	d101      	bne.n	8004f3c <HAL_ETH_ReadPHYRegister+0x26>
  {
    return HAL_BUSY;
 8004f38:	2302      	movs	r3, #2
 8004f3a:	e050      	b.n	8004fde <HAL_ETH_ReadPHYRegister+0xc8>
  }
  /* Set ETH HAL State to BUSY_RD */
  heth->State = HAL_ETH_STATE_BUSY_RD;
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	2282      	movs	r2, #130	; 0x82
 8004f40:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	691b      	ldr	r3, [r3, #16]
 8004f4a:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8004f4c:	697b      	ldr	r3, [r7, #20]
 8004f4e:	f003 031c 	and.w	r3, r3, #28
 8004f52:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII address register value */
  tmpreg1 |=(((uint32_t)heth->Init.PhyAddress << 11U) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	8a1b      	ldrh	r3, [r3, #16]
 8004f58:	02db      	lsls	r3, r3, #11
 8004f5a:	b29b      	uxth	r3, r3
 8004f5c:	697a      	ldr	r2, [r7, #20]
 8004f5e:	4313      	orrs	r3, r2
 8004f60:	617b      	str	r3, [r7, #20]
  tmpreg1 |=(((uint32_t)PHYReg<<6U) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 8004f62:	897b      	ldrh	r3, [r7, #10]
 8004f64:	019b      	lsls	r3, r3, #6
 8004f66:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8004f6a:	697a      	ldr	r2, [r7, #20]
 8004f6c:	4313      	orrs	r3, r2
 8004f6e:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 8004f70:	697b      	ldr	r3, [r7, #20]
 8004f72:	f023 0302 	bic.w	r3, r3, #2
 8004f76:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 8004f78:	697b      	ldr	r3, [r7, #20]
 8004f7a:	f043 0301 	orr.w	r3, r3, #1
 8004f7e:	617b      	str	r3, [r7, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	697a      	ldr	r2, [r7, #20]
 8004f86:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8004f88:	f7fd fcac 	bl	80028e4 <HAL_GetTick>
 8004f8c:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8004f8e:	e015      	b.n	8004fbc <HAL_ETH_ReadPHYRegister+0xa6>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_READ_TO)
 8004f90:	f7fd fca8 	bl	80028e4 <HAL_GetTick>
 8004f94:	4602      	mov	r2, r0
 8004f96:	693b      	ldr	r3, [r7, #16]
 8004f98:	1ad3      	subs	r3, r2, r3
 8004f9a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004f9e:	d309      	bcc.n	8004fb4 <HAL_ETH_ReadPHYRegister+0x9e>
    {
      heth->State= HAL_ETH_STATE_READY;
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	2201      	movs	r2, #1
 8004fa4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	2200      	movs	r2, #0
 8004fac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 8004fb0:	2303      	movs	r3, #3
 8004fb2:	e014      	b.n	8004fde <HAL_ETH_ReadPHYRegister+0xc8>
    }
    
    tmpreg1 = heth->Instance->MACMIIAR;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	691b      	ldr	r3, [r3, #16]
 8004fba:	617b      	str	r3, [r7, #20]
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8004fbc:	697b      	ldr	r3, [r7, #20]
 8004fbe:	f003 0301 	and.w	r3, r3, #1
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d1e4      	bne.n	8004f90 <HAL_ETH_ReadPHYRegister+0x7a>
  }
  
  /* Get MACMIIDR value */
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	695b      	ldr	r3, [r3, #20]
 8004fcc:	b29b      	uxth	r3, r3
 8004fce:	461a      	mov	r2, r3
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	2201      	movs	r2, #1
 8004fd8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 8004fdc:	2300      	movs	r3, #0
}
 8004fde:	4618      	mov	r0, r3
 8004fe0:	3718      	adds	r7, #24
 8004fe2:	46bd      	mov	sp, r7
 8004fe4:	bd80      	pop	{r7, pc}

08004fe6 <HAL_ETH_WritePHYRegister>:
  *             More PHY register could be written depending on the used PHY
  * @param  RegValue the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegValue)
{
 8004fe6:	b580      	push	{r7, lr}
 8004fe8:	b086      	sub	sp, #24
 8004fea:	af00      	add	r7, sp, #0
 8004fec:	60f8      	str	r0, [r7, #12]
 8004fee:	460b      	mov	r3, r1
 8004ff0:	607a      	str	r2, [r7, #4]
 8004ff2:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;
 8004ff4:	2300      	movs	r3, #0
 8004ff6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8004ff8:	2300      	movs	r3, #0
 8004ffa:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005002:	b2db      	uxtb	r3, r3
 8005004:	2b42      	cmp	r3, #66	; 0x42
 8005006:	d101      	bne.n	800500c <HAL_ETH_WritePHYRegister+0x26>
  {
    return HAL_BUSY;
 8005008:	2302      	movs	r3, #2
 800500a:	e04e      	b.n	80050aa <HAL_ETH_WritePHYRegister+0xc4>
  }
  /* Set ETH HAL State to BUSY_WR */
  heth->State = HAL_ETH_STATE_BUSY_WR;
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	2242      	movs	r2, #66	; 0x42
 8005010:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	691b      	ldr	r3, [r3, #16]
 800501a:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 800501c:	697b      	ldr	r3, [r7, #20]
 800501e:	f003 031c 	and.w	r3, r3, #28
 8005022:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII register address value */
  tmpreg1 |=(((uint32_t)heth->Init.PhyAddress<<11U) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	8a1b      	ldrh	r3, [r3, #16]
 8005028:	02db      	lsls	r3, r3, #11
 800502a:	b29b      	uxth	r3, r3
 800502c:	697a      	ldr	r2, [r7, #20]
 800502e:	4313      	orrs	r3, r2
 8005030:	617b      	str	r3, [r7, #20]
  tmpreg1 |=(((uint32_t)PHYReg<<6U) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 8005032:	897b      	ldrh	r3, [r7, #10]
 8005034:	019b      	lsls	r3, r3, #6
 8005036:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 800503a:	697a      	ldr	r2, [r7, #20]
 800503c:	4313      	orrs	r3, r2
 800503e:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 8005040:	697b      	ldr	r3, [r7, #20]
 8005042:	f043 0302 	orr.w	r3, r3, #2
 8005046:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 8005048:	697b      	ldr	r3, [r7, #20]
 800504a:	f043 0301 	orr.w	r3, r3, #1
 800504e:	617b      	str	r3, [r7, #20]
  
  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	b29a      	uxth	r2, r3
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	615a      	str	r2, [r3, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	697a      	ldr	r2, [r7, #20]
 8005060:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8005062:	f7fd fc3f 	bl	80028e4 <HAL_GetTick>
 8005066:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8005068:	e015      	b.n	8005096 <HAL_ETH_WritePHYRegister+0xb0>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_WRITE_TO)
 800506a:	f7fd fc3b 	bl	80028e4 <HAL_GetTick>
 800506e:	4602      	mov	r2, r0
 8005070:	693b      	ldr	r3, [r7, #16]
 8005072:	1ad3      	subs	r3, r2, r3
 8005074:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005078:	d309      	bcc.n	800508e <HAL_ETH_WritePHYRegister+0xa8>
    {
      heth->State= HAL_ETH_STATE_READY;
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	2201      	movs	r2, #1
 800507e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	2200      	movs	r2, #0
 8005086:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 800508a:	2303      	movs	r3, #3
 800508c:	e00d      	b.n	80050aa <HAL_ETH_WritePHYRegister+0xc4>
    }
    
    tmpreg1 = heth->Instance->MACMIIAR;
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	691b      	ldr	r3, [r3, #16]
 8005094:	617b      	str	r3, [r7, #20]
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8005096:	697b      	ldr	r3, [r7, #20]
 8005098:	f003 0301 	and.w	r3, r3, #1
 800509c:	2b00      	cmp	r3, #0
 800509e:	d1e4      	bne.n	800506a <HAL_ETH_WritePHYRegister+0x84>
  }
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	2201      	movs	r2, #1
 80050a4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK; 
 80050a8:	2300      	movs	r3, #0
}
 80050aa:	4618      	mov	r0, r3
 80050ac:	3718      	adds	r7, #24
 80050ae:	46bd      	mov	sp, r7
 80050b0:	bd80      	pop	{r7, pc}

080050b2 <HAL_ETH_Start>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
{  
 80050b2:	b580      	push	{r7, lr}
 80050b4:	b082      	sub	sp, #8
 80050b6:	af00      	add	r7, sp, #0
 80050b8:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80050c0:	2b01      	cmp	r3, #1
 80050c2:	d101      	bne.n	80050c8 <HAL_ETH_Start+0x16>
 80050c4:	2302      	movs	r3, #2
 80050c6:	e01f      	b.n	8005108 <HAL_ETH_Start+0x56>
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	2201      	movs	r2, #1
 80050cc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2202      	movs	r2, #2
 80050d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Enable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionEnable(heth);
 80050d8:	6878      	ldr	r0, [r7, #4]
 80050da:	f000 fb45 	bl	8005768 <ETH_MACTransmissionEnable>
  
  /* Enable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionEnable(heth);
 80050de:	6878      	ldr	r0, [r7, #4]
 80050e0:	f000 fb7c 	bl	80057dc <ETH_MACReceptionEnable>
  
  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 80050e4:	6878      	ldr	r0, [r7, #4]
 80050e6:	f000 fc13 	bl	8005910 <ETH_FlushTransmitFIFO>
  
  /* Start DMA transmission */
  ETH_DMATransmissionEnable(heth);
 80050ea:	6878      	ldr	r0, [r7, #4]
 80050ec:	f000 fbb0 	bl	8005850 <ETH_DMATransmissionEnable>
  
  /* Start DMA reception */
  ETH_DMAReceptionEnable(heth);
 80050f0:	6878      	ldr	r0, [r7, #4]
 80050f2:	f000 fbdd 	bl	80058b0 <ETH_DMAReceptionEnable>
  
  /* Set the ETH state to READY*/
  heth->State= HAL_ETH_STATE_READY;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	2201      	movs	r2, #1
 80050fa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	2200      	movs	r2, #0
 8005102:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8005106:	2300      	movs	r3, #0
}
 8005108:	4618      	mov	r0, r3
 800510a:	3708      	adds	r7, #8
 800510c:	46bd      	mov	sp, r7
 800510e:	bd80      	pop	{r7, pc}

08005110 <HAL_ETH_Stop>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop(ETH_HandleTypeDef *heth)
{  
 8005110:	b580      	push	{r7, lr}
 8005112:	b082      	sub	sp, #8
 8005114:	af00      	add	r7, sp, #0
 8005116:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800511e:	2b01      	cmp	r3, #1
 8005120:	d101      	bne.n	8005126 <HAL_ETH_Stop+0x16>
 8005122:	2302      	movs	r3, #2
 8005124:	e01f      	b.n	8005166 <HAL_ETH_Stop+0x56>
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	2201      	movs	r2, #1
 800512a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	2202      	movs	r2, #2
 8005132:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Stop DMA transmission */
  ETH_DMATransmissionDisable(heth);
 8005136:	6878      	ldr	r0, [r7, #4]
 8005138:	f000 fba2 	bl	8005880 <ETH_DMATransmissionDisable>
  
  /* Stop DMA reception */
  ETH_DMAReceptionDisable(heth);
 800513c:	6878      	ldr	r0, [r7, #4]
 800513e:	f000 fbcf 	bl	80058e0 <ETH_DMAReceptionDisable>
  
  /* Disable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionDisable(heth);
 8005142:	6878      	ldr	r0, [r7, #4]
 8005144:	f000 fb67 	bl	8005816 <ETH_MACReceptionDisable>
  
  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 8005148:	6878      	ldr	r0, [r7, #4]
 800514a:	f000 fbe1 	bl	8005910 <ETH_FlushTransmitFIFO>
  
  /* Disable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionDisable(heth);
 800514e:	6878      	ldr	r0, [r7, #4]
 8005150:	f000 fb27 	bl	80057a2 <ETH_MACTransmissionDisable>
  
  /* Set the ETH state*/
  heth->State = HAL_ETH_STATE_READY;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	2201      	movs	r2, #1
 8005158:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2200      	movs	r2, #0
 8005160:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8005164:	2300      	movs	r3, #0
}
 8005166:	4618      	mov	r0, r3
 8005168:	3708      	adds	r7, #8
 800516a:	46bd      	mov	sp, r7
 800516c:	bd80      	pop	{r7, pc}
	...

08005170 <HAL_ETH_ConfigMAC>:
  *         the configuration information for ETHERNET module
  * @param  macconf MAC Configuration structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ConfigMAC(ETH_HandleTypeDef *heth, ETH_MACInitTypeDef *macconf)
{
 8005170:	b580      	push	{r7, lr}
 8005172:	b084      	sub	sp, #16
 8005174:	af00      	add	r7, sp, #0
 8005176:	6078      	str	r0, [r7, #4]
 8005178:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0U;
 800517a:	2300      	movs	r3, #0
 800517c:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005184:	2b01      	cmp	r3, #1
 8005186:	d101      	bne.n	800518c <HAL_ETH_ConfigMAC+0x1c>
 8005188:	2302      	movs	r3, #2
 800518a:	e0e4      	b.n	8005356 <HAL_ETH_ConfigMAC+0x1e6>
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	2201      	movs	r2, #1
 8005190:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State= HAL_ETH_STATE_BUSY;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2202      	movs	r2, #2
 8005198:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  assert_param(IS_ETH_SPEED(heth->Init.Speed));
  assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode)); 
  
  if (macconf != NULL)
 800519c:	683b      	ldr	r3, [r7, #0]
 800519e:	2b00      	cmp	r3, #0
 80051a0:	f000 80b1 	beq.w	8005306 <HAL_ETH_ConfigMAC+0x196>
    assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
    assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));
    
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg1 = (heth->Instance)->MACCR;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	60fb      	str	r3, [r7, #12]
    /* Clear WD, PCE, PS, TE and RE bits */
    tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 80051ac:	68fa      	ldr	r2, [r7, #12]
 80051ae:	4b6c      	ldr	r3, [pc, #432]	; (8005360 <HAL_ETH_ConfigMAC+0x1f0>)
 80051b0:	4013      	ands	r3, r2
 80051b2:	60fb      	str	r3, [r7, #12]
    
    tmpreg1 |= (uint32_t)(macconf->Watchdog | 
 80051b4:	683b      	ldr	r3, [r7, #0]
 80051b6:	681a      	ldr	r2, [r3, #0]
                         macconf->Jabber | 
 80051b8:	683b      	ldr	r3, [r7, #0]
 80051ba:	685b      	ldr	r3, [r3, #4]
    tmpreg1 |= (uint32_t)(macconf->Watchdog | 
 80051bc:	431a      	orrs	r2, r3
                         macconf->InterFrameGap |
 80051be:	683b      	ldr	r3, [r7, #0]
 80051c0:	689b      	ldr	r3, [r3, #8]
                         macconf->Jabber | 
 80051c2:	431a      	orrs	r2, r3
                         macconf->CarrierSense |
 80051c4:	683b      	ldr	r3, [r7, #0]
 80051c6:	68db      	ldr	r3, [r3, #12]
                         macconf->InterFrameGap |
 80051c8:	431a      	orrs	r2, r3
                         (heth->Init).Speed | 
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	689b      	ldr	r3, [r3, #8]
                         macconf->CarrierSense |
 80051ce:	431a      	orrs	r2, r3
                         macconf->ReceiveOwn |
 80051d0:	683b      	ldr	r3, [r7, #0]
 80051d2:	691b      	ldr	r3, [r3, #16]
                         (heth->Init).Speed | 
 80051d4:	431a      	orrs	r2, r3
                         macconf->LoopbackMode |
 80051d6:	683b      	ldr	r3, [r7, #0]
 80051d8:	695b      	ldr	r3, [r3, #20]
                         macconf->ReceiveOwn |
 80051da:	431a      	orrs	r2, r3
                         (heth->Init).DuplexMode | 
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	68db      	ldr	r3, [r3, #12]
                         macconf->LoopbackMode |
 80051e0:	431a      	orrs	r2, r3
                         macconf->ChecksumOffload |    
 80051e2:	683b      	ldr	r3, [r7, #0]
 80051e4:	699b      	ldr	r3, [r3, #24]
                         (heth->Init).DuplexMode | 
 80051e6:	431a      	orrs	r2, r3
                         macconf->RetryTransmission | 
 80051e8:	683b      	ldr	r3, [r7, #0]
 80051ea:	69db      	ldr	r3, [r3, #28]
                         macconf->ChecksumOffload |    
 80051ec:	431a      	orrs	r2, r3
                         macconf->AutomaticPadCRCStrip | 
 80051ee:	683b      	ldr	r3, [r7, #0]
 80051f0:	6a1b      	ldr	r3, [r3, #32]
                         macconf->RetryTransmission | 
 80051f2:	431a      	orrs	r2, r3
                         macconf->BackOffLimit | 
 80051f4:	683b      	ldr	r3, [r7, #0]
 80051f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                         macconf->AutomaticPadCRCStrip | 
 80051f8:	431a      	orrs	r2, r3
                         macconf->DeferralCheck);
 80051fa:	683b      	ldr	r3, [r7, #0]
 80051fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                         macconf->BackOffLimit | 
 80051fe:	4313      	orrs	r3, r2
    tmpreg1 |= (uint32_t)(macconf->Watchdog | 
 8005200:	68fa      	ldr	r2, [r7, #12]
 8005202:	4313      	orrs	r3, r2
 8005204:	60fb      	str	r3, [r7, #12]
    
    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	68fa      	ldr	r2, [r7, #12]
 800520c:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8005216:	2001      	movs	r0, #1
 8005218:	f7fd fb70 	bl	80028fc <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1; 
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	68fa      	ldr	r2, [r7, #12]
 8005222:	601a      	str	r2, [r3, #0]
    
    /*----------------------- ETHERNET MACFFR Configuration --------------------*/ 
    /* Write to ETHERNET MACFFR */  
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8005224:	683b      	ldr	r3, [r7, #0]
 8005226:	6ada      	ldr	r2, [r3, #44]	; 0x2c
                                          macconf->SourceAddrFilter |
 8005228:	683b      	ldr	r3, [r7, #0]
 800522a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 800522c:	431a      	orrs	r2, r3
                                          macconf->PassControlFrames |
 800522e:	683b      	ldr	r3, [r7, #0]
 8005230:	6b5b      	ldr	r3, [r3, #52]	; 0x34
                                          macconf->SourceAddrFilter |
 8005232:	431a      	orrs	r2, r3
                                          macconf->BroadcastFramesReception | 
 8005234:	683b      	ldr	r3, [r7, #0]
 8005236:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                          macconf->PassControlFrames |
 8005238:	431a      	orrs	r2, r3
                                          macconf->DestinationAddrFilter |
 800523a:	683b      	ldr	r3, [r7, #0]
 800523c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                                          macconf->BroadcastFramesReception | 
 800523e:	431a      	orrs	r2, r3
                                          macconf->PromiscuousMode |
 8005240:	683b      	ldr	r3, [r7, #0]
 8005242:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                                          macconf->DestinationAddrFilter |
 8005244:	431a      	orrs	r2, r3
                                          macconf->MulticastFramesFilter |
 8005246:	683b      	ldr	r3, [r7, #0]
 8005248:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                                          macconf->PromiscuousMode |
 800524a:	ea42 0103 	orr.w	r1, r2, r3
                                          macconf->UnicastFramesFilter);
 800524e:	683b      	ldr	r3, [r7, #0]
 8005250:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
                                          macconf->MulticastFramesFilter |
 8005256:	430a      	orrs	r2, r1
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8005258:	605a      	str	r2, [r3, #4]
     
     /* Wait until the write operation will be taken into account :
     at least four TX_CLK/RX_CLK clock cycles */
     tmpreg1 = (heth->Instance)->MACFFR;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	685b      	ldr	r3, [r3, #4]
 8005260:	60fb      	str	r3, [r7, #12]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8005262:	2001      	movs	r0, #1
 8005264:	f7fd fb4a 	bl	80028fc <HAL_Delay>
     (heth->Instance)->MACFFR = tmpreg1;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	68fa      	ldr	r2, [r7, #12]
 800526e:	605a      	str	r2, [r3, #4]
     
     /*--------------- ETHERNET MACHTHR and MACHTLR Configuration ---------------*/
     /* Write to ETHERNET MACHTHR */
     (heth->Instance)->MACHTHR = (uint32_t)macconf->HashTableHigh;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	683a      	ldr	r2, [r7, #0]
 8005276:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8005278:	609a      	str	r2, [r3, #8]
     
     /* Write to ETHERNET MACHTLR */
     (heth->Instance)->MACHTLR = (uint32_t)macconf->HashTableLow;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	683a      	ldr	r2, [r7, #0]
 8005280:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8005282:	60da      	str	r2, [r3, #12]
     /*----------------------- ETHERNET MACFCR Configuration --------------------*/
     
     /* Get the ETHERNET MACFCR value */  
     tmpreg1 = (heth->Instance)->MACFCR;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	699b      	ldr	r3, [r3, #24]
 800528a:	60fb      	str	r3, [r7, #12]
     /* Clear xx bits */
     tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 800528c:	68fa      	ldr	r2, [r7, #12]
 800528e:	f64f 7341 	movw	r3, #65345	; 0xff41
 8005292:	4013      	ands	r3, r2
 8005294:	60fb      	str	r3, [r7, #12]
     
     tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) | 
 8005296:	683b      	ldr	r3, [r7, #0]
 8005298:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800529a:	041a      	lsls	r2, r3, #16
                          macconf->ZeroQuantaPause |
 800529c:	683b      	ldr	r3, [r7, #0]
 800529e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
     tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) | 
 80052a0:	431a      	orrs	r2, r3
                          macconf->PauseLowThreshold |
 80052a2:	683b      	ldr	r3, [r7, #0]
 80052a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
                          macconf->ZeroQuantaPause |
 80052a6:	431a      	orrs	r2, r3
                          macconf->UnicastPauseFrameDetect | 
 80052a8:	683b      	ldr	r3, [r7, #0]
 80052aa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
                          macconf->PauseLowThreshold |
 80052ac:	431a      	orrs	r2, r3
                          macconf->ReceiveFlowControl |
 80052ae:	683b      	ldr	r3, [r7, #0]
 80052b0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
                          macconf->UnicastPauseFrameDetect | 
 80052b2:	431a      	orrs	r2, r3
                          macconf->TransmitFlowControl); 
 80052b4:	683b      	ldr	r3, [r7, #0]
 80052b6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
                          macconf->ReceiveFlowControl |
 80052b8:	4313      	orrs	r3, r2
     tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) | 
 80052ba:	68fa      	ldr	r2, [r7, #12]
 80052bc:	4313      	orrs	r3, r2
 80052be:	60fb      	str	r3, [r7, #12]
     
     /* Write to ETHERNET MACFCR */
     (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	68fa      	ldr	r2, [r7, #12]
 80052c6:	619a      	str	r2, [r3, #24]
     
     /* Wait until the write operation will be taken into account :
     at least four TX_CLK/RX_CLK clock cycles */
     tmpreg1 = (heth->Instance)->MACFCR;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	699b      	ldr	r3, [r3, #24]
 80052ce:	60fb      	str	r3, [r7, #12]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 80052d0:	2001      	movs	r0, #1
 80052d2:	f7fd fb13 	bl	80028fc <HAL_Delay>
     (heth->Instance)->MACFCR = tmpreg1;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	68fa      	ldr	r2, [r7, #12]
 80052dc:	619a      	str	r2, [r3, #24]
     
     /*----------------------- ETHERNET MACVLANTR Configuration -----------------*/
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 80052de:	683b      	ldr	r3, [r7, #0]
 80052e0:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
                                              macconf->VLANTagIdentifier);
 80052e2:	683b      	ldr	r3, [r7, #0]
 80052e4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	430a      	orrs	r2, r1
 80052ec:	61da      	str	r2, [r3, #28]
      
      /* Wait until the write operation will be taken into account :
      at least four TX_CLK/RX_CLK clock cycles */
      tmpreg1 = (heth->Instance)->MACVLANTR;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	69db      	ldr	r3, [r3, #28]
 80052f4:	60fb      	str	r3, [r7, #12]
      HAL_Delay(ETH_REG_WRITE_DELAY);
 80052f6:	2001      	movs	r0, #1
 80052f8:	f7fd fb00 	bl	80028fc <HAL_Delay>
      (heth->Instance)->MACVLANTR = tmpreg1;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	68fa      	ldr	r2, [r7, #12]
 8005302:	61da      	str	r2, [r3, #28]
 8005304:	e01e      	b.n	8005344 <HAL_ETH_ConfigMAC+0x1d4>
  }
  else /* macconf == NULL : here we just configure Speed and Duplex mode */
  {
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg1 = (heth->Instance)->MACCR;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	60fb      	str	r3, [r7, #12]
    
    /* Clear FES and DM bits */
    tmpreg1 &= ~(0x00004800U);
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8005314:	60fb      	str	r3, [r7, #12]
    
    tmpreg1 |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	689a      	ldr	r2, [r3, #8]
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	68db      	ldr	r3, [r3, #12]
 800531e:	4313      	orrs	r3, r2
 8005320:	68fa      	ldr	r2, [r7, #12]
 8005322:	4313      	orrs	r3, r2
 8005324:	60fb      	str	r3, [r7, #12]
    
    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	68fa      	ldr	r2, [r7, #12]
 800532c:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8005336:	2001      	movs	r0, #1
 8005338:	f7fd fae0 	bl	80028fc <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	68fa      	ldr	r2, [r7, #12]
 8005342:	601a      	str	r2, [r3, #0]
  }
  
  /* Set the ETH state to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	2201      	movs	r2, #1
 8005348:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	2200      	movs	r2, #0
 8005350:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;  
 8005354:	2300      	movs	r3, #0
}
 8005356:	4618      	mov	r0, r3
 8005358:	3710      	adds	r7, #16
 800535a:	46bd      	mov	sp, r7
 800535c:	bd80      	pop	{r7, pc}
 800535e:	bf00      	nop
 8005360:	ff20810f 	.word	0xff20810f

08005364 <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 8005364:	b580      	push	{r7, lr}
 8005366:	b0b0      	sub	sp, #192	; 0xc0
 8005368:	af00      	add	r7, sp, #0
 800536a:	6078      	str	r0, [r7, #4]
 800536c:	6039      	str	r1, [r7, #0]
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg1 = 0U;
 800536e:	2300      	movs	r3, #0
 8005370:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 8005374:	683b      	ldr	r3, [r7, #0]
 8005376:	2b00      	cmp	r3, #0
 8005378:	d007      	beq.n	800538a <ETH_MACDMAConfig+0x26>
  {
    /* Set Ethernet duplex mode to Full-duplex */
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005380:	60da      	str	r2, [r3, #12]
    
    /* Set Ethernet speed to 100M */
    (heth->Init).Speed = ETH_SPEED_100M;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005388:	609a      	str	r2, [r3, #8]
  }
  
  /* Ethernet MAC default initialization **************************************/
  macinit.Watchdog = ETH_WATCHDOG_ENABLE;
 800538a:	2300      	movs	r3, #0
 800538c:	64bb      	str	r3, [r7, #72]	; 0x48
  macinit.Jabber = ETH_JABBER_ENABLE;
 800538e:	2300      	movs	r3, #0
 8005390:	64fb      	str	r3, [r7, #76]	; 0x4c
  macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
 8005392:	2300      	movs	r3, #0
 8005394:	653b      	str	r3, [r7, #80]	; 0x50
  macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
 8005396:	2300      	movs	r3, #0
 8005398:	657b      	str	r3, [r7, #84]	; 0x54
  macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
 800539a:	2300      	movs	r3, #0
 800539c:	65bb      	str	r3, [r7, #88]	; 0x58
  macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
 800539e:	2300      	movs	r3, #0
 80053a0:	65fb      	str	r3, [r7, #92]	; 0x5c
  if(heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	69db      	ldr	r3, [r3, #28]
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d103      	bne.n	80053b2 <ETH_MACDMAConfig+0x4e>
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
 80053aa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80053ae:	663b      	str	r3, [r7, #96]	; 0x60
 80053b0:	e001      	b.n	80053b6 <ETH_MACDMAConfig+0x52>
  }
  else
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 80053b2:	2300      	movs	r3, #0
 80053b4:	663b      	str	r3, [r7, #96]	; 0x60
  }
  macinit.RetryTransmission = ETH_RETRYTRANSMISSION_DISABLE;
 80053b6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80053ba:	667b      	str	r3, [r7, #100]	; 0x64
  macinit.AutomaticPadCRCStrip = ETH_AUTOMATICPADCRCSTRIP_DISABLE;
 80053bc:	2300      	movs	r3, #0
 80053be:	66bb      	str	r3, [r7, #104]	; 0x68
  macinit.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80053c0:	2300      	movs	r3, #0
 80053c2:	66fb      	str	r3, [r7, #108]	; 0x6c
  macinit.DeferralCheck = ETH_DEFFERRALCHECK_DISABLE;
 80053c4:	2300      	movs	r3, #0
 80053c6:	673b      	str	r3, [r7, #112]	; 0x70
  macinit.ReceiveAll = ETH_RECEIVEAll_DISABLE;
 80053c8:	2300      	movs	r3, #0
 80053ca:	677b      	str	r3, [r7, #116]	; 0x74
  macinit.SourceAddrFilter = ETH_SOURCEADDRFILTER_DISABLE;
 80053cc:	2300      	movs	r3, #0
 80053ce:	67bb      	str	r3, [r7, #120]	; 0x78
  macinit.PassControlFrames = ETH_PASSCONTROLFRAMES_BLOCKALL;
 80053d0:	2340      	movs	r3, #64	; 0x40
 80053d2:	67fb      	str	r3, [r7, #124]	; 0x7c
  macinit.BroadcastFramesReception = ETH_BROADCASTFRAMESRECEPTION_ENABLE;
 80053d4:	2300      	movs	r3, #0
 80053d6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  macinit.DestinationAddrFilter = ETH_DESTINATIONADDRFILTER_NORMAL;
 80053da:	2300      	movs	r3, #0
 80053dc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macinit.PromiscuousMode = ETH_PROMISCUOUS_MODE_DISABLE;
 80053e0:	2300      	movs	r3, #0
 80053e2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macinit.MulticastFramesFilter = ETH_MULTICASTFRAMESFILTER_PERFECT;
 80053e6:	2300      	movs	r3, #0
 80053e8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  macinit.UnicastFramesFilter = ETH_UNICASTFRAMESFILTER_PERFECT;
 80053ec:	2300      	movs	r3, #0
 80053ee:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  macinit.HashTableHigh = 0x0U;
 80053f2:	2300      	movs	r3, #0
 80053f4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  macinit.HashTableLow = 0x0U;
 80053f8:	2300      	movs	r3, #0
 80053fa:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  macinit.PauseTime = 0x0U;
 80053fe:	2300      	movs	r3, #0
 8005400:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  macinit.ZeroQuantaPause = ETH_ZEROQUANTAPAUSE_DISABLE;
 8005404:	2380      	movs	r3, #128	; 0x80
 8005406:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  macinit.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 800540a:	2300      	movs	r3, #0
 800540c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  macinit.UnicastPauseFrameDetect = ETH_UNICASTPAUSEFRAMEDETECT_DISABLE;
 8005410:	2300      	movs	r3, #0
 8005412:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  macinit.ReceiveFlowControl = ETH_RECEIVEFLOWCONTROL_DISABLE;
 8005416:	2300      	movs	r3, #0
 8005418:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  macinit.TransmitFlowControl = ETH_TRANSMITFLOWCONTROL_DISABLE;
 800541c:	2300      	movs	r3, #0
 800541e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
 8005422:	2300      	movs	r3, #0
 8005424:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  macinit.VLANTagIdentifier = 0x0U;
 8005428:	2300      	movs	r3, #0
 800542a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  
  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8005438:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800543c:	4bac      	ldr	r3, [pc, #688]	; (80056f0 <ETH_MACDMAConfig+0x38c>)
 800543e:	4013      	ands	r3, r2
 8005440:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the IPCO bit according to ETH ChecksumOffload value */
  /* Set the DR bit according to ETH RetryTransmission value */
  /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
  /* Set the BL bit according to ETH BackOffLimit value */
  /* Set the DC bit according to ETH DeferralCheck value */
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 8005444:	6cba      	ldr	r2, [r7, #72]	; 0x48
                       macinit.Jabber | 
 8005446:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 8005448:	431a      	orrs	r2, r3
                       macinit.InterFrameGap |
 800544a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
                       macinit.Jabber | 
 800544c:	431a      	orrs	r2, r3
                       macinit.CarrierSense |
 800544e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
                       macinit.InterFrameGap |
 8005450:	431a      	orrs	r2, r3
                       (heth->Init).Speed | 
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	689b      	ldr	r3, [r3, #8]
                       macinit.CarrierSense |
 8005456:	431a      	orrs	r2, r3
                       macinit.ReceiveOwn |
 8005458:	6dbb      	ldr	r3, [r7, #88]	; 0x58
                       (heth->Init).Speed | 
 800545a:	431a      	orrs	r2, r3
                       macinit.LoopbackMode |
 800545c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
                       macinit.ReceiveOwn |
 800545e:	431a      	orrs	r2, r3
                       (heth->Init).DuplexMode | 
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	68db      	ldr	r3, [r3, #12]
                       macinit.LoopbackMode |
 8005464:	431a      	orrs	r2, r3
                       macinit.ChecksumOffload |    
 8005466:	6e3b      	ldr	r3, [r7, #96]	; 0x60
                       (heth->Init).DuplexMode | 
 8005468:	431a      	orrs	r2, r3
                       macinit.RetryTransmission | 
 800546a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
                       macinit.ChecksumOffload |    
 800546c:	431a      	orrs	r2, r3
                       macinit.AutomaticPadCRCStrip | 
 800546e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
                       macinit.RetryTransmission | 
 8005470:	431a      	orrs	r2, r3
                       macinit.BackOffLimit | 
 8005472:	6efb      	ldr	r3, [r7, #108]	; 0x6c
                       macinit.AutomaticPadCRCStrip | 
 8005474:	431a      	orrs	r2, r3
                       macinit.DeferralCheck);
 8005476:	6f3b      	ldr	r3, [r7, #112]	; 0x70
                       macinit.BackOffLimit | 
 8005478:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 800547a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800547e:	4313      	orrs	r3, r2
 8005480:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800548c:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8005498:	2001      	movs	r0, #1
 800549a:	f7fd fa2f 	bl	80028fc <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1; 
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80054a6:	601a      	str	r2, [r3, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */  
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 80054a8:	6f7a      	ldr	r2, [r7, #116]	; 0x74
                                        macinit.SourceAddrFilter |
 80054aa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 80054ac:	431a      	orrs	r2, r3
                                        macinit.PassControlFrames |
 80054ae:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
                                        macinit.SourceAddrFilter |
 80054b0:	431a      	orrs	r2, r3
                                        macinit.BroadcastFramesReception | 
 80054b2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
                                        macinit.PassControlFrames |
 80054b6:	431a      	orrs	r2, r3
                                        macinit.DestinationAddrFilter |
 80054b8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
                                        macinit.BroadcastFramesReception | 
 80054bc:	431a      	orrs	r2, r3
                                        macinit.PromiscuousMode |
 80054be:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
                                        macinit.DestinationAddrFilter |
 80054c2:	431a      	orrs	r2, r3
                                        macinit.MulticastFramesFilter |
 80054c4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
                                        macinit.PromiscuousMode |
 80054c8:	ea42 0103 	orr.w	r1, r2, r3
                                        macinit.UnicastFramesFilter);
 80054cc:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
                                        macinit.MulticastFramesFilter |
 80054d4:	430a      	orrs	r2, r1
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 80054d6:	605a      	str	r2, [r3, #4]
   
   /* Wait until the write operation will be taken into account:
      at least four TX_CLK/RX_CLK clock cycles */
   tmpreg1 = (heth->Instance)->MACFFR;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	685b      	ldr	r3, [r3, #4]
 80054de:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 80054e2:	2001      	movs	r0, #1
 80054e4:	f7fd fa0a 	bl	80028fc <HAL_Delay>
   (heth->Instance)->MACFFR = tmpreg1;
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80054f0:	605a      	str	r2, [r3, #4]
   
   /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
   /* Write to ETHERNET MACHTHR */
   (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80054fa:	609a      	str	r2, [r3, #8]
   
   /* Write to ETHERNET MACHTLR */
   (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8005504:	60da      	str	r2, [r3, #12]
   /*----------------------- ETHERNET MACFCR Configuration -------------------*/
   
   /* Get the ETHERNET MACFCR value */  
   tmpreg1 = (heth->Instance)->MACFCR;
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	699b      	ldr	r3, [r3, #24]
 800550c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Clear xx bits */
   tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8005510:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005514:	f64f 7341 	movw	r3, #65345	; 0xff41
 8005518:	4013      	ands	r3, r2
 800551a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
   /* Set the PLT bit according to ETH PauseLowThreshold value */
   /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
   /* Set the RFE bit according to ETH ReceiveFlowControl value */
   /* Set the TFE bit according to ETH TransmitFlowControl value */ 
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 800551e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005522:	041a      	lsls	r2, r3, #16
                        macinit.ZeroQuantaPause |
 8005524:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 8005528:	431a      	orrs	r2, r3
                        macinit.PauseLowThreshold |
 800552a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
                        macinit.ZeroQuantaPause |
 800552e:	431a      	orrs	r2, r3
                        macinit.UnicastPauseFrameDetect | 
 8005530:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
                        macinit.PauseLowThreshold |
 8005534:	431a      	orrs	r2, r3
                        macinit.ReceiveFlowControl |
 8005536:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
                        macinit.UnicastPauseFrameDetect | 
 800553a:	431a      	orrs	r2, r3
                        macinit.TransmitFlowControl); 
 800553c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
                        macinit.ReceiveFlowControl |
 8005540:	4313      	orrs	r3, r2
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 8005542:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005546:	4313      	orrs	r3, r2
 8005548:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   
   /* Write to ETHERNET MACFCR */
   (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005554:	619a      	str	r2, [r3, #24]
   
   /* Wait until the write operation will be taken into account:
   at least four TX_CLK/RX_CLK clock cycles */
   tmpreg1 = (heth->Instance)->MACFCR;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	699b      	ldr	r3, [r3, #24]
 800555c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8005560:	2001      	movs	r0, #1
 8005562:	f7fd f9cb 	bl	80028fc <HAL_Delay>
   (heth->Instance)->MACFCR = tmpreg1;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800556e:	619a      	str	r2, [r3, #24]
   
   /*----------------------- ETHERNET MACVLANTR Configuration ----------------*/
   /* Set the ETV bit according to ETH VLANTagComparison value */
   /* Set the VL bit according to ETH VLANTagIdentifier value */  
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 8005570:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
                                            macinit.VLANTagIdentifier);
 8005574:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	430a      	orrs	r2, r1
 800557e:	61da      	str	r2, [r3, #28]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACVLANTR;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	69db      	ldr	r3, [r3, #28]
 8005586:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800558a:	2001      	movs	r0, #1
 800558c:	f7fd f9b6 	bl	80028fc <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg1;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005598:	61da      	str	r2, [r3, #28]
    
    /* Ethernet DMA default initialization ************************************/
    dmainit.DropTCPIPChecksumErrorFrame = ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE;
 800559a:	2300      	movs	r3, #0
 800559c:	60bb      	str	r3, [r7, #8]
    dmainit.ReceiveStoreForward = ETH_RECEIVESTOREFORWARD_ENABLE;
 800559e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80055a2:	60fb      	str	r3, [r7, #12]
    dmainit.FlushReceivedFrame = ETH_FLUSHRECEIVEDFRAME_ENABLE;
 80055a4:	2300      	movs	r3, #0
 80055a6:	613b      	str	r3, [r7, #16]
    dmainit.TransmitStoreForward = ETH_TRANSMITSTOREFORWARD_ENABLE;  
 80055a8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80055ac:	617b      	str	r3, [r7, #20]
    dmainit.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 80055ae:	2300      	movs	r3, #0
 80055b0:	61bb      	str	r3, [r7, #24]
    dmainit.ForwardErrorFrames = ETH_FORWARDERRORFRAMES_DISABLE;
 80055b2:	2300      	movs	r3, #0
 80055b4:	61fb      	str	r3, [r7, #28]
    dmainit.ForwardUndersizedGoodFrames = ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE;
 80055b6:	2300      	movs	r3, #0
 80055b8:	623b      	str	r3, [r7, #32]
    dmainit.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 80055ba:	2300      	movs	r3, #0
 80055bc:	627b      	str	r3, [r7, #36]	; 0x24
    dmainit.SecondFrameOperate = ETH_SECONDFRAMEOPERARTE_ENABLE;
 80055be:	2304      	movs	r3, #4
 80055c0:	62bb      	str	r3, [r7, #40]	; 0x28
    dmainit.AddressAlignedBeats = ETH_ADDRESSALIGNEDBEATS_ENABLE;
 80055c2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80055c6:	62fb      	str	r3, [r7, #44]	; 0x2c
    dmainit.FixedBurst = ETH_FIXEDBURST_ENABLE;
 80055c8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80055cc:	633b      	str	r3, [r7, #48]	; 0x30
    dmainit.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80055ce:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80055d2:	637b      	str	r3, [r7, #52]	; 0x34
    dmainit.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80055d4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80055d8:	63bb      	str	r3, [r7, #56]	; 0x38
    dmainit.EnhancedDescriptorFormat = ETH_DMAENHANCEDDESCRIPTOR_ENABLE;
 80055da:	2380      	movs	r3, #128	; 0x80
 80055dc:	63fb      	str	r3, [r7, #60]	; 0x3c
    dmainit.DescriptorSkipLength = 0x0U;
 80055de:	2300      	movs	r3, #0
 80055e0:	643b      	str	r3, [r7, #64]	; 0x40
    dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 80055e2:	2300      	movs	r3, #0
 80055e4:	647b      	str	r3, [r7, #68]	; 0x44
    
    /* Get the ETHERNET DMAOMR value */
    tmpreg1 = (heth->Instance)->DMAOMR;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80055ee:	3318      	adds	r3, #24
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Clear xx bits */
    tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 80055f6:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80055fa:	4b3e      	ldr	r3, [pc, #248]	; (80056f4 <ETH_MACDMAConfig+0x390>)
 80055fc:	4013      	ands	r3, r2
 80055fe:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Set the TTC bit according to ETH TransmitThresholdControl value */
    /* Set the FEF bit according to ETH ForwardErrorFrames value */
    /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
    /* Set the RTC bit according to ETH ReceiveThresholdControl value */
    /* Set the OSF bit according to ETH SecondFrameOperate value */
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8005602:	68ba      	ldr	r2, [r7, #8]
                         dmainit.ReceiveStoreForward |
 8005604:	68fb      	ldr	r3, [r7, #12]
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8005606:	431a      	orrs	r2, r3
                         dmainit.FlushReceivedFrame |
 8005608:	693b      	ldr	r3, [r7, #16]
                         dmainit.ReceiveStoreForward |
 800560a:	431a      	orrs	r2, r3
                         dmainit.TransmitStoreForward | 
 800560c:	697b      	ldr	r3, [r7, #20]
                         dmainit.FlushReceivedFrame |
 800560e:	431a      	orrs	r2, r3
                         dmainit.TransmitThresholdControl |
 8005610:	69bb      	ldr	r3, [r7, #24]
                         dmainit.TransmitStoreForward | 
 8005612:	431a      	orrs	r2, r3
                         dmainit.ForwardErrorFrames |
 8005614:	69fb      	ldr	r3, [r7, #28]
                         dmainit.TransmitThresholdControl |
 8005616:	431a      	orrs	r2, r3
                         dmainit.ForwardUndersizedGoodFrames |
 8005618:	6a3b      	ldr	r3, [r7, #32]
                         dmainit.ForwardErrorFrames |
 800561a:	431a      	orrs	r2, r3
                         dmainit.ReceiveThresholdControl |
 800561c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
                         dmainit.ForwardUndersizedGoodFrames |
 800561e:	431a      	orrs	r2, r3
                         dmainit.SecondFrameOperate);
 8005620:	6abb      	ldr	r3, [r7, #40]	; 0x28
                         dmainit.ReceiveThresholdControl |
 8005622:	4313      	orrs	r3, r2
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8005624:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005628:	4313      	orrs	r3, r2
 800562a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    
    /* Write to ETHERNET DMAOMR */
    (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005636:	3318      	adds	r3, #24
 8005638:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800563c:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->DMAOMR;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005646:	3318      	adds	r3, #24
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800564e:	2001      	movs	r0, #1
 8005650:	f7fd f954 	bl	80028fc <HAL_Delay>
    (heth->Instance)->DMAOMR = tmpreg1;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800565c:	3318      	adds	r3, #24
 800565e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005662:	601a      	str	r2, [r3, #0]
    /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
    /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
    /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
    /* Set the DSL bit according to ETH DesciptorSkipLength value */
    /* Set the PR and DA bits according to ETH DMAArbitration value */
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8005664:	6afa      	ldr	r2, [r7, #44]	; 0x2c
                                          dmainit.FixedBurst |
 8005666:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8005668:	431a      	orrs	r2, r3
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 800566a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                          dmainit.FixedBurst |
 800566c:	431a      	orrs	r2, r3
                                          dmainit.TxDMABurstLength |
 800566e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8005670:	431a      	orrs	r2, r3
                                          dmainit.EnhancedDescriptorFormat |
 8005672:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
                                          dmainit.TxDMABurstLength |
 8005674:	431a      	orrs	r2, r3
                                          (dmainit.DescriptorSkipLength << 2U) |
 8005676:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005678:	009b      	lsls	r3, r3, #2
                                          dmainit.EnhancedDescriptorFormat |
 800567a:	431a      	orrs	r2, r3
                                          dmainit.DMAArbitration |
 800567c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
                                          (dmainit.DescriptorSkipLength << 2U) |
 800567e:	431a      	orrs	r2, r3
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8005688:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800568c:	601a      	str	r2, [r3, #0]
                                          ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */
     
     /* Wait until the write operation will be taken into account:
        at least four TX_CLK/RX_CLK clock cycles */
     tmpreg1 = (heth->Instance)->DMABMR;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     HAL_Delay(ETH_REG_WRITE_DELAY);
 800569c:	2001      	movs	r0, #1
 800569e:	f7fd f92d 	bl	80028fc <HAL_Delay>
     (heth->Instance)->DMABMR = tmpreg1;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80056aa:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80056ae:	601a      	str	r2, [r3, #0]

     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	699b      	ldr	r3, [r3, #24]
 80056b4:	2b01      	cmp	r3, #1
 80056b6:	d10f      	bne.n	80056d8 <ETH_MACDMAConfig+0x374>
     {
       /* Enable the Ethernet Rx Interrupt */
       __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80056c0:	331c      	adds	r3, #28
 80056c2:	681a      	ldr	r2, [r3, #0]
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80056cc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80056d0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80056d4:	331c      	adds	r3, #28
 80056d6:	601a      	str	r2, [r3, #0]
     }

     /* Initialize MAC address in ethernet MAC */ 
     ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	695b      	ldr	r3, [r3, #20]
 80056dc:	461a      	mov	r2, r3
 80056de:	2100      	movs	r1, #0
 80056e0:	6878      	ldr	r0, [r7, #4]
 80056e2:	f000 f809 	bl	80056f8 <ETH_MACAddressConfig>
}
 80056e6:	bf00      	nop
 80056e8:	37c0      	adds	r7, #192	; 0xc0
 80056ea:	46bd      	mov	sp, r7
 80056ec:	bd80      	pop	{r7, pc}
 80056ee:	bf00      	nop
 80056f0:	ff20810f 	.word	0xff20810f
 80056f4:	f8de3f23 	.word	0xf8de3f23

080056f8 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 80056f8:	b480      	push	{r7}
 80056fa:	b087      	sub	sp, #28
 80056fc:	af00      	add	r7, sp, #0
 80056fe:	60f8      	str	r0, [r7, #12]
 8005700:	60b9      	str	r1, [r7, #8]
 8005702:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));
  
  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	3305      	adds	r3, #5
 8005708:	781b      	ldrb	r3, [r3, #0]
 800570a:	021b      	lsls	r3, r3, #8
 800570c:	687a      	ldr	r2, [r7, #4]
 800570e:	3204      	adds	r2, #4
 8005710:	7812      	ldrb	r2, [r2, #0]
 8005712:	4313      	orrs	r3, r2
 8005714:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8005716:	68ba      	ldr	r2, [r7, #8]
 8005718:	4b11      	ldr	r3, [pc, #68]	; (8005760 <ETH_MACAddressConfig+0x68>)
 800571a:	4413      	add	r3, r2
 800571c:	461a      	mov	r2, r3
 800571e:	697b      	ldr	r3, [r7, #20]
 8005720:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	3303      	adds	r3, #3
 8005726:	781b      	ldrb	r3, [r3, #0]
 8005728:	061a      	lsls	r2, r3, #24
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	3302      	adds	r3, #2
 800572e:	781b      	ldrb	r3, [r3, #0]
 8005730:	041b      	lsls	r3, r3, #16
 8005732:	431a      	orrs	r2, r3
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	3301      	adds	r3, #1
 8005738:	781b      	ldrb	r3, [r3, #0]
 800573a:	021b      	lsls	r3, r3, #8
 800573c:	4313      	orrs	r3, r2
 800573e:	687a      	ldr	r2, [r7, #4]
 8005740:	7812      	ldrb	r2, [r2, #0]
 8005742:	4313      	orrs	r3, r2
 8005744:	617b      	str	r3, [r7, #20]
  
  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8005746:	68ba      	ldr	r2, [r7, #8]
 8005748:	4b06      	ldr	r3, [pc, #24]	; (8005764 <ETH_MACAddressConfig+0x6c>)
 800574a:	4413      	add	r3, r2
 800574c:	461a      	mov	r2, r3
 800574e:	697b      	ldr	r3, [r7, #20]
 8005750:	6013      	str	r3, [r2, #0]
}
 8005752:	bf00      	nop
 8005754:	371c      	adds	r7, #28
 8005756:	46bd      	mov	sp, r7
 8005758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575c:	4770      	bx	lr
 800575e:	bf00      	nop
 8005760:	40028040 	.word	0x40028040
 8005764:	40028044 	.word	0x40028044

08005768 <ETH_MACTransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module  
  * @retval None
  */
static void ETH_MACTransmissionEnable(ETH_HandleTypeDef *heth)
{ 
 8005768:	b580      	push	{r7, lr}
 800576a:	b084      	sub	sp, #16
 800576c:	af00      	add	r7, sp, #0
 800576e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8005770:	2300      	movs	r3, #0
 8005772:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC transmission */
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	681a      	ldr	r2, [r3, #0]
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	f042 0208 	orr.w	r2, r2, #8
 8005782:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 800578c:	2001      	movs	r0, #1
 800578e:	f000 f8e9 	bl	8005964 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	68fa      	ldr	r2, [r7, #12]
 8005798:	601a      	str	r2, [r3, #0]
}
 800579a:	bf00      	nop
 800579c:	3710      	adds	r7, #16
 800579e:	46bd      	mov	sp, r7
 80057a0:	bd80      	pop	{r7, pc}

080057a2 <ETH_MACTransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module  
  * @retval None
  */
static void ETH_MACTransmissionDisable(ETH_HandleTypeDef *heth)
{ 
 80057a2:	b580      	push	{r7, lr}
 80057a4:	b084      	sub	sp, #16
 80057a6:	af00      	add	r7, sp, #0
 80057a8:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 80057aa:	2300      	movs	r3, #0
 80057ac:	60fb      	str	r3, [r7, #12]
  
  /* Disable the MAC transmission */
  (heth->Instance)->MACCR &= ~ETH_MACCR_TE;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	681a      	ldr	r2, [r3, #0]
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	f022 0208 	bic.w	r2, r2, #8
 80057bc:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 80057c6:	2001      	movs	r0, #1
 80057c8:	f000 f8cc 	bl	8005964 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	68fa      	ldr	r2, [r7, #12]
 80057d2:	601a      	str	r2, [r3, #0]
}
 80057d4:	bf00      	nop
 80057d6:	3710      	adds	r7, #16
 80057d8:	46bd      	mov	sp, r7
 80057da:	bd80      	pop	{r7, pc}

080057dc <ETH_MACReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_MACReceptionEnable(ETH_HandleTypeDef *heth)
{ 
 80057dc:	b580      	push	{r7, lr}
 80057de:	b084      	sub	sp, #16
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 80057e4:	2300      	movs	r3, #0
 80057e6:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC reception */
  (heth->Instance)->MACCR |= ETH_MACCR_RE;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	681a      	ldr	r2, [r3, #0]
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	f042 0204 	orr.w	r2, r2, #4
 80057f6:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8005800:	2001      	movs	r0, #1
 8005802:	f000 f8af 	bl	8005964 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	68fa      	ldr	r2, [r7, #12]
 800580c:	601a      	str	r2, [r3, #0]
}
 800580e:	bf00      	nop
 8005810:	3710      	adds	r7, #16
 8005812:	46bd      	mov	sp, r7
 8005814:	bd80      	pop	{r7, pc}

08005816 <ETH_MACReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_MACReceptionDisable(ETH_HandleTypeDef *heth)
{ 
 8005816:	b580      	push	{r7, lr}
 8005818:	b084      	sub	sp, #16
 800581a:	af00      	add	r7, sp, #0
 800581c:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 800581e:	2300      	movs	r3, #0
 8005820:	60fb      	str	r3, [r7, #12]
  
  /* Disable the MAC reception */
  (heth->Instance)->MACCR &= ~ETH_MACCR_RE; 
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	681a      	ldr	r2, [r3, #0]
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	f022 0204 	bic.w	r2, r2, #4
 8005830:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 800583a:	2001      	movs	r0, #1
 800583c:	f000 f892 	bl	8005964 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	68fa      	ldr	r2, [r7, #12]
 8005846:	601a      	str	r2, [r3, #0]
}
 8005848:	bf00      	nop
 800584a:	3710      	adds	r7, #16
 800584c:	46bd      	mov	sp, r7
 800584e:	bd80      	pop	{r7, pc}

08005850 <ETH_DMATransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_DMATransmissionEnable(ETH_HandleTypeDef *heth)
{
 8005850:	b480      	push	{r7}
 8005852:	b083      	sub	sp, #12
 8005854:	af00      	add	r7, sp, #0
 8005856:	6078      	str	r0, [r7, #4]
  /* Enable the DMA transmission */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;  
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005860:	3318      	adds	r3, #24
 8005862:	681a      	ldr	r2, [r3, #0]
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800586c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005870:	3318      	adds	r3, #24
 8005872:	601a      	str	r2, [r3, #0]
}
 8005874:	bf00      	nop
 8005876:	370c      	adds	r7, #12
 8005878:	46bd      	mov	sp, r7
 800587a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800587e:	4770      	bx	lr

08005880 <ETH_DMATransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_DMATransmissionDisable(ETH_HandleTypeDef *heth)
{ 
 8005880:	b480      	push	{r7}
 8005882:	b083      	sub	sp, #12
 8005884:	af00      	add	r7, sp, #0
 8005886:	6078      	str	r0, [r7, #4]
  /* Disable the DMA transmission */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005890:	3318      	adds	r3, #24
 8005892:	681a      	ldr	r2, [r3, #0]
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800589c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80058a0:	3318      	adds	r3, #24
 80058a2:	601a      	str	r2, [r3, #0]
}
 80058a4:	bf00      	nop
 80058a6:	370c      	adds	r7, #12
 80058a8:	46bd      	mov	sp, r7
 80058aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ae:	4770      	bx	lr

080058b0 <ETH_DMAReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module 
  * @retval None
  */
static void ETH_DMAReceptionEnable(ETH_HandleTypeDef *heth)
{  
 80058b0:	b480      	push	{r7}
 80058b2:	b083      	sub	sp, #12
 80058b4:	af00      	add	r7, sp, #0
 80058b6:	6078      	str	r0, [r7, #4]
  /* Enable the DMA reception */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_SR;  
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80058c0:	3318      	adds	r3, #24
 80058c2:	681a      	ldr	r2, [r3, #0]
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	f042 0202 	orr.w	r2, r2, #2
 80058cc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80058d0:	3318      	adds	r3, #24
 80058d2:	601a      	str	r2, [r3, #0]
}
 80058d4:	bf00      	nop
 80058d6:	370c      	adds	r7, #12
 80058d8:	46bd      	mov	sp, r7
 80058da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058de:	4770      	bx	lr

080058e0 <ETH_DMAReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module 
  * @retval None
  */
static void ETH_DMAReceptionDisable(ETH_HandleTypeDef *heth)
{ 
 80058e0:	b480      	push	{r7}
 80058e2:	b083      	sub	sp, #12
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	6078      	str	r0, [r7, #4]
  /* Disable the DMA reception */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_SR;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80058f0:	3318      	adds	r3, #24
 80058f2:	681a      	ldr	r2, [r3, #0]
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	f022 0202 	bic.w	r2, r2, #2
 80058fc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005900:	3318      	adds	r3, #24
 8005902:	601a      	str	r2, [r3, #0]
}
 8005904:	bf00      	nop
 8005906:	370c      	adds	r7, #12
 8005908:	46bd      	mov	sp, r7
 800590a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800590e:	4770      	bx	lr

08005910 <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 8005910:	b580      	push	{r7, lr}
 8005912:	b084      	sub	sp, #16
 8005914:	af00      	add	r7, sp, #0
 8005916:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8005918:	2300      	movs	r3, #0
 800591a:	60fb      	str	r3, [r7, #12]
  
  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005924:	3318      	adds	r3, #24
 8005926:	681a      	ldr	r2, [r3, #0]
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8005930:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005934:	3318      	adds	r3, #24
 8005936:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005940:	3318      	adds	r3, #24
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8005946:	2001      	movs	r0, #1
 8005948:	f000 f80c 	bl	8005964 <ETH_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	68fa      	ldr	r2, [r7, #12]
 8005952:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005956:	3318      	adds	r3, #24
 8005958:	601a      	str	r2, [r3, #0]
}
 800595a:	bf00      	nop
 800595c:	3710      	adds	r7, #16
 800595e:	46bd      	mov	sp, r7
 8005960:	bd80      	pop	{r7, pc}
	...

08005964 <ETH_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay specifies the delay time length, in milliseconds.
  * @retval None
  */
static void ETH_Delay(uint32_t mdelay)
{
 8005964:	b480      	push	{r7}
 8005966:	b085      	sub	sp, #20
 8005968:	af00      	add	r7, sp, #0
 800596a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800596c:	4b0b      	ldr	r3, [pc, #44]	; (800599c <ETH_Delay+0x38>)
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	4a0b      	ldr	r2, [pc, #44]	; (80059a0 <ETH_Delay+0x3c>)
 8005972:	fba2 2303 	umull	r2, r3, r2, r3
 8005976:	0a5b      	lsrs	r3, r3, #9
 8005978:	687a      	ldr	r2, [r7, #4]
 800597a:	fb02 f303 	mul.w	r3, r2, r3
 800597e:	60fb      	str	r3, [r7, #12]
  do 
  {
    __NOP();
 8005980:	bf00      	nop
  } 
  while (Delay --);
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	1e5a      	subs	r2, r3, #1
 8005986:	60fa      	str	r2, [r7, #12]
 8005988:	2b00      	cmp	r3, #0
 800598a:	d1f9      	bne.n	8005980 <ETH_Delay+0x1c>
}
 800598c:	bf00      	nop
 800598e:	bf00      	nop
 8005990:	3714      	adds	r7, #20
 8005992:	46bd      	mov	sp, r7
 8005994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005998:	4770      	bx	lr
 800599a:	bf00      	nop
 800599c:	20000074 	.word	0x20000074
 80059a0:	10624dd3 	.word	0x10624dd3

080059a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80059a4:	b480      	push	{r7}
 80059a6:	b089      	sub	sp, #36	; 0x24
 80059a8:	af00      	add	r7, sp, #0
 80059aa:	6078      	str	r0, [r7, #4]
 80059ac:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80059ae:	2300      	movs	r3, #0
 80059b0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80059b2:	2300      	movs	r3, #0
 80059b4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80059b6:	2300      	movs	r3, #0
 80059b8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80059ba:	2300      	movs	r3, #0
 80059bc:	61fb      	str	r3, [r7, #28]
 80059be:	e16b      	b.n	8005c98 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80059c0:	2201      	movs	r2, #1
 80059c2:	69fb      	ldr	r3, [r7, #28]
 80059c4:	fa02 f303 	lsl.w	r3, r2, r3
 80059c8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80059ca:	683b      	ldr	r3, [r7, #0]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	697a      	ldr	r2, [r7, #20]
 80059d0:	4013      	ands	r3, r2
 80059d2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80059d4:	693a      	ldr	r2, [r7, #16]
 80059d6:	697b      	ldr	r3, [r7, #20]
 80059d8:	429a      	cmp	r2, r3
 80059da:	f040 815a 	bne.w	8005c92 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80059de:	683b      	ldr	r3, [r7, #0]
 80059e0:	685b      	ldr	r3, [r3, #4]
 80059e2:	f003 0303 	and.w	r3, r3, #3
 80059e6:	2b01      	cmp	r3, #1
 80059e8:	d005      	beq.n	80059f6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80059ea:	683b      	ldr	r3, [r7, #0]
 80059ec:	685b      	ldr	r3, [r3, #4]
 80059ee:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80059f2:	2b02      	cmp	r3, #2
 80059f4:	d130      	bne.n	8005a58 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	689b      	ldr	r3, [r3, #8]
 80059fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80059fc:	69fb      	ldr	r3, [r7, #28]
 80059fe:	005b      	lsls	r3, r3, #1
 8005a00:	2203      	movs	r2, #3
 8005a02:	fa02 f303 	lsl.w	r3, r2, r3
 8005a06:	43db      	mvns	r3, r3
 8005a08:	69ba      	ldr	r2, [r7, #24]
 8005a0a:	4013      	ands	r3, r2
 8005a0c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005a0e:	683b      	ldr	r3, [r7, #0]
 8005a10:	68da      	ldr	r2, [r3, #12]
 8005a12:	69fb      	ldr	r3, [r7, #28]
 8005a14:	005b      	lsls	r3, r3, #1
 8005a16:	fa02 f303 	lsl.w	r3, r2, r3
 8005a1a:	69ba      	ldr	r2, [r7, #24]
 8005a1c:	4313      	orrs	r3, r2
 8005a1e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	69ba      	ldr	r2, [r7, #24]
 8005a24:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	685b      	ldr	r3, [r3, #4]
 8005a2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005a2c:	2201      	movs	r2, #1
 8005a2e:	69fb      	ldr	r3, [r7, #28]
 8005a30:	fa02 f303 	lsl.w	r3, r2, r3
 8005a34:	43db      	mvns	r3, r3
 8005a36:	69ba      	ldr	r2, [r7, #24]
 8005a38:	4013      	ands	r3, r2
 8005a3a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005a3c:	683b      	ldr	r3, [r7, #0]
 8005a3e:	685b      	ldr	r3, [r3, #4]
 8005a40:	091b      	lsrs	r3, r3, #4
 8005a42:	f003 0201 	and.w	r2, r3, #1
 8005a46:	69fb      	ldr	r3, [r7, #28]
 8005a48:	fa02 f303 	lsl.w	r3, r2, r3
 8005a4c:	69ba      	ldr	r2, [r7, #24]
 8005a4e:	4313      	orrs	r3, r2
 8005a50:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	69ba      	ldr	r2, [r7, #24]
 8005a56:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005a58:	683b      	ldr	r3, [r7, #0]
 8005a5a:	685b      	ldr	r3, [r3, #4]
 8005a5c:	f003 0303 	and.w	r3, r3, #3
 8005a60:	2b03      	cmp	r3, #3
 8005a62:	d017      	beq.n	8005a94 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	68db      	ldr	r3, [r3, #12]
 8005a68:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005a6a:	69fb      	ldr	r3, [r7, #28]
 8005a6c:	005b      	lsls	r3, r3, #1
 8005a6e:	2203      	movs	r2, #3
 8005a70:	fa02 f303 	lsl.w	r3, r2, r3
 8005a74:	43db      	mvns	r3, r3
 8005a76:	69ba      	ldr	r2, [r7, #24]
 8005a78:	4013      	ands	r3, r2
 8005a7a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005a7c:	683b      	ldr	r3, [r7, #0]
 8005a7e:	689a      	ldr	r2, [r3, #8]
 8005a80:	69fb      	ldr	r3, [r7, #28]
 8005a82:	005b      	lsls	r3, r3, #1
 8005a84:	fa02 f303 	lsl.w	r3, r2, r3
 8005a88:	69ba      	ldr	r2, [r7, #24]
 8005a8a:	4313      	orrs	r3, r2
 8005a8c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	69ba      	ldr	r2, [r7, #24]
 8005a92:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005a94:	683b      	ldr	r3, [r7, #0]
 8005a96:	685b      	ldr	r3, [r3, #4]
 8005a98:	f003 0303 	and.w	r3, r3, #3
 8005a9c:	2b02      	cmp	r3, #2
 8005a9e:	d123      	bne.n	8005ae8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005aa0:	69fb      	ldr	r3, [r7, #28]
 8005aa2:	08da      	lsrs	r2, r3, #3
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	3208      	adds	r2, #8
 8005aa8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005aac:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005aae:	69fb      	ldr	r3, [r7, #28]
 8005ab0:	f003 0307 	and.w	r3, r3, #7
 8005ab4:	009b      	lsls	r3, r3, #2
 8005ab6:	220f      	movs	r2, #15
 8005ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8005abc:	43db      	mvns	r3, r3
 8005abe:	69ba      	ldr	r2, [r7, #24]
 8005ac0:	4013      	ands	r3, r2
 8005ac2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005ac4:	683b      	ldr	r3, [r7, #0]
 8005ac6:	691a      	ldr	r2, [r3, #16]
 8005ac8:	69fb      	ldr	r3, [r7, #28]
 8005aca:	f003 0307 	and.w	r3, r3, #7
 8005ace:	009b      	lsls	r3, r3, #2
 8005ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8005ad4:	69ba      	ldr	r2, [r7, #24]
 8005ad6:	4313      	orrs	r3, r2
 8005ad8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005ada:	69fb      	ldr	r3, [r7, #28]
 8005adc:	08da      	lsrs	r2, r3, #3
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	3208      	adds	r2, #8
 8005ae2:	69b9      	ldr	r1, [r7, #24]
 8005ae4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005aee:	69fb      	ldr	r3, [r7, #28]
 8005af0:	005b      	lsls	r3, r3, #1
 8005af2:	2203      	movs	r2, #3
 8005af4:	fa02 f303 	lsl.w	r3, r2, r3
 8005af8:	43db      	mvns	r3, r3
 8005afa:	69ba      	ldr	r2, [r7, #24]
 8005afc:	4013      	ands	r3, r2
 8005afe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005b00:	683b      	ldr	r3, [r7, #0]
 8005b02:	685b      	ldr	r3, [r3, #4]
 8005b04:	f003 0203 	and.w	r2, r3, #3
 8005b08:	69fb      	ldr	r3, [r7, #28]
 8005b0a:	005b      	lsls	r3, r3, #1
 8005b0c:	fa02 f303 	lsl.w	r3, r2, r3
 8005b10:	69ba      	ldr	r2, [r7, #24]
 8005b12:	4313      	orrs	r3, r2
 8005b14:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	69ba      	ldr	r2, [r7, #24]
 8005b1a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005b1c:	683b      	ldr	r3, [r7, #0]
 8005b1e:	685b      	ldr	r3, [r3, #4]
 8005b20:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	f000 80b4 	beq.w	8005c92 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005b2a:	2300      	movs	r3, #0
 8005b2c:	60fb      	str	r3, [r7, #12]
 8005b2e:	4b60      	ldr	r3, [pc, #384]	; (8005cb0 <HAL_GPIO_Init+0x30c>)
 8005b30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b32:	4a5f      	ldr	r2, [pc, #380]	; (8005cb0 <HAL_GPIO_Init+0x30c>)
 8005b34:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005b38:	6453      	str	r3, [r2, #68]	; 0x44
 8005b3a:	4b5d      	ldr	r3, [pc, #372]	; (8005cb0 <HAL_GPIO_Init+0x30c>)
 8005b3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b3e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005b42:	60fb      	str	r3, [r7, #12]
 8005b44:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005b46:	4a5b      	ldr	r2, [pc, #364]	; (8005cb4 <HAL_GPIO_Init+0x310>)
 8005b48:	69fb      	ldr	r3, [r7, #28]
 8005b4a:	089b      	lsrs	r3, r3, #2
 8005b4c:	3302      	adds	r3, #2
 8005b4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005b52:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005b54:	69fb      	ldr	r3, [r7, #28]
 8005b56:	f003 0303 	and.w	r3, r3, #3
 8005b5a:	009b      	lsls	r3, r3, #2
 8005b5c:	220f      	movs	r2, #15
 8005b5e:	fa02 f303 	lsl.w	r3, r2, r3
 8005b62:	43db      	mvns	r3, r3
 8005b64:	69ba      	ldr	r2, [r7, #24]
 8005b66:	4013      	ands	r3, r2
 8005b68:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	4a52      	ldr	r2, [pc, #328]	; (8005cb8 <HAL_GPIO_Init+0x314>)
 8005b6e:	4293      	cmp	r3, r2
 8005b70:	d02b      	beq.n	8005bca <HAL_GPIO_Init+0x226>
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	4a51      	ldr	r2, [pc, #324]	; (8005cbc <HAL_GPIO_Init+0x318>)
 8005b76:	4293      	cmp	r3, r2
 8005b78:	d025      	beq.n	8005bc6 <HAL_GPIO_Init+0x222>
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	4a50      	ldr	r2, [pc, #320]	; (8005cc0 <HAL_GPIO_Init+0x31c>)
 8005b7e:	4293      	cmp	r3, r2
 8005b80:	d01f      	beq.n	8005bc2 <HAL_GPIO_Init+0x21e>
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	4a4f      	ldr	r2, [pc, #316]	; (8005cc4 <HAL_GPIO_Init+0x320>)
 8005b86:	4293      	cmp	r3, r2
 8005b88:	d019      	beq.n	8005bbe <HAL_GPIO_Init+0x21a>
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	4a4e      	ldr	r2, [pc, #312]	; (8005cc8 <HAL_GPIO_Init+0x324>)
 8005b8e:	4293      	cmp	r3, r2
 8005b90:	d013      	beq.n	8005bba <HAL_GPIO_Init+0x216>
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	4a4d      	ldr	r2, [pc, #308]	; (8005ccc <HAL_GPIO_Init+0x328>)
 8005b96:	4293      	cmp	r3, r2
 8005b98:	d00d      	beq.n	8005bb6 <HAL_GPIO_Init+0x212>
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	4a4c      	ldr	r2, [pc, #304]	; (8005cd0 <HAL_GPIO_Init+0x32c>)
 8005b9e:	4293      	cmp	r3, r2
 8005ba0:	d007      	beq.n	8005bb2 <HAL_GPIO_Init+0x20e>
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	4a4b      	ldr	r2, [pc, #300]	; (8005cd4 <HAL_GPIO_Init+0x330>)
 8005ba6:	4293      	cmp	r3, r2
 8005ba8:	d101      	bne.n	8005bae <HAL_GPIO_Init+0x20a>
 8005baa:	2307      	movs	r3, #7
 8005bac:	e00e      	b.n	8005bcc <HAL_GPIO_Init+0x228>
 8005bae:	2308      	movs	r3, #8
 8005bb0:	e00c      	b.n	8005bcc <HAL_GPIO_Init+0x228>
 8005bb2:	2306      	movs	r3, #6
 8005bb4:	e00a      	b.n	8005bcc <HAL_GPIO_Init+0x228>
 8005bb6:	2305      	movs	r3, #5
 8005bb8:	e008      	b.n	8005bcc <HAL_GPIO_Init+0x228>
 8005bba:	2304      	movs	r3, #4
 8005bbc:	e006      	b.n	8005bcc <HAL_GPIO_Init+0x228>
 8005bbe:	2303      	movs	r3, #3
 8005bc0:	e004      	b.n	8005bcc <HAL_GPIO_Init+0x228>
 8005bc2:	2302      	movs	r3, #2
 8005bc4:	e002      	b.n	8005bcc <HAL_GPIO_Init+0x228>
 8005bc6:	2301      	movs	r3, #1
 8005bc8:	e000      	b.n	8005bcc <HAL_GPIO_Init+0x228>
 8005bca:	2300      	movs	r3, #0
 8005bcc:	69fa      	ldr	r2, [r7, #28]
 8005bce:	f002 0203 	and.w	r2, r2, #3
 8005bd2:	0092      	lsls	r2, r2, #2
 8005bd4:	4093      	lsls	r3, r2
 8005bd6:	69ba      	ldr	r2, [r7, #24]
 8005bd8:	4313      	orrs	r3, r2
 8005bda:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005bdc:	4935      	ldr	r1, [pc, #212]	; (8005cb4 <HAL_GPIO_Init+0x310>)
 8005bde:	69fb      	ldr	r3, [r7, #28]
 8005be0:	089b      	lsrs	r3, r3, #2
 8005be2:	3302      	adds	r3, #2
 8005be4:	69ba      	ldr	r2, [r7, #24]
 8005be6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005bea:	4b3b      	ldr	r3, [pc, #236]	; (8005cd8 <HAL_GPIO_Init+0x334>)
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005bf0:	693b      	ldr	r3, [r7, #16]
 8005bf2:	43db      	mvns	r3, r3
 8005bf4:	69ba      	ldr	r2, [r7, #24]
 8005bf6:	4013      	ands	r3, r2
 8005bf8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005bfa:	683b      	ldr	r3, [r7, #0]
 8005bfc:	685b      	ldr	r3, [r3, #4]
 8005bfe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d003      	beq.n	8005c0e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8005c06:	69ba      	ldr	r2, [r7, #24]
 8005c08:	693b      	ldr	r3, [r7, #16]
 8005c0a:	4313      	orrs	r3, r2
 8005c0c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005c0e:	4a32      	ldr	r2, [pc, #200]	; (8005cd8 <HAL_GPIO_Init+0x334>)
 8005c10:	69bb      	ldr	r3, [r7, #24]
 8005c12:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8005c14:	4b30      	ldr	r3, [pc, #192]	; (8005cd8 <HAL_GPIO_Init+0x334>)
 8005c16:	685b      	ldr	r3, [r3, #4]
 8005c18:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005c1a:	693b      	ldr	r3, [r7, #16]
 8005c1c:	43db      	mvns	r3, r3
 8005c1e:	69ba      	ldr	r2, [r7, #24]
 8005c20:	4013      	ands	r3, r2
 8005c22:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005c24:	683b      	ldr	r3, [r7, #0]
 8005c26:	685b      	ldr	r3, [r3, #4]
 8005c28:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d003      	beq.n	8005c38 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8005c30:	69ba      	ldr	r2, [r7, #24]
 8005c32:	693b      	ldr	r3, [r7, #16]
 8005c34:	4313      	orrs	r3, r2
 8005c36:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005c38:	4a27      	ldr	r2, [pc, #156]	; (8005cd8 <HAL_GPIO_Init+0x334>)
 8005c3a:	69bb      	ldr	r3, [r7, #24]
 8005c3c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005c3e:	4b26      	ldr	r3, [pc, #152]	; (8005cd8 <HAL_GPIO_Init+0x334>)
 8005c40:	689b      	ldr	r3, [r3, #8]
 8005c42:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005c44:	693b      	ldr	r3, [r7, #16]
 8005c46:	43db      	mvns	r3, r3
 8005c48:	69ba      	ldr	r2, [r7, #24]
 8005c4a:	4013      	ands	r3, r2
 8005c4c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005c4e:	683b      	ldr	r3, [r7, #0]
 8005c50:	685b      	ldr	r3, [r3, #4]
 8005c52:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d003      	beq.n	8005c62 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8005c5a:	69ba      	ldr	r2, [r7, #24]
 8005c5c:	693b      	ldr	r3, [r7, #16]
 8005c5e:	4313      	orrs	r3, r2
 8005c60:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005c62:	4a1d      	ldr	r2, [pc, #116]	; (8005cd8 <HAL_GPIO_Init+0x334>)
 8005c64:	69bb      	ldr	r3, [r7, #24]
 8005c66:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005c68:	4b1b      	ldr	r3, [pc, #108]	; (8005cd8 <HAL_GPIO_Init+0x334>)
 8005c6a:	68db      	ldr	r3, [r3, #12]
 8005c6c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005c6e:	693b      	ldr	r3, [r7, #16]
 8005c70:	43db      	mvns	r3, r3
 8005c72:	69ba      	ldr	r2, [r7, #24]
 8005c74:	4013      	ands	r3, r2
 8005c76:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005c78:	683b      	ldr	r3, [r7, #0]
 8005c7a:	685b      	ldr	r3, [r3, #4]
 8005c7c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d003      	beq.n	8005c8c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8005c84:	69ba      	ldr	r2, [r7, #24]
 8005c86:	693b      	ldr	r3, [r7, #16]
 8005c88:	4313      	orrs	r3, r2
 8005c8a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005c8c:	4a12      	ldr	r2, [pc, #72]	; (8005cd8 <HAL_GPIO_Init+0x334>)
 8005c8e:	69bb      	ldr	r3, [r7, #24]
 8005c90:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005c92:	69fb      	ldr	r3, [r7, #28]
 8005c94:	3301      	adds	r3, #1
 8005c96:	61fb      	str	r3, [r7, #28]
 8005c98:	69fb      	ldr	r3, [r7, #28]
 8005c9a:	2b0f      	cmp	r3, #15
 8005c9c:	f67f ae90 	bls.w	80059c0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005ca0:	bf00      	nop
 8005ca2:	bf00      	nop
 8005ca4:	3724      	adds	r7, #36	; 0x24
 8005ca6:	46bd      	mov	sp, r7
 8005ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cac:	4770      	bx	lr
 8005cae:	bf00      	nop
 8005cb0:	40023800 	.word	0x40023800
 8005cb4:	40013800 	.word	0x40013800
 8005cb8:	40020000 	.word	0x40020000
 8005cbc:	40020400 	.word	0x40020400
 8005cc0:	40020800 	.word	0x40020800
 8005cc4:	40020c00 	.word	0x40020c00
 8005cc8:	40021000 	.word	0x40021000
 8005ccc:	40021400 	.word	0x40021400
 8005cd0:	40021800 	.word	0x40021800
 8005cd4:	40021c00 	.word	0x40021c00
 8005cd8:	40013c00 	.word	0x40013c00

08005cdc <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8005cdc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005cde:	b08f      	sub	sp, #60	; 0x3c
 8005ce0:	af0a      	add	r7, sp, #40	; 0x28
 8005ce2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d101      	bne.n	8005cee <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8005cea:	2301      	movs	r3, #1
 8005cec:	e054      	b.n	8005d98 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 8005cfa:	b2db      	uxtb	r3, r3
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d106      	bne.n	8005d0e <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	2200      	movs	r2, #0
 8005d04:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8005d08:	6878      	ldr	r0, [r7, #4]
 8005d0a:	f013 fe33 	bl	8019974 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	2203      	movs	r2, #3
 8005d12:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d102      	bne.n	8005d28 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	2200      	movs	r2, #0
 8005d26:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	4618      	mov	r0, r3
 8005d2e:	f004 fa93 	bl	800a258 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	603b      	str	r3, [r7, #0]
 8005d38:	687e      	ldr	r6, [r7, #4]
 8005d3a:	466d      	mov	r5, sp
 8005d3c:	f106 0410 	add.w	r4, r6, #16
 8005d40:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005d42:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005d44:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005d46:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005d48:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005d4c:	e885 0003 	stmia.w	r5, {r0, r1}
 8005d50:	1d33      	adds	r3, r6, #4
 8005d52:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005d54:	6838      	ldr	r0, [r7, #0]
 8005d56:	f004 fa0d 	bl	800a174 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	2101      	movs	r1, #1
 8005d60:	4618      	mov	r0, r3
 8005d62:	f004 fa8a 	bl	800a27a <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	603b      	str	r3, [r7, #0]
 8005d6c:	687e      	ldr	r6, [r7, #4]
 8005d6e:	466d      	mov	r5, sp
 8005d70:	f106 0410 	add.w	r4, r6, #16
 8005d74:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005d76:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005d78:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005d7a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005d7c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005d80:	e885 0003 	stmia.w	r5, {r0, r1}
 8005d84:	1d33      	adds	r3, r6, #4
 8005d86:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005d88:	6838      	ldr	r0, [r7, #0]
 8005d8a:	f004 fbf1 	bl	800a570 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	2201      	movs	r2, #1
 8005d92:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 8005d96:	2300      	movs	r3, #0
}
 8005d98:	4618      	mov	r0, r3
 8005d9a:	3714      	adds	r7, #20
 8005d9c:	46bd      	mov	sp, r7
 8005d9e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005da0 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8005da0:	b590      	push	{r4, r7, lr}
 8005da2:	b089      	sub	sp, #36	; 0x24
 8005da4:	af04      	add	r7, sp, #16
 8005da6:	6078      	str	r0, [r7, #4]
 8005da8:	4608      	mov	r0, r1
 8005daa:	4611      	mov	r1, r2
 8005dac:	461a      	mov	r2, r3
 8005dae:	4603      	mov	r3, r0
 8005db0:	70fb      	strb	r3, [r7, #3]
 8005db2:	460b      	mov	r3, r1
 8005db4:	70bb      	strb	r3, [r7, #2]
 8005db6:	4613      	mov	r3, r2
 8005db8:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8005dc0:	2b01      	cmp	r3, #1
 8005dc2:	d101      	bne.n	8005dc8 <HAL_HCD_HC_Init+0x28>
 8005dc4:	2302      	movs	r3, #2
 8005dc6:	e076      	b.n	8005eb6 <HAL_HCD_HC_Init+0x116>
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	2201      	movs	r2, #1
 8005dcc:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 8005dd0:	78fb      	ldrb	r3, [r7, #3]
 8005dd2:	687a      	ldr	r2, [r7, #4]
 8005dd4:	212c      	movs	r1, #44	; 0x2c
 8005dd6:	fb01 f303 	mul.w	r3, r1, r3
 8005dda:	4413      	add	r3, r2
 8005ddc:	333d      	adds	r3, #61	; 0x3d
 8005dde:	2200      	movs	r2, #0
 8005de0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8005de2:	78fb      	ldrb	r3, [r7, #3]
 8005de4:	687a      	ldr	r2, [r7, #4]
 8005de6:	212c      	movs	r1, #44	; 0x2c
 8005de8:	fb01 f303 	mul.w	r3, r1, r3
 8005dec:	4413      	add	r3, r2
 8005dee:	3338      	adds	r3, #56	; 0x38
 8005df0:	787a      	ldrb	r2, [r7, #1]
 8005df2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8005df4:	78fb      	ldrb	r3, [r7, #3]
 8005df6:	687a      	ldr	r2, [r7, #4]
 8005df8:	212c      	movs	r1, #44	; 0x2c
 8005dfa:	fb01 f303 	mul.w	r3, r1, r3
 8005dfe:	4413      	add	r3, r2
 8005e00:	3340      	adds	r3, #64	; 0x40
 8005e02:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8005e04:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8005e06:	78fb      	ldrb	r3, [r7, #3]
 8005e08:	687a      	ldr	r2, [r7, #4]
 8005e0a:	212c      	movs	r1, #44	; 0x2c
 8005e0c:	fb01 f303 	mul.w	r3, r1, r3
 8005e10:	4413      	add	r3, r2
 8005e12:	3339      	adds	r3, #57	; 0x39
 8005e14:	78fa      	ldrb	r2, [r7, #3]
 8005e16:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8005e18:	78fb      	ldrb	r3, [r7, #3]
 8005e1a:	687a      	ldr	r2, [r7, #4]
 8005e1c:	212c      	movs	r1, #44	; 0x2c
 8005e1e:	fb01 f303 	mul.w	r3, r1, r3
 8005e22:	4413      	add	r3, r2
 8005e24:	333f      	adds	r3, #63	; 0x3f
 8005e26:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8005e2a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8005e2c:	78fb      	ldrb	r3, [r7, #3]
 8005e2e:	78ba      	ldrb	r2, [r7, #2]
 8005e30:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005e34:	b2d0      	uxtb	r0, r2
 8005e36:	687a      	ldr	r2, [r7, #4]
 8005e38:	212c      	movs	r1, #44	; 0x2c
 8005e3a:	fb01 f303 	mul.w	r3, r1, r3
 8005e3e:	4413      	add	r3, r2
 8005e40:	333a      	adds	r3, #58	; 0x3a
 8005e42:	4602      	mov	r2, r0
 8005e44:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8005e46:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	da09      	bge.n	8005e62 <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8005e4e:	78fb      	ldrb	r3, [r7, #3]
 8005e50:	687a      	ldr	r2, [r7, #4]
 8005e52:	212c      	movs	r1, #44	; 0x2c
 8005e54:	fb01 f303 	mul.w	r3, r1, r3
 8005e58:	4413      	add	r3, r2
 8005e5a:	333b      	adds	r3, #59	; 0x3b
 8005e5c:	2201      	movs	r2, #1
 8005e5e:	701a      	strb	r2, [r3, #0]
 8005e60:	e008      	b.n	8005e74 <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8005e62:	78fb      	ldrb	r3, [r7, #3]
 8005e64:	687a      	ldr	r2, [r7, #4]
 8005e66:	212c      	movs	r1, #44	; 0x2c
 8005e68:	fb01 f303 	mul.w	r3, r1, r3
 8005e6c:	4413      	add	r3, r2
 8005e6e:	333b      	adds	r3, #59	; 0x3b
 8005e70:	2200      	movs	r2, #0
 8005e72:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8005e74:	78fb      	ldrb	r3, [r7, #3]
 8005e76:	687a      	ldr	r2, [r7, #4]
 8005e78:	212c      	movs	r1, #44	; 0x2c
 8005e7a:	fb01 f303 	mul.w	r3, r1, r3
 8005e7e:	4413      	add	r3, r2
 8005e80:	333c      	adds	r3, #60	; 0x3c
 8005e82:	f897 2020 	ldrb.w	r2, [r7, #32]
 8005e86:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	6818      	ldr	r0, [r3, #0]
 8005e8c:	787c      	ldrb	r4, [r7, #1]
 8005e8e:	78ba      	ldrb	r2, [r7, #2]
 8005e90:	78f9      	ldrb	r1, [r7, #3]
 8005e92:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8005e94:	9302      	str	r3, [sp, #8]
 8005e96:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8005e9a:	9301      	str	r3, [sp, #4]
 8005e9c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005ea0:	9300      	str	r3, [sp, #0]
 8005ea2:	4623      	mov	r3, r4
 8005ea4:	f004 fcde 	bl	800a864 <USB_HC_Init>
 8005ea8:	4603      	mov	r3, r0
 8005eaa:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	2200      	movs	r2, #0
 8005eb0:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8005eb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005eb6:	4618      	mov	r0, r3
 8005eb8:	3714      	adds	r7, #20
 8005eba:	46bd      	mov	sp, r7
 8005ebc:	bd90      	pop	{r4, r7, pc}

08005ebe <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8005ebe:	b580      	push	{r7, lr}
 8005ec0:	b084      	sub	sp, #16
 8005ec2:	af00      	add	r7, sp, #0
 8005ec4:	6078      	str	r0, [r7, #4]
 8005ec6:	460b      	mov	r3, r1
 8005ec8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8005eca:	2300      	movs	r3, #0
 8005ecc:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8005ed4:	2b01      	cmp	r3, #1
 8005ed6:	d101      	bne.n	8005edc <HAL_HCD_HC_Halt+0x1e>
 8005ed8:	2302      	movs	r3, #2
 8005eda:	e00f      	b.n	8005efc <HAL_HCD_HC_Halt+0x3e>
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	2201      	movs	r2, #1
 8005ee0:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	78fa      	ldrb	r2, [r7, #3]
 8005eea:	4611      	mov	r1, r2
 8005eec:	4618      	mov	r0, r3
 8005eee:	f004 ff1a 	bl	800ad26 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	2200      	movs	r2, #0
 8005ef6:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8005efa:	7bfb      	ldrb	r3, [r7, #15]
}
 8005efc:	4618      	mov	r0, r3
 8005efe:	3710      	adds	r7, #16
 8005f00:	46bd      	mov	sp, r7
 8005f02:	bd80      	pop	{r7, pc}

08005f04 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8005f04:	b580      	push	{r7, lr}
 8005f06:	b082      	sub	sp, #8
 8005f08:	af00      	add	r7, sp, #0
 8005f0a:	6078      	str	r0, [r7, #4]
 8005f0c:	4608      	mov	r0, r1
 8005f0e:	4611      	mov	r1, r2
 8005f10:	461a      	mov	r2, r3
 8005f12:	4603      	mov	r3, r0
 8005f14:	70fb      	strb	r3, [r7, #3]
 8005f16:	460b      	mov	r3, r1
 8005f18:	70bb      	strb	r3, [r7, #2]
 8005f1a:	4613      	mov	r3, r2
 8005f1c:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8005f1e:	78fb      	ldrb	r3, [r7, #3]
 8005f20:	687a      	ldr	r2, [r7, #4]
 8005f22:	212c      	movs	r1, #44	; 0x2c
 8005f24:	fb01 f303 	mul.w	r3, r1, r3
 8005f28:	4413      	add	r3, r2
 8005f2a:	333b      	adds	r3, #59	; 0x3b
 8005f2c:	78ba      	ldrb	r2, [r7, #2]
 8005f2e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8005f30:	78fb      	ldrb	r3, [r7, #3]
 8005f32:	687a      	ldr	r2, [r7, #4]
 8005f34:	212c      	movs	r1, #44	; 0x2c
 8005f36:	fb01 f303 	mul.w	r3, r1, r3
 8005f3a:	4413      	add	r3, r2
 8005f3c:	333f      	adds	r3, #63	; 0x3f
 8005f3e:	787a      	ldrb	r2, [r7, #1]
 8005f40:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8005f42:	7c3b      	ldrb	r3, [r7, #16]
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d112      	bne.n	8005f6e <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8005f48:	78fb      	ldrb	r3, [r7, #3]
 8005f4a:	687a      	ldr	r2, [r7, #4]
 8005f4c:	212c      	movs	r1, #44	; 0x2c
 8005f4e:	fb01 f303 	mul.w	r3, r1, r3
 8005f52:	4413      	add	r3, r2
 8005f54:	3342      	adds	r3, #66	; 0x42
 8005f56:	2203      	movs	r2, #3
 8005f58:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8005f5a:	78fb      	ldrb	r3, [r7, #3]
 8005f5c:	687a      	ldr	r2, [r7, #4]
 8005f5e:	212c      	movs	r1, #44	; 0x2c
 8005f60:	fb01 f303 	mul.w	r3, r1, r3
 8005f64:	4413      	add	r3, r2
 8005f66:	333d      	adds	r3, #61	; 0x3d
 8005f68:	7f3a      	ldrb	r2, [r7, #28]
 8005f6a:	701a      	strb	r2, [r3, #0]
 8005f6c:	e008      	b.n	8005f80 <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8005f6e:	78fb      	ldrb	r3, [r7, #3]
 8005f70:	687a      	ldr	r2, [r7, #4]
 8005f72:	212c      	movs	r1, #44	; 0x2c
 8005f74:	fb01 f303 	mul.w	r3, r1, r3
 8005f78:	4413      	add	r3, r2
 8005f7a:	3342      	adds	r3, #66	; 0x42
 8005f7c:	2202      	movs	r2, #2
 8005f7e:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8005f80:	787b      	ldrb	r3, [r7, #1]
 8005f82:	2b03      	cmp	r3, #3
 8005f84:	f200 80c6 	bhi.w	8006114 <HAL_HCD_HC_SubmitRequest+0x210>
 8005f88:	a201      	add	r2, pc, #4	; (adr r2, 8005f90 <HAL_HCD_HC_SubmitRequest+0x8c>)
 8005f8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f8e:	bf00      	nop
 8005f90:	08005fa1 	.word	0x08005fa1
 8005f94:	08006101 	.word	0x08006101
 8005f98:	08006005 	.word	0x08006005
 8005f9c:	08006083 	.word	0x08006083
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8005fa0:	7c3b      	ldrb	r3, [r7, #16]
 8005fa2:	2b01      	cmp	r3, #1
 8005fa4:	f040 80b8 	bne.w	8006118 <HAL_HCD_HC_SubmitRequest+0x214>
 8005fa8:	78bb      	ldrb	r3, [r7, #2]
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	f040 80b4 	bne.w	8006118 <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 8005fb0:	8b3b      	ldrh	r3, [r7, #24]
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d108      	bne.n	8005fc8 <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 8005fb6:	78fb      	ldrb	r3, [r7, #3]
 8005fb8:	687a      	ldr	r2, [r7, #4]
 8005fba:	212c      	movs	r1, #44	; 0x2c
 8005fbc:	fb01 f303 	mul.w	r3, r1, r3
 8005fc0:	4413      	add	r3, r2
 8005fc2:	3355      	adds	r3, #85	; 0x55
 8005fc4:	2201      	movs	r2, #1
 8005fc6:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8005fc8:	78fb      	ldrb	r3, [r7, #3]
 8005fca:	687a      	ldr	r2, [r7, #4]
 8005fcc:	212c      	movs	r1, #44	; 0x2c
 8005fce:	fb01 f303 	mul.w	r3, r1, r3
 8005fd2:	4413      	add	r3, r2
 8005fd4:	3355      	adds	r3, #85	; 0x55
 8005fd6:	781b      	ldrb	r3, [r3, #0]
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d109      	bne.n	8005ff0 <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005fdc:	78fb      	ldrb	r3, [r7, #3]
 8005fde:	687a      	ldr	r2, [r7, #4]
 8005fe0:	212c      	movs	r1, #44	; 0x2c
 8005fe2:	fb01 f303 	mul.w	r3, r1, r3
 8005fe6:	4413      	add	r3, r2
 8005fe8:	3342      	adds	r3, #66	; 0x42
 8005fea:	2200      	movs	r2, #0
 8005fec:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8005fee:	e093      	b.n	8006118 <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8005ff0:	78fb      	ldrb	r3, [r7, #3]
 8005ff2:	687a      	ldr	r2, [r7, #4]
 8005ff4:	212c      	movs	r1, #44	; 0x2c
 8005ff6:	fb01 f303 	mul.w	r3, r1, r3
 8005ffa:	4413      	add	r3, r2
 8005ffc:	3342      	adds	r3, #66	; 0x42
 8005ffe:	2202      	movs	r2, #2
 8006000:	701a      	strb	r2, [r3, #0]
      break;
 8006002:	e089      	b.n	8006118 <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8006004:	78bb      	ldrb	r3, [r7, #2]
 8006006:	2b00      	cmp	r3, #0
 8006008:	d11d      	bne.n	8006046 <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800600a:	78fb      	ldrb	r3, [r7, #3]
 800600c:	687a      	ldr	r2, [r7, #4]
 800600e:	212c      	movs	r1, #44	; 0x2c
 8006010:	fb01 f303 	mul.w	r3, r1, r3
 8006014:	4413      	add	r3, r2
 8006016:	3355      	adds	r3, #85	; 0x55
 8006018:	781b      	ldrb	r3, [r3, #0]
 800601a:	2b00      	cmp	r3, #0
 800601c:	d109      	bne.n	8006032 <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800601e:	78fb      	ldrb	r3, [r7, #3]
 8006020:	687a      	ldr	r2, [r7, #4]
 8006022:	212c      	movs	r1, #44	; 0x2c
 8006024:	fb01 f303 	mul.w	r3, r1, r3
 8006028:	4413      	add	r3, r2
 800602a:	3342      	adds	r3, #66	; 0x42
 800602c:	2200      	movs	r2, #0
 800602e:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8006030:	e073      	b.n	800611a <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8006032:	78fb      	ldrb	r3, [r7, #3]
 8006034:	687a      	ldr	r2, [r7, #4]
 8006036:	212c      	movs	r1, #44	; 0x2c
 8006038:	fb01 f303 	mul.w	r3, r1, r3
 800603c:	4413      	add	r3, r2
 800603e:	3342      	adds	r3, #66	; 0x42
 8006040:	2202      	movs	r2, #2
 8006042:	701a      	strb	r2, [r3, #0]
      break;
 8006044:	e069      	b.n	800611a <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8006046:	78fb      	ldrb	r3, [r7, #3]
 8006048:	687a      	ldr	r2, [r7, #4]
 800604a:	212c      	movs	r1, #44	; 0x2c
 800604c:	fb01 f303 	mul.w	r3, r1, r3
 8006050:	4413      	add	r3, r2
 8006052:	3354      	adds	r3, #84	; 0x54
 8006054:	781b      	ldrb	r3, [r3, #0]
 8006056:	2b00      	cmp	r3, #0
 8006058:	d109      	bne.n	800606e <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800605a:	78fb      	ldrb	r3, [r7, #3]
 800605c:	687a      	ldr	r2, [r7, #4]
 800605e:	212c      	movs	r1, #44	; 0x2c
 8006060:	fb01 f303 	mul.w	r3, r1, r3
 8006064:	4413      	add	r3, r2
 8006066:	3342      	adds	r3, #66	; 0x42
 8006068:	2200      	movs	r2, #0
 800606a:	701a      	strb	r2, [r3, #0]
      break;
 800606c:	e055      	b.n	800611a <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800606e:	78fb      	ldrb	r3, [r7, #3]
 8006070:	687a      	ldr	r2, [r7, #4]
 8006072:	212c      	movs	r1, #44	; 0x2c
 8006074:	fb01 f303 	mul.w	r3, r1, r3
 8006078:	4413      	add	r3, r2
 800607a:	3342      	adds	r3, #66	; 0x42
 800607c:	2202      	movs	r2, #2
 800607e:	701a      	strb	r2, [r3, #0]
      break;
 8006080:	e04b      	b.n	800611a <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8006082:	78bb      	ldrb	r3, [r7, #2]
 8006084:	2b00      	cmp	r3, #0
 8006086:	d11d      	bne.n	80060c4 <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8006088:	78fb      	ldrb	r3, [r7, #3]
 800608a:	687a      	ldr	r2, [r7, #4]
 800608c:	212c      	movs	r1, #44	; 0x2c
 800608e:	fb01 f303 	mul.w	r3, r1, r3
 8006092:	4413      	add	r3, r2
 8006094:	3355      	adds	r3, #85	; 0x55
 8006096:	781b      	ldrb	r3, [r3, #0]
 8006098:	2b00      	cmp	r3, #0
 800609a:	d109      	bne.n	80060b0 <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800609c:	78fb      	ldrb	r3, [r7, #3]
 800609e:	687a      	ldr	r2, [r7, #4]
 80060a0:	212c      	movs	r1, #44	; 0x2c
 80060a2:	fb01 f303 	mul.w	r3, r1, r3
 80060a6:	4413      	add	r3, r2
 80060a8:	3342      	adds	r3, #66	; 0x42
 80060aa:	2200      	movs	r2, #0
 80060ac:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80060ae:	e034      	b.n	800611a <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80060b0:	78fb      	ldrb	r3, [r7, #3]
 80060b2:	687a      	ldr	r2, [r7, #4]
 80060b4:	212c      	movs	r1, #44	; 0x2c
 80060b6:	fb01 f303 	mul.w	r3, r1, r3
 80060ba:	4413      	add	r3, r2
 80060bc:	3342      	adds	r3, #66	; 0x42
 80060be:	2202      	movs	r2, #2
 80060c0:	701a      	strb	r2, [r3, #0]
      break;
 80060c2:	e02a      	b.n	800611a <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80060c4:	78fb      	ldrb	r3, [r7, #3]
 80060c6:	687a      	ldr	r2, [r7, #4]
 80060c8:	212c      	movs	r1, #44	; 0x2c
 80060ca:	fb01 f303 	mul.w	r3, r1, r3
 80060ce:	4413      	add	r3, r2
 80060d0:	3354      	adds	r3, #84	; 0x54
 80060d2:	781b      	ldrb	r3, [r3, #0]
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d109      	bne.n	80060ec <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80060d8:	78fb      	ldrb	r3, [r7, #3]
 80060da:	687a      	ldr	r2, [r7, #4]
 80060dc:	212c      	movs	r1, #44	; 0x2c
 80060de:	fb01 f303 	mul.w	r3, r1, r3
 80060e2:	4413      	add	r3, r2
 80060e4:	3342      	adds	r3, #66	; 0x42
 80060e6:	2200      	movs	r2, #0
 80060e8:	701a      	strb	r2, [r3, #0]
      break;
 80060ea:	e016      	b.n	800611a <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80060ec:	78fb      	ldrb	r3, [r7, #3]
 80060ee:	687a      	ldr	r2, [r7, #4]
 80060f0:	212c      	movs	r1, #44	; 0x2c
 80060f2:	fb01 f303 	mul.w	r3, r1, r3
 80060f6:	4413      	add	r3, r2
 80060f8:	3342      	adds	r3, #66	; 0x42
 80060fa:	2202      	movs	r2, #2
 80060fc:	701a      	strb	r2, [r3, #0]
      break;
 80060fe:	e00c      	b.n	800611a <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8006100:	78fb      	ldrb	r3, [r7, #3]
 8006102:	687a      	ldr	r2, [r7, #4]
 8006104:	212c      	movs	r1, #44	; 0x2c
 8006106:	fb01 f303 	mul.w	r3, r1, r3
 800610a:	4413      	add	r3, r2
 800610c:	3342      	adds	r3, #66	; 0x42
 800610e:	2200      	movs	r2, #0
 8006110:	701a      	strb	r2, [r3, #0]
      break;
 8006112:	e002      	b.n	800611a <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 8006114:	bf00      	nop
 8006116:	e000      	b.n	800611a <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 8006118:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 800611a:	78fb      	ldrb	r3, [r7, #3]
 800611c:	687a      	ldr	r2, [r7, #4]
 800611e:	212c      	movs	r1, #44	; 0x2c
 8006120:	fb01 f303 	mul.w	r3, r1, r3
 8006124:	4413      	add	r3, r2
 8006126:	3344      	adds	r3, #68	; 0x44
 8006128:	697a      	ldr	r2, [r7, #20]
 800612a:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 800612c:	78fb      	ldrb	r3, [r7, #3]
 800612e:	8b3a      	ldrh	r2, [r7, #24]
 8006130:	6879      	ldr	r1, [r7, #4]
 8006132:	202c      	movs	r0, #44	; 0x2c
 8006134:	fb00 f303 	mul.w	r3, r0, r3
 8006138:	440b      	add	r3, r1
 800613a:	334c      	adds	r3, #76	; 0x4c
 800613c:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 800613e:	78fb      	ldrb	r3, [r7, #3]
 8006140:	687a      	ldr	r2, [r7, #4]
 8006142:	212c      	movs	r1, #44	; 0x2c
 8006144:	fb01 f303 	mul.w	r3, r1, r3
 8006148:	4413      	add	r3, r2
 800614a:	3360      	adds	r3, #96	; 0x60
 800614c:	2200      	movs	r2, #0
 800614e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8006150:	78fb      	ldrb	r3, [r7, #3]
 8006152:	687a      	ldr	r2, [r7, #4]
 8006154:	212c      	movs	r1, #44	; 0x2c
 8006156:	fb01 f303 	mul.w	r3, r1, r3
 800615a:	4413      	add	r3, r2
 800615c:	3350      	adds	r3, #80	; 0x50
 800615e:	2200      	movs	r2, #0
 8006160:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8006162:	78fb      	ldrb	r3, [r7, #3]
 8006164:	687a      	ldr	r2, [r7, #4]
 8006166:	212c      	movs	r1, #44	; 0x2c
 8006168:	fb01 f303 	mul.w	r3, r1, r3
 800616c:	4413      	add	r3, r2
 800616e:	3339      	adds	r3, #57	; 0x39
 8006170:	78fa      	ldrb	r2, [r7, #3]
 8006172:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8006174:	78fb      	ldrb	r3, [r7, #3]
 8006176:	687a      	ldr	r2, [r7, #4]
 8006178:	212c      	movs	r1, #44	; 0x2c
 800617a:	fb01 f303 	mul.w	r3, r1, r3
 800617e:	4413      	add	r3, r2
 8006180:	3361      	adds	r3, #97	; 0x61
 8006182:	2200      	movs	r2, #0
 8006184:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	6818      	ldr	r0, [r3, #0]
 800618a:	78fb      	ldrb	r3, [r7, #3]
 800618c:	222c      	movs	r2, #44	; 0x2c
 800618e:	fb02 f303 	mul.w	r3, r2, r3
 8006192:	3338      	adds	r3, #56	; 0x38
 8006194:	687a      	ldr	r2, [r7, #4]
 8006196:	18d1      	adds	r1, r2, r3
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	691b      	ldr	r3, [r3, #16]
 800619c:	b2db      	uxtb	r3, r3
 800619e:	461a      	mov	r2, r3
 80061a0:	f004 fc6e 	bl	800aa80 <USB_HC_StartXfer>
 80061a4:	4603      	mov	r3, r0
}
 80061a6:	4618      	mov	r0, r3
 80061a8:	3708      	adds	r7, #8
 80061aa:	46bd      	mov	sp, r7
 80061ac:	bd80      	pop	{r7, pc}
 80061ae:	bf00      	nop

080061b0 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80061b0:	b580      	push	{r7, lr}
 80061b2:	b086      	sub	sp, #24
 80061b4:	af00      	add	r7, sp, #0
 80061b6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80061be:	693b      	ldr	r3, [r7, #16]
 80061c0:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	4618      	mov	r0, r3
 80061c8:	f004 f991 	bl	800a4ee <USB_GetMode>
 80061cc:	4603      	mov	r3, r0
 80061ce:	2b01      	cmp	r3, #1
 80061d0:	f040 80f6 	bne.w	80063c0 <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	4618      	mov	r0, r3
 80061da:	f004 f975 	bl	800a4c8 <USB_ReadInterrupts>
 80061de:	4603      	mov	r3, r0
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	f000 80ec 	beq.w	80063be <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	4618      	mov	r0, r3
 80061ec:	f004 f96c 	bl	800a4c8 <USB_ReadInterrupts>
 80061f0:	4603      	mov	r3, r0
 80061f2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80061f6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80061fa:	d104      	bne.n	8006206 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8006204:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	4618      	mov	r0, r3
 800620c:	f004 f95c 	bl	800a4c8 <USB_ReadInterrupts>
 8006210:	4603      	mov	r3, r0
 8006212:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006216:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800621a:	d104      	bne.n	8006226 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8006224:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	4618      	mov	r0, r3
 800622c:	f004 f94c 	bl	800a4c8 <USB_ReadInterrupts>
 8006230:	4603      	mov	r3, r0
 8006232:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006236:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800623a:	d104      	bne.n	8006246 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8006244:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	4618      	mov	r0, r3
 800624c:	f004 f93c 	bl	800a4c8 <USB_ReadInterrupts>
 8006250:	4603      	mov	r3, r0
 8006252:	f003 0302 	and.w	r3, r3, #2
 8006256:	2b02      	cmp	r3, #2
 8006258:	d103      	bne.n	8006262 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	2202      	movs	r2, #2
 8006260:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	4618      	mov	r0, r3
 8006268:	f004 f92e 	bl	800a4c8 <USB_ReadInterrupts>
 800626c:	4603      	mov	r3, r0
 800626e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006272:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006276:	d11c      	bne.n	80062b2 <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8006280:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	f003 0301 	and.w	r3, r3, #1
 800628e:	2b00      	cmp	r3, #0
 8006290:	d10f      	bne.n	80062b2 <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8006292:	2110      	movs	r1, #16
 8006294:	6938      	ldr	r0, [r7, #16]
 8006296:	f004 f83d 	bl	800a314 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 800629a:	6938      	ldr	r0, [r7, #16]
 800629c:	f004 f85e 	bl	800a35c <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	2101      	movs	r1, #1
 80062a6:	4618      	mov	r0, r3
 80062a8:	f004 fa16 	bl	800a6d8 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 80062ac:	6878      	ldr	r0, [r7, #4]
 80062ae:	f013 fbdf 	bl	8019a70 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	4618      	mov	r0, r3
 80062b8:	f004 f906 	bl	800a4c8 <USB_ReadInterrupts>
 80062bc:	4603      	mov	r3, r0
 80062be:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80062c2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80062c6:	d102      	bne.n	80062ce <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 80062c8:	6878      	ldr	r0, [r7, #4]
 80062ca:	f001 fa03 	bl	80076d4 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	4618      	mov	r0, r3
 80062d4:	f004 f8f8 	bl	800a4c8 <USB_ReadInterrupts>
 80062d8:	4603      	mov	r3, r0
 80062da:	f003 0308 	and.w	r3, r3, #8
 80062de:	2b08      	cmp	r3, #8
 80062e0:	d106      	bne.n	80062f0 <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 80062e2:	6878      	ldr	r0, [r7, #4]
 80062e4:	f013 fba8 	bl	8019a38 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	2208      	movs	r2, #8
 80062ee:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	4618      	mov	r0, r3
 80062f6:	f004 f8e7 	bl	800a4c8 <USB_ReadInterrupts>
 80062fa:	4603      	mov	r3, r0
 80062fc:	f003 0310 	and.w	r3, r3, #16
 8006300:	2b10      	cmp	r3, #16
 8006302:	d101      	bne.n	8006308 <HAL_HCD_IRQHandler+0x158>
 8006304:	2301      	movs	r3, #1
 8006306:	e000      	b.n	800630a <HAL_HCD_IRQHandler+0x15a>
 8006308:	2300      	movs	r3, #0
 800630a:	2b00      	cmp	r3, #0
 800630c:	d012      	beq.n	8006334 <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	699a      	ldr	r2, [r3, #24]
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	f022 0210 	bic.w	r2, r2, #16
 800631c:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 800631e:	6878      	ldr	r0, [r7, #4]
 8006320:	f001 f906 	bl	8007530 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	699a      	ldr	r2, [r3, #24]
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	f042 0210 	orr.w	r2, r2, #16
 8006332:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	4618      	mov	r0, r3
 800633a:	f004 f8c5 	bl	800a4c8 <USB_ReadInterrupts>
 800633e:	4603      	mov	r3, r0
 8006340:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006344:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006348:	d13a      	bne.n	80063c0 <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	4618      	mov	r0, r3
 8006350:	f004 fcd8 	bl	800ad04 <USB_HC_ReadInterrupt>
 8006354:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8006356:	2300      	movs	r3, #0
 8006358:	617b      	str	r3, [r7, #20]
 800635a:	e025      	b.n	80063a8 <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 800635c:	697b      	ldr	r3, [r7, #20]
 800635e:	f003 030f 	and.w	r3, r3, #15
 8006362:	68ba      	ldr	r2, [r7, #8]
 8006364:	fa22 f303 	lsr.w	r3, r2, r3
 8006368:	f003 0301 	and.w	r3, r3, #1
 800636c:	2b00      	cmp	r3, #0
 800636e:	d018      	beq.n	80063a2 <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8006370:	697b      	ldr	r3, [r7, #20]
 8006372:	015a      	lsls	r2, r3, #5
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	4413      	add	r3, r2
 8006378:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006382:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006386:	d106      	bne.n	8006396 <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8006388:	697b      	ldr	r3, [r7, #20]
 800638a:	b2db      	uxtb	r3, r3
 800638c:	4619      	mov	r1, r3
 800638e:	6878      	ldr	r0, [r7, #4]
 8006390:	f000 f8ab 	bl	80064ea <HCD_HC_IN_IRQHandler>
 8006394:	e005      	b.n	80063a2 <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8006396:	697b      	ldr	r3, [r7, #20]
 8006398:	b2db      	uxtb	r3, r3
 800639a:	4619      	mov	r1, r3
 800639c:	6878      	ldr	r0, [r7, #4]
 800639e:	f000 fcc6 	bl	8006d2e <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80063a2:	697b      	ldr	r3, [r7, #20]
 80063a4:	3301      	adds	r3, #1
 80063a6:	617b      	str	r3, [r7, #20]
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	689b      	ldr	r3, [r3, #8]
 80063ac:	697a      	ldr	r2, [r7, #20]
 80063ae:	429a      	cmp	r2, r3
 80063b0:	d3d4      	bcc.n	800635c <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80063ba:	615a      	str	r2, [r3, #20]
 80063bc:	e000      	b.n	80063c0 <HAL_HCD_IRQHandler+0x210>
      return;
 80063be:	bf00      	nop
    }
  }
}
 80063c0:	3718      	adds	r7, #24
 80063c2:	46bd      	mov	sp, r7
 80063c4:	bd80      	pop	{r7, pc}

080063c6 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 80063c6:	b580      	push	{r7, lr}
 80063c8:	b082      	sub	sp, #8
 80063ca:	af00      	add	r7, sp, #0
 80063cc:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80063d4:	2b01      	cmp	r3, #1
 80063d6:	d101      	bne.n	80063dc <HAL_HCD_Start+0x16>
 80063d8:	2302      	movs	r3, #2
 80063da:	e013      	b.n	8006404 <HAL_HCD_Start+0x3e>
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	2201      	movs	r2, #1
 80063e0:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	2101      	movs	r1, #1
 80063ea:	4618      	mov	r0, r3
 80063ec:	f004 f9d8 	bl	800a7a0 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	4618      	mov	r0, r3
 80063f6:	f003 ff1e 	bl	800a236 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	2200      	movs	r2, #0
 80063fe:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8006402:	2300      	movs	r3, #0
}
 8006404:	4618      	mov	r0, r3
 8006406:	3708      	adds	r7, #8
 8006408:	46bd      	mov	sp, r7
 800640a:	bd80      	pop	{r7, pc}

0800640c <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 800640c:	b580      	push	{r7, lr}
 800640e:	b082      	sub	sp, #8
 8006410:	af00      	add	r7, sp, #0
 8006412:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 800641a:	2b01      	cmp	r3, #1
 800641c:	d101      	bne.n	8006422 <HAL_HCD_Stop+0x16>
 800641e:	2302      	movs	r3, #2
 8006420:	e00d      	b.n	800643e <HAL_HCD_Stop+0x32>
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	2201      	movs	r2, #1
 8006426:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	4618      	mov	r0, r3
 8006430:	f004 fdd2 	bl	800afd8 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	2200      	movs	r2, #0
 8006438:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 800643c:	2300      	movs	r3, #0
}
 800643e:	4618      	mov	r0, r3
 8006440:	3708      	adds	r7, #8
 8006442:	46bd      	mov	sp, r7
 8006444:	bd80      	pop	{r7, pc}

08006446 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8006446:	b580      	push	{r7, lr}
 8006448:	b082      	sub	sp, #8
 800644a:	af00      	add	r7, sp, #0
 800644c:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	4618      	mov	r0, r3
 8006454:	f004 f97a 	bl	800a74c <USB_ResetPort>
 8006458:	4603      	mov	r3, r0
}
 800645a:	4618      	mov	r0, r3
 800645c:	3708      	adds	r7, #8
 800645e:	46bd      	mov	sp, r7
 8006460:	bd80      	pop	{r7, pc}

08006462 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8006462:	b480      	push	{r7}
 8006464:	b083      	sub	sp, #12
 8006466:	af00      	add	r7, sp, #0
 8006468:	6078      	str	r0, [r7, #4]
 800646a:	460b      	mov	r3, r1
 800646c:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 800646e:	78fb      	ldrb	r3, [r7, #3]
 8006470:	687a      	ldr	r2, [r7, #4]
 8006472:	212c      	movs	r1, #44	; 0x2c
 8006474:	fb01 f303 	mul.w	r3, r1, r3
 8006478:	4413      	add	r3, r2
 800647a:	3360      	adds	r3, #96	; 0x60
 800647c:	781b      	ldrb	r3, [r3, #0]
}
 800647e:	4618      	mov	r0, r3
 8006480:	370c      	adds	r7, #12
 8006482:	46bd      	mov	sp, r7
 8006484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006488:	4770      	bx	lr

0800648a <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800648a:	b480      	push	{r7}
 800648c:	b083      	sub	sp, #12
 800648e:	af00      	add	r7, sp, #0
 8006490:	6078      	str	r0, [r7, #4]
 8006492:	460b      	mov	r3, r1
 8006494:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8006496:	78fb      	ldrb	r3, [r7, #3]
 8006498:	687a      	ldr	r2, [r7, #4]
 800649a:	212c      	movs	r1, #44	; 0x2c
 800649c:	fb01 f303 	mul.w	r3, r1, r3
 80064a0:	4413      	add	r3, r2
 80064a2:	3350      	adds	r3, #80	; 0x50
 80064a4:	681b      	ldr	r3, [r3, #0]
}
 80064a6:	4618      	mov	r0, r3
 80064a8:	370c      	adds	r7, #12
 80064aa:	46bd      	mov	sp, r7
 80064ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b0:	4770      	bx	lr

080064b2 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 80064b2:	b580      	push	{r7, lr}
 80064b4:	b082      	sub	sp, #8
 80064b6:	af00      	add	r7, sp, #0
 80064b8:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	4618      	mov	r0, r3
 80064c0:	f004 f9be 	bl	800a840 <USB_GetCurrentFrame>
 80064c4:	4603      	mov	r3, r0
}
 80064c6:	4618      	mov	r0, r3
 80064c8:	3708      	adds	r7, #8
 80064ca:	46bd      	mov	sp, r7
 80064cc:	bd80      	pop	{r7, pc}

080064ce <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 80064ce:	b580      	push	{r7, lr}
 80064d0:	b082      	sub	sp, #8
 80064d2:	af00      	add	r7, sp, #0
 80064d4:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	4618      	mov	r0, r3
 80064dc:	f004 f999 	bl	800a812 <USB_GetHostSpeed>
 80064e0:	4603      	mov	r3, r0
}
 80064e2:	4618      	mov	r0, r3
 80064e4:	3708      	adds	r7, #8
 80064e6:	46bd      	mov	sp, r7
 80064e8:	bd80      	pop	{r7, pc}

080064ea <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80064ea:	b580      	push	{r7, lr}
 80064ec:	b086      	sub	sp, #24
 80064ee:	af00      	add	r7, sp, #0
 80064f0:	6078      	str	r0, [r7, #4]
 80064f2:	460b      	mov	r3, r1
 80064f4:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80064fc:	697b      	ldr	r3, [r7, #20]
 80064fe:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8006500:	78fb      	ldrb	r3, [r7, #3]
 8006502:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	015a      	lsls	r2, r3, #5
 8006508:	693b      	ldr	r3, [r7, #16]
 800650a:	4413      	add	r3, r2
 800650c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006510:	689b      	ldr	r3, [r3, #8]
 8006512:	f003 0304 	and.w	r3, r3, #4
 8006516:	2b04      	cmp	r3, #4
 8006518:	d119      	bne.n	800654e <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	015a      	lsls	r2, r3, #5
 800651e:	693b      	ldr	r3, [r7, #16]
 8006520:	4413      	add	r3, r2
 8006522:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006526:	461a      	mov	r2, r3
 8006528:	2304      	movs	r3, #4
 800652a:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	015a      	lsls	r2, r3, #5
 8006530:	693b      	ldr	r3, [r7, #16]
 8006532:	4413      	add	r3, r2
 8006534:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006538:	68db      	ldr	r3, [r3, #12]
 800653a:	68fa      	ldr	r2, [r7, #12]
 800653c:	0151      	lsls	r1, r2, #5
 800653e:	693a      	ldr	r2, [r7, #16]
 8006540:	440a      	add	r2, r1
 8006542:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006546:	f043 0302 	orr.w	r3, r3, #2
 800654a:	60d3      	str	r3, [r2, #12]
 800654c:	e101      	b.n	8006752 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	015a      	lsls	r2, r3, #5
 8006552:	693b      	ldr	r3, [r7, #16]
 8006554:	4413      	add	r3, r2
 8006556:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800655a:	689b      	ldr	r3, [r3, #8]
 800655c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006560:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006564:	d12b      	bne.n	80065be <HCD_HC_IN_IRQHandler+0xd4>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	015a      	lsls	r2, r3, #5
 800656a:	693b      	ldr	r3, [r7, #16]
 800656c:	4413      	add	r3, r2
 800656e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006572:	461a      	mov	r2, r3
 8006574:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006578:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 800657a:	687a      	ldr	r2, [r7, #4]
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	212c      	movs	r1, #44	; 0x2c
 8006580:	fb01 f303 	mul.w	r3, r1, r3
 8006584:	4413      	add	r3, r2
 8006586:	3361      	adds	r3, #97	; 0x61
 8006588:	2207      	movs	r2, #7
 800658a:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	015a      	lsls	r2, r3, #5
 8006590:	693b      	ldr	r3, [r7, #16]
 8006592:	4413      	add	r3, r2
 8006594:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006598:	68db      	ldr	r3, [r3, #12]
 800659a:	68fa      	ldr	r2, [r7, #12]
 800659c:	0151      	lsls	r1, r2, #5
 800659e:	693a      	ldr	r2, [r7, #16]
 80065a0:	440a      	add	r2, r1
 80065a2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80065a6:	f043 0302 	orr.w	r3, r3, #2
 80065aa:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	68fa      	ldr	r2, [r7, #12]
 80065b2:	b2d2      	uxtb	r2, r2
 80065b4:	4611      	mov	r1, r2
 80065b6:	4618      	mov	r0, r3
 80065b8:	f004 fbb5 	bl	800ad26 <USB_HC_Halt>
 80065bc:	e0c9      	b.n	8006752 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	015a      	lsls	r2, r3, #5
 80065c2:	693b      	ldr	r3, [r7, #16]
 80065c4:	4413      	add	r3, r2
 80065c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80065ca:	689b      	ldr	r3, [r3, #8]
 80065cc:	f003 0320 	and.w	r3, r3, #32
 80065d0:	2b20      	cmp	r3, #32
 80065d2:	d109      	bne.n	80065e8 <HCD_HC_IN_IRQHandler+0xfe>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	015a      	lsls	r2, r3, #5
 80065d8:	693b      	ldr	r3, [r7, #16]
 80065da:	4413      	add	r3, r2
 80065dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80065e0:	461a      	mov	r2, r3
 80065e2:	2320      	movs	r3, #32
 80065e4:	6093      	str	r3, [r2, #8]
 80065e6:	e0b4      	b.n	8006752 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	015a      	lsls	r2, r3, #5
 80065ec:	693b      	ldr	r3, [r7, #16]
 80065ee:	4413      	add	r3, r2
 80065f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80065f4:	689b      	ldr	r3, [r3, #8]
 80065f6:	f003 0308 	and.w	r3, r3, #8
 80065fa:	2b08      	cmp	r3, #8
 80065fc:	d133      	bne.n	8006666 <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	015a      	lsls	r2, r3, #5
 8006602:	693b      	ldr	r3, [r7, #16]
 8006604:	4413      	add	r3, r2
 8006606:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800660a:	68db      	ldr	r3, [r3, #12]
 800660c:	68fa      	ldr	r2, [r7, #12]
 800660e:	0151      	lsls	r1, r2, #5
 8006610:	693a      	ldr	r2, [r7, #16]
 8006612:	440a      	add	r2, r1
 8006614:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006618:	f043 0302 	orr.w	r3, r3, #2
 800661c:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 800661e:	687a      	ldr	r2, [r7, #4]
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	212c      	movs	r1, #44	; 0x2c
 8006624:	fb01 f303 	mul.w	r3, r1, r3
 8006628:	4413      	add	r3, r2
 800662a:	3361      	adds	r3, #97	; 0x61
 800662c:	2205      	movs	r2, #5
 800662e:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	015a      	lsls	r2, r3, #5
 8006634:	693b      	ldr	r3, [r7, #16]
 8006636:	4413      	add	r3, r2
 8006638:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800663c:	461a      	mov	r2, r3
 800663e:	2310      	movs	r3, #16
 8006640:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	015a      	lsls	r2, r3, #5
 8006646:	693b      	ldr	r3, [r7, #16]
 8006648:	4413      	add	r3, r2
 800664a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800664e:	461a      	mov	r2, r3
 8006650:	2308      	movs	r3, #8
 8006652:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	68fa      	ldr	r2, [r7, #12]
 800665a:	b2d2      	uxtb	r2, r2
 800665c:	4611      	mov	r1, r2
 800665e:	4618      	mov	r0, r3
 8006660:	f004 fb61 	bl	800ad26 <USB_HC_Halt>
 8006664:	e075      	b.n	8006752 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	015a      	lsls	r2, r3, #5
 800666a:	693b      	ldr	r3, [r7, #16]
 800666c:	4413      	add	r3, r2
 800666e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006672:	689b      	ldr	r3, [r3, #8]
 8006674:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006678:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800667c:	d134      	bne.n	80066e8 <HCD_HC_IN_IRQHandler+0x1fe>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	015a      	lsls	r2, r3, #5
 8006682:	693b      	ldr	r3, [r7, #16]
 8006684:	4413      	add	r3, r2
 8006686:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800668a:	68db      	ldr	r3, [r3, #12]
 800668c:	68fa      	ldr	r2, [r7, #12]
 800668e:	0151      	lsls	r1, r2, #5
 8006690:	693a      	ldr	r2, [r7, #16]
 8006692:	440a      	add	r2, r1
 8006694:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006698:	f043 0302 	orr.w	r3, r3, #2
 800669c:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 800669e:	687a      	ldr	r2, [r7, #4]
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	212c      	movs	r1, #44	; 0x2c
 80066a4:	fb01 f303 	mul.w	r3, r1, r3
 80066a8:	4413      	add	r3, r2
 80066aa:	3361      	adds	r3, #97	; 0x61
 80066ac:	2208      	movs	r2, #8
 80066ae:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	015a      	lsls	r2, r3, #5
 80066b4:	693b      	ldr	r3, [r7, #16]
 80066b6:	4413      	add	r3, r2
 80066b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80066bc:	461a      	mov	r2, r3
 80066be:	2310      	movs	r3, #16
 80066c0:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	015a      	lsls	r2, r3, #5
 80066c6:	693b      	ldr	r3, [r7, #16]
 80066c8:	4413      	add	r3, r2
 80066ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80066ce:	461a      	mov	r2, r3
 80066d0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80066d4:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	68fa      	ldr	r2, [r7, #12]
 80066dc:	b2d2      	uxtb	r2, r2
 80066de:	4611      	mov	r1, r2
 80066e0:	4618      	mov	r0, r3
 80066e2:	f004 fb20 	bl	800ad26 <USB_HC_Halt>
 80066e6:	e034      	b.n	8006752 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	015a      	lsls	r2, r3, #5
 80066ec:	693b      	ldr	r3, [r7, #16]
 80066ee:	4413      	add	r3, r2
 80066f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80066f4:	689b      	ldr	r3, [r3, #8]
 80066f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80066fa:	2b80      	cmp	r3, #128	; 0x80
 80066fc:	d129      	bne.n	8006752 <HCD_HC_IN_IRQHandler+0x268>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	015a      	lsls	r2, r3, #5
 8006702:	693b      	ldr	r3, [r7, #16]
 8006704:	4413      	add	r3, r2
 8006706:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800670a:	68db      	ldr	r3, [r3, #12]
 800670c:	68fa      	ldr	r2, [r7, #12]
 800670e:	0151      	lsls	r1, r2, #5
 8006710:	693a      	ldr	r2, [r7, #16]
 8006712:	440a      	add	r2, r1
 8006714:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006718:	f043 0302 	orr.w	r3, r3, #2
 800671c:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_XACTERR;
 800671e:	687a      	ldr	r2, [r7, #4]
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	212c      	movs	r1, #44	; 0x2c
 8006724:	fb01 f303 	mul.w	r3, r1, r3
 8006728:	4413      	add	r3, r2
 800672a:	3361      	adds	r3, #97	; 0x61
 800672c:	2206      	movs	r2, #6
 800672e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	68fa      	ldr	r2, [r7, #12]
 8006736:	b2d2      	uxtb	r2, r2
 8006738:	4611      	mov	r1, r2
 800673a:	4618      	mov	r0, r3
 800673c:	f004 faf3 	bl	800ad26 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	015a      	lsls	r2, r3, #5
 8006744:	693b      	ldr	r3, [r7, #16]
 8006746:	4413      	add	r3, r2
 8006748:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800674c:	461a      	mov	r2, r3
 800674e:	2380      	movs	r3, #128	; 0x80
 8006750:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	015a      	lsls	r2, r3, #5
 8006756:	693b      	ldr	r3, [r7, #16]
 8006758:	4413      	add	r3, r2
 800675a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800675e:	689b      	ldr	r3, [r3, #8]
 8006760:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006764:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006768:	d122      	bne.n	80067b0 <HCD_HC_IN_IRQHandler+0x2c6>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	015a      	lsls	r2, r3, #5
 800676e:	693b      	ldr	r3, [r7, #16]
 8006770:	4413      	add	r3, r2
 8006772:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006776:	68db      	ldr	r3, [r3, #12]
 8006778:	68fa      	ldr	r2, [r7, #12]
 800677a:	0151      	lsls	r1, r2, #5
 800677c:	693a      	ldr	r2, [r7, #16]
 800677e:	440a      	add	r2, r1
 8006780:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006784:	f043 0302 	orr.w	r3, r3, #2
 8006788:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	68fa      	ldr	r2, [r7, #12]
 8006790:	b2d2      	uxtb	r2, r2
 8006792:	4611      	mov	r1, r2
 8006794:	4618      	mov	r0, r3
 8006796:	f004 fac6 	bl	800ad26 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	015a      	lsls	r2, r3, #5
 800679e:	693b      	ldr	r3, [r7, #16]
 80067a0:	4413      	add	r3, r2
 80067a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80067a6:	461a      	mov	r2, r3
 80067a8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80067ac:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 80067ae:	e2ba      	b.n	8006d26 <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	015a      	lsls	r2, r3, #5
 80067b4:	693b      	ldr	r3, [r7, #16]
 80067b6:	4413      	add	r3, r2
 80067b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80067bc:	689b      	ldr	r3, [r3, #8]
 80067be:	f003 0301 	and.w	r3, r3, #1
 80067c2:	2b01      	cmp	r3, #1
 80067c4:	f040 811b 	bne.w	80069fe <HCD_HC_IN_IRQHandler+0x514>
    if (hhcd->Init.dma_enable != 0U)
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	691b      	ldr	r3, [r3, #16]
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d019      	beq.n	8006804 <HCD_HC_IN_IRQHandler+0x31a>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 80067d0:	687a      	ldr	r2, [r7, #4]
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	212c      	movs	r1, #44	; 0x2c
 80067d6:	fb01 f303 	mul.w	r3, r1, r3
 80067da:	4413      	add	r3, r2
 80067dc:	3348      	adds	r3, #72	; 0x48
 80067de:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	0159      	lsls	r1, r3, #5
 80067e4:	693b      	ldr	r3, [r7, #16]
 80067e6:	440b      	add	r3, r1
 80067e8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80067ec:	691b      	ldr	r3, [r3, #16]
 80067ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 80067f2:	1ad2      	subs	r2, r2, r3
 80067f4:	6879      	ldr	r1, [r7, #4]
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	202c      	movs	r0, #44	; 0x2c
 80067fa:	fb00 f303 	mul.w	r3, r0, r3
 80067fe:	440b      	add	r3, r1
 8006800:	3350      	adds	r3, #80	; 0x50
 8006802:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8006804:	687a      	ldr	r2, [r7, #4]
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	212c      	movs	r1, #44	; 0x2c
 800680a:	fb01 f303 	mul.w	r3, r1, r3
 800680e:	4413      	add	r3, r2
 8006810:	3361      	adds	r3, #97	; 0x61
 8006812:	2201      	movs	r2, #1
 8006814:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8006816:	687a      	ldr	r2, [r7, #4]
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	212c      	movs	r1, #44	; 0x2c
 800681c:	fb01 f303 	mul.w	r3, r1, r3
 8006820:	4413      	add	r3, r2
 8006822:	335c      	adds	r3, #92	; 0x5c
 8006824:	2200      	movs	r2, #0
 8006826:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	015a      	lsls	r2, r3, #5
 800682c:	693b      	ldr	r3, [r7, #16]
 800682e:	4413      	add	r3, r2
 8006830:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006834:	461a      	mov	r2, r3
 8006836:	2301      	movs	r3, #1
 8006838:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800683a:	687a      	ldr	r2, [r7, #4]
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	212c      	movs	r1, #44	; 0x2c
 8006840:	fb01 f303 	mul.w	r3, r1, r3
 8006844:	4413      	add	r3, r2
 8006846:	333f      	adds	r3, #63	; 0x3f
 8006848:	781b      	ldrb	r3, [r3, #0]
 800684a:	2b00      	cmp	r3, #0
 800684c:	d009      	beq.n	8006862 <HCD_HC_IN_IRQHandler+0x378>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 800684e:	687a      	ldr	r2, [r7, #4]
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	212c      	movs	r1, #44	; 0x2c
 8006854:	fb01 f303 	mul.w	r3, r1, r3
 8006858:	4413      	add	r3, r2
 800685a:	333f      	adds	r3, #63	; 0x3f
 800685c:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800685e:	2b02      	cmp	r3, #2
 8006860:	d121      	bne.n	80068a6 <HCD_HC_IN_IRQHandler+0x3bc>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	015a      	lsls	r2, r3, #5
 8006866:	693b      	ldr	r3, [r7, #16]
 8006868:	4413      	add	r3, r2
 800686a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800686e:	68db      	ldr	r3, [r3, #12]
 8006870:	68fa      	ldr	r2, [r7, #12]
 8006872:	0151      	lsls	r1, r2, #5
 8006874:	693a      	ldr	r2, [r7, #16]
 8006876:	440a      	add	r2, r1
 8006878:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800687c:	f043 0302 	orr.w	r3, r3, #2
 8006880:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	68fa      	ldr	r2, [r7, #12]
 8006888:	b2d2      	uxtb	r2, r2
 800688a:	4611      	mov	r1, r2
 800688c:	4618      	mov	r0, r3
 800688e:	f004 fa4a 	bl	800ad26 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	015a      	lsls	r2, r3, #5
 8006896:	693b      	ldr	r3, [r7, #16]
 8006898:	4413      	add	r3, r2
 800689a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800689e:	461a      	mov	r2, r3
 80068a0:	2310      	movs	r3, #16
 80068a2:	6093      	str	r3, [r2, #8]
 80068a4:	e066      	b.n	8006974 <HCD_HC_IN_IRQHandler+0x48a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 80068a6:	687a      	ldr	r2, [r7, #4]
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	212c      	movs	r1, #44	; 0x2c
 80068ac:	fb01 f303 	mul.w	r3, r1, r3
 80068b0:	4413      	add	r3, r2
 80068b2:	333f      	adds	r3, #63	; 0x3f
 80068b4:	781b      	ldrb	r3, [r3, #0]
 80068b6:	2b03      	cmp	r3, #3
 80068b8:	d127      	bne.n	800690a <HCD_HC_IN_IRQHandler+0x420>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	015a      	lsls	r2, r3, #5
 80068be:	693b      	ldr	r3, [r7, #16]
 80068c0:	4413      	add	r3, r2
 80068c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	68fa      	ldr	r2, [r7, #12]
 80068ca:	0151      	lsls	r1, r2, #5
 80068cc:	693a      	ldr	r2, [r7, #16]
 80068ce:	440a      	add	r2, r1
 80068d0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80068d4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80068d8:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 80068da:	687a      	ldr	r2, [r7, #4]
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	212c      	movs	r1, #44	; 0x2c
 80068e0:	fb01 f303 	mul.w	r3, r1, r3
 80068e4:	4413      	add	r3, r2
 80068e6:	3360      	adds	r3, #96	; 0x60
 80068e8:	2201      	movs	r2, #1
 80068ea:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	b2d9      	uxtb	r1, r3
 80068f0:	687a      	ldr	r2, [r7, #4]
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	202c      	movs	r0, #44	; 0x2c
 80068f6:	fb00 f303 	mul.w	r3, r0, r3
 80068fa:	4413      	add	r3, r2
 80068fc:	3360      	adds	r3, #96	; 0x60
 80068fe:	781b      	ldrb	r3, [r3, #0]
 8006900:	461a      	mov	r2, r3
 8006902:	6878      	ldr	r0, [r7, #4]
 8006904:	f013 f8c2 	bl	8019a8c <HAL_HCD_HC_NotifyURBChange_Callback>
 8006908:	e034      	b.n	8006974 <HCD_HC_IN_IRQHandler+0x48a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC)
 800690a:	687a      	ldr	r2, [r7, #4]
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	212c      	movs	r1, #44	; 0x2c
 8006910:	fb01 f303 	mul.w	r3, r1, r3
 8006914:	4413      	add	r3, r2
 8006916:	333f      	adds	r3, #63	; 0x3f
 8006918:	781b      	ldrb	r3, [r3, #0]
 800691a:	2b01      	cmp	r3, #1
 800691c:	d12a      	bne.n	8006974 <HCD_HC_IN_IRQHandler+0x48a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 800691e:	687a      	ldr	r2, [r7, #4]
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	212c      	movs	r1, #44	; 0x2c
 8006924:	fb01 f303 	mul.w	r3, r1, r3
 8006928:	4413      	add	r3, r2
 800692a:	3360      	adds	r3, #96	; 0x60
 800692c:	2201      	movs	r2, #1
 800692e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8006930:	687a      	ldr	r2, [r7, #4]
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	212c      	movs	r1, #44	; 0x2c
 8006936:	fb01 f303 	mul.w	r3, r1, r3
 800693a:	4413      	add	r3, r2
 800693c:	3354      	adds	r3, #84	; 0x54
 800693e:	781b      	ldrb	r3, [r3, #0]
 8006940:	f083 0301 	eor.w	r3, r3, #1
 8006944:	b2d8      	uxtb	r0, r3
 8006946:	687a      	ldr	r2, [r7, #4]
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	212c      	movs	r1, #44	; 0x2c
 800694c:	fb01 f303 	mul.w	r3, r1, r3
 8006950:	4413      	add	r3, r2
 8006952:	3354      	adds	r3, #84	; 0x54
 8006954:	4602      	mov	r2, r0
 8006956:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	b2d9      	uxtb	r1, r3
 800695c:	687a      	ldr	r2, [r7, #4]
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	202c      	movs	r0, #44	; 0x2c
 8006962:	fb00 f303 	mul.w	r3, r0, r3
 8006966:	4413      	add	r3, r2
 8006968:	3360      	adds	r3, #96	; 0x60
 800696a:	781b      	ldrb	r3, [r3, #0]
 800696c:	461a      	mov	r2, r3
 800696e:	6878      	ldr	r0, [r7, #4]
 8006970:	f013 f88c 	bl	8019a8c <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	691b      	ldr	r3, [r3, #16]
 8006978:	2b01      	cmp	r3, #1
 800697a:	d12b      	bne.n	80069d4 <HCD_HC_IN_IRQHandler+0x4ea>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 800697c:	687a      	ldr	r2, [r7, #4]
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	212c      	movs	r1, #44	; 0x2c
 8006982:	fb01 f303 	mul.w	r3, r1, r3
 8006986:	4413      	add	r3, r2
 8006988:	3348      	adds	r3, #72	; 0x48
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	6879      	ldr	r1, [r7, #4]
 800698e:	68fa      	ldr	r2, [r7, #12]
 8006990:	202c      	movs	r0, #44	; 0x2c
 8006992:	fb00 f202 	mul.w	r2, r0, r2
 8006996:	440a      	add	r2, r1
 8006998:	3240      	adds	r2, #64	; 0x40
 800699a:	8812      	ldrh	r2, [r2, #0]
 800699c:	fbb3 f3f2 	udiv	r3, r3, r2
 80069a0:	f003 0301 	and.w	r3, r3, #1
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	f000 81be 	beq.w	8006d26 <HCD_HC_IN_IRQHandler+0x83c>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 80069aa:	687a      	ldr	r2, [r7, #4]
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	212c      	movs	r1, #44	; 0x2c
 80069b0:	fb01 f303 	mul.w	r3, r1, r3
 80069b4:	4413      	add	r3, r2
 80069b6:	3354      	adds	r3, #84	; 0x54
 80069b8:	781b      	ldrb	r3, [r3, #0]
 80069ba:	f083 0301 	eor.w	r3, r3, #1
 80069be:	b2d8      	uxtb	r0, r3
 80069c0:	687a      	ldr	r2, [r7, #4]
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	212c      	movs	r1, #44	; 0x2c
 80069c6:	fb01 f303 	mul.w	r3, r1, r3
 80069ca:	4413      	add	r3, r2
 80069cc:	3354      	adds	r3, #84	; 0x54
 80069ce:	4602      	mov	r2, r0
 80069d0:	701a      	strb	r2, [r3, #0]
}
 80069d2:	e1a8      	b.n	8006d26 <HCD_HC_IN_IRQHandler+0x83c>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 80069d4:	687a      	ldr	r2, [r7, #4]
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	212c      	movs	r1, #44	; 0x2c
 80069da:	fb01 f303 	mul.w	r3, r1, r3
 80069de:	4413      	add	r3, r2
 80069e0:	3354      	adds	r3, #84	; 0x54
 80069e2:	781b      	ldrb	r3, [r3, #0]
 80069e4:	f083 0301 	eor.w	r3, r3, #1
 80069e8:	b2d8      	uxtb	r0, r3
 80069ea:	687a      	ldr	r2, [r7, #4]
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	212c      	movs	r1, #44	; 0x2c
 80069f0:	fb01 f303 	mul.w	r3, r1, r3
 80069f4:	4413      	add	r3, r2
 80069f6:	3354      	adds	r3, #84	; 0x54
 80069f8:	4602      	mov	r2, r0
 80069fa:	701a      	strb	r2, [r3, #0]
}
 80069fc:	e193      	b.n	8006d26 <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	015a      	lsls	r2, r3, #5
 8006a02:	693b      	ldr	r3, [r7, #16]
 8006a04:	4413      	add	r3, r2
 8006a06:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006a0a:	689b      	ldr	r3, [r3, #8]
 8006a0c:	f003 0302 	and.w	r3, r3, #2
 8006a10:	2b02      	cmp	r3, #2
 8006a12:	f040 8106 	bne.w	8006c22 <HCD_HC_IN_IRQHandler+0x738>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	015a      	lsls	r2, r3, #5
 8006a1a:	693b      	ldr	r3, [r7, #16]
 8006a1c:	4413      	add	r3, r2
 8006a1e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006a22:	68db      	ldr	r3, [r3, #12]
 8006a24:	68fa      	ldr	r2, [r7, #12]
 8006a26:	0151      	lsls	r1, r2, #5
 8006a28:	693a      	ldr	r2, [r7, #16]
 8006a2a:	440a      	add	r2, r1
 8006a2c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006a30:	f023 0302 	bic.w	r3, r3, #2
 8006a34:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8006a36:	687a      	ldr	r2, [r7, #4]
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	212c      	movs	r1, #44	; 0x2c
 8006a3c:	fb01 f303 	mul.w	r3, r1, r3
 8006a40:	4413      	add	r3, r2
 8006a42:	3361      	adds	r3, #97	; 0x61
 8006a44:	781b      	ldrb	r3, [r3, #0]
 8006a46:	2b01      	cmp	r3, #1
 8006a48:	d109      	bne.n	8006a5e <HCD_HC_IN_IRQHandler+0x574>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8006a4a:	687a      	ldr	r2, [r7, #4]
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	212c      	movs	r1, #44	; 0x2c
 8006a50:	fb01 f303 	mul.w	r3, r1, r3
 8006a54:	4413      	add	r3, r2
 8006a56:	3360      	adds	r3, #96	; 0x60
 8006a58:	2201      	movs	r2, #1
 8006a5a:	701a      	strb	r2, [r3, #0]
 8006a5c:	e0c9      	b.n	8006bf2 <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8006a5e:	687a      	ldr	r2, [r7, #4]
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	212c      	movs	r1, #44	; 0x2c
 8006a64:	fb01 f303 	mul.w	r3, r1, r3
 8006a68:	4413      	add	r3, r2
 8006a6a:	3361      	adds	r3, #97	; 0x61
 8006a6c:	781b      	ldrb	r3, [r3, #0]
 8006a6e:	2b05      	cmp	r3, #5
 8006a70:	d109      	bne.n	8006a86 <HCD_HC_IN_IRQHandler+0x59c>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 8006a72:	687a      	ldr	r2, [r7, #4]
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	212c      	movs	r1, #44	; 0x2c
 8006a78:	fb01 f303 	mul.w	r3, r1, r3
 8006a7c:	4413      	add	r3, r2
 8006a7e:	3360      	adds	r3, #96	; 0x60
 8006a80:	2205      	movs	r2, #5
 8006a82:	701a      	strb	r2, [r3, #0]
 8006a84:	e0b5      	b.n	8006bf2 <HCD_HC_IN_IRQHandler+0x708>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8006a86:	687a      	ldr	r2, [r7, #4]
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	212c      	movs	r1, #44	; 0x2c
 8006a8c:	fb01 f303 	mul.w	r3, r1, r3
 8006a90:	4413      	add	r3, r2
 8006a92:	3361      	adds	r3, #97	; 0x61
 8006a94:	781b      	ldrb	r3, [r3, #0]
 8006a96:	2b06      	cmp	r3, #6
 8006a98:	d009      	beq.n	8006aae <HCD_HC_IN_IRQHandler+0x5c4>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8006a9a:	687a      	ldr	r2, [r7, #4]
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	212c      	movs	r1, #44	; 0x2c
 8006aa0:	fb01 f303 	mul.w	r3, r1, r3
 8006aa4:	4413      	add	r3, r2
 8006aa6:	3361      	adds	r3, #97	; 0x61
 8006aa8:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8006aaa:	2b08      	cmp	r3, #8
 8006aac:	d150      	bne.n	8006b50 <HCD_HC_IN_IRQHandler+0x666>
      hhcd->hc[ch_num].ErrCnt++;
 8006aae:	687a      	ldr	r2, [r7, #4]
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	212c      	movs	r1, #44	; 0x2c
 8006ab4:	fb01 f303 	mul.w	r3, r1, r3
 8006ab8:	4413      	add	r3, r2
 8006aba:	335c      	adds	r3, #92	; 0x5c
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	1c5a      	adds	r2, r3, #1
 8006ac0:	6879      	ldr	r1, [r7, #4]
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	202c      	movs	r0, #44	; 0x2c
 8006ac6:	fb00 f303 	mul.w	r3, r0, r3
 8006aca:	440b      	add	r3, r1
 8006acc:	335c      	adds	r3, #92	; 0x5c
 8006ace:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8006ad0:	687a      	ldr	r2, [r7, #4]
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	212c      	movs	r1, #44	; 0x2c
 8006ad6:	fb01 f303 	mul.w	r3, r1, r3
 8006ada:	4413      	add	r3, r2
 8006adc:	335c      	adds	r3, #92	; 0x5c
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	2b02      	cmp	r3, #2
 8006ae2:	d912      	bls.n	8006b0a <HCD_HC_IN_IRQHandler+0x620>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8006ae4:	687a      	ldr	r2, [r7, #4]
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	212c      	movs	r1, #44	; 0x2c
 8006aea:	fb01 f303 	mul.w	r3, r1, r3
 8006aee:	4413      	add	r3, r2
 8006af0:	335c      	adds	r3, #92	; 0x5c
 8006af2:	2200      	movs	r2, #0
 8006af4:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8006af6:	687a      	ldr	r2, [r7, #4]
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	212c      	movs	r1, #44	; 0x2c
 8006afc:	fb01 f303 	mul.w	r3, r1, r3
 8006b00:	4413      	add	r3, r2
 8006b02:	3360      	adds	r3, #96	; 0x60
 8006b04:	2204      	movs	r2, #4
 8006b06:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8006b08:	e073      	b.n	8006bf2 <HCD_HC_IN_IRQHandler+0x708>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8006b0a:	687a      	ldr	r2, [r7, #4]
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	212c      	movs	r1, #44	; 0x2c
 8006b10:	fb01 f303 	mul.w	r3, r1, r3
 8006b14:	4413      	add	r3, r2
 8006b16:	3360      	adds	r3, #96	; 0x60
 8006b18:	2202      	movs	r2, #2
 8006b1a:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	015a      	lsls	r2, r3, #5
 8006b20:	693b      	ldr	r3, [r7, #16]
 8006b22:	4413      	add	r3, r2
 8006b24:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006b2c:	68bb      	ldr	r3, [r7, #8]
 8006b2e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006b32:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006b34:	68bb      	ldr	r3, [r7, #8]
 8006b36:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006b3a:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	015a      	lsls	r2, r3, #5
 8006b40:	693b      	ldr	r3, [r7, #16]
 8006b42:	4413      	add	r3, r2
 8006b44:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006b48:	461a      	mov	r2, r3
 8006b4a:	68bb      	ldr	r3, [r7, #8]
 8006b4c:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8006b4e:	e050      	b.n	8006bf2 <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8006b50:	687a      	ldr	r2, [r7, #4]
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	212c      	movs	r1, #44	; 0x2c
 8006b56:	fb01 f303 	mul.w	r3, r1, r3
 8006b5a:	4413      	add	r3, r2
 8006b5c:	3361      	adds	r3, #97	; 0x61
 8006b5e:	781b      	ldrb	r3, [r3, #0]
 8006b60:	2b03      	cmp	r3, #3
 8006b62:	d122      	bne.n	8006baa <HCD_HC_IN_IRQHandler+0x6c0>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8006b64:	687a      	ldr	r2, [r7, #4]
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	212c      	movs	r1, #44	; 0x2c
 8006b6a:	fb01 f303 	mul.w	r3, r1, r3
 8006b6e:	4413      	add	r3, r2
 8006b70:	3360      	adds	r3, #96	; 0x60
 8006b72:	2202      	movs	r2, #2
 8006b74:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	015a      	lsls	r2, r3, #5
 8006b7a:	693b      	ldr	r3, [r7, #16]
 8006b7c:	4413      	add	r3, r2
 8006b7e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006b86:	68bb      	ldr	r3, [r7, #8]
 8006b88:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006b8c:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006b8e:	68bb      	ldr	r3, [r7, #8]
 8006b90:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006b94:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	015a      	lsls	r2, r3, #5
 8006b9a:	693b      	ldr	r3, [r7, #16]
 8006b9c:	4413      	add	r3, r2
 8006b9e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006ba2:	461a      	mov	r2, r3
 8006ba4:	68bb      	ldr	r3, [r7, #8]
 8006ba6:	6013      	str	r3, [r2, #0]
 8006ba8:	e023      	b.n	8006bf2 <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 8006baa:	687a      	ldr	r2, [r7, #4]
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	212c      	movs	r1, #44	; 0x2c
 8006bb0:	fb01 f303 	mul.w	r3, r1, r3
 8006bb4:	4413      	add	r3, r2
 8006bb6:	3361      	adds	r3, #97	; 0x61
 8006bb8:	781b      	ldrb	r3, [r3, #0]
 8006bba:	2b07      	cmp	r3, #7
 8006bbc:	d119      	bne.n	8006bf2 <HCD_HC_IN_IRQHandler+0x708>
      hhcd->hc[ch_num].ErrCnt++;
 8006bbe:	687a      	ldr	r2, [r7, #4]
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	212c      	movs	r1, #44	; 0x2c
 8006bc4:	fb01 f303 	mul.w	r3, r1, r3
 8006bc8:	4413      	add	r3, r2
 8006bca:	335c      	adds	r3, #92	; 0x5c
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	1c5a      	adds	r2, r3, #1
 8006bd0:	6879      	ldr	r1, [r7, #4]
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	202c      	movs	r0, #44	; 0x2c
 8006bd6:	fb00 f303 	mul.w	r3, r0, r3
 8006bda:	440b      	add	r3, r1
 8006bdc:	335c      	adds	r3, #92	; 0x5c
 8006bde:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 8006be0:	687a      	ldr	r2, [r7, #4]
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	212c      	movs	r1, #44	; 0x2c
 8006be6:	fb01 f303 	mul.w	r3, r1, r3
 8006bea:	4413      	add	r3, r2
 8006bec:	3360      	adds	r3, #96	; 0x60
 8006bee:	2204      	movs	r2, #4
 8006bf0:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	015a      	lsls	r2, r3, #5
 8006bf6:	693b      	ldr	r3, [r7, #16]
 8006bf8:	4413      	add	r3, r2
 8006bfa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006bfe:	461a      	mov	r2, r3
 8006c00:	2302      	movs	r3, #2
 8006c02:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	b2d9      	uxtb	r1, r3
 8006c08:	687a      	ldr	r2, [r7, #4]
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	202c      	movs	r0, #44	; 0x2c
 8006c0e:	fb00 f303 	mul.w	r3, r0, r3
 8006c12:	4413      	add	r3, r2
 8006c14:	3360      	adds	r3, #96	; 0x60
 8006c16:	781b      	ldrb	r3, [r3, #0]
 8006c18:	461a      	mov	r2, r3
 8006c1a:	6878      	ldr	r0, [r7, #4]
 8006c1c:	f012 ff36 	bl	8019a8c <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8006c20:	e081      	b.n	8006d26 <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	015a      	lsls	r2, r3, #5
 8006c26:	693b      	ldr	r3, [r7, #16]
 8006c28:	4413      	add	r3, r2
 8006c2a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006c2e:	689b      	ldr	r3, [r3, #8]
 8006c30:	f003 0310 	and.w	r3, r3, #16
 8006c34:	2b10      	cmp	r3, #16
 8006c36:	d176      	bne.n	8006d26 <HCD_HC_IN_IRQHandler+0x83c>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8006c38:	687a      	ldr	r2, [r7, #4]
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	212c      	movs	r1, #44	; 0x2c
 8006c3e:	fb01 f303 	mul.w	r3, r1, r3
 8006c42:	4413      	add	r3, r2
 8006c44:	333f      	adds	r3, #63	; 0x3f
 8006c46:	781b      	ldrb	r3, [r3, #0]
 8006c48:	2b03      	cmp	r3, #3
 8006c4a:	d121      	bne.n	8006c90 <HCD_HC_IN_IRQHandler+0x7a6>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8006c4c:	687a      	ldr	r2, [r7, #4]
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	212c      	movs	r1, #44	; 0x2c
 8006c52:	fb01 f303 	mul.w	r3, r1, r3
 8006c56:	4413      	add	r3, r2
 8006c58:	335c      	adds	r3, #92	; 0x5c
 8006c5a:	2200      	movs	r2, #0
 8006c5c:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	015a      	lsls	r2, r3, #5
 8006c62:	693b      	ldr	r3, [r7, #16]
 8006c64:	4413      	add	r3, r2
 8006c66:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006c6a:	68db      	ldr	r3, [r3, #12]
 8006c6c:	68fa      	ldr	r2, [r7, #12]
 8006c6e:	0151      	lsls	r1, r2, #5
 8006c70:	693a      	ldr	r2, [r7, #16]
 8006c72:	440a      	add	r2, r1
 8006c74:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006c78:	f043 0302 	orr.w	r3, r3, #2
 8006c7c:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	68fa      	ldr	r2, [r7, #12]
 8006c84:	b2d2      	uxtb	r2, r2
 8006c86:	4611      	mov	r1, r2
 8006c88:	4618      	mov	r0, r3
 8006c8a:	f004 f84c 	bl	800ad26 <USB_HC_Halt>
 8006c8e:	e041      	b.n	8006d14 <HCD_HC_IN_IRQHandler+0x82a>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8006c90:	687a      	ldr	r2, [r7, #4]
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	212c      	movs	r1, #44	; 0x2c
 8006c96:	fb01 f303 	mul.w	r3, r1, r3
 8006c9a:	4413      	add	r3, r2
 8006c9c:	333f      	adds	r3, #63	; 0x3f
 8006c9e:	781b      	ldrb	r3, [r3, #0]
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d009      	beq.n	8006cb8 <HCD_HC_IN_IRQHandler+0x7ce>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8006ca4:	687a      	ldr	r2, [r7, #4]
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	212c      	movs	r1, #44	; 0x2c
 8006caa:	fb01 f303 	mul.w	r3, r1, r3
 8006cae:	4413      	add	r3, r2
 8006cb0:	333f      	adds	r3, #63	; 0x3f
 8006cb2:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8006cb4:	2b02      	cmp	r3, #2
 8006cb6:	d12d      	bne.n	8006d14 <HCD_HC_IN_IRQHandler+0x82a>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8006cb8:	687a      	ldr	r2, [r7, #4]
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	212c      	movs	r1, #44	; 0x2c
 8006cbe:	fb01 f303 	mul.w	r3, r1, r3
 8006cc2:	4413      	add	r3, r2
 8006cc4:	335c      	adds	r3, #92	; 0x5c
 8006cc6:	2200      	movs	r2, #0
 8006cc8:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	691b      	ldr	r3, [r3, #16]
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d120      	bne.n	8006d14 <HCD_HC_IN_IRQHandler+0x82a>
        hhcd->hc[ch_num].state = HC_NAK;
 8006cd2:	687a      	ldr	r2, [r7, #4]
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	212c      	movs	r1, #44	; 0x2c
 8006cd8:	fb01 f303 	mul.w	r3, r1, r3
 8006cdc:	4413      	add	r3, r2
 8006cde:	3361      	adds	r3, #97	; 0x61
 8006ce0:	2203      	movs	r2, #3
 8006ce2:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	015a      	lsls	r2, r3, #5
 8006ce8:	693b      	ldr	r3, [r7, #16]
 8006cea:	4413      	add	r3, r2
 8006cec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006cf0:	68db      	ldr	r3, [r3, #12]
 8006cf2:	68fa      	ldr	r2, [r7, #12]
 8006cf4:	0151      	lsls	r1, r2, #5
 8006cf6:	693a      	ldr	r2, [r7, #16]
 8006cf8:	440a      	add	r2, r1
 8006cfa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006cfe:	f043 0302 	orr.w	r3, r3, #2
 8006d02:	60d3      	str	r3, [r2, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	68fa      	ldr	r2, [r7, #12]
 8006d0a:	b2d2      	uxtb	r2, r2
 8006d0c:	4611      	mov	r1, r2
 8006d0e:	4618      	mov	r0, r3
 8006d10:	f004 f809 	bl	800ad26 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	015a      	lsls	r2, r3, #5
 8006d18:	693b      	ldr	r3, [r7, #16]
 8006d1a:	4413      	add	r3, r2
 8006d1c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006d20:	461a      	mov	r2, r3
 8006d22:	2310      	movs	r3, #16
 8006d24:	6093      	str	r3, [r2, #8]
}
 8006d26:	bf00      	nop
 8006d28:	3718      	adds	r7, #24
 8006d2a:	46bd      	mov	sp, r7
 8006d2c:	bd80      	pop	{r7, pc}

08006d2e <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8006d2e:	b580      	push	{r7, lr}
 8006d30:	b088      	sub	sp, #32
 8006d32:	af00      	add	r7, sp, #0
 8006d34:	6078      	str	r0, [r7, #4]
 8006d36:	460b      	mov	r3, r1
 8006d38:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d40:	69fb      	ldr	r3, [r7, #28]
 8006d42:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 8006d44:	78fb      	ldrb	r3, [r7, #3]
 8006d46:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8006d48:	697b      	ldr	r3, [r7, #20]
 8006d4a:	015a      	lsls	r2, r3, #5
 8006d4c:	69bb      	ldr	r3, [r7, #24]
 8006d4e:	4413      	add	r3, r2
 8006d50:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006d54:	689b      	ldr	r3, [r3, #8]
 8006d56:	f003 0304 	and.w	r3, r3, #4
 8006d5a:	2b04      	cmp	r3, #4
 8006d5c:	d119      	bne.n	8006d92 <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8006d5e:	697b      	ldr	r3, [r7, #20]
 8006d60:	015a      	lsls	r2, r3, #5
 8006d62:	69bb      	ldr	r3, [r7, #24]
 8006d64:	4413      	add	r3, r2
 8006d66:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006d6a:	461a      	mov	r2, r3
 8006d6c:	2304      	movs	r3, #4
 8006d6e:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006d70:	697b      	ldr	r3, [r7, #20]
 8006d72:	015a      	lsls	r2, r3, #5
 8006d74:	69bb      	ldr	r3, [r7, #24]
 8006d76:	4413      	add	r3, r2
 8006d78:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006d7c:	68db      	ldr	r3, [r3, #12]
 8006d7e:	697a      	ldr	r2, [r7, #20]
 8006d80:	0151      	lsls	r1, r2, #5
 8006d82:	69ba      	ldr	r2, [r7, #24]
 8006d84:	440a      	add	r2, r1
 8006d86:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006d8a:	f043 0302 	orr.w	r3, r3, #2
 8006d8e:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 8006d90:	e3ca      	b.n	8007528 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8006d92:	697b      	ldr	r3, [r7, #20]
 8006d94:	015a      	lsls	r2, r3, #5
 8006d96:	69bb      	ldr	r3, [r7, #24]
 8006d98:	4413      	add	r3, r2
 8006d9a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006d9e:	689b      	ldr	r3, [r3, #8]
 8006da0:	f003 0320 	and.w	r3, r3, #32
 8006da4:	2b20      	cmp	r3, #32
 8006da6:	d13e      	bne.n	8006e26 <HCD_HC_OUT_IRQHandler+0xf8>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8006da8:	697b      	ldr	r3, [r7, #20]
 8006daa:	015a      	lsls	r2, r3, #5
 8006dac:	69bb      	ldr	r3, [r7, #24]
 8006dae:	4413      	add	r3, r2
 8006db0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006db4:	461a      	mov	r2, r3
 8006db6:	2320      	movs	r3, #32
 8006db8:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8006dba:	687a      	ldr	r2, [r7, #4]
 8006dbc:	697b      	ldr	r3, [r7, #20]
 8006dbe:	212c      	movs	r1, #44	; 0x2c
 8006dc0:	fb01 f303 	mul.w	r3, r1, r3
 8006dc4:	4413      	add	r3, r2
 8006dc6:	333d      	adds	r3, #61	; 0x3d
 8006dc8:	781b      	ldrb	r3, [r3, #0]
 8006dca:	2b01      	cmp	r3, #1
 8006dcc:	f040 83ac 	bne.w	8007528 <HCD_HC_OUT_IRQHandler+0x7fa>
      hhcd->hc[ch_num].do_ping = 0U;
 8006dd0:	687a      	ldr	r2, [r7, #4]
 8006dd2:	697b      	ldr	r3, [r7, #20]
 8006dd4:	212c      	movs	r1, #44	; 0x2c
 8006dd6:	fb01 f303 	mul.w	r3, r1, r3
 8006dda:	4413      	add	r3, r2
 8006ddc:	333d      	adds	r3, #61	; 0x3d
 8006dde:	2200      	movs	r2, #0
 8006de0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8006de2:	687a      	ldr	r2, [r7, #4]
 8006de4:	697b      	ldr	r3, [r7, #20]
 8006de6:	212c      	movs	r1, #44	; 0x2c
 8006de8:	fb01 f303 	mul.w	r3, r1, r3
 8006dec:	4413      	add	r3, r2
 8006dee:	3360      	adds	r3, #96	; 0x60
 8006df0:	2202      	movs	r2, #2
 8006df2:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006df4:	697b      	ldr	r3, [r7, #20]
 8006df6:	015a      	lsls	r2, r3, #5
 8006df8:	69bb      	ldr	r3, [r7, #24]
 8006dfa:	4413      	add	r3, r2
 8006dfc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006e00:	68db      	ldr	r3, [r3, #12]
 8006e02:	697a      	ldr	r2, [r7, #20]
 8006e04:	0151      	lsls	r1, r2, #5
 8006e06:	69ba      	ldr	r2, [r7, #24]
 8006e08:	440a      	add	r2, r1
 8006e0a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006e0e:	f043 0302 	orr.w	r3, r3, #2
 8006e12:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	697a      	ldr	r2, [r7, #20]
 8006e1a:	b2d2      	uxtb	r2, r2
 8006e1c:	4611      	mov	r1, r2
 8006e1e:	4618      	mov	r0, r3
 8006e20:	f003 ff81 	bl	800ad26 <USB_HC_Halt>
}
 8006e24:	e380      	b.n	8007528 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8006e26:	697b      	ldr	r3, [r7, #20]
 8006e28:	015a      	lsls	r2, r3, #5
 8006e2a:	69bb      	ldr	r3, [r7, #24]
 8006e2c:	4413      	add	r3, r2
 8006e2e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006e32:	689b      	ldr	r3, [r3, #8]
 8006e34:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006e38:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006e3c:	d122      	bne.n	8006e84 <HCD_HC_OUT_IRQHandler+0x156>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006e3e:	697b      	ldr	r3, [r7, #20]
 8006e40:	015a      	lsls	r2, r3, #5
 8006e42:	69bb      	ldr	r3, [r7, #24]
 8006e44:	4413      	add	r3, r2
 8006e46:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006e4a:	68db      	ldr	r3, [r3, #12]
 8006e4c:	697a      	ldr	r2, [r7, #20]
 8006e4e:	0151      	lsls	r1, r2, #5
 8006e50:	69ba      	ldr	r2, [r7, #24]
 8006e52:	440a      	add	r2, r1
 8006e54:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006e58:	f043 0302 	orr.w	r3, r3, #2
 8006e5c:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	697a      	ldr	r2, [r7, #20]
 8006e64:	b2d2      	uxtb	r2, r2
 8006e66:	4611      	mov	r1, r2
 8006e68:	4618      	mov	r0, r3
 8006e6a:	f003 ff5c 	bl	800ad26 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8006e6e:	697b      	ldr	r3, [r7, #20]
 8006e70:	015a      	lsls	r2, r3, #5
 8006e72:	69bb      	ldr	r3, [r7, #24]
 8006e74:	4413      	add	r3, r2
 8006e76:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006e7a:	461a      	mov	r2, r3
 8006e7c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006e80:	6093      	str	r3, [r2, #8]
}
 8006e82:	e351      	b.n	8007528 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8006e84:	697b      	ldr	r3, [r7, #20]
 8006e86:	015a      	lsls	r2, r3, #5
 8006e88:	69bb      	ldr	r3, [r7, #24]
 8006e8a:	4413      	add	r3, r2
 8006e8c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006e90:	689b      	ldr	r3, [r3, #8]
 8006e92:	f003 0301 	and.w	r3, r3, #1
 8006e96:	2b01      	cmp	r3, #1
 8006e98:	d150      	bne.n	8006f3c <HCD_HC_OUT_IRQHandler+0x20e>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8006e9a:	687a      	ldr	r2, [r7, #4]
 8006e9c:	697b      	ldr	r3, [r7, #20]
 8006e9e:	212c      	movs	r1, #44	; 0x2c
 8006ea0:	fb01 f303 	mul.w	r3, r1, r3
 8006ea4:	4413      	add	r3, r2
 8006ea6:	335c      	adds	r3, #92	; 0x5c
 8006ea8:	2200      	movs	r2, #0
 8006eaa:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8006eac:	697b      	ldr	r3, [r7, #20]
 8006eae:	015a      	lsls	r2, r3, #5
 8006eb0:	69bb      	ldr	r3, [r7, #24]
 8006eb2:	4413      	add	r3, r2
 8006eb4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006eb8:	689b      	ldr	r3, [r3, #8]
 8006eba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ebe:	2b40      	cmp	r3, #64	; 0x40
 8006ec0:	d111      	bne.n	8006ee6 <HCD_HC_OUT_IRQHandler+0x1b8>
      hhcd->hc[ch_num].do_ping = 1U;
 8006ec2:	687a      	ldr	r2, [r7, #4]
 8006ec4:	697b      	ldr	r3, [r7, #20]
 8006ec6:	212c      	movs	r1, #44	; 0x2c
 8006ec8:	fb01 f303 	mul.w	r3, r1, r3
 8006ecc:	4413      	add	r3, r2
 8006ece:	333d      	adds	r3, #61	; 0x3d
 8006ed0:	2201      	movs	r2, #1
 8006ed2:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8006ed4:	697b      	ldr	r3, [r7, #20]
 8006ed6:	015a      	lsls	r2, r3, #5
 8006ed8:	69bb      	ldr	r3, [r7, #24]
 8006eda:	4413      	add	r3, r2
 8006edc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006ee0:	461a      	mov	r2, r3
 8006ee2:	2340      	movs	r3, #64	; 0x40
 8006ee4:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006ee6:	697b      	ldr	r3, [r7, #20]
 8006ee8:	015a      	lsls	r2, r3, #5
 8006eea:	69bb      	ldr	r3, [r7, #24]
 8006eec:	4413      	add	r3, r2
 8006eee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006ef2:	68db      	ldr	r3, [r3, #12]
 8006ef4:	697a      	ldr	r2, [r7, #20]
 8006ef6:	0151      	lsls	r1, r2, #5
 8006ef8:	69ba      	ldr	r2, [r7, #24]
 8006efa:	440a      	add	r2, r1
 8006efc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006f00:	f043 0302 	orr.w	r3, r3, #2
 8006f04:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	697a      	ldr	r2, [r7, #20]
 8006f0c:	b2d2      	uxtb	r2, r2
 8006f0e:	4611      	mov	r1, r2
 8006f10:	4618      	mov	r0, r3
 8006f12:	f003 ff08 	bl	800ad26 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8006f16:	697b      	ldr	r3, [r7, #20]
 8006f18:	015a      	lsls	r2, r3, #5
 8006f1a:	69bb      	ldr	r3, [r7, #24]
 8006f1c:	4413      	add	r3, r2
 8006f1e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006f22:	461a      	mov	r2, r3
 8006f24:	2301      	movs	r3, #1
 8006f26:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8006f28:	687a      	ldr	r2, [r7, #4]
 8006f2a:	697b      	ldr	r3, [r7, #20]
 8006f2c:	212c      	movs	r1, #44	; 0x2c
 8006f2e:	fb01 f303 	mul.w	r3, r1, r3
 8006f32:	4413      	add	r3, r2
 8006f34:	3361      	adds	r3, #97	; 0x61
 8006f36:	2201      	movs	r2, #1
 8006f38:	701a      	strb	r2, [r3, #0]
}
 8006f3a:	e2f5      	b.n	8007528 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8006f3c:	697b      	ldr	r3, [r7, #20]
 8006f3e:	015a      	lsls	r2, r3, #5
 8006f40:	69bb      	ldr	r3, [r7, #24]
 8006f42:	4413      	add	r3, r2
 8006f44:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006f48:	689b      	ldr	r3, [r3, #8]
 8006f4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f4e:	2b40      	cmp	r3, #64	; 0x40
 8006f50:	d13c      	bne.n	8006fcc <HCD_HC_OUT_IRQHandler+0x29e>
    hhcd->hc[ch_num].state = HC_NYET;
 8006f52:	687a      	ldr	r2, [r7, #4]
 8006f54:	697b      	ldr	r3, [r7, #20]
 8006f56:	212c      	movs	r1, #44	; 0x2c
 8006f58:	fb01 f303 	mul.w	r3, r1, r3
 8006f5c:	4413      	add	r3, r2
 8006f5e:	3361      	adds	r3, #97	; 0x61
 8006f60:	2204      	movs	r2, #4
 8006f62:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8006f64:	687a      	ldr	r2, [r7, #4]
 8006f66:	697b      	ldr	r3, [r7, #20]
 8006f68:	212c      	movs	r1, #44	; 0x2c
 8006f6a:	fb01 f303 	mul.w	r3, r1, r3
 8006f6e:	4413      	add	r3, r2
 8006f70:	333d      	adds	r3, #61	; 0x3d
 8006f72:	2201      	movs	r2, #1
 8006f74:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8006f76:	687a      	ldr	r2, [r7, #4]
 8006f78:	697b      	ldr	r3, [r7, #20]
 8006f7a:	212c      	movs	r1, #44	; 0x2c
 8006f7c:	fb01 f303 	mul.w	r3, r1, r3
 8006f80:	4413      	add	r3, r2
 8006f82:	335c      	adds	r3, #92	; 0x5c
 8006f84:	2200      	movs	r2, #0
 8006f86:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006f88:	697b      	ldr	r3, [r7, #20]
 8006f8a:	015a      	lsls	r2, r3, #5
 8006f8c:	69bb      	ldr	r3, [r7, #24]
 8006f8e:	4413      	add	r3, r2
 8006f90:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006f94:	68db      	ldr	r3, [r3, #12]
 8006f96:	697a      	ldr	r2, [r7, #20]
 8006f98:	0151      	lsls	r1, r2, #5
 8006f9a:	69ba      	ldr	r2, [r7, #24]
 8006f9c:	440a      	add	r2, r1
 8006f9e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006fa2:	f043 0302 	orr.w	r3, r3, #2
 8006fa6:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	697a      	ldr	r2, [r7, #20]
 8006fae:	b2d2      	uxtb	r2, r2
 8006fb0:	4611      	mov	r1, r2
 8006fb2:	4618      	mov	r0, r3
 8006fb4:	f003 feb7 	bl	800ad26 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8006fb8:	697b      	ldr	r3, [r7, #20]
 8006fba:	015a      	lsls	r2, r3, #5
 8006fbc:	69bb      	ldr	r3, [r7, #24]
 8006fbe:	4413      	add	r3, r2
 8006fc0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006fc4:	461a      	mov	r2, r3
 8006fc6:	2340      	movs	r3, #64	; 0x40
 8006fc8:	6093      	str	r3, [r2, #8]
}
 8006fca:	e2ad      	b.n	8007528 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8006fcc:	697b      	ldr	r3, [r7, #20]
 8006fce:	015a      	lsls	r2, r3, #5
 8006fd0:	69bb      	ldr	r3, [r7, #24]
 8006fd2:	4413      	add	r3, r2
 8006fd4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006fd8:	689b      	ldr	r3, [r3, #8]
 8006fda:	f003 0308 	and.w	r3, r3, #8
 8006fde:	2b08      	cmp	r3, #8
 8006fe0:	d12a      	bne.n	8007038 <HCD_HC_OUT_IRQHandler+0x30a>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8006fe2:	697b      	ldr	r3, [r7, #20]
 8006fe4:	015a      	lsls	r2, r3, #5
 8006fe6:	69bb      	ldr	r3, [r7, #24]
 8006fe8:	4413      	add	r3, r2
 8006fea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006fee:	461a      	mov	r2, r3
 8006ff0:	2308      	movs	r3, #8
 8006ff2:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006ff4:	697b      	ldr	r3, [r7, #20]
 8006ff6:	015a      	lsls	r2, r3, #5
 8006ff8:	69bb      	ldr	r3, [r7, #24]
 8006ffa:	4413      	add	r3, r2
 8006ffc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007000:	68db      	ldr	r3, [r3, #12]
 8007002:	697a      	ldr	r2, [r7, #20]
 8007004:	0151      	lsls	r1, r2, #5
 8007006:	69ba      	ldr	r2, [r7, #24]
 8007008:	440a      	add	r2, r1
 800700a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800700e:	f043 0302 	orr.w	r3, r3, #2
 8007012:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	697a      	ldr	r2, [r7, #20]
 800701a:	b2d2      	uxtb	r2, r2
 800701c:	4611      	mov	r1, r2
 800701e:	4618      	mov	r0, r3
 8007020:	f003 fe81 	bl	800ad26 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 8007024:	687a      	ldr	r2, [r7, #4]
 8007026:	697b      	ldr	r3, [r7, #20]
 8007028:	212c      	movs	r1, #44	; 0x2c
 800702a:	fb01 f303 	mul.w	r3, r1, r3
 800702e:	4413      	add	r3, r2
 8007030:	3361      	adds	r3, #97	; 0x61
 8007032:	2205      	movs	r2, #5
 8007034:	701a      	strb	r2, [r3, #0]
}
 8007036:	e277      	b.n	8007528 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8007038:	697b      	ldr	r3, [r7, #20]
 800703a:	015a      	lsls	r2, r3, #5
 800703c:	69bb      	ldr	r3, [r7, #24]
 800703e:	4413      	add	r3, r2
 8007040:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007044:	689b      	ldr	r3, [r3, #8]
 8007046:	f003 0310 	and.w	r3, r3, #16
 800704a:	2b10      	cmp	r3, #16
 800704c:	d150      	bne.n	80070f0 <HCD_HC_OUT_IRQHandler+0x3c2>
    hhcd->hc[ch_num].ErrCnt = 0U;
 800704e:	687a      	ldr	r2, [r7, #4]
 8007050:	697b      	ldr	r3, [r7, #20]
 8007052:	212c      	movs	r1, #44	; 0x2c
 8007054:	fb01 f303 	mul.w	r3, r1, r3
 8007058:	4413      	add	r3, r2
 800705a:	335c      	adds	r3, #92	; 0x5c
 800705c:	2200      	movs	r2, #0
 800705e:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8007060:	687a      	ldr	r2, [r7, #4]
 8007062:	697b      	ldr	r3, [r7, #20]
 8007064:	212c      	movs	r1, #44	; 0x2c
 8007066:	fb01 f303 	mul.w	r3, r1, r3
 800706a:	4413      	add	r3, r2
 800706c:	3361      	adds	r3, #97	; 0x61
 800706e:	2203      	movs	r2, #3
 8007070:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8007072:	687a      	ldr	r2, [r7, #4]
 8007074:	697b      	ldr	r3, [r7, #20]
 8007076:	212c      	movs	r1, #44	; 0x2c
 8007078:	fb01 f303 	mul.w	r3, r1, r3
 800707c:	4413      	add	r3, r2
 800707e:	333d      	adds	r3, #61	; 0x3d
 8007080:	781b      	ldrb	r3, [r3, #0]
 8007082:	2b00      	cmp	r3, #0
 8007084:	d112      	bne.n	80070ac <HCD_HC_OUT_IRQHandler+0x37e>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 8007086:	687a      	ldr	r2, [r7, #4]
 8007088:	697b      	ldr	r3, [r7, #20]
 800708a:	212c      	movs	r1, #44	; 0x2c
 800708c:	fb01 f303 	mul.w	r3, r1, r3
 8007090:	4413      	add	r3, r2
 8007092:	333c      	adds	r3, #60	; 0x3c
 8007094:	781b      	ldrb	r3, [r3, #0]
 8007096:	2b00      	cmp	r3, #0
 8007098:	d108      	bne.n	80070ac <HCD_HC_OUT_IRQHandler+0x37e>
        hhcd->hc[ch_num].do_ping = 1U;
 800709a:	687a      	ldr	r2, [r7, #4]
 800709c:	697b      	ldr	r3, [r7, #20]
 800709e:	212c      	movs	r1, #44	; 0x2c
 80070a0:	fb01 f303 	mul.w	r3, r1, r3
 80070a4:	4413      	add	r3, r2
 80070a6:	333d      	adds	r3, #61	; 0x3d
 80070a8:	2201      	movs	r2, #1
 80070aa:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80070ac:	697b      	ldr	r3, [r7, #20]
 80070ae:	015a      	lsls	r2, r3, #5
 80070b0:	69bb      	ldr	r3, [r7, #24]
 80070b2:	4413      	add	r3, r2
 80070b4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80070b8:	68db      	ldr	r3, [r3, #12]
 80070ba:	697a      	ldr	r2, [r7, #20]
 80070bc:	0151      	lsls	r1, r2, #5
 80070be:	69ba      	ldr	r2, [r7, #24]
 80070c0:	440a      	add	r2, r1
 80070c2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80070c6:	f043 0302 	orr.w	r3, r3, #2
 80070ca:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	697a      	ldr	r2, [r7, #20]
 80070d2:	b2d2      	uxtb	r2, r2
 80070d4:	4611      	mov	r1, r2
 80070d6:	4618      	mov	r0, r3
 80070d8:	f003 fe25 	bl	800ad26 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80070dc:	697b      	ldr	r3, [r7, #20]
 80070de:	015a      	lsls	r2, r3, #5
 80070e0:	69bb      	ldr	r3, [r7, #24]
 80070e2:	4413      	add	r3, r2
 80070e4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80070e8:	461a      	mov	r2, r3
 80070ea:	2310      	movs	r3, #16
 80070ec:	6093      	str	r3, [r2, #8]
}
 80070ee:	e21b      	b.n	8007528 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 80070f0:	697b      	ldr	r3, [r7, #20]
 80070f2:	015a      	lsls	r2, r3, #5
 80070f4:	69bb      	ldr	r3, [r7, #24]
 80070f6:	4413      	add	r3, r2
 80070f8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80070fc:	689b      	ldr	r3, [r3, #8]
 80070fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007102:	2b80      	cmp	r3, #128	; 0x80
 8007104:	d174      	bne.n	80071f0 <HCD_HC_OUT_IRQHandler+0x4c2>
    if (hhcd->Init.dma_enable == 0U)
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	691b      	ldr	r3, [r3, #16]
 800710a:	2b00      	cmp	r3, #0
 800710c:	d121      	bne.n	8007152 <HCD_HC_OUT_IRQHandler+0x424>
      hhcd->hc[ch_num].state = HC_XACTERR;
 800710e:	687a      	ldr	r2, [r7, #4]
 8007110:	697b      	ldr	r3, [r7, #20]
 8007112:	212c      	movs	r1, #44	; 0x2c
 8007114:	fb01 f303 	mul.w	r3, r1, r3
 8007118:	4413      	add	r3, r2
 800711a:	3361      	adds	r3, #97	; 0x61
 800711c:	2206      	movs	r2, #6
 800711e:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8007120:	697b      	ldr	r3, [r7, #20]
 8007122:	015a      	lsls	r2, r3, #5
 8007124:	69bb      	ldr	r3, [r7, #24]
 8007126:	4413      	add	r3, r2
 8007128:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800712c:	68db      	ldr	r3, [r3, #12]
 800712e:	697a      	ldr	r2, [r7, #20]
 8007130:	0151      	lsls	r1, r2, #5
 8007132:	69ba      	ldr	r2, [r7, #24]
 8007134:	440a      	add	r2, r1
 8007136:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800713a:	f043 0302 	orr.w	r3, r3, #2
 800713e:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	697a      	ldr	r2, [r7, #20]
 8007146:	b2d2      	uxtb	r2, r2
 8007148:	4611      	mov	r1, r2
 800714a:	4618      	mov	r0, r3
 800714c:	f003 fdeb 	bl	800ad26 <USB_HC_Halt>
 8007150:	e044      	b.n	80071dc <HCD_HC_OUT_IRQHandler+0x4ae>
      hhcd->hc[ch_num].ErrCnt++;
 8007152:	687a      	ldr	r2, [r7, #4]
 8007154:	697b      	ldr	r3, [r7, #20]
 8007156:	212c      	movs	r1, #44	; 0x2c
 8007158:	fb01 f303 	mul.w	r3, r1, r3
 800715c:	4413      	add	r3, r2
 800715e:	335c      	adds	r3, #92	; 0x5c
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	1c5a      	adds	r2, r3, #1
 8007164:	6879      	ldr	r1, [r7, #4]
 8007166:	697b      	ldr	r3, [r7, #20]
 8007168:	202c      	movs	r0, #44	; 0x2c
 800716a:	fb00 f303 	mul.w	r3, r0, r3
 800716e:	440b      	add	r3, r1
 8007170:	335c      	adds	r3, #92	; 0x5c
 8007172:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8007174:	687a      	ldr	r2, [r7, #4]
 8007176:	697b      	ldr	r3, [r7, #20]
 8007178:	212c      	movs	r1, #44	; 0x2c
 800717a:	fb01 f303 	mul.w	r3, r1, r3
 800717e:	4413      	add	r3, r2
 8007180:	335c      	adds	r3, #92	; 0x5c
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	2b02      	cmp	r3, #2
 8007186:	d920      	bls.n	80071ca <HCD_HC_OUT_IRQHandler+0x49c>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8007188:	687a      	ldr	r2, [r7, #4]
 800718a:	697b      	ldr	r3, [r7, #20]
 800718c:	212c      	movs	r1, #44	; 0x2c
 800718e:	fb01 f303 	mul.w	r3, r1, r3
 8007192:	4413      	add	r3, r2
 8007194:	335c      	adds	r3, #92	; 0x5c
 8007196:	2200      	movs	r2, #0
 8007198:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 800719a:	687a      	ldr	r2, [r7, #4]
 800719c:	697b      	ldr	r3, [r7, #20]
 800719e:	212c      	movs	r1, #44	; 0x2c
 80071a0:	fb01 f303 	mul.w	r3, r1, r3
 80071a4:	4413      	add	r3, r2
 80071a6:	3360      	adds	r3, #96	; 0x60
 80071a8:	2204      	movs	r2, #4
 80071aa:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num,
 80071ac:	697b      	ldr	r3, [r7, #20]
 80071ae:	b2d9      	uxtb	r1, r3
 80071b0:	687a      	ldr	r2, [r7, #4]
 80071b2:	697b      	ldr	r3, [r7, #20]
 80071b4:	202c      	movs	r0, #44	; 0x2c
 80071b6:	fb00 f303 	mul.w	r3, r0, r3
 80071ba:	4413      	add	r3, r2
 80071bc:	3360      	adds	r3, #96	; 0x60
 80071be:	781b      	ldrb	r3, [r3, #0]
 80071c0:	461a      	mov	r2, r3
 80071c2:	6878      	ldr	r0, [r7, #4]
 80071c4:	f012 fc62 	bl	8019a8c <HAL_HCD_HC_NotifyURBChange_Callback>
 80071c8:	e008      	b.n	80071dc <HCD_HC_OUT_IRQHandler+0x4ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80071ca:	687a      	ldr	r2, [r7, #4]
 80071cc:	697b      	ldr	r3, [r7, #20]
 80071ce:	212c      	movs	r1, #44	; 0x2c
 80071d0:	fb01 f303 	mul.w	r3, r1, r3
 80071d4:	4413      	add	r3, r2
 80071d6:	3360      	adds	r3, #96	; 0x60
 80071d8:	2202      	movs	r2, #2
 80071da:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 80071dc:	697b      	ldr	r3, [r7, #20]
 80071de:	015a      	lsls	r2, r3, #5
 80071e0:	69bb      	ldr	r3, [r7, #24]
 80071e2:	4413      	add	r3, r2
 80071e4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80071e8:	461a      	mov	r2, r3
 80071ea:	2380      	movs	r3, #128	; 0x80
 80071ec:	6093      	str	r3, [r2, #8]
}
 80071ee:	e19b      	b.n	8007528 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 80071f0:	697b      	ldr	r3, [r7, #20]
 80071f2:	015a      	lsls	r2, r3, #5
 80071f4:	69bb      	ldr	r3, [r7, #24]
 80071f6:	4413      	add	r3, r2
 80071f8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80071fc:	689b      	ldr	r3, [r3, #8]
 80071fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007202:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007206:	d134      	bne.n	8007272 <HCD_HC_OUT_IRQHandler+0x544>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8007208:	697b      	ldr	r3, [r7, #20]
 800720a:	015a      	lsls	r2, r3, #5
 800720c:	69bb      	ldr	r3, [r7, #24]
 800720e:	4413      	add	r3, r2
 8007210:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007214:	68db      	ldr	r3, [r3, #12]
 8007216:	697a      	ldr	r2, [r7, #20]
 8007218:	0151      	lsls	r1, r2, #5
 800721a:	69ba      	ldr	r2, [r7, #24]
 800721c:	440a      	add	r2, r1
 800721e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007222:	f043 0302 	orr.w	r3, r3, #2
 8007226:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	697a      	ldr	r2, [r7, #20]
 800722e:	b2d2      	uxtb	r2, r2
 8007230:	4611      	mov	r1, r2
 8007232:	4618      	mov	r0, r3
 8007234:	f003 fd77 	bl	800ad26 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8007238:	697b      	ldr	r3, [r7, #20]
 800723a:	015a      	lsls	r2, r3, #5
 800723c:	69bb      	ldr	r3, [r7, #24]
 800723e:	4413      	add	r3, r2
 8007240:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007244:	461a      	mov	r2, r3
 8007246:	2310      	movs	r3, #16
 8007248:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 800724a:	697b      	ldr	r3, [r7, #20]
 800724c:	015a      	lsls	r2, r3, #5
 800724e:	69bb      	ldr	r3, [r7, #24]
 8007250:	4413      	add	r3, r2
 8007252:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007256:	461a      	mov	r2, r3
 8007258:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800725c:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 800725e:	687a      	ldr	r2, [r7, #4]
 8007260:	697b      	ldr	r3, [r7, #20]
 8007262:	212c      	movs	r1, #44	; 0x2c
 8007264:	fb01 f303 	mul.w	r3, r1, r3
 8007268:	4413      	add	r3, r2
 800726a:	3361      	adds	r3, #97	; 0x61
 800726c:	2208      	movs	r2, #8
 800726e:	701a      	strb	r2, [r3, #0]
}
 8007270:	e15a      	b.n	8007528 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8007272:	697b      	ldr	r3, [r7, #20]
 8007274:	015a      	lsls	r2, r3, #5
 8007276:	69bb      	ldr	r3, [r7, #24]
 8007278:	4413      	add	r3, r2
 800727a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800727e:	689b      	ldr	r3, [r3, #8]
 8007280:	f003 0302 	and.w	r3, r3, #2
 8007284:	2b02      	cmp	r3, #2
 8007286:	f040 814f 	bne.w	8007528 <HCD_HC_OUT_IRQHandler+0x7fa>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 800728a:	697b      	ldr	r3, [r7, #20]
 800728c:	015a      	lsls	r2, r3, #5
 800728e:	69bb      	ldr	r3, [r7, #24]
 8007290:	4413      	add	r3, r2
 8007292:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007296:	68db      	ldr	r3, [r3, #12]
 8007298:	697a      	ldr	r2, [r7, #20]
 800729a:	0151      	lsls	r1, r2, #5
 800729c:	69ba      	ldr	r2, [r7, #24]
 800729e:	440a      	add	r2, r1
 80072a0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80072a4:	f023 0302 	bic.w	r3, r3, #2
 80072a8:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80072aa:	687a      	ldr	r2, [r7, #4]
 80072ac:	697b      	ldr	r3, [r7, #20]
 80072ae:	212c      	movs	r1, #44	; 0x2c
 80072b0:	fb01 f303 	mul.w	r3, r1, r3
 80072b4:	4413      	add	r3, r2
 80072b6:	3361      	adds	r3, #97	; 0x61
 80072b8:	781b      	ldrb	r3, [r3, #0]
 80072ba:	2b01      	cmp	r3, #1
 80072bc:	d17d      	bne.n	80073ba <HCD_HC_OUT_IRQHandler+0x68c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 80072be:	687a      	ldr	r2, [r7, #4]
 80072c0:	697b      	ldr	r3, [r7, #20]
 80072c2:	212c      	movs	r1, #44	; 0x2c
 80072c4:	fb01 f303 	mul.w	r3, r1, r3
 80072c8:	4413      	add	r3, r2
 80072ca:	3360      	adds	r3, #96	; 0x60
 80072cc:	2201      	movs	r2, #1
 80072ce:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80072d0:	687a      	ldr	r2, [r7, #4]
 80072d2:	697b      	ldr	r3, [r7, #20]
 80072d4:	212c      	movs	r1, #44	; 0x2c
 80072d6:	fb01 f303 	mul.w	r3, r1, r3
 80072da:	4413      	add	r3, r2
 80072dc:	333f      	adds	r3, #63	; 0x3f
 80072de:	781b      	ldrb	r3, [r3, #0]
 80072e0:	2b02      	cmp	r3, #2
 80072e2:	d00a      	beq.n	80072fa <HCD_HC_OUT_IRQHandler+0x5cc>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 80072e4:	687a      	ldr	r2, [r7, #4]
 80072e6:	697b      	ldr	r3, [r7, #20]
 80072e8:	212c      	movs	r1, #44	; 0x2c
 80072ea:	fb01 f303 	mul.w	r3, r1, r3
 80072ee:	4413      	add	r3, r2
 80072f0:	333f      	adds	r3, #63	; 0x3f
 80072f2:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80072f4:	2b03      	cmp	r3, #3
 80072f6:	f040 8100 	bne.w	80074fa <HCD_HC_OUT_IRQHandler+0x7cc>
        if (hhcd->Init.dma_enable == 0U)
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	691b      	ldr	r3, [r3, #16]
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d113      	bne.n	800732a <HCD_HC_OUT_IRQHandler+0x5fc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 8007302:	687a      	ldr	r2, [r7, #4]
 8007304:	697b      	ldr	r3, [r7, #20]
 8007306:	212c      	movs	r1, #44	; 0x2c
 8007308:	fb01 f303 	mul.w	r3, r1, r3
 800730c:	4413      	add	r3, r2
 800730e:	3355      	adds	r3, #85	; 0x55
 8007310:	781b      	ldrb	r3, [r3, #0]
 8007312:	f083 0301 	eor.w	r3, r3, #1
 8007316:	b2d8      	uxtb	r0, r3
 8007318:	687a      	ldr	r2, [r7, #4]
 800731a:	697b      	ldr	r3, [r7, #20]
 800731c:	212c      	movs	r1, #44	; 0x2c
 800731e:	fb01 f303 	mul.w	r3, r1, r3
 8007322:	4413      	add	r3, r2
 8007324:	3355      	adds	r3, #85	; 0x55
 8007326:	4602      	mov	r2, r0
 8007328:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	691b      	ldr	r3, [r3, #16]
 800732e:	2b01      	cmp	r3, #1
 8007330:	f040 80e3 	bne.w	80074fa <HCD_HC_OUT_IRQHandler+0x7cc>
 8007334:	687a      	ldr	r2, [r7, #4]
 8007336:	697b      	ldr	r3, [r7, #20]
 8007338:	212c      	movs	r1, #44	; 0x2c
 800733a:	fb01 f303 	mul.w	r3, r1, r3
 800733e:	4413      	add	r3, r2
 8007340:	334c      	adds	r3, #76	; 0x4c
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	2b00      	cmp	r3, #0
 8007346:	f000 80d8 	beq.w	80074fa <HCD_HC_OUT_IRQHandler+0x7cc>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 800734a:	687a      	ldr	r2, [r7, #4]
 800734c:	697b      	ldr	r3, [r7, #20]
 800734e:	212c      	movs	r1, #44	; 0x2c
 8007350:	fb01 f303 	mul.w	r3, r1, r3
 8007354:	4413      	add	r3, r2
 8007356:	334c      	adds	r3, #76	; 0x4c
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	6879      	ldr	r1, [r7, #4]
 800735c:	697a      	ldr	r2, [r7, #20]
 800735e:	202c      	movs	r0, #44	; 0x2c
 8007360:	fb00 f202 	mul.w	r2, r0, r2
 8007364:	440a      	add	r2, r1
 8007366:	3240      	adds	r2, #64	; 0x40
 8007368:	8812      	ldrh	r2, [r2, #0]
 800736a:	4413      	add	r3, r2
 800736c:	3b01      	subs	r3, #1
 800736e:	6879      	ldr	r1, [r7, #4]
 8007370:	697a      	ldr	r2, [r7, #20]
 8007372:	202c      	movs	r0, #44	; 0x2c
 8007374:	fb00 f202 	mul.w	r2, r0, r2
 8007378:	440a      	add	r2, r1
 800737a:	3240      	adds	r2, #64	; 0x40
 800737c:	8812      	ldrh	r2, [r2, #0]
 800737e:	fbb3 f3f2 	udiv	r3, r3, r2
 8007382:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	f003 0301 	and.w	r3, r3, #1
 800738a:	2b00      	cmp	r3, #0
 800738c:	f000 80b5 	beq.w	80074fa <HCD_HC_OUT_IRQHandler+0x7cc>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 8007390:	687a      	ldr	r2, [r7, #4]
 8007392:	697b      	ldr	r3, [r7, #20]
 8007394:	212c      	movs	r1, #44	; 0x2c
 8007396:	fb01 f303 	mul.w	r3, r1, r3
 800739a:	4413      	add	r3, r2
 800739c:	3355      	adds	r3, #85	; 0x55
 800739e:	781b      	ldrb	r3, [r3, #0]
 80073a0:	f083 0301 	eor.w	r3, r3, #1
 80073a4:	b2d8      	uxtb	r0, r3
 80073a6:	687a      	ldr	r2, [r7, #4]
 80073a8:	697b      	ldr	r3, [r7, #20]
 80073aa:	212c      	movs	r1, #44	; 0x2c
 80073ac:	fb01 f303 	mul.w	r3, r1, r3
 80073b0:	4413      	add	r3, r2
 80073b2:	3355      	adds	r3, #85	; 0x55
 80073b4:	4602      	mov	r2, r0
 80073b6:	701a      	strb	r2, [r3, #0]
 80073b8:	e09f      	b.n	80074fa <HCD_HC_OUT_IRQHandler+0x7cc>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80073ba:	687a      	ldr	r2, [r7, #4]
 80073bc:	697b      	ldr	r3, [r7, #20]
 80073be:	212c      	movs	r1, #44	; 0x2c
 80073c0:	fb01 f303 	mul.w	r3, r1, r3
 80073c4:	4413      	add	r3, r2
 80073c6:	3361      	adds	r3, #97	; 0x61
 80073c8:	781b      	ldrb	r3, [r3, #0]
 80073ca:	2b03      	cmp	r3, #3
 80073cc:	d109      	bne.n	80073e2 <HCD_HC_OUT_IRQHandler+0x6b4>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80073ce:	687a      	ldr	r2, [r7, #4]
 80073d0:	697b      	ldr	r3, [r7, #20]
 80073d2:	212c      	movs	r1, #44	; 0x2c
 80073d4:	fb01 f303 	mul.w	r3, r1, r3
 80073d8:	4413      	add	r3, r2
 80073da:	3360      	adds	r3, #96	; 0x60
 80073dc:	2202      	movs	r2, #2
 80073de:	701a      	strb	r2, [r3, #0]
 80073e0:	e08b      	b.n	80074fa <HCD_HC_OUT_IRQHandler+0x7cc>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 80073e2:	687a      	ldr	r2, [r7, #4]
 80073e4:	697b      	ldr	r3, [r7, #20]
 80073e6:	212c      	movs	r1, #44	; 0x2c
 80073e8:	fb01 f303 	mul.w	r3, r1, r3
 80073ec:	4413      	add	r3, r2
 80073ee:	3361      	adds	r3, #97	; 0x61
 80073f0:	781b      	ldrb	r3, [r3, #0]
 80073f2:	2b04      	cmp	r3, #4
 80073f4:	d109      	bne.n	800740a <HCD_HC_OUT_IRQHandler+0x6dc>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80073f6:	687a      	ldr	r2, [r7, #4]
 80073f8:	697b      	ldr	r3, [r7, #20]
 80073fa:	212c      	movs	r1, #44	; 0x2c
 80073fc:	fb01 f303 	mul.w	r3, r1, r3
 8007400:	4413      	add	r3, r2
 8007402:	3360      	adds	r3, #96	; 0x60
 8007404:	2202      	movs	r2, #2
 8007406:	701a      	strb	r2, [r3, #0]
 8007408:	e077      	b.n	80074fa <HCD_HC_OUT_IRQHandler+0x7cc>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 800740a:	687a      	ldr	r2, [r7, #4]
 800740c:	697b      	ldr	r3, [r7, #20]
 800740e:	212c      	movs	r1, #44	; 0x2c
 8007410:	fb01 f303 	mul.w	r3, r1, r3
 8007414:	4413      	add	r3, r2
 8007416:	3361      	adds	r3, #97	; 0x61
 8007418:	781b      	ldrb	r3, [r3, #0]
 800741a:	2b05      	cmp	r3, #5
 800741c:	d109      	bne.n	8007432 <HCD_HC_OUT_IRQHandler+0x704>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 800741e:	687a      	ldr	r2, [r7, #4]
 8007420:	697b      	ldr	r3, [r7, #20]
 8007422:	212c      	movs	r1, #44	; 0x2c
 8007424:	fb01 f303 	mul.w	r3, r1, r3
 8007428:	4413      	add	r3, r2
 800742a:	3360      	adds	r3, #96	; 0x60
 800742c:	2205      	movs	r2, #5
 800742e:	701a      	strb	r2, [r3, #0]
 8007430:	e063      	b.n	80074fa <HCD_HC_OUT_IRQHandler+0x7cc>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8007432:	687a      	ldr	r2, [r7, #4]
 8007434:	697b      	ldr	r3, [r7, #20]
 8007436:	212c      	movs	r1, #44	; 0x2c
 8007438:	fb01 f303 	mul.w	r3, r1, r3
 800743c:	4413      	add	r3, r2
 800743e:	3361      	adds	r3, #97	; 0x61
 8007440:	781b      	ldrb	r3, [r3, #0]
 8007442:	2b06      	cmp	r3, #6
 8007444:	d009      	beq.n	800745a <HCD_HC_OUT_IRQHandler+0x72c>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8007446:	687a      	ldr	r2, [r7, #4]
 8007448:	697b      	ldr	r3, [r7, #20]
 800744a:	212c      	movs	r1, #44	; 0x2c
 800744c:	fb01 f303 	mul.w	r3, r1, r3
 8007450:	4413      	add	r3, r2
 8007452:	3361      	adds	r3, #97	; 0x61
 8007454:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8007456:	2b08      	cmp	r3, #8
 8007458:	d14f      	bne.n	80074fa <HCD_HC_OUT_IRQHandler+0x7cc>
      hhcd->hc[ch_num].ErrCnt++;
 800745a:	687a      	ldr	r2, [r7, #4]
 800745c:	697b      	ldr	r3, [r7, #20]
 800745e:	212c      	movs	r1, #44	; 0x2c
 8007460:	fb01 f303 	mul.w	r3, r1, r3
 8007464:	4413      	add	r3, r2
 8007466:	335c      	adds	r3, #92	; 0x5c
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	1c5a      	adds	r2, r3, #1
 800746c:	6879      	ldr	r1, [r7, #4]
 800746e:	697b      	ldr	r3, [r7, #20]
 8007470:	202c      	movs	r0, #44	; 0x2c
 8007472:	fb00 f303 	mul.w	r3, r0, r3
 8007476:	440b      	add	r3, r1
 8007478:	335c      	adds	r3, #92	; 0x5c
 800747a:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800747c:	687a      	ldr	r2, [r7, #4]
 800747e:	697b      	ldr	r3, [r7, #20]
 8007480:	212c      	movs	r1, #44	; 0x2c
 8007482:	fb01 f303 	mul.w	r3, r1, r3
 8007486:	4413      	add	r3, r2
 8007488:	335c      	adds	r3, #92	; 0x5c
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	2b02      	cmp	r3, #2
 800748e:	d912      	bls.n	80074b6 <HCD_HC_OUT_IRQHandler+0x788>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8007490:	687a      	ldr	r2, [r7, #4]
 8007492:	697b      	ldr	r3, [r7, #20]
 8007494:	212c      	movs	r1, #44	; 0x2c
 8007496:	fb01 f303 	mul.w	r3, r1, r3
 800749a:	4413      	add	r3, r2
 800749c:	335c      	adds	r3, #92	; 0x5c
 800749e:	2200      	movs	r2, #0
 80074a0:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80074a2:	687a      	ldr	r2, [r7, #4]
 80074a4:	697b      	ldr	r3, [r7, #20]
 80074a6:	212c      	movs	r1, #44	; 0x2c
 80074a8:	fb01 f303 	mul.w	r3, r1, r3
 80074ac:	4413      	add	r3, r2
 80074ae:	3360      	adds	r3, #96	; 0x60
 80074b0:	2204      	movs	r2, #4
 80074b2:	701a      	strb	r2, [r3, #0]
 80074b4:	e021      	b.n	80074fa <HCD_HC_OUT_IRQHandler+0x7cc>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80074b6:	687a      	ldr	r2, [r7, #4]
 80074b8:	697b      	ldr	r3, [r7, #20]
 80074ba:	212c      	movs	r1, #44	; 0x2c
 80074bc:	fb01 f303 	mul.w	r3, r1, r3
 80074c0:	4413      	add	r3, r2
 80074c2:	3360      	adds	r3, #96	; 0x60
 80074c4:	2202      	movs	r2, #2
 80074c6:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 80074c8:	697b      	ldr	r3, [r7, #20]
 80074ca:	015a      	lsls	r2, r3, #5
 80074cc:	69bb      	ldr	r3, [r7, #24]
 80074ce:	4413      	add	r3, r2
 80074d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80074d8:	693b      	ldr	r3, [r7, #16]
 80074da:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80074de:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80074e0:	693b      	ldr	r3, [r7, #16]
 80074e2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80074e6:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 80074e8:	697b      	ldr	r3, [r7, #20]
 80074ea:	015a      	lsls	r2, r3, #5
 80074ec:	69bb      	ldr	r3, [r7, #24]
 80074ee:	4413      	add	r3, r2
 80074f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80074f4:	461a      	mov	r2, r3
 80074f6:	693b      	ldr	r3, [r7, #16]
 80074f8:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 80074fa:	697b      	ldr	r3, [r7, #20]
 80074fc:	015a      	lsls	r2, r3, #5
 80074fe:	69bb      	ldr	r3, [r7, #24]
 8007500:	4413      	add	r3, r2
 8007502:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007506:	461a      	mov	r2, r3
 8007508:	2302      	movs	r3, #2
 800750a:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800750c:	697b      	ldr	r3, [r7, #20]
 800750e:	b2d9      	uxtb	r1, r3
 8007510:	687a      	ldr	r2, [r7, #4]
 8007512:	697b      	ldr	r3, [r7, #20]
 8007514:	202c      	movs	r0, #44	; 0x2c
 8007516:	fb00 f303 	mul.w	r3, r0, r3
 800751a:	4413      	add	r3, r2
 800751c:	3360      	adds	r3, #96	; 0x60
 800751e:	781b      	ldrb	r3, [r3, #0]
 8007520:	461a      	mov	r2, r3
 8007522:	6878      	ldr	r0, [r7, #4]
 8007524:	f012 fab2 	bl	8019a8c <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8007528:	bf00      	nop
 800752a:	3720      	adds	r7, #32
 800752c:	46bd      	mov	sp, r7
 800752e:	bd80      	pop	{r7, pc}

08007530 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8007530:	b580      	push	{r7, lr}
 8007532:	b08a      	sub	sp, #40	; 0x28
 8007534:	af00      	add	r7, sp, #0
 8007536:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 800753e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007540:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	6a1b      	ldr	r3, [r3, #32]
 8007548:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 800754a:	69fb      	ldr	r3, [r7, #28]
 800754c:	f003 030f 	and.w	r3, r3, #15
 8007550:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8007552:	69fb      	ldr	r3, [r7, #28]
 8007554:	0c5b      	lsrs	r3, r3, #17
 8007556:	f003 030f 	and.w	r3, r3, #15
 800755a:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 800755c:	69fb      	ldr	r3, [r7, #28]
 800755e:	091b      	lsrs	r3, r3, #4
 8007560:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007564:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8007566:	697b      	ldr	r3, [r7, #20]
 8007568:	2b02      	cmp	r3, #2
 800756a:	d004      	beq.n	8007576 <HCD_RXQLVL_IRQHandler+0x46>
 800756c:	697b      	ldr	r3, [r7, #20]
 800756e:	2b05      	cmp	r3, #5
 8007570:	f000 80a9 	beq.w	80076c6 <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8007574:	e0aa      	b.n	80076cc <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8007576:	693b      	ldr	r3, [r7, #16]
 8007578:	2b00      	cmp	r3, #0
 800757a:	f000 80a6 	beq.w	80076ca <HCD_RXQLVL_IRQHandler+0x19a>
 800757e:	687a      	ldr	r2, [r7, #4]
 8007580:	69bb      	ldr	r3, [r7, #24]
 8007582:	212c      	movs	r1, #44	; 0x2c
 8007584:	fb01 f303 	mul.w	r3, r1, r3
 8007588:	4413      	add	r3, r2
 800758a:	3344      	adds	r3, #68	; 0x44
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	2b00      	cmp	r3, #0
 8007590:	f000 809b 	beq.w	80076ca <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 8007594:	687a      	ldr	r2, [r7, #4]
 8007596:	69bb      	ldr	r3, [r7, #24]
 8007598:	212c      	movs	r1, #44	; 0x2c
 800759a:	fb01 f303 	mul.w	r3, r1, r3
 800759e:	4413      	add	r3, r2
 80075a0:	3350      	adds	r3, #80	; 0x50
 80075a2:	681a      	ldr	r2, [r3, #0]
 80075a4:	693b      	ldr	r3, [r7, #16]
 80075a6:	441a      	add	r2, r3
 80075a8:	6879      	ldr	r1, [r7, #4]
 80075aa:	69bb      	ldr	r3, [r7, #24]
 80075ac:	202c      	movs	r0, #44	; 0x2c
 80075ae:	fb00 f303 	mul.w	r3, r0, r3
 80075b2:	440b      	add	r3, r1
 80075b4:	334c      	adds	r3, #76	; 0x4c
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	429a      	cmp	r2, r3
 80075ba:	d87a      	bhi.n	80076b2 <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	6818      	ldr	r0, [r3, #0]
 80075c0:	687a      	ldr	r2, [r7, #4]
 80075c2:	69bb      	ldr	r3, [r7, #24]
 80075c4:	212c      	movs	r1, #44	; 0x2c
 80075c6:	fb01 f303 	mul.w	r3, r1, r3
 80075ca:	4413      	add	r3, r2
 80075cc:	3344      	adds	r3, #68	; 0x44
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	693a      	ldr	r2, [r7, #16]
 80075d2:	b292      	uxth	r2, r2
 80075d4:	4619      	mov	r1, r3
 80075d6:	f002 ff1f 	bl	800a418 <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 80075da:	687a      	ldr	r2, [r7, #4]
 80075dc:	69bb      	ldr	r3, [r7, #24]
 80075de:	212c      	movs	r1, #44	; 0x2c
 80075e0:	fb01 f303 	mul.w	r3, r1, r3
 80075e4:	4413      	add	r3, r2
 80075e6:	3344      	adds	r3, #68	; 0x44
 80075e8:	681a      	ldr	r2, [r3, #0]
 80075ea:	693b      	ldr	r3, [r7, #16]
 80075ec:	441a      	add	r2, r3
 80075ee:	6879      	ldr	r1, [r7, #4]
 80075f0:	69bb      	ldr	r3, [r7, #24]
 80075f2:	202c      	movs	r0, #44	; 0x2c
 80075f4:	fb00 f303 	mul.w	r3, r0, r3
 80075f8:	440b      	add	r3, r1
 80075fa:	3344      	adds	r3, #68	; 0x44
 80075fc:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 80075fe:	687a      	ldr	r2, [r7, #4]
 8007600:	69bb      	ldr	r3, [r7, #24]
 8007602:	212c      	movs	r1, #44	; 0x2c
 8007604:	fb01 f303 	mul.w	r3, r1, r3
 8007608:	4413      	add	r3, r2
 800760a:	3350      	adds	r3, #80	; 0x50
 800760c:	681a      	ldr	r2, [r3, #0]
 800760e:	693b      	ldr	r3, [r7, #16]
 8007610:	441a      	add	r2, r3
 8007612:	6879      	ldr	r1, [r7, #4]
 8007614:	69bb      	ldr	r3, [r7, #24]
 8007616:	202c      	movs	r0, #44	; 0x2c
 8007618:	fb00 f303 	mul.w	r3, r0, r3
 800761c:	440b      	add	r3, r1
 800761e:	3350      	adds	r3, #80	; 0x50
 8007620:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8007622:	69bb      	ldr	r3, [r7, #24]
 8007624:	015a      	lsls	r2, r3, #5
 8007626:	6a3b      	ldr	r3, [r7, #32]
 8007628:	4413      	add	r3, r2
 800762a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800762e:	691b      	ldr	r3, [r3, #16]
 8007630:	0cdb      	lsrs	r3, r3, #19
 8007632:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007636:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8007638:	687a      	ldr	r2, [r7, #4]
 800763a:	69bb      	ldr	r3, [r7, #24]
 800763c:	212c      	movs	r1, #44	; 0x2c
 800763e:	fb01 f303 	mul.w	r3, r1, r3
 8007642:	4413      	add	r3, r2
 8007644:	3340      	adds	r3, #64	; 0x40
 8007646:	881b      	ldrh	r3, [r3, #0]
 8007648:	461a      	mov	r2, r3
 800764a:	693b      	ldr	r3, [r7, #16]
 800764c:	4293      	cmp	r3, r2
 800764e:	d13c      	bne.n	80076ca <HCD_RXQLVL_IRQHandler+0x19a>
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	2b00      	cmp	r3, #0
 8007654:	d039      	beq.n	80076ca <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 8007656:	69bb      	ldr	r3, [r7, #24]
 8007658:	015a      	lsls	r2, r3, #5
 800765a:	6a3b      	ldr	r3, [r7, #32]
 800765c:	4413      	add	r3, r2
 800765e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007666:	68bb      	ldr	r3, [r7, #8]
 8007668:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800766c:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 800766e:	68bb      	ldr	r3, [r7, #8]
 8007670:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007674:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 8007676:	69bb      	ldr	r3, [r7, #24]
 8007678:	015a      	lsls	r2, r3, #5
 800767a:	6a3b      	ldr	r3, [r7, #32]
 800767c:	4413      	add	r3, r2
 800767e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007682:	461a      	mov	r2, r3
 8007684:	68bb      	ldr	r3, [r7, #8]
 8007686:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 8007688:	687a      	ldr	r2, [r7, #4]
 800768a:	69bb      	ldr	r3, [r7, #24]
 800768c:	212c      	movs	r1, #44	; 0x2c
 800768e:	fb01 f303 	mul.w	r3, r1, r3
 8007692:	4413      	add	r3, r2
 8007694:	3354      	adds	r3, #84	; 0x54
 8007696:	781b      	ldrb	r3, [r3, #0]
 8007698:	f083 0301 	eor.w	r3, r3, #1
 800769c:	b2d8      	uxtb	r0, r3
 800769e:	687a      	ldr	r2, [r7, #4]
 80076a0:	69bb      	ldr	r3, [r7, #24]
 80076a2:	212c      	movs	r1, #44	; 0x2c
 80076a4:	fb01 f303 	mul.w	r3, r1, r3
 80076a8:	4413      	add	r3, r2
 80076aa:	3354      	adds	r3, #84	; 0x54
 80076ac:	4602      	mov	r2, r0
 80076ae:	701a      	strb	r2, [r3, #0]
      break;
 80076b0:	e00b      	b.n	80076ca <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 80076b2:	687a      	ldr	r2, [r7, #4]
 80076b4:	69bb      	ldr	r3, [r7, #24]
 80076b6:	212c      	movs	r1, #44	; 0x2c
 80076b8:	fb01 f303 	mul.w	r3, r1, r3
 80076bc:	4413      	add	r3, r2
 80076be:	3360      	adds	r3, #96	; 0x60
 80076c0:	2204      	movs	r2, #4
 80076c2:	701a      	strb	r2, [r3, #0]
      break;
 80076c4:	e001      	b.n	80076ca <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 80076c6:	bf00      	nop
 80076c8:	e000      	b.n	80076cc <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 80076ca:	bf00      	nop
  }
}
 80076cc:	bf00      	nop
 80076ce:	3728      	adds	r7, #40	; 0x28
 80076d0:	46bd      	mov	sp, r7
 80076d2:	bd80      	pop	{r7, pc}

080076d4 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80076d4:	b580      	push	{r7, lr}
 80076d6:	b086      	sub	sp, #24
 80076d8:	af00      	add	r7, sp, #0
 80076da:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80076e2:	697b      	ldr	r3, [r7, #20]
 80076e4:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 80076e6:	693b      	ldr	r3, [r7, #16]
 80076e8:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 80076f0:	693b      	ldr	r3, [r7, #16]
 80076f2:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80076fa:	68bb      	ldr	r3, [r7, #8]
 80076fc:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8007700:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	f003 0302 	and.w	r3, r3, #2
 8007708:	2b02      	cmp	r3, #2
 800770a:	d10b      	bne.n	8007724 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	f003 0301 	and.w	r3, r3, #1
 8007712:	2b01      	cmp	r3, #1
 8007714:	d102      	bne.n	800771c <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8007716:	6878      	ldr	r0, [r7, #4]
 8007718:	f012 f99c 	bl	8019a54 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 800771c:	68bb      	ldr	r3, [r7, #8]
 800771e:	f043 0302 	orr.w	r3, r3, #2
 8007722:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	f003 0308 	and.w	r3, r3, #8
 800772a:	2b08      	cmp	r3, #8
 800772c:	d132      	bne.n	8007794 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 800772e:	68bb      	ldr	r3, [r7, #8]
 8007730:	f043 0308 	orr.w	r3, r3, #8
 8007734:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	f003 0304 	and.w	r3, r3, #4
 800773c:	2b04      	cmp	r3, #4
 800773e:	d126      	bne.n	800778e <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	699b      	ldr	r3, [r3, #24]
 8007744:	2b02      	cmp	r3, #2
 8007746:	d113      	bne.n	8007770 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 800774e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8007752:	d106      	bne.n	8007762 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	2102      	movs	r1, #2
 800775a:	4618      	mov	r0, r3
 800775c:	f002 ffbc 	bl	800a6d8 <USB_InitFSLSPClkSel>
 8007760:	e011      	b.n	8007786 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	2101      	movs	r1, #1
 8007768:	4618      	mov	r0, r3
 800776a:	f002 ffb5 	bl	800a6d8 <USB_InitFSLSPClkSel>
 800776e:	e00a      	b.n	8007786 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	68db      	ldr	r3, [r3, #12]
 8007774:	2b01      	cmp	r3, #1
 8007776:	d106      	bne.n	8007786 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 8007778:	693b      	ldr	r3, [r7, #16]
 800777a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800777e:	461a      	mov	r2, r3
 8007780:	f64e 2360 	movw	r3, #60000	; 0xea60
 8007784:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8007786:	6878      	ldr	r0, [r7, #4]
 8007788:	f012 f98e 	bl	8019aa8 <HAL_HCD_PortEnabled_Callback>
 800778c:	e002      	b.n	8007794 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 800778e:	6878      	ldr	r0, [r7, #4]
 8007790:	f012 f998 	bl	8019ac4 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	f003 0320 	and.w	r3, r3, #32
 800779a:	2b20      	cmp	r3, #32
 800779c:	d103      	bne.n	80077a6 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 800779e:	68bb      	ldr	r3, [r7, #8]
 80077a0:	f043 0320 	orr.w	r3, r3, #32
 80077a4:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80077a6:	693b      	ldr	r3, [r7, #16]
 80077a8:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80077ac:	461a      	mov	r2, r3
 80077ae:	68bb      	ldr	r3, [r7, #8]
 80077b0:	6013      	str	r3, [r2, #0]
}
 80077b2:	bf00      	nop
 80077b4:	3718      	adds	r7, #24
 80077b6:	46bd      	mov	sp, r7
 80077b8:	bd80      	pop	{r7, pc}
	...

080077bc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80077bc:	b580      	push	{r7, lr}
 80077be:	b084      	sub	sp, #16
 80077c0:	af00      	add	r7, sp, #0
 80077c2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d101      	bne.n	80077ce <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80077ca:	2301      	movs	r3, #1
 80077cc:	e12b      	b.n	8007a26 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80077d4:	b2db      	uxtb	r3, r3
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d106      	bne.n	80077e8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	2200      	movs	r2, #0
 80077de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80077e2:	6878      	ldr	r0, [r7, #4]
 80077e4:	f7fa f8fc 	bl	80019e0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	2224      	movs	r2, #36	; 0x24
 80077ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	681a      	ldr	r2, [r3, #0]
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	f022 0201 	bic.w	r2, r2, #1
 80077fe:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	681a      	ldr	r2, [r3, #0]
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800780e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	681a      	ldr	r2, [r3, #0]
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800781e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8007820:	f001 ff16 	bl	8009650 <HAL_RCC_GetPCLK1Freq>
 8007824:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	685b      	ldr	r3, [r3, #4]
 800782a:	4a81      	ldr	r2, [pc, #516]	; (8007a30 <HAL_I2C_Init+0x274>)
 800782c:	4293      	cmp	r3, r2
 800782e:	d807      	bhi.n	8007840 <HAL_I2C_Init+0x84>
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	4a80      	ldr	r2, [pc, #512]	; (8007a34 <HAL_I2C_Init+0x278>)
 8007834:	4293      	cmp	r3, r2
 8007836:	bf94      	ite	ls
 8007838:	2301      	movls	r3, #1
 800783a:	2300      	movhi	r3, #0
 800783c:	b2db      	uxtb	r3, r3
 800783e:	e006      	b.n	800784e <HAL_I2C_Init+0x92>
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	4a7d      	ldr	r2, [pc, #500]	; (8007a38 <HAL_I2C_Init+0x27c>)
 8007844:	4293      	cmp	r3, r2
 8007846:	bf94      	ite	ls
 8007848:	2301      	movls	r3, #1
 800784a:	2300      	movhi	r3, #0
 800784c:	b2db      	uxtb	r3, r3
 800784e:	2b00      	cmp	r3, #0
 8007850:	d001      	beq.n	8007856 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8007852:	2301      	movs	r3, #1
 8007854:	e0e7      	b.n	8007a26 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	4a78      	ldr	r2, [pc, #480]	; (8007a3c <HAL_I2C_Init+0x280>)
 800785a:	fba2 2303 	umull	r2, r3, r2, r3
 800785e:	0c9b      	lsrs	r3, r3, #18
 8007860:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	685b      	ldr	r3, [r3, #4]
 8007868:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	68ba      	ldr	r2, [r7, #8]
 8007872:	430a      	orrs	r2, r1
 8007874:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	6a1b      	ldr	r3, [r3, #32]
 800787c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	685b      	ldr	r3, [r3, #4]
 8007884:	4a6a      	ldr	r2, [pc, #424]	; (8007a30 <HAL_I2C_Init+0x274>)
 8007886:	4293      	cmp	r3, r2
 8007888:	d802      	bhi.n	8007890 <HAL_I2C_Init+0xd4>
 800788a:	68bb      	ldr	r3, [r7, #8]
 800788c:	3301      	adds	r3, #1
 800788e:	e009      	b.n	80078a4 <HAL_I2C_Init+0xe8>
 8007890:	68bb      	ldr	r3, [r7, #8]
 8007892:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8007896:	fb02 f303 	mul.w	r3, r2, r3
 800789a:	4a69      	ldr	r2, [pc, #420]	; (8007a40 <HAL_I2C_Init+0x284>)
 800789c:	fba2 2303 	umull	r2, r3, r2, r3
 80078a0:	099b      	lsrs	r3, r3, #6
 80078a2:	3301      	adds	r3, #1
 80078a4:	687a      	ldr	r2, [r7, #4]
 80078a6:	6812      	ldr	r2, [r2, #0]
 80078a8:	430b      	orrs	r3, r1
 80078aa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	69db      	ldr	r3, [r3, #28]
 80078b2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80078b6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	685b      	ldr	r3, [r3, #4]
 80078be:	495c      	ldr	r1, [pc, #368]	; (8007a30 <HAL_I2C_Init+0x274>)
 80078c0:	428b      	cmp	r3, r1
 80078c2:	d819      	bhi.n	80078f8 <HAL_I2C_Init+0x13c>
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	1e59      	subs	r1, r3, #1
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	685b      	ldr	r3, [r3, #4]
 80078cc:	005b      	lsls	r3, r3, #1
 80078ce:	fbb1 f3f3 	udiv	r3, r1, r3
 80078d2:	1c59      	adds	r1, r3, #1
 80078d4:	f640 73fc 	movw	r3, #4092	; 0xffc
 80078d8:	400b      	ands	r3, r1
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d00a      	beq.n	80078f4 <HAL_I2C_Init+0x138>
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	1e59      	subs	r1, r3, #1
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	685b      	ldr	r3, [r3, #4]
 80078e6:	005b      	lsls	r3, r3, #1
 80078e8:	fbb1 f3f3 	udiv	r3, r1, r3
 80078ec:	3301      	adds	r3, #1
 80078ee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80078f2:	e051      	b.n	8007998 <HAL_I2C_Init+0x1dc>
 80078f4:	2304      	movs	r3, #4
 80078f6:	e04f      	b.n	8007998 <HAL_I2C_Init+0x1dc>
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	689b      	ldr	r3, [r3, #8]
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d111      	bne.n	8007924 <HAL_I2C_Init+0x168>
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	1e58      	subs	r0, r3, #1
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	6859      	ldr	r1, [r3, #4]
 8007908:	460b      	mov	r3, r1
 800790a:	005b      	lsls	r3, r3, #1
 800790c:	440b      	add	r3, r1
 800790e:	fbb0 f3f3 	udiv	r3, r0, r3
 8007912:	3301      	adds	r3, #1
 8007914:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007918:	2b00      	cmp	r3, #0
 800791a:	bf0c      	ite	eq
 800791c:	2301      	moveq	r3, #1
 800791e:	2300      	movne	r3, #0
 8007920:	b2db      	uxtb	r3, r3
 8007922:	e012      	b.n	800794a <HAL_I2C_Init+0x18e>
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	1e58      	subs	r0, r3, #1
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	6859      	ldr	r1, [r3, #4]
 800792c:	460b      	mov	r3, r1
 800792e:	009b      	lsls	r3, r3, #2
 8007930:	440b      	add	r3, r1
 8007932:	0099      	lsls	r1, r3, #2
 8007934:	440b      	add	r3, r1
 8007936:	fbb0 f3f3 	udiv	r3, r0, r3
 800793a:	3301      	adds	r3, #1
 800793c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007940:	2b00      	cmp	r3, #0
 8007942:	bf0c      	ite	eq
 8007944:	2301      	moveq	r3, #1
 8007946:	2300      	movne	r3, #0
 8007948:	b2db      	uxtb	r3, r3
 800794a:	2b00      	cmp	r3, #0
 800794c:	d001      	beq.n	8007952 <HAL_I2C_Init+0x196>
 800794e:	2301      	movs	r3, #1
 8007950:	e022      	b.n	8007998 <HAL_I2C_Init+0x1dc>
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	689b      	ldr	r3, [r3, #8]
 8007956:	2b00      	cmp	r3, #0
 8007958:	d10e      	bne.n	8007978 <HAL_I2C_Init+0x1bc>
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	1e58      	subs	r0, r3, #1
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	6859      	ldr	r1, [r3, #4]
 8007962:	460b      	mov	r3, r1
 8007964:	005b      	lsls	r3, r3, #1
 8007966:	440b      	add	r3, r1
 8007968:	fbb0 f3f3 	udiv	r3, r0, r3
 800796c:	3301      	adds	r3, #1
 800796e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007972:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007976:	e00f      	b.n	8007998 <HAL_I2C_Init+0x1dc>
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	1e58      	subs	r0, r3, #1
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	6859      	ldr	r1, [r3, #4]
 8007980:	460b      	mov	r3, r1
 8007982:	009b      	lsls	r3, r3, #2
 8007984:	440b      	add	r3, r1
 8007986:	0099      	lsls	r1, r3, #2
 8007988:	440b      	add	r3, r1
 800798a:	fbb0 f3f3 	udiv	r3, r0, r3
 800798e:	3301      	adds	r3, #1
 8007990:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007994:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007998:	6879      	ldr	r1, [r7, #4]
 800799a:	6809      	ldr	r1, [r1, #0]
 800799c:	4313      	orrs	r3, r2
 800799e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	69da      	ldr	r2, [r3, #28]
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	6a1b      	ldr	r3, [r3, #32]
 80079b2:	431a      	orrs	r2, r3
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	430a      	orrs	r2, r1
 80079ba:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	689b      	ldr	r3, [r3, #8]
 80079c2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80079c6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80079ca:	687a      	ldr	r2, [r7, #4]
 80079cc:	6911      	ldr	r1, [r2, #16]
 80079ce:	687a      	ldr	r2, [r7, #4]
 80079d0:	68d2      	ldr	r2, [r2, #12]
 80079d2:	4311      	orrs	r1, r2
 80079d4:	687a      	ldr	r2, [r7, #4]
 80079d6:	6812      	ldr	r2, [r2, #0]
 80079d8:	430b      	orrs	r3, r1
 80079da:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	68db      	ldr	r3, [r3, #12]
 80079e2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	695a      	ldr	r2, [r3, #20]
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	699b      	ldr	r3, [r3, #24]
 80079ee:	431a      	orrs	r2, r3
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	430a      	orrs	r2, r1
 80079f6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	681a      	ldr	r2, [r3, #0]
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	f042 0201 	orr.w	r2, r2, #1
 8007a06:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	2200      	movs	r2, #0
 8007a0c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	2220      	movs	r2, #32
 8007a12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	2200      	movs	r2, #0
 8007a1a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	2200      	movs	r2, #0
 8007a20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007a24:	2300      	movs	r3, #0
}
 8007a26:	4618      	mov	r0, r3
 8007a28:	3710      	adds	r7, #16
 8007a2a:	46bd      	mov	sp, r7
 8007a2c:	bd80      	pop	{r7, pc}
 8007a2e:	bf00      	nop
 8007a30:	000186a0 	.word	0x000186a0
 8007a34:	001e847f 	.word	0x001e847f
 8007a38:	003d08ff 	.word	0x003d08ff
 8007a3c:	431bde83 	.word	0x431bde83
 8007a40:	10624dd3 	.word	0x10624dd3

08007a44 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007a44:	b580      	push	{r7, lr}
 8007a46:	b088      	sub	sp, #32
 8007a48:	af02      	add	r7, sp, #8
 8007a4a:	60f8      	str	r0, [r7, #12]
 8007a4c:	607a      	str	r2, [r7, #4]
 8007a4e:	461a      	mov	r2, r3
 8007a50:	460b      	mov	r3, r1
 8007a52:	817b      	strh	r3, [r7, #10]
 8007a54:	4613      	mov	r3, r2
 8007a56:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007a58:	f7fa ff44 	bl	80028e4 <HAL_GetTick>
 8007a5c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007a64:	b2db      	uxtb	r3, r3
 8007a66:	2b20      	cmp	r3, #32
 8007a68:	f040 80e0 	bne.w	8007c2c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007a6c:	697b      	ldr	r3, [r7, #20]
 8007a6e:	9300      	str	r3, [sp, #0]
 8007a70:	2319      	movs	r3, #25
 8007a72:	2201      	movs	r2, #1
 8007a74:	4970      	ldr	r1, [pc, #448]	; (8007c38 <HAL_I2C_Master_Transmit+0x1f4>)
 8007a76:	68f8      	ldr	r0, [r7, #12]
 8007a78:	f000 f964 	bl	8007d44 <I2C_WaitOnFlagUntilTimeout>
 8007a7c:	4603      	mov	r3, r0
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d001      	beq.n	8007a86 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8007a82:	2302      	movs	r3, #2
 8007a84:	e0d3      	b.n	8007c2e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007a8c:	2b01      	cmp	r3, #1
 8007a8e:	d101      	bne.n	8007a94 <HAL_I2C_Master_Transmit+0x50>
 8007a90:	2302      	movs	r3, #2
 8007a92:	e0cc      	b.n	8007c2e <HAL_I2C_Master_Transmit+0x1ea>
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	2201      	movs	r2, #1
 8007a98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	f003 0301 	and.w	r3, r3, #1
 8007aa6:	2b01      	cmp	r3, #1
 8007aa8:	d007      	beq.n	8007aba <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	681a      	ldr	r2, [r3, #0]
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	f042 0201 	orr.w	r2, r2, #1
 8007ab8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	681a      	ldr	r2, [r3, #0]
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007ac8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	2221      	movs	r2, #33	; 0x21
 8007ace:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	2210      	movs	r2, #16
 8007ad6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	2200      	movs	r2, #0
 8007ade:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	687a      	ldr	r2, [r7, #4]
 8007ae4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	893a      	ldrh	r2, [r7, #8]
 8007aea:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007af0:	b29a      	uxth	r2, r3
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	4a50      	ldr	r2, [pc, #320]	; (8007c3c <HAL_I2C_Master_Transmit+0x1f8>)
 8007afa:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8007afc:	8979      	ldrh	r1, [r7, #10]
 8007afe:	697b      	ldr	r3, [r7, #20]
 8007b00:	6a3a      	ldr	r2, [r7, #32]
 8007b02:	68f8      	ldr	r0, [r7, #12]
 8007b04:	f000 f89c 	bl	8007c40 <I2C_MasterRequestWrite>
 8007b08:	4603      	mov	r3, r0
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d001      	beq.n	8007b12 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8007b0e:	2301      	movs	r3, #1
 8007b10:	e08d      	b.n	8007c2e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007b12:	2300      	movs	r3, #0
 8007b14:	613b      	str	r3, [r7, #16]
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	695b      	ldr	r3, [r3, #20]
 8007b1c:	613b      	str	r3, [r7, #16]
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	699b      	ldr	r3, [r3, #24]
 8007b24:	613b      	str	r3, [r7, #16]
 8007b26:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8007b28:	e066      	b.n	8007bf8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007b2a:	697a      	ldr	r2, [r7, #20]
 8007b2c:	6a39      	ldr	r1, [r7, #32]
 8007b2e:	68f8      	ldr	r0, [r7, #12]
 8007b30:	f000 f9de 	bl	8007ef0 <I2C_WaitOnTXEFlagUntilTimeout>
 8007b34:	4603      	mov	r3, r0
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d00d      	beq.n	8007b56 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b3e:	2b04      	cmp	r3, #4
 8007b40:	d107      	bne.n	8007b52 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	681a      	ldr	r2, [r3, #0]
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007b50:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8007b52:	2301      	movs	r3, #1
 8007b54:	e06b      	b.n	8007c2e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b5a:	781a      	ldrb	r2, [r3, #0]
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b66:	1c5a      	adds	r2, r3, #1
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b70:	b29b      	uxth	r3, r3
 8007b72:	3b01      	subs	r3, #1
 8007b74:	b29a      	uxth	r2, r3
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007b7e:	3b01      	subs	r3, #1
 8007b80:	b29a      	uxth	r2, r3
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	695b      	ldr	r3, [r3, #20]
 8007b8c:	f003 0304 	and.w	r3, r3, #4
 8007b90:	2b04      	cmp	r3, #4
 8007b92:	d11b      	bne.n	8007bcc <HAL_I2C_Master_Transmit+0x188>
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d017      	beq.n	8007bcc <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ba0:	781a      	ldrb	r2, [r3, #0]
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bac:	1c5a      	adds	r2, r3, #1
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007bb6:	b29b      	uxth	r3, r3
 8007bb8:	3b01      	subs	r3, #1
 8007bba:	b29a      	uxth	r2, r3
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007bc4:	3b01      	subs	r3, #1
 8007bc6:	b29a      	uxth	r2, r3
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007bcc:	697a      	ldr	r2, [r7, #20]
 8007bce:	6a39      	ldr	r1, [r7, #32]
 8007bd0:	68f8      	ldr	r0, [r7, #12]
 8007bd2:	f000 f9ce 	bl	8007f72 <I2C_WaitOnBTFFlagUntilTimeout>
 8007bd6:	4603      	mov	r3, r0
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d00d      	beq.n	8007bf8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007be0:	2b04      	cmp	r3, #4
 8007be2:	d107      	bne.n	8007bf4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	681a      	ldr	r2, [r3, #0]
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007bf2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8007bf4:	2301      	movs	r3, #1
 8007bf6:	e01a      	b.n	8007c2e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d194      	bne.n	8007b2a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	681a      	ldr	r2, [r3, #0]
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007c0e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	2220      	movs	r2, #32
 8007c14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	2200      	movs	r2, #0
 8007c1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	2200      	movs	r2, #0
 8007c24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8007c28:	2300      	movs	r3, #0
 8007c2a:	e000      	b.n	8007c2e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8007c2c:	2302      	movs	r3, #2
  }
}
 8007c2e:	4618      	mov	r0, r3
 8007c30:	3718      	adds	r7, #24
 8007c32:	46bd      	mov	sp, r7
 8007c34:	bd80      	pop	{r7, pc}
 8007c36:	bf00      	nop
 8007c38:	00100002 	.word	0x00100002
 8007c3c:	ffff0000 	.word	0xffff0000

08007c40 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8007c40:	b580      	push	{r7, lr}
 8007c42:	b088      	sub	sp, #32
 8007c44:	af02      	add	r7, sp, #8
 8007c46:	60f8      	str	r0, [r7, #12]
 8007c48:	607a      	str	r2, [r7, #4]
 8007c4a:	603b      	str	r3, [r7, #0]
 8007c4c:	460b      	mov	r3, r1
 8007c4e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c54:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8007c56:	697b      	ldr	r3, [r7, #20]
 8007c58:	2b08      	cmp	r3, #8
 8007c5a:	d006      	beq.n	8007c6a <I2C_MasterRequestWrite+0x2a>
 8007c5c:	697b      	ldr	r3, [r7, #20]
 8007c5e:	2b01      	cmp	r3, #1
 8007c60:	d003      	beq.n	8007c6a <I2C_MasterRequestWrite+0x2a>
 8007c62:	697b      	ldr	r3, [r7, #20]
 8007c64:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007c68:	d108      	bne.n	8007c7c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	681a      	ldr	r2, [r3, #0]
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007c78:	601a      	str	r2, [r3, #0]
 8007c7a:	e00b      	b.n	8007c94 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c80:	2b12      	cmp	r3, #18
 8007c82:	d107      	bne.n	8007c94 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	681a      	ldr	r2, [r3, #0]
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007c92:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007c94:	683b      	ldr	r3, [r7, #0]
 8007c96:	9300      	str	r3, [sp, #0]
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	2200      	movs	r2, #0
 8007c9c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007ca0:	68f8      	ldr	r0, [r7, #12]
 8007ca2:	f000 f84f 	bl	8007d44 <I2C_WaitOnFlagUntilTimeout>
 8007ca6:	4603      	mov	r3, r0
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d00d      	beq.n	8007cc8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007cb6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007cba:	d103      	bne.n	8007cc4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007cc2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007cc4:	2303      	movs	r3, #3
 8007cc6:	e035      	b.n	8007d34 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	691b      	ldr	r3, [r3, #16]
 8007ccc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007cd0:	d108      	bne.n	8007ce4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007cd2:	897b      	ldrh	r3, [r7, #10]
 8007cd4:	b2db      	uxtb	r3, r3
 8007cd6:	461a      	mov	r2, r3
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007ce0:	611a      	str	r2, [r3, #16]
 8007ce2:	e01b      	b.n	8007d1c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8007ce4:	897b      	ldrh	r3, [r7, #10]
 8007ce6:	11db      	asrs	r3, r3, #7
 8007ce8:	b2db      	uxtb	r3, r3
 8007cea:	f003 0306 	and.w	r3, r3, #6
 8007cee:	b2db      	uxtb	r3, r3
 8007cf0:	f063 030f 	orn	r3, r3, #15
 8007cf4:	b2da      	uxtb	r2, r3
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8007cfc:	683b      	ldr	r3, [r7, #0]
 8007cfe:	687a      	ldr	r2, [r7, #4]
 8007d00:	490e      	ldr	r1, [pc, #56]	; (8007d3c <I2C_MasterRequestWrite+0xfc>)
 8007d02:	68f8      	ldr	r0, [r7, #12]
 8007d04:	f000 f875 	bl	8007df2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007d08:	4603      	mov	r3, r0
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d001      	beq.n	8007d12 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8007d0e:	2301      	movs	r3, #1
 8007d10:	e010      	b.n	8007d34 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8007d12:	897b      	ldrh	r3, [r7, #10]
 8007d14:	b2da      	uxtb	r2, r3
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007d1c:	683b      	ldr	r3, [r7, #0]
 8007d1e:	687a      	ldr	r2, [r7, #4]
 8007d20:	4907      	ldr	r1, [pc, #28]	; (8007d40 <I2C_MasterRequestWrite+0x100>)
 8007d22:	68f8      	ldr	r0, [r7, #12]
 8007d24:	f000 f865 	bl	8007df2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007d28:	4603      	mov	r3, r0
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d001      	beq.n	8007d32 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8007d2e:	2301      	movs	r3, #1
 8007d30:	e000      	b.n	8007d34 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8007d32:	2300      	movs	r3, #0
}
 8007d34:	4618      	mov	r0, r3
 8007d36:	3718      	adds	r7, #24
 8007d38:	46bd      	mov	sp, r7
 8007d3a:	bd80      	pop	{r7, pc}
 8007d3c:	00010008 	.word	0x00010008
 8007d40:	00010002 	.word	0x00010002

08007d44 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8007d44:	b580      	push	{r7, lr}
 8007d46:	b084      	sub	sp, #16
 8007d48:	af00      	add	r7, sp, #0
 8007d4a:	60f8      	str	r0, [r7, #12]
 8007d4c:	60b9      	str	r1, [r7, #8]
 8007d4e:	603b      	str	r3, [r7, #0]
 8007d50:	4613      	mov	r3, r2
 8007d52:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007d54:	e025      	b.n	8007da2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007d56:	683b      	ldr	r3, [r7, #0]
 8007d58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d5c:	d021      	beq.n	8007da2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007d5e:	f7fa fdc1 	bl	80028e4 <HAL_GetTick>
 8007d62:	4602      	mov	r2, r0
 8007d64:	69bb      	ldr	r3, [r7, #24]
 8007d66:	1ad3      	subs	r3, r2, r3
 8007d68:	683a      	ldr	r2, [r7, #0]
 8007d6a:	429a      	cmp	r2, r3
 8007d6c:	d302      	bcc.n	8007d74 <I2C_WaitOnFlagUntilTimeout+0x30>
 8007d6e:	683b      	ldr	r3, [r7, #0]
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d116      	bne.n	8007da2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	2200      	movs	r2, #0
 8007d78:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	2220      	movs	r2, #32
 8007d7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	2200      	movs	r2, #0
 8007d86:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d8e:	f043 0220 	orr.w	r2, r3, #32
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	2200      	movs	r2, #0
 8007d9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007d9e:	2301      	movs	r3, #1
 8007da0:	e023      	b.n	8007dea <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007da2:	68bb      	ldr	r3, [r7, #8]
 8007da4:	0c1b      	lsrs	r3, r3, #16
 8007da6:	b2db      	uxtb	r3, r3
 8007da8:	2b01      	cmp	r3, #1
 8007daa:	d10d      	bne.n	8007dc8 <I2C_WaitOnFlagUntilTimeout+0x84>
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	695b      	ldr	r3, [r3, #20]
 8007db2:	43da      	mvns	r2, r3
 8007db4:	68bb      	ldr	r3, [r7, #8]
 8007db6:	4013      	ands	r3, r2
 8007db8:	b29b      	uxth	r3, r3
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	bf0c      	ite	eq
 8007dbe:	2301      	moveq	r3, #1
 8007dc0:	2300      	movne	r3, #0
 8007dc2:	b2db      	uxtb	r3, r3
 8007dc4:	461a      	mov	r2, r3
 8007dc6:	e00c      	b.n	8007de2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	699b      	ldr	r3, [r3, #24]
 8007dce:	43da      	mvns	r2, r3
 8007dd0:	68bb      	ldr	r3, [r7, #8]
 8007dd2:	4013      	ands	r3, r2
 8007dd4:	b29b      	uxth	r3, r3
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	bf0c      	ite	eq
 8007dda:	2301      	moveq	r3, #1
 8007ddc:	2300      	movne	r3, #0
 8007dde:	b2db      	uxtb	r3, r3
 8007de0:	461a      	mov	r2, r3
 8007de2:	79fb      	ldrb	r3, [r7, #7]
 8007de4:	429a      	cmp	r2, r3
 8007de6:	d0b6      	beq.n	8007d56 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007de8:	2300      	movs	r3, #0
}
 8007dea:	4618      	mov	r0, r3
 8007dec:	3710      	adds	r7, #16
 8007dee:	46bd      	mov	sp, r7
 8007df0:	bd80      	pop	{r7, pc}

08007df2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8007df2:	b580      	push	{r7, lr}
 8007df4:	b084      	sub	sp, #16
 8007df6:	af00      	add	r7, sp, #0
 8007df8:	60f8      	str	r0, [r7, #12]
 8007dfa:	60b9      	str	r1, [r7, #8]
 8007dfc:	607a      	str	r2, [r7, #4]
 8007dfe:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007e00:	e051      	b.n	8007ea6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	695b      	ldr	r3, [r3, #20]
 8007e08:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007e0c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007e10:	d123      	bne.n	8007e5a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	681a      	ldr	r2, [r3, #0]
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007e20:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007e2a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	2200      	movs	r2, #0
 8007e30:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	2220      	movs	r2, #32
 8007e36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	2200      	movs	r2, #0
 8007e3e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e46:	f043 0204 	orr.w	r2, r3, #4
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	2200      	movs	r2, #0
 8007e52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007e56:	2301      	movs	r3, #1
 8007e58:	e046      	b.n	8007ee8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e60:	d021      	beq.n	8007ea6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007e62:	f7fa fd3f 	bl	80028e4 <HAL_GetTick>
 8007e66:	4602      	mov	r2, r0
 8007e68:	683b      	ldr	r3, [r7, #0]
 8007e6a:	1ad3      	subs	r3, r2, r3
 8007e6c:	687a      	ldr	r2, [r7, #4]
 8007e6e:	429a      	cmp	r2, r3
 8007e70:	d302      	bcc.n	8007e78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d116      	bne.n	8007ea6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	2200      	movs	r2, #0
 8007e7c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	2220      	movs	r2, #32
 8007e82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	2200      	movs	r2, #0
 8007e8a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e92:	f043 0220 	orr.w	r2, r3, #32
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	2200      	movs	r2, #0
 8007e9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007ea2:	2301      	movs	r3, #1
 8007ea4:	e020      	b.n	8007ee8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007ea6:	68bb      	ldr	r3, [r7, #8]
 8007ea8:	0c1b      	lsrs	r3, r3, #16
 8007eaa:	b2db      	uxtb	r3, r3
 8007eac:	2b01      	cmp	r3, #1
 8007eae:	d10c      	bne.n	8007eca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	695b      	ldr	r3, [r3, #20]
 8007eb6:	43da      	mvns	r2, r3
 8007eb8:	68bb      	ldr	r3, [r7, #8]
 8007eba:	4013      	ands	r3, r2
 8007ebc:	b29b      	uxth	r3, r3
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	bf14      	ite	ne
 8007ec2:	2301      	movne	r3, #1
 8007ec4:	2300      	moveq	r3, #0
 8007ec6:	b2db      	uxtb	r3, r3
 8007ec8:	e00b      	b.n	8007ee2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	699b      	ldr	r3, [r3, #24]
 8007ed0:	43da      	mvns	r2, r3
 8007ed2:	68bb      	ldr	r3, [r7, #8]
 8007ed4:	4013      	ands	r3, r2
 8007ed6:	b29b      	uxth	r3, r3
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	bf14      	ite	ne
 8007edc:	2301      	movne	r3, #1
 8007ede:	2300      	moveq	r3, #0
 8007ee0:	b2db      	uxtb	r3, r3
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d18d      	bne.n	8007e02 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8007ee6:	2300      	movs	r3, #0
}
 8007ee8:	4618      	mov	r0, r3
 8007eea:	3710      	adds	r7, #16
 8007eec:	46bd      	mov	sp, r7
 8007eee:	bd80      	pop	{r7, pc}

08007ef0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007ef0:	b580      	push	{r7, lr}
 8007ef2:	b084      	sub	sp, #16
 8007ef4:	af00      	add	r7, sp, #0
 8007ef6:	60f8      	str	r0, [r7, #12]
 8007ef8:	60b9      	str	r1, [r7, #8]
 8007efa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007efc:	e02d      	b.n	8007f5a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007efe:	68f8      	ldr	r0, [r7, #12]
 8007f00:	f000 f878 	bl	8007ff4 <I2C_IsAcknowledgeFailed>
 8007f04:	4603      	mov	r3, r0
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d001      	beq.n	8007f0e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007f0a:	2301      	movs	r3, #1
 8007f0c:	e02d      	b.n	8007f6a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007f0e:	68bb      	ldr	r3, [r7, #8]
 8007f10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f14:	d021      	beq.n	8007f5a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007f16:	f7fa fce5 	bl	80028e4 <HAL_GetTick>
 8007f1a:	4602      	mov	r2, r0
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	1ad3      	subs	r3, r2, r3
 8007f20:	68ba      	ldr	r2, [r7, #8]
 8007f22:	429a      	cmp	r2, r3
 8007f24:	d302      	bcc.n	8007f2c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8007f26:	68bb      	ldr	r3, [r7, #8]
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d116      	bne.n	8007f5a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	2200      	movs	r2, #0
 8007f30:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	2220      	movs	r2, #32
 8007f36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	2200      	movs	r2, #0
 8007f3e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f46:	f043 0220 	orr.w	r2, r3, #32
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	2200      	movs	r2, #0
 8007f52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007f56:	2301      	movs	r3, #1
 8007f58:	e007      	b.n	8007f6a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	695b      	ldr	r3, [r3, #20]
 8007f60:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007f64:	2b80      	cmp	r3, #128	; 0x80
 8007f66:	d1ca      	bne.n	8007efe <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007f68:	2300      	movs	r3, #0
}
 8007f6a:	4618      	mov	r0, r3
 8007f6c:	3710      	adds	r7, #16
 8007f6e:	46bd      	mov	sp, r7
 8007f70:	bd80      	pop	{r7, pc}

08007f72 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007f72:	b580      	push	{r7, lr}
 8007f74:	b084      	sub	sp, #16
 8007f76:	af00      	add	r7, sp, #0
 8007f78:	60f8      	str	r0, [r7, #12]
 8007f7a:	60b9      	str	r1, [r7, #8]
 8007f7c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007f7e:	e02d      	b.n	8007fdc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007f80:	68f8      	ldr	r0, [r7, #12]
 8007f82:	f000 f837 	bl	8007ff4 <I2C_IsAcknowledgeFailed>
 8007f86:	4603      	mov	r3, r0
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d001      	beq.n	8007f90 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007f8c:	2301      	movs	r3, #1
 8007f8e:	e02d      	b.n	8007fec <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007f90:	68bb      	ldr	r3, [r7, #8]
 8007f92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f96:	d021      	beq.n	8007fdc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007f98:	f7fa fca4 	bl	80028e4 <HAL_GetTick>
 8007f9c:	4602      	mov	r2, r0
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	1ad3      	subs	r3, r2, r3
 8007fa2:	68ba      	ldr	r2, [r7, #8]
 8007fa4:	429a      	cmp	r2, r3
 8007fa6:	d302      	bcc.n	8007fae <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8007fa8:	68bb      	ldr	r3, [r7, #8]
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d116      	bne.n	8007fdc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	2200      	movs	r2, #0
 8007fb2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	2220      	movs	r2, #32
 8007fb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	2200      	movs	r2, #0
 8007fc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fc8:	f043 0220 	orr.w	r2, r3, #32
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	2200      	movs	r2, #0
 8007fd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007fd8:	2301      	movs	r3, #1
 8007fda:	e007      	b.n	8007fec <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	695b      	ldr	r3, [r3, #20]
 8007fe2:	f003 0304 	and.w	r3, r3, #4
 8007fe6:	2b04      	cmp	r3, #4
 8007fe8:	d1ca      	bne.n	8007f80 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007fea:	2300      	movs	r3, #0
}
 8007fec:	4618      	mov	r0, r3
 8007fee:	3710      	adds	r7, #16
 8007ff0:	46bd      	mov	sp, r7
 8007ff2:	bd80      	pop	{r7, pc}

08007ff4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007ff4:	b480      	push	{r7}
 8007ff6:	b083      	sub	sp, #12
 8007ff8:	af00      	add	r7, sp, #0
 8007ffa:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	695b      	ldr	r3, [r3, #20]
 8008002:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008006:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800800a:	d11b      	bne.n	8008044 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008014:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	2200      	movs	r2, #0
 800801a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	2220      	movs	r2, #32
 8008020:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	2200      	movs	r2, #0
 8008028:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008030:	f043 0204 	orr.w	r2, r3, #4
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	2200      	movs	r2, #0
 800803c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8008040:	2301      	movs	r3, #1
 8008042:	e000      	b.n	8008046 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8008044:	2300      	movs	r3, #0
}
 8008046:	4618      	mov	r0, r3
 8008048:	370c      	adds	r7, #12
 800804a:	46bd      	mov	sp, r7
 800804c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008050:	4770      	bx	lr
	...

08008054 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8008054:	b580      	push	{r7, lr}
 8008056:	b088      	sub	sp, #32
 8008058:	af00      	add	r7, sp, #0
 800805a:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	2b00      	cmp	r3, #0
 8008060:	d101      	bne.n	8008066 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8008062:	2301      	movs	r3, #1
 8008064:	e128      	b.n	80082b8 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800806c:	b2db      	uxtb	r3, r3
 800806e:	2b00      	cmp	r3, #0
 8008070:	d109      	bne.n	8008086 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	2200      	movs	r2, #0
 8008076:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	4a90      	ldr	r2, [pc, #576]	; (80082c0 <HAL_I2S_Init+0x26c>)
 800807e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8008080:	6878      	ldr	r0, [r7, #4]
 8008082:	f7f9 fd29 	bl	8001ad8 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	2202      	movs	r2, #2
 800808a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	69db      	ldr	r3, [r3, #28]
 8008094:	687a      	ldr	r2, [r7, #4]
 8008096:	6812      	ldr	r2, [r2, #0]
 8008098:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800809c:	f023 030f 	bic.w	r3, r3, #15
 80080a0:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	2202      	movs	r2, #2
 80080a8:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	695b      	ldr	r3, [r3, #20]
 80080ae:	2b02      	cmp	r3, #2
 80080b0:	d060      	beq.n	8008174 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	68db      	ldr	r3, [r3, #12]
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d102      	bne.n	80080c0 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 80080ba:	2310      	movs	r3, #16
 80080bc:	617b      	str	r3, [r7, #20]
 80080be:	e001      	b.n	80080c4 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 80080c0:	2320      	movs	r3, #32
 80080c2:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	689b      	ldr	r3, [r3, #8]
 80080c8:	2b20      	cmp	r3, #32
 80080ca:	d802      	bhi.n	80080d2 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 80080cc:	697b      	ldr	r3, [r7, #20]
 80080ce:	005b      	lsls	r3, r3, #1
 80080d0:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80080d2:	2001      	movs	r0, #1
 80080d4:	f001 fbc6 	bl	8009864 <HAL_RCCEx_GetPeriphCLKFreq>
 80080d8:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	691b      	ldr	r3, [r3, #16]
 80080de:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80080e2:	d125      	bne.n	8008130 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	68db      	ldr	r3, [r3, #12]
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d010      	beq.n	800810e <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80080ec:	697b      	ldr	r3, [r7, #20]
 80080ee:	009b      	lsls	r3, r3, #2
 80080f0:	68fa      	ldr	r2, [r7, #12]
 80080f2:	fbb2 f2f3 	udiv	r2, r2, r3
 80080f6:	4613      	mov	r3, r2
 80080f8:	009b      	lsls	r3, r3, #2
 80080fa:	4413      	add	r3, r2
 80080fc:	005b      	lsls	r3, r3, #1
 80080fe:	461a      	mov	r2, r3
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	695b      	ldr	r3, [r3, #20]
 8008104:	fbb2 f3f3 	udiv	r3, r2, r3
 8008108:	3305      	adds	r3, #5
 800810a:	613b      	str	r3, [r7, #16]
 800810c:	e01f      	b.n	800814e <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800810e:	697b      	ldr	r3, [r7, #20]
 8008110:	00db      	lsls	r3, r3, #3
 8008112:	68fa      	ldr	r2, [r7, #12]
 8008114:	fbb2 f2f3 	udiv	r2, r2, r3
 8008118:	4613      	mov	r3, r2
 800811a:	009b      	lsls	r3, r3, #2
 800811c:	4413      	add	r3, r2
 800811e:	005b      	lsls	r3, r3, #1
 8008120:	461a      	mov	r2, r3
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	695b      	ldr	r3, [r3, #20]
 8008126:	fbb2 f3f3 	udiv	r3, r2, r3
 800812a:	3305      	adds	r3, #5
 800812c:	613b      	str	r3, [r7, #16]
 800812e:	e00e      	b.n	800814e <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8008130:	68fa      	ldr	r2, [r7, #12]
 8008132:	697b      	ldr	r3, [r7, #20]
 8008134:	fbb2 f2f3 	udiv	r2, r2, r3
 8008138:	4613      	mov	r3, r2
 800813a:	009b      	lsls	r3, r3, #2
 800813c:	4413      	add	r3, r2
 800813e:	005b      	lsls	r3, r3, #1
 8008140:	461a      	mov	r2, r3
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	695b      	ldr	r3, [r3, #20]
 8008146:	fbb2 f3f3 	udiv	r3, r2, r3
 800814a:	3305      	adds	r3, #5
 800814c:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 800814e:	693b      	ldr	r3, [r7, #16]
 8008150:	4a5c      	ldr	r2, [pc, #368]	; (80082c4 <HAL_I2S_Init+0x270>)
 8008152:	fba2 2303 	umull	r2, r3, r2, r3
 8008156:	08db      	lsrs	r3, r3, #3
 8008158:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 800815a:	693b      	ldr	r3, [r7, #16]
 800815c:	f003 0301 	and.w	r3, r3, #1
 8008160:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8008162:	693a      	ldr	r2, [r7, #16]
 8008164:	69bb      	ldr	r3, [r7, #24]
 8008166:	1ad3      	subs	r3, r2, r3
 8008168:	085b      	lsrs	r3, r3, #1
 800816a:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 800816c:	69bb      	ldr	r3, [r7, #24]
 800816e:	021b      	lsls	r3, r3, #8
 8008170:	61bb      	str	r3, [r7, #24]
 8008172:	e003      	b.n	800817c <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8008174:	2302      	movs	r3, #2
 8008176:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8008178:	2300      	movs	r3, #0
 800817a:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 800817c:	69fb      	ldr	r3, [r7, #28]
 800817e:	2b01      	cmp	r3, #1
 8008180:	d902      	bls.n	8008188 <HAL_I2S_Init+0x134>
 8008182:	69fb      	ldr	r3, [r7, #28]
 8008184:	2bff      	cmp	r3, #255	; 0xff
 8008186:	d907      	bls.n	8008198 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800818c:	f043 0210 	orr.w	r2, r3, #16
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8008194:	2301      	movs	r3, #1
 8008196:	e08f      	b.n	80082b8 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	691a      	ldr	r2, [r3, #16]
 800819c:	69bb      	ldr	r3, [r7, #24]
 800819e:	ea42 0103 	orr.w	r1, r2, r3
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	69fa      	ldr	r2, [r7, #28]
 80081a8:	430a      	orrs	r2, r1
 80081aa:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	69db      	ldr	r3, [r3, #28]
 80081b2:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80081b6:	f023 030f 	bic.w	r3, r3, #15
 80081ba:	687a      	ldr	r2, [r7, #4]
 80081bc:	6851      	ldr	r1, [r2, #4]
 80081be:	687a      	ldr	r2, [r7, #4]
 80081c0:	6892      	ldr	r2, [r2, #8]
 80081c2:	4311      	orrs	r1, r2
 80081c4:	687a      	ldr	r2, [r7, #4]
 80081c6:	68d2      	ldr	r2, [r2, #12]
 80081c8:	4311      	orrs	r1, r2
 80081ca:	687a      	ldr	r2, [r7, #4]
 80081cc:	6992      	ldr	r2, [r2, #24]
 80081ce:	430a      	orrs	r2, r1
 80081d0:	431a      	orrs	r2, r3
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80081da:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	6a1b      	ldr	r3, [r3, #32]
 80081e0:	2b01      	cmp	r3, #1
 80081e2:	d161      	bne.n	80082a8 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	4a38      	ldr	r2, [pc, #224]	; (80082c8 <HAL_I2S_Init+0x274>)
 80081e8:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	4a37      	ldr	r2, [pc, #220]	; (80082cc <HAL_I2S_Init+0x278>)
 80081f0:	4293      	cmp	r3, r2
 80081f2:	d101      	bne.n	80081f8 <HAL_I2S_Init+0x1a4>
 80081f4:	4b36      	ldr	r3, [pc, #216]	; (80082d0 <HAL_I2S_Init+0x27c>)
 80081f6:	e001      	b.n	80081fc <HAL_I2S_Init+0x1a8>
 80081f8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80081fc:	69db      	ldr	r3, [r3, #28]
 80081fe:	687a      	ldr	r2, [r7, #4]
 8008200:	6812      	ldr	r2, [r2, #0]
 8008202:	4932      	ldr	r1, [pc, #200]	; (80082cc <HAL_I2S_Init+0x278>)
 8008204:	428a      	cmp	r2, r1
 8008206:	d101      	bne.n	800820c <HAL_I2S_Init+0x1b8>
 8008208:	4a31      	ldr	r2, [pc, #196]	; (80082d0 <HAL_I2S_Init+0x27c>)
 800820a:	e001      	b.n	8008210 <HAL_I2S_Init+0x1bc>
 800820c:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8008210:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8008214:	f023 030f 	bic.w	r3, r3, #15
 8008218:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	4a2b      	ldr	r2, [pc, #172]	; (80082cc <HAL_I2S_Init+0x278>)
 8008220:	4293      	cmp	r3, r2
 8008222:	d101      	bne.n	8008228 <HAL_I2S_Init+0x1d4>
 8008224:	4b2a      	ldr	r3, [pc, #168]	; (80082d0 <HAL_I2S_Init+0x27c>)
 8008226:	e001      	b.n	800822c <HAL_I2S_Init+0x1d8>
 8008228:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800822c:	2202      	movs	r2, #2
 800822e:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	4a25      	ldr	r2, [pc, #148]	; (80082cc <HAL_I2S_Init+0x278>)
 8008236:	4293      	cmp	r3, r2
 8008238:	d101      	bne.n	800823e <HAL_I2S_Init+0x1ea>
 800823a:	4b25      	ldr	r3, [pc, #148]	; (80082d0 <HAL_I2S_Init+0x27c>)
 800823c:	e001      	b.n	8008242 <HAL_I2S_Init+0x1ee>
 800823e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008242:	69db      	ldr	r3, [r3, #28]
 8008244:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	685b      	ldr	r3, [r3, #4]
 800824a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800824e:	d003      	beq.n	8008258 <HAL_I2S_Init+0x204>
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	685b      	ldr	r3, [r3, #4]
 8008254:	2b00      	cmp	r3, #0
 8008256:	d103      	bne.n	8008260 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8008258:	f44f 7380 	mov.w	r3, #256	; 0x100
 800825c:	613b      	str	r3, [r7, #16]
 800825e:	e001      	b.n	8008264 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8008260:	2300      	movs	r3, #0
 8008262:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8008264:	693b      	ldr	r3, [r7, #16]
 8008266:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	689b      	ldr	r3, [r3, #8]
 800826c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800826e:	4313      	orrs	r3, r2
 8008270:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	68db      	ldr	r3, [r3, #12]
 8008276:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8008278:	4313      	orrs	r3, r2
 800827a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	699b      	ldr	r3, [r3, #24]
 8008280:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8008282:	4313      	orrs	r3, r2
 8008284:	b29a      	uxth	r2, r3
 8008286:	897b      	ldrh	r3, [r7, #10]
 8008288:	4313      	orrs	r3, r2
 800828a:	b29b      	uxth	r3, r3
 800828c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8008290:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	4a0d      	ldr	r2, [pc, #52]	; (80082cc <HAL_I2S_Init+0x278>)
 8008298:	4293      	cmp	r3, r2
 800829a:	d101      	bne.n	80082a0 <HAL_I2S_Init+0x24c>
 800829c:	4b0c      	ldr	r3, [pc, #48]	; (80082d0 <HAL_I2S_Init+0x27c>)
 800829e:	e001      	b.n	80082a4 <HAL_I2S_Init+0x250>
 80082a0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80082a4:	897a      	ldrh	r2, [r7, #10]
 80082a6:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	2200      	movs	r2, #0
 80082ac:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	2201      	movs	r2, #1
 80082b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 80082b6:	2300      	movs	r3, #0
}
 80082b8:	4618      	mov	r0, r3
 80082ba:	3720      	adds	r7, #32
 80082bc:	46bd      	mov	sp, r7
 80082be:	bd80      	pop	{r7, pc}
 80082c0:	0800877f 	.word	0x0800877f
 80082c4:	cccccccd 	.word	0xcccccccd
 80082c8:	08008905 	.word	0x08008905
 80082cc:	40003800 	.word	0x40003800
 80082d0:	40003400 	.word	0x40003400

080082d4 <HAL_I2S_DMAStop>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAStop(I2S_HandleTypeDef *hi2s)
{
 80082d4:	b580      	push	{r7, lr}
 80082d6:	b088      	sub	sp, #32
 80082d8:	af00      	add	r7, sp, #0
 80082da:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint32_t tickstart;
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  HAL_StatusTypeDef errorcode = HAL_OK;
 80082dc:	2300      	movs	r3, #0
 80082de:	77fb      	strb	r3, [r7, #31]
     to call the HAL SPI API under callbacks HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     when calling HAL_DMA_Abort() API the DMA TX or RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     */

  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	685b      	ldr	r3, [r3, #4]
 80082e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80082e8:	d004      	beq.n	80082f4 <HAL_I2S_DMAStop+0x20>
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	685b      	ldr	r3, [r3, #4]
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	f040 80d1 	bne.w	8008496 <HAL_I2S_DMAStop+0x1c2>
  {
    /* Abort the I2S DMA tx Stream/Channel */
    if (hi2s->hdmatx != NULL)
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d00f      	beq.n	800831c <HAL_I2S_DMAStop+0x48>
    {
      /* Disable the I2S DMA tx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008300:	4618      	mov	r0, r3
 8008302:	f7fa fd3d 	bl	8002d80 <HAL_DMA_Abort>
 8008306:	4603      	mov	r3, r0
 8008308:	2b00      	cmp	r3, #0
 800830a:	d007      	beq.n	800831c <HAL_I2S_DMAStop+0x48>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008310:	f043 0208 	orr.w	r2, r3, #8
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	645a      	str	r2, [r3, #68]	; 0x44
        errorcode = HAL_ERROR;
 8008318:	2301      	movs	r3, #1
 800831a:	77fb      	strb	r3, [r7, #31]
      }
    }

    /* Wait until TXE flag is set */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, I2S_TIMEOUT_FLAG) != HAL_OK)
 800831c:	2364      	movs	r3, #100	; 0x64
 800831e:	2201      	movs	r2, #1
 8008320:	2102      	movs	r1, #2
 8008322:	6878      	ldr	r0, [r7, #4]
 8008324:	f000 fab5 	bl	8008892 <I2S_WaitFlagStateUntilTimeout>
 8008328:	4603      	mov	r3, r0
 800832a:	2b00      	cmp	r3, #0
 800832c:	d00b      	beq.n	8008346 <HAL_I2S_DMAStop+0x72>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008332:	f043 0201 	orr.w	r2, r3, #1
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	645a      	str	r2, [r3, #68]	; 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	2201      	movs	r2, #1
 800833e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      errorcode   = HAL_ERROR;
 8008342:	2301      	movs	r3, #1
 8008344:	77fb      	strb	r3, [r7, #31]
    }

    /* Wait until BSY flag is Reset */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_BSY, RESET, I2S_TIMEOUT_FLAG) != HAL_OK)
 8008346:	2364      	movs	r3, #100	; 0x64
 8008348:	2200      	movs	r2, #0
 800834a:	2180      	movs	r1, #128	; 0x80
 800834c:	6878      	ldr	r0, [r7, #4]
 800834e:	f000 faa0 	bl	8008892 <I2S_WaitFlagStateUntilTimeout>
 8008352:	4603      	mov	r3, r0
 8008354:	2b00      	cmp	r3, #0
 8008356:	d00b      	beq.n	8008370 <HAL_I2S_DMAStop+0x9c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800835c:	f043 0201 	orr.w	r2, r3, #1
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	645a      	str	r2, [r3, #68]	; 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	2201      	movs	r2, #1
 8008368:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      errorcode   = HAL_ERROR;
 800836c:	2301      	movs	r3, #1
 800836e:	77fb      	strb	r3, [r7, #31]
    }

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	69da      	ldr	r2, [r3, #28]
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800837e:	61da      	str	r2, [r3, #28]

    /* Clear UDR flag */
    __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8008380:	2300      	movs	r3, #0
 8008382:	617b      	str	r3, [r7, #20]
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	689b      	ldr	r3, [r3, #8]
 800838a:	617b      	str	r3, [r7, #20]
 800838c:	697b      	ldr	r3, [r7, #20]

    /* Disable the I2S Tx DMA requests */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	685a      	ldr	r2, [r3, #4]
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	f022 0202 	bic.w	r2, r2, #2
 800839c:	605a      	str	r2, [r3, #4]

#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80083a4:	b2db      	uxtb	r3, r3
 80083a6:	2b05      	cmp	r3, #5
 80083a8:	f040 8165 	bne.w	8008676 <HAL_I2S_DMAStop+0x3a2>
    {
      /* Abort the I2S DMA rx Stream/Channel */
      if (hi2s->hdmarx != NULL)
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d00f      	beq.n	80083d4 <HAL_I2S_DMAStop+0x100>
      {
        /* Disable the I2S DMA rx Stream/Channel */
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80083b8:	4618      	mov	r0, r3
 80083ba:	f7fa fce1 	bl	8002d80 <HAL_DMA_Abort>
 80083be:	4603      	mov	r3, r0
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d007      	beq.n	80083d4 <HAL_I2S_DMAStop+0x100>
        {
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80083c8:	f043 0208 	orr.w	r2, r3, #8
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	645a      	str	r2, [r3, #68]	; 0x44
          errorcode = HAL_ERROR;
 80083d0:	2301      	movs	r3, #1
 80083d2:	77fb      	strb	r3, [r7, #31]
        }
      }

      /* Disable I2Sext peripheral */
      __HAL_I2SEXT_DISABLE(hi2s);
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	4a8a      	ldr	r2, [pc, #552]	; (8008604 <HAL_I2S_DMAStop+0x330>)
 80083da:	4293      	cmp	r3, r2
 80083dc:	d101      	bne.n	80083e2 <HAL_I2S_DMAStop+0x10e>
 80083de:	4b8a      	ldr	r3, [pc, #552]	; (8008608 <HAL_I2S_DMAStop+0x334>)
 80083e0:	e001      	b.n	80083e6 <HAL_I2S_DMAStop+0x112>
 80083e2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80083e6:	69da      	ldr	r2, [r3, #28]
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	4985      	ldr	r1, [pc, #532]	; (8008604 <HAL_I2S_DMAStop+0x330>)
 80083ee:	428b      	cmp	r3, r1
 80083f0:	d101      	bne.n	80083f6 <HAL_I2S_DMAStop+0x122>
 80083f2:	4b85      	ldr	r3, [pc, #532]	; (8008608 <HAL_I2S_DMAStop+0x334>)
 80083f4:	e001      	b.n	80083fa <HAL_I2S_DMAStop+0x126>
 80083f6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80083fa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80083fe:	61da      	str	r2, [r3, #28]

      /* Clear OVR flag */
      __HAL_I2SEXT_CLEAR_OVRFLAG(hi2s);
 8008400:	2300      	movs	r3, #0
 8008402:	613b      	str	r3, [r7, #16]
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	4a7e      	ldr	r2, [pc, #504]	; (8008604 <HAL_I2S_DMAStop+0x330>)
 800840a:	4293      	cmp	r3, r2
 800840c:	d101      	bne.n	8008412 <HAL_I2S_DMAStop+0x13e>
 800840e:	4b7e      	ldr	r3, [pc, #504]	; (8008608 <HAL_I2S_DMAStop+0x334>)
 8008410:	e001      	b.n	8008416 <HAL_I2S_DMAStop+0x142>
 8008412:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008416:	68db      	ldr	r3, [r3, #12]
 8008418:	613b      	str	r3, [r7, #16]
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	4a79      	ldr	r2, [pc, #484]	; (8008604 <HAL_I2S_DMAStop+0x330>)
 8008420:	4293      	cmp	r3, r2
 8008422:	d101      	bne.n	8008428 <HAL_I2S_DMAStop+0x154>
 8008424:	4b78      	ldr	r3, [pc, #480]	; (8008608 <HAL_I2S_DMAStop+0x334>)
 8008426:	e001      	b.n	800842c <HAL_I2S_DMAStop+0x158>
 8008428:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800842c:	689b      	ldr	r3, [r3, #8]
 800842e:	613b      	str	r3, [r7, #16]
 8008430:	693b      	ldr	r3, [r7, #16]

      /* Disable the I2SxEXT DMA request */
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	4a73      	ldr	r2, [pc, #460]	; (8008604 <HAL_I2S_DMAStop+0x330>)
 8008438:	4293      	cmp	r3, r2
 800843a:	d101      	bne.n	8008440 <HAL_I2S_DMAStop+0x16c>
 800843c:	4b72      	ldr	r3, [pc, #456]	; (8008608 <HAL_I2S_DMAStop+0x334>)
 800843e:	e001      	b.n	8008444 <HAL_I2S_DMAStop+0x170>
 8008440:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008444:	685a      	ldr	r2, [r3, #4]
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	496e      	ldr	r1, [pc, #440]	; (8008604 <HAL_I2S_DMAStop+0x330>)
 800844c:	428b      	cmp	r3, r1
 800844e:	d101      	bne.n	8008454 <HAL_I2S_DMAStop+0x180>
 8008450:	4b6d      	ldr	r3, [pc, #436]	; (8008608 <HAL_I2S_DMAStop+0x334>)
 8008452:	e001      	b.n	8008458 <HAL_I2S_DMAStop+0x184>
 8008454:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008458:	f022 0201 	bic.w	r2, r2, #1
 800845c:	605a      	str	r2, [r3, #4]

      if (hi2s->Init.Mode == I2S_MODE_SLAVE_TX)
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	685b      	ldr	r3, [r3, #4]
 8008462:	2b00      	cmp	r3, #0
 8008464:	d10c      	bne.n	8008480 <HAL_I2S_DMAStop+0x1ac>
      {
        /* Set the error code */
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800846a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	645a      	str	r2, [r3, #68]	; 0x44

        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	2201      	movs	r2, #1
 8008476:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        errorcode = HAL_ERROR;
 800847a:	2301      	movs	r3, #1
 800847c:	77fb      	strb	r3, [r7, #31]
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 800847e:	e0fa      	b.n	8008676 <HAL_I2S_DMAStop+0x3a2>
      }
      else
      {
        /* Read DR to Flush RX Data */
        READ_REG(I2SxEXT(hi2s->Instance)->DR);
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	4a5f      	ldr	r2, [pc, #380]	; (8008604 <HAL_I2S_DMAStop+0x330>)
 8008486:	4293      	cmp	r3, r2
 8008488:	d101      	bne.n	800848e <HAL_I2S_DMAStop+0x1ba>
 800848a:	4b5f      	ldr	r3, [pc, #380]	; (8008608 <HAL_I2S_DMAStop+0x334>)
 800848c:	e001      	b.n	8008492 <HAL_I2S_DMAStop+0x1be>
 800848e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008492:	68db      	ldr	r3, [r3, #12]
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8008494:	e0ef      	b.n	8008676 <HAL_I2S_DMAStop+0x3a2>
      }
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  }

  else if ((hi2s->Init.Mode == I2S_MODE_MASTER_RX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_RX))
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	685b      	ldr	r3, [r3, #4]
 800849a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800849e:	d005      	beq.n	80084ac <HAL_I2S_DMAStop+0x1d8>
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	685b      	ldr	r3, [r3, #4]
 80084a4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80084a8:	f040 80e5 	bne.w	8008676 <HAL_I2S_DMAStop+0x3a2>
  {
    /* Abort the I2S DMA rx Stream/Channel */
    if (hi2s->hdmarx != NULL)
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	d00f      	beq.n	80084d4 <HAL_I2S_DMAStop+0x200>
    {
      /* Disable the I2S DMA rx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80084b8:	4618      	mov	r0, r3
 80084ba:	f7fa fc61 	bl	8002d80 <HAL_DMA_Abort>
 80084be:	4603      	mov	r3, r0
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d007      	beq.n	80084d4 <HAL_I2S_DMAStop+0x200>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80084c8:	f043 0208 	orr.w	r2, r3, #8
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	645a      	str	r2, [r3, #68]	; 0x44
        errorcode = HAL_ERROR;
 80084d0:	2301      	movs	r3, #1
 80084d2:	77fb      	strb	r3, [r7, #31]
      }
    }
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80084da:	b2db      	uxtb	r3, r3
 80084dc:	2b05      	cmp	r3, #5
 80084de:	f040 809a 	bne.w	8008616 <HAL_I2S_DMAStop+0x342>
    {
      /* Abort the I2S DMA tx Stream/Channel */
      if (hi2s->hdmatx != NULL)
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d00f      	beq.n	800850a <HAL_I2S_DMAStop+0x236>
      {
        /* Disable the I2S DMA tx Stream/Channel */
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084ee:	4618      	mov	r0, r3
 80084f0:	f7fa fc46 	bl	8002d80 <HAL_DMA_Abort>
 80084f4:	4603      	mov	r3, r0
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d007      	beq.n	800850a <HAL_I2S_DMAStop+0x236>
        {
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80084fe:	f043 0208 	orr.w	r2, r3, #8
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	645a      	str	r2, [r3, #68]	; 0x44
          errorcode = HAL_ERROR;
 8008506:	2301      	movs	r3, #1
 8008508:	77fb      	strb	r3, [r7, #31]
        }
      }

      tickstart = HAL_GetTick();
 800850a:	f7fa f9eb 	bl	80028e4 <HAL_GetTick>
 800850e:	61b8      	str	r0, [r7, #24]

      /* Wait until TXE flag is set */
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 8008510:	e012      	b.n	8008538 <HAL_I2S_DMAStop+0x264>
      {
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 8008512:	f7fa f9e7 	bl	80028e4 <HAL_GetTick>
 8008516:	4602      	mov	r2, r0
 8008518:	69bb      	ldr	r3, [r7, #24]
 800851a:	1ad3      	subs	r3, r2, r3
 800851c:	2b64      	cmp	r3, #100	; 0x64
 800851e:	d90b      	bls.n	8008538 <HAL_I2S_DMAStop+0x264>
        {
          /* Set the error code */
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008524:	f043 0201 	orr.w	r2, r3, #1
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	645a      	str	r2, [r3, #68]	; 0x44

          /* Set the I2S State ready */
          hi2s->State = HAL_I2S_STATE_READY;
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	2201      	movs	r2, #1
 8008530:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          errorcode   = HAL_ERROR;
 8008534:	2301      	movs	r3, #1
 8008536:	77fb      	strb	r3, [r7, #31]
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	4a31      	ldr	r2, [pc, #196]	; (8008604 <HAL_I2S_DMAStop+0x330>)
 800853e:	4293      	cmp	r3, r2
 8008540:	d101      	bne.n	8008546 <HAL_I2S_DMAStop+0x272>
 8008542:	4b31      	ldr	r3, [pc, #196]	; (8008608 <HAL_I2S_DMAStop+0x334>)
 8008544:	e001      	b.n	800854a <HAL_I2S_DMAStop+0x276>
 8008546:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800854a:	689b      	ldr	r3, [r3, #8]
 800854c:	f003 0302 	and.w	r3, r3, #2
 8008550:	2b02      	cmp	r3, #2
 8008552:	d1de      	bne.n	8008512 <HAL_I2S_DMAStop+0x23e>
        }
      }

      /* Wait until BSY flag is Reset */
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_BSY) != RESET)
 8008554:	e012      	b.n	800857c <HAL_I2S_DMAStop+0x2a8>
      {
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 8008556:	f7fa f9c5 	bl	80028e4 <HAL_GetTick>
 800855a:	4602      	mov	r2, r0
 800855c:	69bb      	ldr	r3, [r7, #24]
 800855e:	1ad3      	subs	r3, r2, r3
 8008560:	2b64      	cmp	r3, #100	; 0x64
 8008562:	d90b      	bls.n	800857c <HAL_I2S_DMAStop+0x2a8>
        {
          /* Set the error code */
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008568:	f043 0201 	orr.w	r2, r3, #1
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	645a      	str	r2, [r3, #68]	; 0x44

          /* Set the I2S State ready */
          hi2s->State = HAL_I2S_STATE_READY;
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	2201      	movs	r2, #1
 8008574:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          errorcode   = HAL_ERROR;
 8008578:	2301      	movs	r3, #1
 800857a:	77fb      	strb	r3, [r7, #31]
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_BSY) != RESET)
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	4a20      	ldr	r2, [pc, #128]	; (8008604 <HAL_I2S_DMAStop+0x330>)
 8008582:	4293      	cmp	r3, r2
 8008584:	d101      	bne.n	800858a <HAL_I2S_DMAStop+0x2b6>
 8008586:	4b20      	ldr	r3, [pc, #128]	; (8008608 <HAL_I2S_DMAStop+0x334>)
 8008588:	e001      	b.n	800858e <HAL_I2S_DMAStop+0x2ba>
 800858a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800858e:	689b      	ldr	r3, [r3, #8]
 8008590:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008594:	2b80      	cmp	r3, #128	; 0x80
 8008596:	d0de      	beq.n	8008556 <HAL_I2S_DMAStop+0x282>
        }
      }

      /* Disable I2Sext peripheral */
      __HAL_I2SEXT_DISABLE(hi2s);
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	4a19      	ldr	r2, [pc, #100]	; (8008604 <HAL_I2S_DMAStop+0x330>)
 800859e:	4293      	cmp	r3, r2
 80085a0:	d101      	bne.n	80085a6 <HAL_I2S_DMAStop+0x2d2>
 80085a2:	4b19      	ldr	r3, [pc, #100]	; (8008608 <HAL_I2S_DMAStop+0x334>)
 80085a4:	e001      	b.n	80085aa <HAL_I2S_DMAStop+0x2d6>
 80085a6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80085aa:	69da      	ldr	r2, [r3, #28]
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	4914      	ldr	r1, [pc, #80]	; (8008604 <HAL_I2S_DMAStop+0x330>)
 80085b2:	428b      	cmp	r3, r1
 80085b4:	d101      	bne.n	80085ba <HAL_I2S_DMAStop+0x2e6>
 80085b6:	4b14      	ldr	r3, [pc, #80]	; (8008608 <HAL_I2S_DMAStop+0x334>)
 80085b8:	e001      	b.n	80085be <HAL_I2S_DMAStop+0x2ea>
 80085ba:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80085be:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80085c2:	61da      	str	r2, [r3, #28]

      /* Clear UDR flag */
      __HAL_I2SEXT_CLEAR_UDRFLAG(hi2s);
 80085c4:	2300      	movs	r3, #0
 80085c6:	60fb      	str	r3, [r7, #12]
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	4a0d      	ldr	r2, [pc, #52]	; (8008604 <HAL_I2S_DMAStop+0x330>)
 80085ce:	4293      	cmp	r3, r2
 80085d0:	d101      	bne.n	80085d6 <HAL_I2S_DMAStop+0x302>
 80085d2:	4b0d      	ldr	r3, [pc, #52]	; (8008608 <HAL_I2S_DMAStop+0x334>)
 80085d4:	e001      	b.n	80085da <HAL_I2S_DMAStop+0x306>
 80085d6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80085da:	689b      	ldr	r3, [r3, #8]
 80085dc:	60fb      	str	r3, [r7, #12]
 80085de:	68fb      	ldr	r3, [r7, #12]

      /* Disable the I2SxEXT DMA request */
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	4a07      	ldr	r2, [pc, #28]	; (8008604 <HAL_I2S_DMAStop+0x330>)
 80085e6:	4293      	cmp	r3, r2
 80085e8:	d101      	bne.n	80085ee <HAL_I2S_DMAStop+0x31a>
 80085ea:	4b07      	ldr	r3, [pc, #28]	; (8008608 <HAL_I2S_DMAStop+0x334>)
 80085ec:	e001      	b.n	80085f2 <HAL_I2S_DMAStop+0x31e>
 80085ee:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80085f2:	685a      	ldr	r2, [r3, #4]
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	4902      	ldr	r1, [pc, #8]	; (8008604 <HAL_I2S_DMAStop+0x330>)
 80085fa:	428b      	cmp	r3, r1
 80085fc:	d106      	bne.n	800860c <HAL_I2S_DMAStop+0x338>
 80085fe:	4b02      	ldr	r3, [pc, #8]	; (8008608 <HAL_I2S_DMAStop+0x334>)
 8008600:	e006      	b.n	8008610 <HAL_I2S_DMAStop+0x33c>
 8008602:	bf00      	nop
 8008604:	40003800 	.word	0x40003800
 8008608:	40003400 	.word	0x40003400
 800860c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008610:	f022 0202 	bic.w	r2, r2, #2
 8008614:	605a      	str	r2, [r3, #4]
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	69da      	ldr	r2, [r3, #28]
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008624:	61da      	str	r2, [r3, #28]

    /* Clear OVR flag */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8008626:	2300      	movs	r3, #0
 8008628:	60bb      	str	r3, [r7, #8]
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	68db      	ldr	r3, [r3, #12]
 8008630:	60bb      	str	r3, [r7, #8]
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	689b      	ldr	r3, [r3, #8]
 8008638:	60bb      	str	r3, [r7, #8]
 800863a:	68bb      	ldr	r3, [r7, #8]

    /* Disable the I2S Rx DMA request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	685a      	ldr	r2, [r3, #4]
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	f022 0201 	bic.w	r2, r2, #1
 800864a:	605a      	str	r2, [r3, #4]

    if (hi2s->Init.Mode == I2S_MODE_SLAVE_RX)
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	685b      	ldr	r3, [r3, #4]
 8008650:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008654:	d10c      	bne.n	8008670 <HAL_I2S_DMAStop+0x39c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800865a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	645a      	str	r2, [r3, #68]	; 0x44

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	2201      	movs	r2, #1
 8008666:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      errorcode = HAL_ERROR;
 800866a:	2301      	movs	r3, #1
 800866c:	77fb      	strb	r3, [r7, #31]
 800866e:	e002      	b.n	8008676 <HAL_I2S_DMAStop+0x3a2>
    }
    else
    {
      /* Read DR to Flush RX Data */
      READ_REG((hi2s->Instance)->DR);
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	68db      	ldr	r3, [r3, #12]
    }
  }

  hi2s->State = HAL_I2S_STATE_READY;
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	2201      	movs	r2, #1
 800867a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return errorcode;
 800867e:	7ffb      	ldrb	r3, [r7, #31]
}
 8008680:	4618      	mov	r0, r3
 8008682:	3720      	adds	r7, #32
 8008684:	46bd      	mov	sp, r7
 8008686:	bd80      	pop	{r7, pc}

08008688 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8008688:	b480      	push	{r7}
 800868a:	b083      	sub	sp, #12
 800868c:	af00      	add	r7, sp, #0
 800868e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8008690:	bf00      	nop
 8008692:	370c      	adds	r7, #12
 8008694:	46bd      	mov	sp, r7
 8008696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800869a:	4770      	bx	lr

0800869c <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800869c:	b480      	push	{r7}
 800869e:	b083      	sub	sp, #12
 80086a0:	af00      	add	r7, sp, #0
 80086a2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 80086a4:	bf00      	nop
 80086a6:	370c      	adds	r7, #12
 80086a8:	46bd      	mov	sp, r7
 80086aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ae:	4770      	bx	lr

080086b0 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80086b0:	b480      	push	{r7}
 80086b2:	b083      	sub	sp, #12
 80086b4:	af00      	add	r7, sp, #0
 80086b6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 80086b8:	bf00      	nop
 80086ba:	370c      	adds	r7, #12
 80086bc:	46bd      	mov	sp, r7
 80086be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086c2:	4770      	bx	lr

080086c4 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80086c4:	b580      	push	{r7, lr}
 80086c6:	b082      	sub	sp, #8
 80086c8:	af00      	add	r7, sp, #0
 80086ca:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086d0:	881a      	ldrh	r2, [r3, #0]
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086dc:	1c9a      	adds	r2, r3, #2
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80086e6:	b29b      	uxth	r3, r3
 80086e8:	3b01      	subs	r3, #1
 80086ea:	b29a      	uxth	r2, r3
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80086f4:	b29b      	uxth	r3, r3
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d10e      	bne.n	8008718 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	685a      	ldr	r2, [r3, #4]
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8008708:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	2201      	movs	r2, #1
 800870e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8008712:	6878      	ldr	r0, [r7, #4]
 8008714:	f7ff ffb8 	bl	8008688 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8008718:	bf00      	nop
 800871a:	3708      	adds	r7, #8
 800871c:	46bd      	mov	sp, r7
 800871e:	bd80      	pop	{r7, pc}

08008720 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8008720:	b580      	push	{r7, lr}
 8008722:	b082      	sub	sp, #8
 8008724:	af00      	add	r7, sp, #0
 8008726:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	68da      	ldr	r2, [r3, #12]
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008732:	b292      	uxth	r2, r2
 8008734:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800873a:	1c9a      	adds	r2, r3, #2
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8008744:	b29b      	uxth	r3, r3
 8008746:	3b01      	subs	r3, #1
 8008748:	b29a      	uxth	r2, r3
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8008752:	b29b      	uxth	r3, r3
 8008754:	2b00      	cmp	r3, #0
 8008756:	d10e      	bne.n	8008776 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	685a      	ldr	r2, [r3, #4]
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8008766:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	2201      	movs	r2, #1
 800876c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8008770:	6878      	ldr	r0, [r7, #4]
 8008772:	f7ff ff93 	bl	800869c <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8008776:	bf00      	nop
 8008778:	3708      	adds	r7, #8
 800877a:	46bd      	mov	sp, r7
 800877c:	bd80      	pop	{r7, pc}

0800877e <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800877e:	b580      	push	{r7, lr}
 8008780:	b086      	sub	sp, #24
 8008782:	af00      	add	r7, sp, #0
 8008784:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	689b      	ldr	r3, [r3, #8]
 800878c:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008794:	b2db      	uxtb	r3, r3
 8008796:	2b04      	cmp	r3, #4
 8008798:	d13a      	bne.n	8008810 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 800879a:	697b      	ldr	r3, [r7, #20]
 800879c:	f003 0301 	and.w	r3, r3, #1
 80087a0:	2b01      	cmp	r3, #1
 80087a2:	d109      	bne.n	80087b8 <I2S_IRQHandler+0x3a>
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	685b      	ldr	r3, [r3, #4]
 80087aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80087ae:	2b40      	cmp	r3, #64	; 0x40
 80087b0:	d102      	bne.n	80087b8 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80087b2:	6878      	ldr	r0, [r7, #4]
 80087b4:	f7ff ffb4 	bl	8008720 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80087b8:	697b      	ldr	r3, [r7, #20]
 80087ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80087be:	2b40      	cmp	r3, #64	; 0x40
 80087c0:	d126      	bne.n	8008810 <I2S_IRQHandler+0x92>
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	685b      	ldr	r3, [r3, #4]
 80087c8:	f003 0320 	and.w	r3, r3, #32
 80087cc:	2b20      	cmp	r3, #32
 80087ce:	d11f      	bne.n	8008810 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	685a      	ldr	r2, [r3, #4]
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80087de:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80087e0:	2300      	movs	r3, #0
 80087e2:	613b      	str	r3, [r7, #16]
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	68db      	ldr	r3, [r3, #12]
 80087ea:	613b      	str	r3, [r7, #16]
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	689b      	ldr	r3, [r3, #8]
 80087f2:	613b      	str	r3, [r7, #16]
 80087f4:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	2201      	movs	r2, #1
 80087fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008802:	f043 0202 	orr.w	r2, r3, #2
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800880a:	6878      	ldr	r0, [r7, #4]
 800880c:	f7ff ff50 	bl	80086b0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008816:	b2db      	uxtb	r3, r3
 8008818:	2b03      	cmp	r3, #3
 800881a:	d136      	bne.n	800888a <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 800881c:	697b      	ldr	r3, [r7, #20]
 800881e:	f003 0302 	and.w	r3, r3, #2
 8008822:	2b02      	cmp	r3, #2
 8008824:	d109      	bne.n	800883a <I2S_IRQHandler+0xbc>
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	685b      	ldr	r3, [r3, #4]
 800882c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008830:	2b80      	cmp	r3, #128	; 0x80
 8008832:	d102      	bne.n	800883a <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8008834:	6878      	ldr	r0, [r7, #4]
 8008836:	f7ff ff45 	bl	80086c4 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800883a:	697b      	ldr	r3, [r7, #20]
 800883c:	f003 0308 	and.w	r3, r3, #8
 8008840:	2b08      	cmp	r3, #8
 8008842:	d122      	bne.n	800888a <I2S_IRQHandler+0x10c>
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	685b      	ldr	r3, [r3, #4]
 800884a:	f003 0320 	and.w	r3, r3, #32
 800884e:	2b20      	cmp	r3, #32
 8008850:	d11b      	bne.n	800888a <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	685a      	ldr	r2, [r3, #4]
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8008860:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8008862:	2300      	movs	r3, #0
 8008864:	60fb      	str	r3, [r7, #12]
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	689b      	ldr	r3, [r3, #8]
 800886c:	60fb      	str	r3, [r7, #12]
 800886e:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	2201      	movs	r2, #1
 8008874:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800887c:	f043 0204 	orr.w	r2, r3, #4
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8008884:	6878      	ldr	r0, [r7, #4]
 8008886:	f7ff ff13 	bl	80086b0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800888a:	bf00      	nop
 800888c:	3718      	adds	r7, #24
 800888e:	46bd      	mov	sp, r7
 8008890:	bd80      	pop	{r7, pc}

08008892 <I2S_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef I2S_WaitFlagStateUntilTimeout(I2S_HandleTypeDef *hi2s, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout)
{
 8008892:	b580      	push	{r7, lr}
 8008894:	b086      	sub	sp, #24
 8008896:	af00      	add	r7, sp, #0
 8008898:	60f8      	str	r0, [r7, #12]
 800889a:	60b9      	str	r1, [r7, #8]
 800889c:	603b      	str	r3, [r7, #0]
 800889e:	4613      	mov	r3, r2
 80088a0:	71fb      	strb	r3, [r7, #7]
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 80088a2:	f7fa f81f 	bl	80028e4 <HAL_GetTick>
 80088a6:	6178      	str	r0, [r7, #20]

  /* Wait until flag is set to status*/
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 80088a8:	e018      	b.n	80088dc <I2S_WaitFlagStateUntilTimeout+0x4a>
  {
    if (Timeout != HAL_MAX_DELAY)
 80088aa:	683b      	ldr	r3, [r7, #0]
 80088ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088b0:	d014      	beq.n	80088dc <I2S_WaitFlagStateUntilTimeout+0x4a>
    {
      if (((HAL_GetTick() - tickstart) >= Timeout) || (Timeout == 0U))
 80088b2:	f7fa f817 	bl	80028e4 <HAL_GetTick>
 80088b6:	4602      	mov	r2, r0
 80088b8:	697b      	ldr	r3, [r7, #20]
 80088ba:	1ad3      	subs	r3, r2, r3
 80088bc:	683a      	ldr	r2, [r7, #0]
 80088be:	429a      	cmp	r2, r3
 80088c0:	d902      	bls.n	80088c8 <I2S_WaitFlagStateUntilTimeout+0x36>
 80088c2:	683b      	ldr	r3, [r7, #0]
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d109      	bne.n	80088dc <I2S_WaitFlagStateUntilTimeout+0x4a>
      {
        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	2201      	movs	r2, #1
 80088cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2s);
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	2200      	movs	r2, #0
 80088d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 80088d8:	2303      	movs	r3, #3
 80088da:	e00f      	b.n	80088fc <I2S_WaitFlagStateUntilTimeout+0x6a>
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	689a      	ldr	r2, [r3, #8]
 80088e2:	68bb      	ldr	r3, [r7, #8]
 80088e4:	4013      	ands	r3, r2
 80088e6:	68ba      	ldr	r2, [r7, #8]
 80088e8:	429a      	cmp	r2, r3
 80088ea:	bf0c      	ite	eq
 80088ec:	2301      	moveq	r3, #1
 80088ee:	2300      	movne	r3, #0
 80088f0:	b2db      	uxtb	r3, r3
 80088f2:	461a      	mov	r2, r3
 80088f4:	79fb      	ldrb	r3, [r7, #7]
 80088f6:	429a      	cmp	r2, r3
 80088f8:	d1d7      	bne.n	80088aa <I2S_WaitFlagStateUntilTimeout+0x18>
      }
    }
  }
  return HAL_OK;
 80088fa:	2300      	movs	r3, #0
}
 80088fc:	4618      	mov	r0, r3
 80088fe:	3718      	adds	r7, #24
 8008900:	46bd      	mov	sp, r7
 8008902:	bd80      	pop	{r7, pc}

08008904 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8008904:	b580      	push	{r7, lr}
 8008906:	b088      	sub	sp, #32
 8008908:	af00      	add	r7, sp, #0
 800890a:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	689b      	ldr	r3, [r3, #8]
 8008912:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	4aa2      	ldr	r2, [pc, #648]	; (8008ba4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800891a:	4293      	cmp	r3, r2
 800891c:	d101      	bne.n	8008922 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 800891e:	4ba2      	ldr	r3, [pc, #648]	; (8008ba8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8008920:	e001      	b.n	8008926 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8008922:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008926:	689b      	ldr	r3, [r3, #8]
 8008928:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	685b      	ldr	r3, [r3, #4]
 8008930:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	4a9b      	ldr	r2, [pc, #620]	; (8008ba4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8008938:	4293      	cmp	r3, r2
 800893a:	d101      	bne.n	8008940 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 800893c:	4b9a      	ldr	r3, [pc, #616]	; (8008ba8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800893e:	e001      	b.n	8008944 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8008940:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008944:	685b      	ldr	r3, [r3, #4]
 8008946:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	685b      	ldr	r3, [r3, #4]
 800894c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008950:	d004      	beq.n	800895c <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	685b      	ldr	r3, [r3, #4]
 8008956:	2b00      	cmp	r3, #0
 8008958:	f040 8099 	bne.w	8008a8e <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 800895c:	69fb      	ldr	r3, [r7, #28]
 800895e:	f003 0302 	and.w	r3, r3, #2
 8008962:	2b02      	cmp	r3, #2
 8008964:	d107      	bne.n	8008976 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8008966:	697b      	ldr	r3, [r7, #20]
 8008968:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800896c:	2b00      	cmp	r3, #0
 800896e:	d002      	beq.n	8008976 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8008970:	6878      	ldr	r0, [r7, #4]
 8008972:	f000 f925 	bl	8008bc0 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8008976:	69bb      	ldr	r3, [r7, #24]
 8008978:	f003 0301 	and.w	r3, r3, #1
 800897c:	2b01      	cmp	r3, #1
 800897e:	d107      	bne.n	8008990 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8008980:	693b      	ldr	r3, [r7, #16]
 8008982:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008986:	2b00      	cmp	r3, #0
 8008988:	d002      	beq.n	8008990 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 800898a:	6878      	ldr	r0, [r7, #4]
 800898c:	f000 f9c8 	bl	8008d20 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8008990:	69bb      	ldr	r3, [r7, #24]
 8008992:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008996:	2b40      	cmp	r3, #64	; 0x40
 8008998:	d13a      	bne.n	8008a10 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 800899a:	693b      	ldr	r3, [r7, #16]
 800899c:	f003 0320 	and.w	r3, r3, #32
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d035      	beq.n	8008a10 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	4a7e      	ldr	r2, [pc, #504]	; (8008ba4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80089aa:	4293      	cmp	r3, r2
 80089ac:	d101      	bne.n	80089b2 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 80089ae:	4b7e      	ldr	r3, [pc, #504]	; (8008ba8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80089b0:	e001      	b.n	80089b6 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 80089b2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80089b6:	685a      	ldr	r2, [r3, #4]
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	4979      	ldr	r1, [pc, #484]	; (8008ba4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80089be:	428b      	cmp	r3, r1
 80089c0:	d101      	bne.n	80089c6 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 80089c2:	4b79      	ldr	r3, [pc, #484]	; (8008ba8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80089c4:	e001      	b.n	80089ca <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 80089c6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80089ca:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80089ce:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	685a      	ldr	r2, [r3, #4]
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80089de:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80089e0:	2300      	movs	r3, #0
 80089e2:	60fb      	str	r3, [r7, #12]
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	68db      	ldr	r3, [r3, #12]
 80089ea:	60fb      	str	r3, [r7, #12]
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	689b      	ldr	r3, [r3, #8]
 80089f2:	60fb      	str	r3, [r7, #12]
 80089f4:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	2201      	movs	r2, #1
 80089fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008a02:	f043 0202 	orr.w	r2, r3, #2
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8008a0a:	6878      	ldr	r0, [r7, #4]
 8008a0c:	f7ff fe50 	bl	80086b0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8008a10:	69fb      	ldr	r3, [r7, #28]
 8008a12:	f003 0308 	and.w	r3, r3, #8
 8008a16:	2b08      	cmp	r3, #8
 8008a18:	f040 80be 	bne.w	8008b98 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 8008a1c:	697b      	ldr	r3, [r7, #20]
 8008a1e:	f003 0320 	and.w	r3, r3, #32
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	f000 80b8 	beq.w	8008b98 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	685a      	ldr	r2, [r3, #4]
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8008a36:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	4a59      	ldr	r2, [pc, #356]	; (8008ba4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8008a3e:	4293      	cmp	r3, r2
 8008a40:	d101      	bne.n	8008a46 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8008a42:	4b59      	ldr	r3, [pc, #356]	; (8008ba8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8008a44:	e001      	b.n	8008a4a <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8008a46:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008a4a:	685a      	ldr	r2, [r3, #4]
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	4954      	ldr	r1, [pc, #336]	; (8008ba4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8008a52:	428b      	cmp	r3, r1
 8008a54:	d101      	bne.n	8008a5a <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8008a56:	4b54      	ldr	r3, [pc, #336]	; (8008ba8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8008a58:	e001      	b.n	8008a5e <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8008a5a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008a5e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8008a62:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8008a64:	2300      	movs	r3, #0
 8008a66:	60bb      	str	r3, [r7, #8]
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	689b      	ldr	r3, [r3, #8]
 8008a6e:	60bb      	str	r3, [r7, #8]
 8008a70:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	2201      	movs	r2, #1
 8008a76:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008a7e:	f043 0204 	orr.w	r2, r3, #4
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8008a86:	6878      	ldr	r0, [r7, #4]
 8008a88:	f7ff fe12 	bl	80086b0 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8008a8c:	e084      	b.n	8008b98 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8008a8e:	69bb      	ldr	r3, [r7, #24]
 8008a90:	f003 0302 	and.w	r3, r3, #2
 8008a94:	2b02      	cmp	r3, #2
 8008a96:	d107      	bne.n	8008aa8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8008a98:	693b      	ldr	r3, [r7, #16]
 8008a9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d002      	beq.n	8008aa8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8008aa2:	6878      	ldr	r0, [r7, #4]
 8008aa4:	f000 f8be 	bl	8008c24 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8008aa8:	69fb      	ldr	r3, [r7, #28]
 8008aaa:	f003 0301 	and.w	r3, r3, #1
 8008aae:	2b01      	cmp	r3, #1
 8008ab0:	d107      	bne.n	8008ac2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8008ab2:	697b      	ldr	r3, [r7, #20]
 8008ab4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d002      	beq.n	8008ac2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8008abc:	6878      	ldr	r0, [r7, #4]
 8008abe:	f000 f8fd 	bl	8008cbc <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8008ac2:	69fb      	ldr	r3, [r7, #28]
 8008ac4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008ac8:	2b40      	cmp	r3, #64	; 0x40
 8008aca:	d12f      	bne.n	8008b2c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8008acc:	697b      	ldr	r3, [r7, #20]
 8008ace:	f003 0320 	and.w	r3, r3, #32
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d02a      	beq.n	8008b2c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	685a      	ldr	r2, [r3, #4]
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8008ae4:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	4a2e      	ldr	r2, [pc, #184]	; (8008ba4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8008aec:	4293      	cmp	r3, r2
 8008aee:	d101      	bne.n	8008af4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8008af0:	4b2d      	ldr	r3, [pc, #180]	; (8008ba8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8008af2:	e001      	b.n	8008af8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8008af4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008af8:	685a      	ldr	r2, [r3, #4]
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	4929      	ldr	r1, [pc, #164]	; (8008ba4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8008b00:	428b      	cmp	r3, r1
 8008b02:	d101      	bne.n	8008b08 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8008b04:	4b28      	ldr	r3, [pc, #160]	; (8008ba8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8008b06:	e001      	b.n	8008b0c <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8008b08:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008b0c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8008b10:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	2201      	movs	r2, #1
 8008b16:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008b1e:	f043 0202 	orr.w	r2, r3, #2
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8008b26:	6878      	ldr	r0, [r7, #4]
 8008b28:	f7ff fdc2 	bl	80086b0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8008b2c:	69bb      	ldr	r3, [r7, #24]
 8008b2e:	f003 0308 	and.w	r3, r3, #8
 8008b32:	2b08      	cmp	r3, #8
 8008b34:	d131      	bne.n	8008b9a <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 8008b36:	693b      	ldr	r3, [r7, #16]
 8008b38:	f003 0320 	and.w	r3, r3, #32
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d02c      	beq.n	8008b9a <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	4a17      	ldr	r2, [pc, #92]	; (8008ba4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8008b46:	4293      	cmp	r3, r2
 8008b48:	d101      	bne.n	8008b4e <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8008b4a:	4b17      	ldr	r3, [pc, #92]	; (8008ba8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8008b4c:	e001      	b.n	8008b52 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8008b4e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008b52:	685a      	ldr	r2, [r3, #4]
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	4912      	ldr	r1, [pc, #72]	; (8008ba4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8008b5a:	428b      	cmp	r3, r1
 8008b5c:	d101      	bne.n	8008b62 <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 8008b5e:	4b12      	ldr	r3, [pc, #72]	; (8008ba8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8008b60:	e001      	b.n	8008b66 <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 8008b62:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008b66:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8008b6a:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	685a      	ldr	r2, [r3, #4]
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8008b7a:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	2201      	movs	r2, #1
 8008b80:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008b88:	f043 0204 	orr.w	r2, r3, #4
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8008b90:	6878      	ldr	r0, [r7, #4]
 8008b92:	f7ff fd8d 	bl	80086b0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8008b96:	e000      	b.n	8008b9a <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8008b98:	bf00      	nop
}
 8008b9a:	bf00      	nop
 8008b9c:	3720      	adds	r7, #32
 8008b9e:	46bd      	mov	sp, r7
 8008ba0:	bd80      	pop	{r7, pc}
 8008ba2:	bf00      	nop
 8008ba4:	40003800 	.word	0x40003800
 8008ba8:	40003400 	.word	0x40003400

08008bac <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8008bac:	b480      	push	{r7}
 8008bae:	b083      	sub	sp, #12
 8008bb0:	af00      	add	r7, sp, #0
 8008bb2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8008bb4:	bf00      	nop
 8008bb6:	370c      	adds	r7, #12
 8008bb8:	46bd      	mov	sp, r7
 8008bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bbe:	4770      	bx	lr

08008bc0 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8008bc0:	b580      	push	{r7, lr}
 8008bc2:	b082      	sub	sp, #8
 8008bc4:	af00      	add	r7, sp, #0
 8008bc6:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bcc:	1c99      	adds	r1, r3, #2
 8008bce:	687a      	ldr	r2, [r7, #4]
 8008bd0:	6251      	str	r1, [r2, #36]	; 0x24
 8008bd2:	881a      	ldrh	r2, [r3, #0]
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008bde:	b29b      	uxth	r3, r3
 8008be0:	3b01      	subs	r3, #1
 8008be2:	b29a      	uxth	r2, r3
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008bec:	b29b      	uxth	r3, r3
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d113      	bne.n	8008c1a <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	685a      	ldr	r2, [r3, #4]
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8008c00:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8008c06:	b29b      	uxth	r3, r3
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	d106      	bne.n	8008c1a <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	2201      	movs	r2, #1
 8008c10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8008c14:	6878      	ldr	r0, [r7, #4]
 8008c16:	f7ff ffc9 	bl	8008bac <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8008c1a:	bf00      	nop
 8008c1c:	3708      	adds	r7, #8
 8008c1e:	46bd      	mov	sp, r7
 8008c20:	bd80      	pop	{r7, pc}
	...

08008c24 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8008c24:	b580      	push	{r7, lr}
 8008c26:	b082      	sub	sp, #8
 8008c28:	af00      	add	r7, sp, #0
 8008c2a:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c30:	1c99      	adds	r1, r3, #2
 8008c32:	687a      	ldr	r2, [r7, #4]
 8008c34:	6251      	str	r1, [r2, #36]	; 0x24
 8008c36:	8819      	ldrh	r1, [r3, #0]
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	4a1d      	ldr	r2, [pc, #116]	; (8008cb4 <I2SEx_TxISR_I2SExt+0x90>)
 8008c3e:	4293      	cmp	r3, r2
 8008c40:	d101      	bne.n	8008c46 <I2SEx_TxISR_I2SExt+0x22>
 8008c42:	4b1d      	ldr	r3, [pc, #116]	; (8008cb8 <I2SEx_TxISR_I2SExt+0x94>)
 8008c44:	e001      	b.n	8008c4a <I2SEx_TxISR_I2SExt+0x26>
 8008c46:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008c4a:	460a      	mov	r2, r1
 8008c4c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008c52:	b29b      	uxth	r3, r3
 8008c54:	3b01      	subs	r3, #1
 8008c56:	b29a      	uxth	r2, r3
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008c60:	b29b      	uxth	r3, r3
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d121      	bne.n	8008caa <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	4a12      	ldr	r2, [pc, #72]	; (8008cb4 <I2SEx_TxISR_I2SExt+0x90>)
 8008c6c:	4293      	cmp	r3, r2
 8008c6e:	d101      	bne.n	8008c74 <I2SEx_TxISR_I2SExt+0x50>
 8008c70:	4b11      	ldr	r3, [pc, #68]	; (8008cb8 <I2SEx_TxISR_I2SExt+0x94>)
 8008c72:	e001      	b.n	8008c78 <I2SEx_TxISR_I2SExt+0x54>
 8008c74:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008c78:	685a      	ldr	r2, [r3, #4]
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	490d      	ldr	r1, [pc, #52]	; (8008cb4 <I2SEx_TxISR_I2SExt+0x90>)
 8008c80:	428b      	cmp	r3, r1
 8008c82:	d101      	bne.n	8008c88 <I2SEx_TxISR_I2SExt+0x64>
 8008c84:	4b0c      	ldr	r3, [pc, #48]	; (8008cb8 <I2SEx_TxISR_I2SExt+0x94>)
 8008c86:	e001      	b.n	8008c8c <I2SEx_TxISR_I2SExt+0x68>
 8008c88:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008c8c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8008c90:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8008c96:	b29b      	uxth	r3, r3
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d106      	bne.n	8008caa <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	2201      	movs	r2, #1
 8008ca0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8008ca4:	6878      	ldr	r0, [r7, #4]
 8008ca6:	f7ff ff81 	bl	8008bac <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8008caa:	bf00      	nop
 8008cac:	3708      	adds	r7, #8
 8008cae:	46bd      	mov	sp, r7
 8008cb0:	bd80      	pop	{r7, pc}
 8008cb2:	bf00      	nop
 8008cb4:	40003800 	.word	0x40003800
 8008cb8:	40003400 	.word	0x40003400

08008cbc <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8008cbc:	b580      	push	{r7, lr}
 8008cbe:	b082      	sub	sp, #8
 8008cc0:	af00      	add	r7, sp, #0
 8008cc2:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	68d8      	ldr	r0, [r3, #12]
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008cce:	1c99      	adds	r1, r3, #2
 8008cd0:	687a      	ldr	r2, [r7, #4]
 8008cd2:	62d1      	str	r1, [r2, #44]	; 0x2c
 8008cd4:	b282      	uxth	r2, r0
 8008cd6:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8008cdc:	b29b      	uxth	r3, r3
 8008cde:	3b01      	subs	r3, #1
 8008ce0:	b29a      	uxth	r2, r3
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8008cea:	b29b      	uxth	r3, r3
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	d113      	bne.n	8008d18 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	685a      	ldr	r2, [r3, #4]
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8008cfe:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008d04:	b29b      	uxth	r3, r3
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	d106      	bne.n	8008d18 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	2201      	movs	r2, #1
 8008d0e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8008d12:	6878      	ldr	r0, [r7, #4]
 8008d14:	f7ff ff4a 	bl	8008bac <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8008d18:	bf00      	nop
 8008d1a:	3708      	adds	r7, #8
 8008d1c:	46bd      	mov	sp, r7
 8008d1e:	bd80      	pop	{r7, pc}

08008d20 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8008d20:	b580      	push	{r7, lr}
 8008d22:	b082      	sub	sp, #8
 8008d24:	af00      	add	r7, sp, #0
 8008d26:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	4a20      	ldr	r2, [pc, #128]	; (8008db0 <I2SEx_RxISR_I2SExt+0x90>)
 8008d2e:	4293      	cmp	r3, r2
 8008d30:	d101      	bne.n	8008d36 <I2SEx_RxISR_I2SExt+0x16>
 8008d32:	4b20      	ldr	r3, [pc, #128]	; (8008db4 <I2SEx_RxISR_I2SExt+0x94>)
 8008d34:	e001      	b.n	8008d3a <I2SEx_RxISR_I2SExt+0x1a>
 8008d36:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008d3a:	68d8      	ldr	r0, [r3, #12]
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d40:	1c99      	adds	r1, r3, #2
 8008d42:	687a      	ldr	r2, [r7, #4]
 8008d44:	62d1      	str	r1, [r2, #44]	; 0x2c
 8008d46:	b282      	uxth	r2, r0
 8008d48:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8008d4e:	b29b      	uxth	r3, r3
 8008d50:	3b01      	subs	r3, #1
 8008d52:	b29a      	uxth	r2, r3
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8008d5c:	b29b      	uxth	r3, r3
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	d121      	bne.n	8008da6 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	4a12      	ldr	r2, [pc, #72]	; (8008db0 <I2SEx_RxISR_I2SExt+0x90>)
 8008d68:	4293      	cmp	r3, r2
 8008d6a:	d101      	bne.n	8008d70 <I2SEx_RxISR_I2SExt+0x50>
 8008d6c:	4b11      	ldr	r3, [pc, #68]	; (8008db4 <I2SEx_RxISR_I2SExt+0x94>)
 8008d6e:	e001      	b.n	8008d74 <I2SEx_RxISR_I2SExt+0x54>
 8008d70:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008d74:	685a      	ldr	r2, [r3, #4]
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	490d      	ldr	r1, [pc, #52]	; (8008db0 <I2SEx_RxISR_I2SExt+0x90>)
 8008d7c:	428b      	cmp	r3, r1
 8008d7e:	d101      	bne.n	8008d84 <I2SEx_RxISR_I2SExt+0x64>
 8008d80:	4b0c      	ldr	r3, [pc, #48]	; (8008db4 <I2SEx_RxISR_I2SExt+0x94>)
 8008d82:	e001      	b.n	8008d88 <I2SEx_RxISR_I2SExt+0x68>
 8008d84:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008d88:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8008d8c:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008d92:	b29b      	uxth	r3, r3
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d106      	bne.n	8008da6 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	2201      	movs	r2, #1
 8008d9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8008da0:	6878      	ldr	r0, [r7, #4]
 8008da2:	f7ff ff03 	bl	8008bac <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8008da6:	bf00      	nop
 8008da8:	3708      	adds	r7, #8
 8008daa:	46bd      	mov	sp, r7
 8008dac:	bd80      	pop	{r7, pc}
 8008dae:	bf00      	nop
 8008db0:	40003800 	.word	0x40003800
 8008db4:	40003400 	.word	0x40003400

08008db8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008db8:	b580      	push	{r7, lr}
 8008dba:	b086      	sub	sp, #24
 8008dbc:	af00      	add	r7, sp, #0
 8008dbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d101      	bne.n	8008dca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008dc6:	2301      	movs	r3, #1
 8008dc8:	e264      	b.n	8009294 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	f003 0301 	and.w	r3, r3, #1
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d075      	beq.n	8008ec2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8008dd6:	4ba3      	ldr	r3, [pc, #652]	; (8009064 <HAL_RCC_OscConfig+0x2ac>)
 8008dd8:	689b      	ldr	r3, [r3, #8]
 8008dda:	f003 030c 	and.w	r3, r3, #12
 8008dde:	2b04      	cmp	r3, #4
 8008de0:	d00c      	beq.n	8008dfc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008de2:	4ba0      	ldr	r3, [pc, #640]	; (8009064 <HAL_RCC_OscConfig+0x2ac>)
 8008de4:	689b      	ldr	r3, [r3, #8]
 8008de6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8008dea:	2b08      	cmp	r3, #8
 8008dec:	d112      	bne.n	8008e14 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008dee:	4b9d      	ldr	r3, [pc, #628]	; (8009064 <HAL_RCC_OscConfig+0x2ac>)
 8008df0:	685b      	ldr	r3, [r3, #4]
 8008df2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008df6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008dfa:	d10b      	bne.n	8008e14 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008dfc:	4b99      	ldr	r3, [pc, #612]	; (8009064 <HAL_RCC_OscConfig+0x2ac>)
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	d05b      	beq.n	8008ec0 <HAL_RCC_OscConfig+0x108>
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	685b      	ldr	r3, [r3, #4]
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d157      	bne.n	8008ec0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8008e10:	2301      	movs	r3, #1
 8008e12:	e23f      	b.n	8009294 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	685b      	ldr	r3, [r3, #4]
 8008e18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008e1c:	d106      	bne.n	8008e2c <HAL_RCC_OscConfig+0x74>
 8008e1e:	4b91      	ldr	r3, [pc, #580]	; (8009064 <HAL_RCC_OscConfig+0x2ac>)
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	4a90      	ldr	r2, [pc, #576]	; (8009064 <HAL_RCC_OscConfig+0x2ac>)
 8008e24:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008e28:	6013      	str	r3, [r2, #0]
 8008e2a:	e01d      	b.n	8008e68 <HAL_RCC_OscConfig+0xb0>
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	685b      	ldr	r3, [r3, #4]
 8008e30:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008e34:	d10c      	bne.n	8008e50 <HAL_RCC_OscConfig+0x98>
 8008e36:	4b8b      	ldr	r3, [pc, #556]	; (8009064 <HAL_RCC_OscConfig+0x2ac>)
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	4a8a      	ldr	r2, [pc, #552]	; (8009064 <HAL_RCC_OscConfig+0x2ac>)
 8008e3c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008e40:	6013      	str	r3, [r2, #0]
 8008e42:	4b88      	ldr	r3, [pc, #544]	; (8009064 <HAL_RCC_OscConfig+0x2ac>)
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	4a87      	ldr	r2, [pc, #540]	; (8009064 <HAL_RCC_OscConfig+0x2ac>)
 8008e48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008e4c:	6013      	str	r3, [r2, #0]
 8008e4e:	e00b      	b.n	8008e68 <HAL_RCC_OscConfig+0xb0>
 8008e50:	4b84      	ldr	r3, [pc, #528]	; (8009064 <HAL_RCC_OscConfig+0x2ac>)
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	4a83      	ldr	r2, [pc, #524]	; (8009064 <HAL_RCC_OscConfig+0x2ac>)
 8008e56:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008e5a:	6013      	str	r3, [r2, #0]
 8008e5c:	4b81      	ldr	r3, [pc, #516]	; (8009064 <HAL_RCC_OscConfig+0x2ac>)
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	4a80      	ldr	r2, [pc, #512]	; (8009064 <HAL_RCC_OscConfig+0x2ac>)
 8008e62:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008e66:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	685b      	ldr	r3, [r3, #4]
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d013      	beq.n	8008e98 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008e70:	f7f9 fd38 	bl	80028e4 <HAL_GetTick>
 8008e74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008e76:	e008      	b.n	8008e8a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008e78:	f7f9 fd34 	bl	80028e4 <HAL_GetTick>
 8008e7c:	4602      	mov	r2, r0
 8008e7e:	693b      	ldr	r3, [r7, #16]
 8008e80:	1ad3      	subs	r3, r2, r3
 8008e82:	2b64      	cmp	r3, #100	; 0x64
 8008e84:	d901      	bls.n	8008e8a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8008e86:	2303      	movs	r3, #3
 8008e88:	e204      	b.n	8009294 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008e8a:	4b76      	ldr	r3, [pc, #472]	; (8009064 <HAL_RCC_OscConfig+0x2ac>)
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	d0f0      	beq.n	8008e78 <HAL_RCC_OscConfig+0xc0>
 8008e96:	e014      	b.n	8008ec2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008e98:	f7f9 fd24 	bl	80028e4 <HAL_GetTick>
 8008e9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008e9e:	e008      	b.n	8008eb2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008ea0:	f7f9 fd20 	bl	80028e4 <HAL_GetTick>
 8008ea4:	4602      	mov	r2, r0
 8008ea6:	693b      	ldr	r3, [r7, #16]
 8008ea8:	1ad3      	subs	r3, r2, r3
 8008eaa:	2b64      	cmp	r3, #100	; 0x64
 8008eac:	d901      	bls.n	8008eb2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008eae:	2303      	movs	r3, #3
 8008eb0:	e1f0      	b.n	8009294 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008eb2:	4b6c      	ldr	r3, [pc, #432]	; (8009064 <HAL_RCC_OscConfig+0x2ac>)
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d1f0      	bne.n	8008ea0 <HAL_RCC_OscConfig+0xe8>
 8008ebe:	e000      	b.n	8008ec2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008ec0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	f003 0302 	and.w	r3, r3, #2
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	d063      	beq.n	8008f96 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8008ece:	4b65      	ldr	r3, [pc, #404]	; (8009064 <HAL_RCC_OscConfig+0x2ac>)
 8008ed0:	689b      	ldr	r3, [r3, #8]
 8008ed2:	f003 030c 	and.w	r3, r3, #12
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d00b      	beq.n	8008ef2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008eda:	4b62      	ldr	r3, [pc, #392]	; (8009064 <HAL_RCC_OscConfig+0x2ac>)
 8008edc:	689b      	ldr	r3, [r3, #8]
 8008ede:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8008ee2:	2b08      	cmp	r3, #8
 8008ee4:	d11c      	bne.n	8008f20 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008ee6:	4b5f      	ldr	r3, [pc, #380]	; (8009064 <HAL_RCC_OscConfig+0x2ac>)
 8008ee8:	685b      	ldr	r3, [r3, #4]
 8008eea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d116      	bne.n	8008f20 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008ef2:	4b5c      	ldr	r3, [pc, #368]	; (8009064 <HAL_RCC_OscConfig+0x2ac>)
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	f003 0302 	and.w	r3, r3, #2
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d005      	beq.n	8008f0a <HAL_RCC_OscConfig+0x152>
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	68db      	ldr	r3, [r3, #12]
 8008f02:	2b01      	cmp	r3, #1
 8008f04:	d001      	beq.n	8008f0a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8008f06:	2301      	movs	r3, #1
 8008f08:	e1c4      	b.n	8009294 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008f0a:	4b56      	ldr	r3, [pc, #344]	; (8009064 <HAL_RCC_OscConfig+0x2ac>)
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	691b      	ldr	r3, [r3, #16]
 8008f16:	00db      	lsls	r3, r3, #3
 8008f18:	4952      	ldr	r1, [pc, #328]	; (8009064 <HAL_RCC_OscConfig+0x2ac>)
 8008f1a:	4313      	orrs	r3, r2
 8008f1c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008f1e:	e03a      	b.n	8008f96 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	68db      	ldr	r3, [r3, #12]
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d020      	beq.n	8008f6a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008f28:	4b4f      	ldr	r3, [pc, #316]	; (8009068 <HAL_RCC_OscConfig+0x2b0>)
 8008f2a:	2201      	movs	r2, #1
 8008f2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008f2e:	f7f9 fcd9 	bl	80028e4 <HAL_GetTick>
 8008f32:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008f34:	e008      	b.n	8008f48 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008f36:	f7f9 fcd5 	bl	80028e4 <HAL_GetTick>
 8008f3a:	4602      	mov	r2, r0
 8008f3c:	693b      	ldr	r3, [r7, #16]
 8008f3e:	1ad3      	subs	r3, r2, r3
 8008f40:	2b02      	cmp	r3, #2
 8008f42:	d901      	bls.n	8008f48 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8008f44:	2303      	movs	r3, #3
 8008f46:	e1a5      	b.n	8009294 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008f48:	4b46      	ldr	r3, [pc, #280]	; (8009064 <HAL_RCC_OscConfig+0x2ac>)
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	f003 0302 	and.w	r3, r3, #2
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d0f0      	beq.n	8008f36 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008f54:	4b43      	ldr	r3, [pc, #268]	; (8009064 <HAL_RCC_OscConfig+0x2ac>)
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	691b      	ldr	r3, [r3, #16]
 8008f60:	00db      	lsls	r3, r3, #3
 8008f62:	4940      	ldr	r1, [pc, #256]	; (8009064 <HAL_RCC_OscConfig+0x2ac>)
 8008f64:	4313      	orrs	r3, r2
 8008f66:	600b      	str	r3, [r1, #0]
 8008f68:	e015      	b.n	8008f96 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008f6a:	4b3f      	ldr	r3, [pc, #252]	; (8009068 <HAL_RCC_OscConfig+0x2b0>)
 8008f6c:	2200      	movs	r2, #0
 8008f6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008f70:	f7f9 fcb8 	bl	80028e4 <HAL_GetTick>
 8008f74:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008f76:	e008      	b.n	8008f8a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008f78:	f7f9 fcb4 	bl	80028e4 <HAL_GetTick>
 8008f7c:	4602      	mov	r2, r0
 8008f7e:	693b      	ldr	r3, [r7, #16]
 8008f80:	1ad3      	subs	r3, r2, r3
 8008f82:	2b02      	cmp	r3, #2
 8008f84:	d901      	bls.n	8008f8a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8008f86:	2303      	movs	r3, #3
 8008f88:	e184      	b.n	8009294 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008f8a:	4b36      	ldr	r3, [pc, #216]	; (8009064 <HAL_RCC_OscConfig+0x2ac>)
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	f003 0302 	and.w	r3, r3, #2
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d1f0      	bne.n	8008f78 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	f003 0308 	and.w	r3, r3, #8
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	d030      	beq.n	8009004 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	695b      	ldr	r3, [r3, #20]
 8008fa6:	2b00      	cmp	r3, #0
 8008fa8:	d016      	beq.n	8008fd8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008faa:	4b30      	ldr	r3, [pc, #192]	; (800906c <HAL_RCC_OscConfig+0x2b4>)
 8008fac:	2201      	movs	r2, #1
 8008fae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008fb0:	f7f9 fc98 	bl	80028e4 <HAL_GetTick>
 8008fb4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008fb6:	e008      	b.n	8008fca <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008fb8:	f7f9 fc94 	bl	80028e4 <HAL_GetTick>
 8008fbc:	4602      	mov	r2, r0
 8008fbe:	693b      	ldr	r3, [r7, #16]
 8008fc0:	1ad3      	subs	r3, r2, r3
 8008fc2:	2b02      	cmp	r3, #2
 8008fc4:	d901      	bls.n	8008fca <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8008fc6:	2303      	movs	r3, #3
 8008fc8:	e164      	b.n	8009294 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008fca:	4b26      	ldr	r3, [pc, #152]	; (8009064 <HAL_RCC_OscConfig+0x2ac>)
 8008fcc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008fce:	f003 0302 	and.w	r3, r3, #2
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d0f0      	beq.n	8008fb8 <HAL_RCC_OscConfig+0x200>
 8008fd6:	e015      	b.n	8009004 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008fd8:	4b24      	ldr	r3, [pc, #144]	; (800906c <HAL_RCC_OscConfig+0x2b4>)
 8008fda:	2200      	movs	r2, #0
 8008fdc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008fde:	f7f9 fc81 	bl	80028e4 <HAL_GetTick>
 8008fe2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008fe4:	e008      	b.n	8008ff8 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008fe6:	f7f9 fc7d 	bl	80028e4 <HAL_GetTick>
 8008fea:	4602      	mov	r2, r0
 8008fec:	693b      	ldr	r3, [r7, #16]
 8008fee:	1ad3      	subs	r3, r2, r3
 8008ff0:	2b02      	cmp	r3, #2
 8008ff2:	d901      	bls.n	8008ff8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8008ff4:	2303      	movs	r3, #3
 8008ff6:	e14d      	b.n	8009294 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008ff8:	4b1a      	ldr	r3, [pc, #104]	; (8009064 <HAL_RCC_OscConfig+0x2ac>)
 8008ffa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008ffc:	f003 0302 	and.w	r3, r3, #2
 8009000:	2b00      	cmp	r3, #0
 8009002:	d1f0      	bne.n	8008fe6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	f003 0304 	and.w	r3, r3, #4
 800900c:	2b00      	cmp	r3, #0
 800900e:	f000 80a0 	beq.w	8009152 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009012:	2300      	movs	r3, #0
 8009014:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009016:	4b13      	ldr	r3, [pc, #76]	; (8009064 <HAL_RCC_OscConfig+0x2ac>)
 8009018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800901a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800901e:	2b00      	cmp	r3, #0
 8009020:	d10f      	bne.n	8009042 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009022:	2300      	movs	r3, #0
 8009024:	60bb      	str	r3, [r7, #8]
 8009026:	4b0f      	ldr	r3, [pc, #60]	; (8009064 <HAL_RCC_OscConfig+0x2ac>)
 8009028:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800902a:	4a0e      	ldr	r2, [pc, #56]	; (8009064 <HAL_RCC_OscConfig+0x2ac>)
 800902c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009030:	6413      	str	r3, [r2, #64]	; 0x40
 8009032:	4b0c      	ldr	r3, [pc, #48]	; (8009064 <HAL_RCC_OscConfig+0x2ac>)
 8009034:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009036:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800903a:	60bb      	str	r3, [r7, #8]
 800903c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800903e:	2301      	movs	r3, #1
 8009040:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009042:	4b0b      	ldr	r3, [pc, #44]	; (8009070 <HAL_RCC_OscConfig+0x2b8>)
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800904a:	2b00      	cmp	r3, #0
 800904c:	d121      	bne.n	8009092 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800904e:	4b08      	ldr	r3, [pc, #32]	; (8009070 <HAL_RCC_OscConfig+0x2b8>)
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	4a07      	ldr	r2, [pc, #28]	; (8009070 <HAL_RCC_OscConfig+0x2b8>)
 8009054:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009058:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800905a:	f7f9 fc43 	bl	80028e4 <HAL_GetTick>
 800905e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009060:	e011      	b.n	8009086 <HAL_RCC_OscConfig+0x2ce>
 8009062:	bf00      	nop
 8009064:	40023800 	.word	0x40023800
 8009068:	42470000 	.word	0x42470000
 800906c:	42470e80 	.word	0x42470e80
 8009070:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009074:	f7f9 fc36 	bl	80028e4 <HAL_GetTick>
 8009078:	4602      	mov	r2, r0
 800907a:	693b      	ldr	r3, [r7, #16]
 800907c:	1ad3      	subs	r3, r2, r3
 800907e:	2b02      	cmp	r3, #2
 8009080:	d901      	bls.n	8009086 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8009082:	2303      	movs	r3, #3
 8009084:	e106      	b.n	8009294 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009086:	4b85      	ldr	r3, [pc, #532]	; (800929c <HAL_RCC_OscConfig+0x4e4>)
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800908e:	2b00      	cmp	r3, #0
 8009090:	d0f0      	beq.n	8009074 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	689b      	ldr	r3, [r3, #8]
 8009096:	2b01      	cmp	r3, #1
 8009098:	d106      	bne.n	80090a8 <HAL_RCC_OscConfig+0x2f0>
 800909a:	4b81      	ldr	r3, [pc, #516]	; (80092a0 <HAL_RCC_OscConfig+0x4e8>)
 800909c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800909e:	4a80      	ldr	r2, [pc, #512]	; (80092a0 <HAL_RCC_OscConfig+0x4e8>)
 80090a0:	f043 0301 	orr.w	r3, r3, #1
 80090a4:	6713      	str	r3, [r2, #112]	; 0x70
 80090a6:	e01c      	b.n	80090e2 <HAL_RCC_OscConfig+0x32a>
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	689b      	ldr	r3, [r3, #8]
 80090ac:	2b05      	cmp	r3, #5
 80090ae:	d10c      	bne.n	80090ca <HAL_RCC_OscConfig+0x312>
 80090b0:	4b7b      	ldr	r3, [pc, #492]	; (80092a0 <HAL_RCC_OscConfig+0x4e8>)
 80090b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80090b4:	4a7a      	ldr	r2, [pc, #488]	; (80092a0 <HAL_RCC_OscConfig+0x4e8>)
 80090b6:	f043 0304 	orr.w	r3, r3, #4
 80090ba:	6713      	str	r3, [r2, #112]	; 0x70
 80090bc:	4b78      	ldr	r3, [pc, #480]	; (80092a0 <HAL_RCC_OscConfig+0x4e8>)
 80090be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80090c0:	4a77      	ldr	r2, [pc, #476]	; (80092a0 <HAL_RCC_OscConfig+0x4e8>)
 80090c2:	f043 0301 	orr.w	r3, r3, #1
 80090c6:	6713      	str	r3, [r2, #112]	; 0x70
 80090c8:	e00b      	b.n	80090e2 <HAL_RCC_OscConfig+0x32a>
 80090ca:	4b75      	ldr	r3, [pc, #468]	; (80092a0 <HAL_RCC_OscConfig+0x4e8>)
 80090cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80090ce:	4a74      	ldr	r2, [pc, #464]	; (80092a0 <HAL_RCC_OscConfig+0x4e8>)
 80090d0:	f023 0301 	bic.w	r3, r3, #1
 80090d4:	6713      	str	r3, [r2, #112]	; 0x70
 80090d6:	4b72      	ldr	r3, [pc, #456]	; (80092a0 <HAL_RCC_OscConfig+0x4e8>)
 80090d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80090da:	4a71      	ldr	r2, [pc, #452]	; (80092a0 <HAL_RCC_OscConfig+0x4e8>)
 80090dc:	f023 0304 	bic.w	r3, r3, #4
 80090e0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	689b      	ldr	r3, [r3, #8]
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d015      	beq.n	8009116 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80090ea:	f7f9 fbfb 	bl	80028e4 <HAL_GetTick>
 80090ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80090f0:	e00a      	b.n	8009108 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80090f2:	f7f9 fbf7 	bl	80028e4 <HAL_GetTick>
 80090f6:	4602      	mov	r2, r0
 80090f8:	693b      	ldr	r3, [r7, #16]
 80090fa:	1ad3      	subs	r3, r2, r3
 80090fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8009100:	4293      	cmp	r3, r2
 8009102:	d901      	bls.n	8009108 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8009104:	2303      	movs	r3, #3
 8009106:	e0c5      	b.n	8009294 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009108:	4b65      	ldr	r3, [pc, #404]	; (80092a0 <HAL_RCC_OscConfig+0x4e8>)
 800910a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800910c:	f003 0302 	and.w	r3, r3, #2
 8009110:	2b00      	cmp	r3, #0
 8009112:	d0ee      	beq.n	80090f2 <HAL_RCC_OscConfig+0x33a>
 8009114:	e014      	b.n	8009140 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009116:	f7f9 fbe5 	bl	80028e4 <HAL_GetTick>
 800911a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800911c:	e00a      	b.n	8009134 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800911e:	f7f9 fbe1 	bl	80028e4 <HAL_GetTick>
 8009122:	4602      	mov	r2, r0
 8009124:	693b      	ldr	r3, [r7, #16]
 8009126:	1ad3      	subs	r3, r2, r3
 8009128:	f241 3288 	movw	r2, #5000	; 0x1388
 800912c:	4293      	cmp	r3, r2
 800912e:	d901      	bls.n	8009134 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8009130:	2303      	movs	r3, #3
 8009132:	e0af      	b.n	8009294 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009134:	4b5a      	ldr	r3, [pc, #360]	; (80092a0 <HAL_RCC_OscConfig+0x4e8>)
 8009136:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009138:	f003 0302 	and.w	r3, r3, #2
 800913c:	2b00      	cmp	r3, #0
 800913e:	d1ee      	bne.n	800911e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009140:	7dfb      	ldrb	r3, [r7, #23]
 8009142:	2b01      	cmp	r3, #1
 8009144:	d105      	bne.n	8009152 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009146:	4b56      	ldr	r3, [pc, #344]	; (80092a0 <HAL_RCC_OscConfig+0x4e8>)
 8009148:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800914a:	4a55      	ldr	r2, [pc, #340]	; (80092a0 <HAL_RCC_OscConfig+0x4e8>)
 800914c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009150:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	699b      	ldr	r3, [r3, #24]
 8009156:	2b00      	cmp	r3, #0
 8009158:	f000 809b 	beq.w	8009292 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800915c:	4b50      	ldr	r3, [pc, #320]	; (80092a0 <HAL_RCC_OscConfig+0x4e8>)
 800915e:	689b      	ldr	r3, [r3, #8]
 8009160:	f003 030c 	and.w	r3, r3, #12
 8009164:	2b08      	cmp	r3, #8
 8009166:	d05c      	beq.n	8009222 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	699b      	ldr	r3, [r3, #24]
 800916c:	2b02      	cmp	r3, #2
 800916e:	d141      	bne.n	80091f4 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009170:	4b4c      	ldr	r3, [pc, #304]	; (80092a4 <HAL_RCC_OscConfig+0x4ec>)
 8009172:	2200      	movs	r2, #0
 8009174:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009176:	f7f9 fbb5 	bl	80028e4 <HAL_GetTick>
 800917a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800917c:	e008      	b.n	8009190 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800917e:	f7f9 fbb1 	bl	80028e4 <HAL_GetTick>
 8009182:	4602      	mov	r2, r0
 8009184:	693b      	ldr	r3, [r7, #16]
 8009186:	1ad3      	subs	r3, r2, r3
 8009188:	2b02      	cmp	r3, #2
 800918a:	d901      	bls.n	8009190 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800918c:	2303      	movs	r3, #3
 800918e:	e081      	b.n	8009294 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009190:	4b43      	ldr	r3, [pc, #268]	; (80092a0 <HAL_RCC_OscConfig+0x4e8>)
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009198:	2b00      	cmp	r3, #0
 800919a:	d1f0      	bne.n	800917e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	69da      	ldr	r2, [r3, #28]
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	6a1b      	ldr	r3, [r3, #32]
 80091a4:	431a      	orrs	r2, r3
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091aa:	019b      	lsls	r3, r3, #6
 80091ac:	431a      	orrs	r2, r3
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80091b2:	085b      	lsrs	r3, r3, #1
 80091b4:	3b01      	subs	r3, #1
 80091b6:	041b      	lsls	r3, r3, #16
 80091b8:	431a      	orrs	r2, r3
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80091be:	061b      	lsls	r3, r3, #24
 80091c0:	4937      	ldr	r1, [pc, #220]	; (80092a0 <HAL_RCC_OscConfig+0x4e8>)
 80091c2:	4313      	orrs	r3, r2
 80091c4:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80091c6:	4b37      	ldr	r3, [pc, #220]	; (80092a4 <HAL_RCC_OscConfig+0x4ec>)
 80091c8:	2201      	movs	r2, #1
 80091ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80091cc:	f7f9 fb8a 	bl	80028e4 <HAL_GetTick>
 80091d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80091d2:	e008      	b.n	80091e6 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80091d4:	f7f9 fb86 	bl	80028e4 <HAL_GetTick>
 80091d8:	4602      	mov	r2, r0
 80091da:	693b      	ldr	r3, [r7, #16]
 80091dc:	1ad3      	subs	r3, r2, r3
 80091de:	2b02      	cmp	r3, #2
 80091e0:	d901      	bls.n	80091e6 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80091e2:	2303      	movs	r3, #3
 80091e4:	e056      	b.n	8009294 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80091e6:	4b2e      	ldr	r3, [pc, #184]	; (80092a0 <HAL_RCC_OscConfig+0x4e8>)
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d0f0      	beq.n	80091d4 <HAL_RCC_OscConfig+0x41c>
 80091f2:	e04e      	b.n	8009292 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80091f4:	4b2b      	ldr	r3, [pc, #172]	; (80092a4 <HAL_RCC_OscConfig+0x4ec>)
 80091f6:	2200      	movs	r2, #0
 80091f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80091fa:	f7f9 fb73 	bl	80028e4 <HAL_GetTick>
 80091fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009200:	e008      	b.n	8009214 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009202:	f7f9 fb6f 	bl	80028e4 <HAL_GetTick>
 8009206:	4602      	mov	r2, r0
 8009208:	693b      	ldr	r3, [r7, #16]
 800920a:	1ad3      	subs	r3, r2, r3
 800920c:	2b02      	cmp	r3, #2
 800920e:	d901      	bls.n	8009214 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8009210:	2303      	movs	r3, #3
 8009212:	e03f      	b.n	8009294 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009214:	4b22      	ldr	r3, [pc, #136]	; (80092a0 <HAL_RCC_OscConfig+0x4e8>)
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800921c:	2b00      	cmp	r3, #0
 800921e:	d1f0      	bne.n	8009202 <HAL_RCC_OscConfig+0x44a>
 8009220:	e037      	b.n	8009292 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	699b      	ldr	r3, [r3, #24]
 8009226:	2b01      	cmp	r3, #1
 8009228:	d101      	bne.n	800922e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800922a:	2301      	movs	r3, #1
 800922c:	e032      	b.n	8009294 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800922e:	4b1c      	ldr	r3, [pc, #112]	; (80092a0 <HAL_RCC_OscConfig+0x4e8>)
 8009230:	685b      	ldr	r3, [r3, #4]
 8009232:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	699b      	ldr	r3, [r3, #24]
 8009238:	2b01      	cmp	r3, #1
 800923a:	d028      	beq.n	800928e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009246:	429a      	cmp	r2, r3
 8009248:	d121      	bne.n	800928e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009254:	429a      	cmp	r2, r3
 8009256:	d11a      	bne.n	800928e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8009258:	68fa      	ldr	r2, [r7, #12]
 800925a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800925e:	4013      	ands	r3, r2
 8009260:	687a      	ldr	r2, [r7, #4]
 8009262:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8009264:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8009266:	4293      	cmp	r3, r2
 8009268:	d111      	bne.n	800928e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009274:	085b      	lsrs	r3, r3, #1
 8009276:	3b01      	subs	r3, #1
 8009278:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800927a:	429a      	cmp	r2, r3
 800927c:	d107      	bne.n	800928e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009288:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800928a:	429a      	cmp	r2, r3
 800928c:	d001      	beq.n	8009292 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800928e:	2301      	movs	r3, #1
 8009290:	e000      	b.n	8009294 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8009292:	2300      	movs	r3, #0
}
 8009294:	4618      	mov	r0, r3
 8009296:	3718      	adds	r7, #24
 8009298:	46bd      	mov	sp, r7
 800929a:	bd80      	pop	{r7, pc}
 800929c:	40007000 	.word	0x40007000
 80092a0:	40023800 	.word	0x40023800
 80092a4:	42470060 	.word	0x42470060

080092a8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80092a8:	b580      	push	{r7, lr}
 80092aa:	b084      	sub	sp, #16
 80092ac:	af00      	add	r7, sp, #0
 80092ae:	6078      	str	r0, [r7, #4]
 80092b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d101      	bne.n	80092bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80092b8:	2301      	movs	r3, #1
 80092ba:	e0cc      	b.n	8009456 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80092bc:	4b68      	ldr	r3, [pc, #416]	; (8009460 <HAL_RCC_ClockConfig+0x1b8>)
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	f003 0307 	and.w	r3, r3, #7
 80092c4:	683a      	ldr	r2, [r7, #0]
 80092c6:	429a      	cmp	r2, r3
 80092c8:	d90c      	bls.n	80092e4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80092ca:	4b65      	ldr	r3, [pc, #404]	; (8009460 <HAL_RCC_ClockConfig+0x1b8>)
 80092cc:	683a      	ldr	r2, [r7, #0]
 80092ce:	b2d2      	uxtb	r2, r2
 80092d0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80092d2:	4b63      	ldr	r3, [pc, #396]	; (8009460 <HAL_RCC_ClockConfig+0x1b8>)
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	f003 0307 	and.w	r3, r3, #7
 80092da:	683a      	ldr	r2, [r7, #0]
 80092dc:	429a      	cmp	r2, r3
 80092de:	d001      	beq.n	80092e4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80092e0:	2301      	movs	r3, #1
 80092e2:	e0b8      	b.n	8009456 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	f003 0302 	and.w	r3, r3, #2
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	d020      	beq.n	8009332 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	f003 0304 	and.w	r3, r3, #4
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d005      	beq.n	8009308 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80092fc:	4b59      	ldr	r3, [pc, #356]	; (8009464 <HAL_RCC_ClockConfig+0x1bc>)
 80092fe:	689b      	ldr	r3, [r3, #8]
 8009300:	4a58      	ldr	r2, [pc, #352]	; (8009464 <HAL_RCC_ClockConfig+0x1bc>)
 8009302:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8009306:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	f003 0308 	and.w	r3, r3, #8
 8009310:	2b00      	cmp	r3, #0
 8009312:	d005      	beq.n	8009320 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8009314:	4b53      	ldr	r3, [pc, #332]	; (8009464 <HAL_RCC_ClockConfig+0x1bc>)
 8009316:	689b      	ldr	r3, [r3, #8]
 8009318:	4a52      	ldr	r2, [pc, #328]	; (8009464 <HAL_RCC_ClockConfig+0x1bc>)
 800931a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800931e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009320:	4b50      	ldr	r3, [pc, #320]	; (8009464 <HAL_RCC_ClockConfig+0x1bc>)
 8009322:	689b      	ldr	r3, [r3, #8]
 8009324:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	689b      	ldr	r3, [r3, #8]
 800932c:	494d      	ldr	r1, [pc, #308]	; (8009464 <HAL_RCC_ClockConfig+0x1bc>)
 800932e:	4313      	orrs	r3, r2
 8009330:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	f003 0301 	and.w	r3, r3, #1
 800933a:	2b00      	cmp	r3, #0
 800933c:	d044      	beq.n	80093c8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	685b      	ldr	r3, [r3, #4]
 8009342:	2b01      	cmp	r3, #1
 8009344:	d107      	bne.n	8009356 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009346:	4b47      	ldr	r3, [pc, #284]	; (8009464 <HAL_RCC_ClockConfig+0x1bc>)
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800934e:	2b00      	cmp	r3, #0
 8009350:	d119      	bne.n	8009386 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009352:	2301      	movs	r3, #1
 8009354:	e07f      	b.n	8009456 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	685b      	ldr	r3, [r3, #4]
 800935a:	2b02      	cmp	r3, #2
 800935c:	d003      	beq.n	8009366 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009362:	2b03      	cmp	r3, #3
 8009364:	d107      	bne.n	8009376 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009366:	4b3f      	ldr	r3, [pc, #252]	; (8009464 <HAL_RCC_ClockConfig+0x1bc>)
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800936e:	2b00      	cmp	r3, #0
 8009370:	d109      	bne.n	8009386 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009372:	2301      	movs	r3, #1
 8009374:	e06f      	b.n	8009456 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009376:	4b3b      	ldr	r3, [pc, #236]	; (8009464 <HAL_RCC_ClockConfig+0x1bc>)
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	f003 0302 	and.w	r3, r3, #2
 800937e:	2b00      	cmp	r3, #0
 8009380:	d101      	bne.n	8009386 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009382:	2301      	movs	r3, #1
 8009384:	e067      	b.n	8009456 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8009386:	4b37      	ldr	r3, [pc, #220]	; (8009464 <HAL_RCC_ClockConfig+0x1bc>)
 8009388:	689b      	ldr	r3, [r3, #8]
 800938a:	f023 0203 	bic.w	r2, r3, #3
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	685b      	ldr	r3, [r3, #4]
 8009392:	4934      	ldr	r1, [pc, #208]	; (8009464 <HAL_RCC_ClockConfig+0x1bc>)
 8009394:	4313      	orrs	r3, r2
 8009396:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8009398:	f7f9 faa4 	bl	80028e4 <HAL_GetTick>
 800939c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800939e:	e00a      	b.n	80093b6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80093a0:	f7f9 faa0 	bl	80028e4 <HAL_GetTick>
 80093a4:	4602      	mov	r2, r0
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	1ad3      	subs	r3, r2, r3
 80093aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80093ae:	4293      	cmp	r3, r2
 80093b0:	d901      	bls.n	80093b6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80093b2:	2303      	movs	r3, #3
 80093b4:	e04f      	b.n	8009456 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80093b6:	4b2b      	ldr	r3, [pc, #172]	; (8009464 <HAL_RCC_ClockConfig+0x1bc>)
 80093b8:	689b      	ldr	r3, [r3, #8]
 80093ba:	f003 020c 	and.w	r2, r3, #12
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	685b      	ldr	r3, [r3, #4]
 80093c2:	009b      	lsls	r3, r3, #2
 80093c4:	429a      	cmp	r2, r3
 80093c6:	d1eb      	bne.n	80093a0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80093c8:	4b25      	ldr	r3, [pc, #148]	; (8009460 <HAL_RCC_ClockConfig+0x1b8>)
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	f003 0307 	and.w	r3, r3, #7
 80093d0:	683a      	ldr	r2, [r7, #0]
 80093d2:	429a      	cmp	r2, r3
 80093d4:	d20c      	bcs.n	80093f0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80093d6:	4b22      	ldr	r3, [pc, #136]	; (8009460 <HAL_RCC_ClockConfig+0x1b8>)
 80093d8:	683a      	ldr	r2, [r7, #0]
 80093da:	b2d2      	uxtb	r2, r2
 80093dc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80093de:	4b20      	ldr	r3, [pc, #128]	; (8009460 <HAL_RCC_ClockConfig+0x1b8>)
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	f003 0307 	and.w	r3, r3, #7
 80093e6:	683a      	ldr	r2, [r7, #0]
 80093e8:	429a      	cmp	r2, r3
 80093ea:	d001      	beq.n	80093f0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80093ec:	2301      	movs	r3, #1
 80093ee:	e032      	b.n	8009456 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	f003 0304 	and.w	r3, r3, #4
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	d008      	beq.n	800940e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80093fc:	4b19      	ldr	r3, [pc, #100]	; (8009464 <HAL_RCC_ClockConfig+0x1bc>)
 80093fe:	689b      	ldr	r3, [r3, #8]
 8009400:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	68db      	ldr	r3, [r3, #12]
 8009408:	4916      	ldr	r1, [pc, #88]	; (8009464 <HAL_RCC_ClockConfig+0x1bc>)
 800940a:	4313      	orrs	r3, r2
 800940c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	f003 0308 	and.w	r3, r3, #8
 8009416:	2b00      	cmp	r3, #0
 8009418:	d009      	beq.n	800942e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800941a:	4b12      	ldr	r3, [pc, #72]	; (8009464 <HAL_RCC_ClockConfig+0x1bc>)
 800941c:	689b      	ldr	r3, [r3, #8]
 800941e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	691b      	ldr	r3, [r3, #16]
 8009426:	00db      	lsls	r3, r3, #3
 8009428:	490e      	ldr	r1, [pc, #56]	; (8009464 <HAL_RCC_ClockConfig+0x1bc>)
 800942a:	4313      	orrs	r3, r2
 800942c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800942e:	f000 f821 	bl	8009474 <HAL_RCC_GetSysClockFreq>
 8009432:	4602      	mov	r2, r0
 8009434:	4b0b      	ldr	r3, [pc, #44]	; (8009464 <HAL_RCC_ClockConfig+0x1bc>)
 8009436:	689b      	ldr	r3, [r3, #8]
 8009438:	091b      	lsrs	r3, r3, #4
 800943a:	f003 030f 	and.w	r3, r3, #15
 800943e:	490a      	ldr	r1, [pc, #40]	; (8009468 <HAL_RCC_ClockConfig+0x1c0>)
 8009440:	5ccb      	ldrb	r3, [r1, r3]
 8009442:	fa22 f303 	lsr.w	r3, r2, r3
 8009446:	4a09      	ldr	r2, [pc, #36]	; (800946c <HAL_RCC_ClockConfig+0x1c4>)
 8009448:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800944a:	4b09      	ldr	r3, [pc, #36]	; (8009470 <HAL_RCC_ClockConfig+0x1c8>)
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	4618      	mov	r0, r3
 8009450:	f7f9 fa04 	bl	800285c <HAL_InitTick>

  return HAL_OK;
 8009454:	2300      	movs	r3, #0
}
 8009456:	4618      	mov	r0, r3
 8009458:	3710      	adds	r7, #16
 800945a:	46bd      	mov	sp, r7
 800945c:	bd80      	pop	{r7, pc}
 800945e:	bf00      	nop
 8009460:	40023c00 	.word	0x40023c00
 8009464:	40023800 	.word	0x40023800
 8009468:	08094c38 	.word	0x08094c38
 800946c:	20000074 	.word	0x20000074
 8009470:	20000080 	.word	0x20000080

08009474 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009474:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8009478:	b084      	sub	sp, #16
 800947a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800947c:	2300      	movs	r3, #0
 800947e:	607b      	str	r3, [r7, #4]
 8009480:	2300      	movs	r3, #0
 8009482:	60fb      	str	r3, [r7, #12]
 8009484:	2300      	movs	r3, #0
 8009486:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8009488:	2300      	movs	r3, #0
 800948a:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800948c:	4b67      	ldr	r3, [pc, #412]	; (800962c <HAL_RCC_GetSysClockFreq+0x1b8>)
 800948e:	689b      	ldr	r3, [r3, #8]
 8009490:	f003 030c 	and.w	r3, r3, #12
 8009494:	2b08      	cmp	r3, #8
 8009496:	d00d      	beq.n	80094b4 <HAL_RCC_GetSysClockFreq+0x40>
 8009498:	2b08      	cmp	r3, #8
 800949a:	f200 80bd 	bhi.w	8009618 <HAL_RCC_GetSysClockFreq+0x1a4>
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d002      	beq.n	80094a8 <HAL_RCC_GetSysClockFreq+0x34>
 80094a2:	2b04      	cmp	r3, #4
 80094a4:	d003      	beq.n	80094ae <HAL_RCC_GetSysClockFreq+0x3a>
 80094a6:	e0b7      	b.n	8009618 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80094a8:	4b61      	ldr	r3, [pc, #388]	; (8009630 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80094aa:	60bb      	str	r3, [r7, #8]
       break;
 80094ac:	e0b7      	b.n	800961e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80094ae:	4b61      	ldr	r3, [pc, #388]	; (8009634 <HAL_RCC_GetSysClockFreq+0x1c0>)
 80094b0:	60bb      	str	r3, [r7, #8]
      break;
 80094b2:	e0b4      	b.n	800961e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80094b4:	4b5d      	ldr	r3, [pc, #372]	; (800962c <HAL_RCC_GetSysClockFreq+0x1b8>)
 80094b6:	685b      	ldr	r3, [r3, #4]
 80094b8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80094bc:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80094be:	4b5b      	ldr	r3, [pc, #364]	; (800962c <HAL_RCC_GetSysClockFreq+0x1b8>)
 80094c0:	685b      	ldr	r3, [r3, #4]
 80094c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	d04d      	beq.n	8009566 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80094ca:	4b58      	ldr	r3, [pc, #352]	; (800962c <HAL_RCC_GetSysClockFreq+0x1b8>)
 80094cc:	685b      	ldr	r3, [r3, #4]
 80094ce:	099b      	lsrs	r3, r3, #6
 80094d0:	461a      	mov	r2, r3
 80094d2:	f04f 0300 	mov.w	r3, #0
 80094d6:	f240 10ff 	movw	r0, #511	; 0x1ff
 80094da:	f04f 0100 	mov.w	r1, #0
 80094de:	ea02 0800 	and.w	r8, r2, r0
 80094e2:	ea03 0901 	and.w	r9, r3, r1
 80094e6:	4640      	mov	r0, r8
 80094e8:	4649      	mov	r1, r9
 80094ea:	f04f 0200 	mov.w	r2, #0
 80094ee:	f04f 0300 	mov.w	r3, #0
 80094f2:	014b      	lsls	r3, r1, #5
 80094f4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80094f8:	0142      	lsls	r2, r0, #5
 80094fa:	4610      	mov	r0, r2
 80094fc:	4619      	mov	r1, r3
 80094fe:	ebb0 0008 	subs.w	r0, r0, r8
 8009502:	eb61 0109 	sbc.w	r1, r1, r9
 8009506:	f04f 0200 	mov.w	r2, #0
 800950a:	f04f 0300 	mov.w	r3, #0
 800950e:	018b      	lsls	r3, r1, #6
 8009510:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8009514:	0182      	lsls	r2, r0, #6
 8009516:	1a12      	subs	r2, r2, r0
 8009518:	eb63 0301 	sbc.w	r3, r3, r1
 800951c:	f04f 0000 	mov.w	r0, #0
 8009520:	f04f 0100 	mov.w	r1, #0
 8009524:	00d9      	lsls	r1, r3, #3
 8009526:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800952a:	00d0      	lsls	r0, r2, #3
 800952c:	4602      	mov	r2, r0
 800952e:	460b      	mov	r3, r1
 8009530:	eb12 0208 	adds.w	r2, r2, r8
 8009534:	eb43 0309 	adc.w	r3, r3, r9
 8009538:	f04f 0000 	mov.w	r0, #0
 800953c:	f04f 0100 	mov.w	r1, #0
 8009540:	0259      	lsls	r1, r3, #9
 8009542:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8009546:	0250      	lsls	r0, r2, #9
 8009548:	4602      	mov	r2, r0
 800954a:	460b      	mov	r3, r1
 800954c:	4610      	mov	r0, r2
 800954e:	4619      	mov	r1, r3
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	461a      	mov	r2, r3
 8009554:	f04f 0300 	mov.w	r3, #0
 8009558:	f7f6 fe8a 	bl	8000270 <__aeabi_uldivmod>
 800955c:	4602      	mov	r2, r0
 800955e:	460b      	mov	r3, r1
 8009560:	4613      	mov	r3, r2
 8009562:	60fb      	str	r3, [r7, #12]
 8009564:	e04a      	b.n	80095fc <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009566:	4b31      	ldr	r3, [pc, #196]	; (800962c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8009568:	685b      	ldr	r3, [r3, #4]
 800956a:	099b      	lsrs	r3, r3, #6
 800956c:	461a      	mov	r2, r3
 800956e:	f04f 0300 	mov.w	r3, #0
 8009572:	f240 10ff 	movw	r0, #511	; 0x1ff
 8009576:	f04f 0100 	mov.w	r1, #0
 800957a:	ea02 0400 	and.w	r4, r2, r0
 800957e:	ea03 0501 	and.w	r5, r3, r1
 8009582:	4620      	mov	r0, r4
 8009584:	4629      	mov	r1, r5
 8009586:	f04f 0200 	mov.w	r2, #0
 800958a:	f04f 0300 	mov.w	r3, #0
 800958e:	014b      	lsls	r3, r1, #5
 8009590:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8009594:	0142      	lsls	r2, r0, #5
 8009596:	4610      	mov	r0, r2
 8009598:	4619      	mov	r1, r3
 800959a:	1b00      	subs	r0, r0, r4
 800959c:	eb61 0105 	sbc.w	r1, r1, r5
 80095a0:	f04f 0200 	mov.w	r2, #0
 80095a4:	f04f 0300 	mov.w	r3, #0
 80095a8:	018b      	lsls	r3, r1, #6
 80095aa:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80095ae:	0182      	lsls	r2, r0, #6
 80095b0:	1a12      	subs	r2, r2, r0
 80095b2:	eb63 0301 	sbc.w	r3, r3, r1
 80095b6:	f04f 0000 	mov.w	r0, #0
 80095ba:	f04f 0100 	mov.w	r1, #0
 80095be:	00d9      	lsls	r1, r3, #3
 80095c0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80095c4:	00d0      	lsls	r0, r2, #3
 80095c6:	4602      	mov	r2, r0
 80095c8:	460b      	mov	r3, r1
 80095ca:	1912      	adds	r2, r2, r4
 80095cc:	eb45 0303 	adc.w	r3, r5, r3
 80095d0:	f04f 0000 	mov.w	r0, #0
 80095d4:	f04f 0100 	mov.w	r1, #0
 80095d8:	0299      	lsls	r1, r3, #10
 80095da:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80095de:	0290      	lsls	r0, r2, #10
 80095e0:	4602      	mov	r2, r0
 80095e2:	460b      	mov	r3, r1
 80095e4:	4610      	mov	r0, r2
 80095e6:	4619      	mov	r1, r3
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	461a      	mov	r2, r3
 80095ec:	f04f 0300 	mov.w	r3, #0
 80095f0:	f7f6 fe3e 	bl	8000270 <__aeabi_uldivmod>
 80095f4:	4602      	mov	r2, r0
 80095f6:	460b      	mov	r3, r1
 80095f8:	4613      	mov	r3, r2
 80095fa:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80095fc:	4b0b      	ldr	r3, [pc, #44]	; (800962c <HAL_RCC_GetSysClockFreq+0x1b8>)
 80095fe:	685b      	ldr	r3, [r3, #4]
 8009600:	0c1b      	lsrs	r3, r3, #16
 8009602:	f003 0303 	and.w	r3, r3, #3
 8009606:	3301      	adds	r3, #1
 8009608:	005b      	lsls	r3, r3, #1
 800960a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800960c:	68fa      	ldr	r2, [r7, #12]
 800960e:	683b      	ldr	r3, [r7, #0]
 8009610:	fbb2 f3f3 	udiv	r3, r2, r3
 8009614:	60bb      	str	r3, [r7, #8]
      break;
 8009616:	e002      	b.n	800961e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8009618:	4b05      	ldr	r3, [pc, #20]	; (8009630 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800961a:	60bb      	str	r3, [r7, #8]
      break;
 800961c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800961e:	68bb      	ldr	r3, [r7, #8]
}
 8009620:	4618      	mov	r0, r3
 8009622:	3710      	adds	r7, #16
 8009624:	46bd      	mov	sp, r7
 8009626:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800962a:	bf00      	nop
 800962c:	40023800 	.word	0x40023800
 8009630:	00f42400 	.word	0x00f42400
 8009634:	007a1200 	.word	0x007a1200

08009638 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009638:	b480      	push	{r7}
 800963a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800963c:	4b03      	ldr	r3, [pc, #12]	; (800964c <HAL_RCC_GetHCLKFreq+0x14>)
 800963e:	681b      	ldr	r3, [r3, #0]
}
 8009640:	4618      	mov	r0, r3
 8009642:	46bd      	mov	sp, r7
 8009644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009648:	4770      	bx	lr
 800964a:	bf00      	nop
 800964c:	20000074 	.word	0x20000074

08009650 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009650:	b580      	push	{r7, lr}
 8009652:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8009654:	f7ff fff0 	bl	8009638 <HAL_RCC_GetHCLKFreq>
 8009658:	4602      	mov	r2, r0
 800965a:	4b05      	ldr	r3, [pc, #20]	; (8009670 <HAL_RCC_GetPCLK1Freq+0x20>)
 800965c:	689b      	ldr	r3, [r3, #8]
 800965e:	0a9b      	lsrs	r3, r3, #10
 8009660:	f003 0307 	and.w	r3, r3, #7
 8009664:	4903      	ldr	r1, [pc, #12]	; (8009674 <HAL_RCC_GetPCLK1Freq+0x24>)
 8009666:	5ccb      	ldrb	r3, [r1, r3]
 8009668:	fa22 f303 	lsr.w	r3, r2, r3
}
 800966c:	4618      	mov	r0, r3
 800966e:	bd80      	pop	{r7, pc}
 8009670:	40023800 	.word	0x40023800
 8009674:	08094c48 	.word	0x08094c48

08009678 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009678:	b580      	push	{r7, lr}
 800967a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800967c:	f7ff ffdc 	bl	8009638 <HAL_RCC_GetHCLKFreq>
 8009680:	4602      	mov	r2, r0
 8009682:	4b05      	ldr	r3, [pc, #20]	; (8009698 <HAL_RCC_GetPCLK2Freq+0x20>)
 8009684:	689b      	ldr	r3, [r3, #8]
 8009686:	0b5b      	lsrs	r3, r3, #13
 8009688:	f003 0307 	and.w	r3, r3, #7
 800968c:	4903      	ldr	r1, [pc, #12]	; (800969c <HAL_RCC_GetPCLK2Freq+0x24>)
 800968e:	5ccb      	ldrb	r3, [r1, r3]
 8009690:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009694:	4618      	mov	r0, r3
 8009696:	bd80      	pop	{r7, pc}
 8009698:	40023800 	.word	0x40023800
 800969c:	08094c48 	.word	0x08094c48

080096a0 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80096a0:	b580      	push	{r7, lr}
 80096a2:	b086      	sub	sp, #24
 80096a4:	af00      	add	r7, sp, #0
 80096a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80096a8:	2300      	movs	r3, #0
 80096aa:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80096ac:	2300      	movs	r3, #0
 80096ae:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	f003 0301 	and.w	r3, r3, #1
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	d105      	bne.n	80096c8 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d035      	beq.n	8009734 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80096c8:	4b62      	ldr	r3, [pc, #392]	; (8009854 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80096ca:	2200      	movs	r2, #0
 80096cc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80096ce:	f7f9 f909 	bl	80028e4 <HAL_GetTick>
 80096d2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80096d4:	e008      	b.n	80096e8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80096d6:	f7f9 f905 	bl	80028e4 <HAL_GetTick>
 80096da:	4602      	mov	r2, r0
 80096dc:	697b      	ldr	r3, [r7, #20]
 80096de:	1ad3      	subs	r3, r2, r3
 80096e0:	2b02      	cmp	r3, #2
 80096e2:	d901      	bls.n	80096e8 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80096e4:	2303      	movs	r3, #3
 80096e6:	e0b0      	b.n	800984a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80096e8:	4b5b      	ldr	r3, [pc, #364]	; (8009858 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80096f0:	2b00      	cmp	r3, #0
 80096f2:	d1f0      	bne.n	80096d6 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	685b      	ldr	r3, [r3, #4]
 80096f8:	019a      	lsls	r2, r3, #6
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	689b      	ldr	r3, [r3, #8]
 80096fe:	071b      	lsls	r3, r3, #28
 8009700:	4955      	ldr	r1, [pc, #340]	; (8009858 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009702:	4313      	orrs	r3, r2
 8009704:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8009708:	4b52      	ldr	r3, [pc, #328]	; (8009854 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800970a:	2201      	movs	r2, #1
 800970c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800970e:	f7f9 f8e9 	bl	80028e4 <HAL_GetTick>
 8009712:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8009714:	e008      	b.n	8009728 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8009716:	f7f9 f8e5 	bl	80028e4 <HAL_GetTick>
 800971a:	4602      	mov	r2, r0
 800971c:	697b      	ldr	r3, [r7, #20]
 800971e:	1ad3      	subs	r3, r2, r3
 8009720:	2b02      	cmp	r3, #2
 8009722:	d901      	bls.n	8009728 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009724:	2303      	movs	r3, #3
 8009726:	e090      	b.n	800984a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8009728:	4b4b      	ldr	r3, [pc, #300]	; (8009858 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009730:	2b00      	cmp	r3, #0
 8009732:	d0f0      	beq.n	8009716 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	f003 0302 	and.w	r3, r3, #2
 800973c:	2b00      	cmp	r3, #0
 800973e:	f000 8083 	beq.w	8009848 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8009742:	2300      	movs	r3, #0
 8009744:	60fb      	str	r3, [r7, #12]
 8009746:	4b44      	ldr	r3, [pc, #272]	; (8009858 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009748:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800974a:	4a43      	ldr	r2, [pc, #268]	; (8009858 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800974c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009750:	6413      	str	r3, [r2, #64]	; 0x40
 8009752:	4b41      	ldr	r3, [pc, #260]	; (8009858 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009754:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009756:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800975a:	60fb      	str	r3, [r7, #12]
 800975c:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800975e:	4b3f      	ldr	r3, [pc, #252]	; (800985c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	4a3e      	ldr	r2, [pc, #248]	; (800985c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8009764:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009768:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800976a:	f7f9 f8bb 	bl	80028e4 <HAL_GetTick>
 800976e:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8009770:	e008      	b.n	8009784 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8009772:	f7f9 f8b7 	bl	80028e4 <HAL_GetTick>
 8009776:	4602      	mov	r2, r0
 8009778:	697b      	ldr	r3, [r7, #20]
 800977a:	1ad3      	subs	r3, r2, r3
 800977c:	2b02      	cmp	r3, #2
 800977e:	d901      	bls.n	8009784 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8009780:	2303      	movs	r3, #3
 8009782:	e062      	b.n	800984a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8009784:	4b35      	ldr	r3, [pc, #212]	; (800985c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800978c:	2b00      	cmp	r3, #0
 800978e:	d0f0      	beq.n	8009772 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8009790:	4b31      	ldr	r3, [pc, #196]	; (8009858 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009792:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009794:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009798:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800979a:	693b      	ldr	r3, [r7, #16]
 800979c:	2b00      	cmp	r3, #0
 800979e:	d02f      	beq.n	8009800 <HAL_RCCEx_PeriphCLKConfig+0x160>
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	68db      	ldr	r3, [r3, #12]
 80097a4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80097a8:	693a      	ldr	r2, [r7, #16]
 80097aa:	429a      	cmp	r2, r3
 80097ac:	d028      	beq.n	8009800 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80097ae:	4b2a      	ldr	r3, [pc, #168]	; (8009858 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80097b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80097b2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80097b6:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80097b8:	4b29      	ldr	r3, [pc, #164]	; (8009860 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80097ba:	2201      	movs	r2, #1
 80097bc:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80097be:	4b28      	ldr	r3, [pc, #160]	; (8009860 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80097c0:	2200      	movs	r2, #0
 80097c2:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80097c4:	4a24      	ldr	r2, [pc, #144]	; (8009858 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80097c6:	693b      	ldr	r3, [r7, #16]
 80097c8:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80097ca:	4b23      	ldr	r3, [pc, #140]	; (8009858 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80097cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80097ce:	f003 0301 	and.w	r3, r3, #1
 80097d2:	2b01      	cmp	r3, #1
 80097d4:	d114      	bne.n	8009800 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80097d6:	f7f9 f885 	bl	80028e4 <HAL_GetTick>
 80097da:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80097dc:	e00a      	b.n	80097f4 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80097de:	f7f9 f881 	bl	80028e4 <HAL_GetTick>
 80097e2:	4602      	mov	r2, r0
 80097e4:	697b      	ldr	r3, [r7, #20]
 80097e6:	1ad3      	subs	r3, r2, r3
 80097e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80097ec:	4293      	cmp	r3, r2
 80097ee:	d901      	bls.n	80097f4 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 80097f0:	2303      	movs	r3, #3
 80097f2:	e02a      	b.n	800984a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80097f4:	4b18      	ldr	r3, [pc, #96]	; (8009858 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80097f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80097f8:	f003 0302 	and.w	r3, r3, #2
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d0ee      	beq.n	80097de <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	68db      	ldr	r3, [r3, #12]
 8009804:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009808:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800980c:	d10d      	bne.n	800982a <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800980e:	4b12      	ldr	r3, [pc, #72]	; (8009858 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009810:	689b      	ldr	r3, [r3, #8]
 8009812:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	68db      	ldr	r3, [r3, #12]
 800981a:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800981e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009822:	490d      	ldr	r1, [pc, #52]	; (8009858 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009824:	4313      	orrs	r3, r2
 8009826:	608b      	str	r3, [r1, #8]
 8009828:	e005      	b.n	8009836 <HAL_RCCEx_PeriphCLKConfig+0x196>
 800982a:	4b0b      	ldr	r3, [pc, #44]	; (8009858 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800982c:	689b      	ldr	r3, [r3, #8]
 800982e:	4a0a      	ldr	r2, [pc, #40]	; (8009858 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009830:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8009834:	6093      	str	r3, [r2, #8]
 8009836:	4b08      	ldr	r3, [pc, #32]	; (8009858 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009838:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	68db      	ldr	r3, [r3, #12]
 800983e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009842:	4905      	ldr	r1, [pc, #20]	; (8009858 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009844:	4313      	orrs	r3, r2
 8009846:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8009848:	2300      	movs	r3, #0
}
 800984a:	4618      	mov	r0, r3
 800984c:	3718      	adds	r7, #24
 800984e:	46bd      	mov	sp, r7
 8009850:	bd80      	pop	{r7, pc}
 8009852:	bf00      	nop
 8009854:	42470068 	.word	0x42470068
 8009858:	40023800 	.word	0x40023800
 800985c:	40007000 	.word	0x40007000
 8009860:	42470e40 	.word	0x42470e40

08009864 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8009864:	b480      	push	{r7}
 8009866:	b087      	sub	sp, #28
 8009868:	af00      	add	r7, sp, #0
 800986a:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 800986c:	2300      	movs	r3, #0
 800986e:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8009870:	2300      	movs	r3, #0
 8009872:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8009874:	2300      	movs	r3, #0
 8009876:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8009878:	2300      	movs	r3, #0
 800987a:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	2b01      	cmp	r3, #1
 8009880:	d13e      	bne.n	8009900 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8009882:	4b23      	ldr	r3, [pc, #140]	; (8009910 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8009884:	689b      	ldr	r3, [r3, #8]
 8009886:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800988a:	60fb      	str	r3, [r7, #12]
 800988c:	68fb      	ldr	r3, [r7, #12]
 800988e:	2b00      	cmp	r3, #0
 8009890:	d005      	beq.n	800989e <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 8009892:	68fb      	ldr	r3, [r7, #12]
 8009894:	2b01      	cmp	r3, #1
 8009896:	d12f      	bne.n	80098f8 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8009898:	4b1e      	ldr	r3, [pc, #120]	; (8009914 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800989a:	617b      	str	r3, [r7, #20]
          break;
 800989c:	e02f      	b.n	80098fe <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800989e:	4b1c      	ldr	r3, [pc, #112]	; (8009910 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80098a0:	685b      	ldr	r3, [r3, #4]
 80098a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80098a6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80098aa:	d108      	bne.n	80098be <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80098ac:	4b18      	ldr	r3, [pc, #96]	; (8009910 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80098ae:	685b      	ldr	r3, [r3, #4]
 80098b0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80098b4:	4a18      	ldr	r2, [pc, #96]	; (8009918 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80098b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80098ba:	613b      	str	r3, [r7, #16]
 80098bc:	e007      	b.n	80098ce <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80098be:	4b14      	ldr	r3, [pc, #80]	; (8009910 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80098c0:	685b      	ldr	r3, [r3, #4]
 80098c2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80098c6:	4a15      	ldr	r2, [pc, #84]	; (800991c <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 80098c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80098cc:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80098ce:	4b10      	ldr	r3, [pc, #64]	; (8009910 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80098d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80098d4:	099b      	lsrs	r3, r3, #6
 80098d6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80098da:	693b      	ldr	r3, [r7, #16]
 80098dc:	fb02 f303 	mul.w	r3, r2, r3
 80098e0:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80098e2:	4b0b      	ldr	r3, [pc, #44]	; (8009910 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80098e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80098e8:	0f1b      	lsrs	r3, r3, #28
 80098ea:	f003 0307 	and.w	r3, r3, #7
 80098ee:	68ba      	ldr	r2, [r7, #8]
 80098f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80098f4:	617b      	str	r3, [r7, #20]
          break;
 80098f6:	e002      	b.n	80098fe <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 80098f8:	2300      	movs	r3, #0
 80098fa:	617b      	str	r3, [r7, #20]
          break;
 80098fc:	bf00      	nop
        }
      }
      break;
 80098fe:	bf00      	nop
    }
  }
  return frequency;
 8009900:	697b      	ldr	r3, [r7, #20]
}
 8009902:	4618      	mov	r0, r3
 8009904:	371c      	adds	r7, #28
 8009906:	46bd      	mov	sp, r7
 8009908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800990c:	4770      	bx	lr
 800990e:	bf00      	nop
 8009910:	40023800 	.word	0x40023800
 8009914:	00bb8000 	.word	0x00bb8000
 8009918:	007a1200 	.word	0x007a1200
 800991c:	00f42400 	.word	0x00f42400

08009920 <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 8009920:	b580      	push	{r7, lr}
 8009922:	b084      	sub	sp, #16
 8009924:	af00      	add	r7, sp, #0
 8009926:	60f8      	str	r0, [r7, #12]
 8009928:	60b9      	str	r1, [r7, #8]
 800992a:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	2b00      	cmp	r3, #0
 8009930:	d101      	bne.n	8009936 <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 8009932:	2301      	movs	r3, #1
 8009934:	e034      	b.n	80099a0 <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 8009936:	68fb      	ldr	r3, [r7, #12]
 8009938:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 800993c:	b2db      	uxtb	r3, r3
 800993e:	2b00      	cmp	r3, #0
 8009940:	d106      	bne.n	8009950 <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8009942:	68fb      	ldr	r3, [r7, #12]
 8009944:	2200      	movs	r2, #0
 8009946:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 800994a:	68f8      	ldr	r0, [r7, #12]
 800994c:	f7f8 fb18 	bl	8001f80 <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	681a      	ldr	r2, [r3, #0]
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	3308      	adds	r3, #8
 8009958:	4619      	mov	r1, r3
 800995a:	4610      	mov	r0, r2
 800995c:	f000 fb3a 	bl	8009fd4 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 8009960:	68fb      	ldr	r3, [r7, #12]
 8009962:	6818      	ldr	r0, [r3, #0]
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	689b      	ldr	r3, [r3, #8]
 8009968:	461a      	mov	r2, r3
 800996a:	68b9      	ldr	r1, [r7, #8]
 800996c:	f000 fb84 	bl	800a078 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 8009970:	68fb      	ldr	r3, [r7, #12]
 8009972:	6858      	ldr	r0, [r3, #4]
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	689a      	ldr	r2, [r3, #8]
 8009978:	68fb      	ldr	r3, [r7, #12]
 800997a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800997c:	6879      	ldr	r1, [r7, #4]
 800997e:	f000 fbb9 	bl	800a0f4 <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	68fa      	ldr	r2, [r7, #12]
 8009988:	6892      	ldr	r2, [r2, #8]
 800998a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800998e:	68fb      	ldr	r3, [r7, #12]
 8009990:	681b      	ldr	r3, [r3, #0]
 8009992:	68fa      	ldr	r2, [r7, #12]
 8009994:	6892      	ldr	r2, [r2, #8]
 8009996:	f041 0101 	orr.w	r1, r1, #1
 800999a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 800999e:	2300      	movs	r3, #0
}
 80099a0:	4618      	mov	r0, r3
 80099a2:	3710      	adds	r7, #16
 80099a4:	46bd      	mov	sp, r7
 80099a6:	bd80      	pop	{r7, pc}

080099a8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80099a8:	b580      	push	{r7, lr}
 80099aa:	b082      	sub	sp, #8
 80099ac:	af00      	add	r7, sp, #0
 80099ae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d101      	bne.n	80099ba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80099b6:	2301      	movs	r3, #1
 80099b8:	e03f      	b.n	8009a3a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80099c0:	b2db      	uxtb	r3, r3
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	d106      	bne.n	80099d4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	2200      	movs	r2, #0
 80099ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80099ce:	6878      	ldr	r0, [r7, #4]
 80099d0:	f7f8 f9fe 	bl	8001dd0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	2224      	movs	r2, #36	; 0x24
 80099d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	68da      	ldr	r2, [r3, #12]
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80099ea:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80099ec:	6878      	ldr	r0, [r7, #4]
 80099ee:	f000 f929 	bl	8009c44 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	691a      	ldr	r2, [r3, #16]
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009a00:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	695a      	ldr	r2, [r3, #20]
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009a10:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	68da      	ldr	r2, [r3, #12]
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009a20:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	2200      	movs	r2, #0
 8009a26:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	2220      	movs	r2, #32
 8009a2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	2220      	movs	r2, #32
 8009a34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8009a38:	2300      	movs	r3, #0
}
 8009a3a:	4618      	mov	r0, r3
 8009a3c:	3708      	adds	r7, #8
 8009a3e:	46bd      	mov	sp, r7
 8009a40:	bd80      	pop	{r7, pc}

08009a42 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009a42:	b580      	push	{r7, lr}
 8009a44:	b08a      	sub	sp, #40	; 0x28
 8009a46:	af02      	add	r7, sp, #8
 8009a48:	60f8      	str	r0, [r7, #12]
 8009a4a:	60b9      	str	r1, [r7, #8]
 8009a4c:	603b      	str	r3, [r7, #0]
 8009a4e:	4613      	mov	r3, r2
 8009a50:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8009a52:	2300      	movs	r3, #0
 8009a54:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009a56:	68fb      	ldr	r3, [r7, #12]
 8009a58:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009a5c:	b2db      	uxtb	r3, r3
 8009a5e:	2b20      	cmp	r3, #32
 8009a60:	d17c      	bne.n	8009b5c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8009a62:	68bb      	ldr	r3, [r7, #8]
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	d002      	beq.n	8009a6e <HAL_UART_Transmit+0x2c>
 8009a68:	88fb      	ldrh	r3, [r7, #6]
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	d101      	bne.n	8009a72 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8009a6e:	2301      	movs	r3, #1
 8009a70:	e075      	b.n	8009b5e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009a72:	68fb      	ldr	r3, [r7, #12]
 8009a74:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009a78:	2b01      	cmp	r3, #1
 8009a7a:	d101      	bne.n	8009a80 <HAL_UART_Transmit+0x3e>
 8009a7c:	2302      	movs	r3, #2
 8009a7e:	e06e      	b.n	8009b5e <HAL_UART_Transmit+0x11c>
 8009a80:	68fb      	ldr	r3, [r7, #12]
 8009a82:	2201      	movs	r2, #1
 8009a84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009a88:	68fb      	ldr	r3, [r7, #12]
 8009a8a:	2200      	movs	r2, #0
 8009a8c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	2221      	movs	r2, #33	; 0x21
 8009a92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009a96:	f7f8 ff25 	bl	80028e4 <HAL_GetTick>
 8009a9a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	88fa      	ldrh	r2, [r7, #6]
 8009aa0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	88fa      	ldrh	r2, [r7, #6]
 8009aa6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	689b      	ldr	r3, [r3, #8]
 8009aac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009ab0:	d108      	bne.n	8009ac4 <HAL_UART_Transmit+0x82>
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	691b      	ldr	r3, [r3, #16]
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	d104      	bne.n	8009ac4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8009aba:	2300      	movs	r3, #0
 8009abc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8009abe:	68bb      	ldr	r3, [r7, #8]
 8009ac0:	61bb      	str	r3, [r7, #24]
 8009ac2:	e003      	b.n	8009acc <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8009ac4:	68bb      	ldr	r3, [r7, #8]
 8009ac6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009ac8:	2300      	movs	r3, #0
 8009aca:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	2200      	movs	r2, #0
 8009ad0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8009ad4:	e02a      	b.n	8009b2c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009ad6:	683b      	ldr	r3, [r7, #0]
 8009ad8:	9300      	str	r3, [sp, #0]
 8009ada:	697b      	ldr	r3, [r7, #20]
 8009adc:	2200      	movs	r2, #0
 8009ade:	2180      	movs	r1, #128	; 0x80
 8009ae0:	68f8      	ldr	r0, [r7, #12]
 8009ae2:	f000 f840 	bl	8009b66 <UART_WaitOnFlagUntilTimeout>
 8009ae6:	4603      	mov	r3, r0
 8009ae8:	2b00      	cmp	r3, #0
 8009aea:	d001      	beq.n	8009af0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8009aec:	2303      	movs	r3, #3
 8009aee:	e036      	b.n	8009b5e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8009af0:	69fb      	ldr	r3, [r7, #28]
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	d10b      	bne.n	8009b0e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009af6:	69bb      	ldr	r3, [r7, #24]
 8009af8:	881b      	ldrh	r3, [r3, #0]
 8009afa:	461a      	mov	r2, r3
 8009afc:	68fb      	ldr	r3, [r7, #12]
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009b04:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8009b06:	69bb      	ldr	r3, [r7, #24]
 8009b08:	3302      	adds	r3, #2
 8009b0a:	61bb      	str	r3, [r7, #24]
 8009b0c:	e007      	b.n	8009b1e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8009b0e:	69fb      	ldr	r3, [r7, #28]
 8009b10:	781a      	ldrb	r2, [r3, #0]
 8009b12:	68fb      	ldr	r3, [r7, #12]
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8009b18:	69fb      	ldr	r3, [r7, #28]
 8009b1a:	3301      	adds	r3, #1
 8009b1c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009b22:	b29b      	uxth	r3, r3
 8009b24:	3b01      	subs	r3, #1
 8009b26:	b29a      	uxth	r2, r3
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009b30:	b29b      	uxth	r3, r3
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	d1cf      	bne.n	8009ad6 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009b36:	683b      	ldr	r3, [r7, #0]
 8009b38:	9300      	str	r3, [sp, #0]
 8009b3a:	697b      	ldr	r3, [r7, #20]
 8009b3c:	2200      	movs	r2, #0
 8009b3e:	2140      	movs	r1, #64	; 0x40
 8009b40:	68f8      	ldr	r0, [r7, #12]
 8009b42:	f000 f810 	bl	8009b66 <UART_WaitOnFlagUntilTimeout>
 8009b46:	4603      	mov	r3, r0
 8009b48:	2b00      	cmp	r3, #0
 8009b4a:	d001      	beq.n	8009b50 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8009b4c:	2303      	movs	r3, #3
 8009b4e:	e006      	b.n	8009b5e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	2220      	movs	r2, #32
 8009b54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8009b58:	2300      	movs	r3, #0
 8009b5a:	e000      	b.n	8009b5e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8009b5c:	2302      	movs	r3, #2
  }
}
 8009b5e:	4618      	mov	r0, r3
 8009b60:	3720      	adds	r7, #32
 8009b62:	46bd      	mov	sp, r7
 8009b64:	bd80      	pop	{r7, pc}

08009b66 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8009b66:	b580      	push	{r7, lr}
 8009b68:	b090      	sub	sp, #64	; 0x40
 8009b6a:	af00      	add	r7, sp, #0
 8009b6c:	60f8      	str	r0, [r7, #12]
 8009b6e:	60b9      	str	r1, [r7, #8]
 8009b70:	603b      	str	r3, [r7, #0]
 8009b72:	4613      	mov	r3, r2
 8009b74:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009b76:	e050      	b.n	8009c1a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009b78:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009b7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b7e:	d04c      	beq.n	8009c1a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8009b80:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	d007      	beq.n	8009b96 <UART_WaitOnFlagUntilTimeout+0x30>
 8009b86:	f7f8 fead 	bl	80028e4 <HAL_GetTick>
 8009b8a:	4602      	mov	r2, r0
 8009b8c:	683b      	ldr	r3, [r7, #0]
 8009b8e:	1ad3      	subs	r3, r2, r3
 8009b90:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009b92:	429a      	cmp	r2, r3
 8009b94:	d241      	bcs.n	8009c1a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009b96:	68fb      	ldr	r3, [r7, #12]
 8009b98:	681b      	ldr	r3, [r3, #0]
 8009b9a:	330c      	adds	r3, #12
 8009b9c:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ba0:	e853 3f00 	ldrex	r3, [r3]
 8009ba4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009ba6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ba8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8009bac:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009bae:	68fb      	ldr	r3, [r7, #12]
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	330c      	adds	r3, #12
 8009bb4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8009bb6:	637a      	str	r2, [r7, #52]	; 0x34
 8009bb8:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bba:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009bbc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009bbe:	e841 2300 	strex	r3, r2, [r1]
 8009bc2:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8009bc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d1e5      	bne.n	8009b96 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009bca:	68fb      	ldr	r3, [r7, #12]
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	3314      	adds	r3, #20
 8009bd0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bd2:	697b      	ldr	r3, [r7, #20]
 8009bd4:	e853 3f00 	ldrex	r3, [r3]
 8009bd8:	613b      	str	r3, [r7, #16]
   return(result);
 8009bda:	693b      	ldr	r3, [r7, #16]
 8009bdc:	f023 0301 	bic.w	r3, r3, #1
 8009be0:	63bb      	str	r3, [r7, #56]	; 0x38
 8009be2:	68fb      	ldr	r3, [r7, #12]
 8009be4:	681b      	ldr	r3, [r3, #0]
 8009be6:	3314      	adds	r3, #20
 8009be8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009bea:	623a      	str	r2, [r7, #32]
 8009bec:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bee:	69f9      	ldr	r1, [r7, #28]
 8009bf0:	6a3a      	ldr	r2, [r7, #32]
 8009bf2:	e841 2300 	strex	r3, r2, [r1]
 8009bf6:	61bb      	str	r3, [r7, #24]
   return(result);
 8009bf8:	69bb      	ldr	r3, [r7, #24]
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	d1e5      	bne.n	8009bca <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8009bfe:	68fb      	ldr	r3, [r7, #12]
 8009c00:	2220      	movs	r2, #32
 8009c02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8009c06:	68fb      	ldr	r3, [r7, #12]
 8009c08:	2220      	movs	r2, #32
 8009c0a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8009c0e:	68fb      	ldr	r3, [r7, #12]
 8009c10:	2200      	movs	r2, #0
 8009c12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8009c16:	2303      	movs	r3, #3
 8009c18:	e00f      	b.n	8009c3a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	681a      	ldr	r2, [r3, #0]
 8009c20:	68bb      	ldr	r3, [r7, #8]
 8009c22:	4013      	ands	r3, r2
 8009c24:	68ba      	ldr	r2, [r7, #8]
 8009c26:	429a      	cmp	r2, r3
 8009c28:	bf0c      	ite	eq
 8009c2a:	2301      	moveq	r3, #1
 8009c2c:	2300      	movne	r3, #0
 8009c2e:	b2db      	uxtb	r3, r3
 8009c30:	461a      	mov	r2, r3
 8009c32:	79fb      	ldrb	r3, [r7, #7]
 8009c34:	429a      	cmp	r2, r3
 8009c36:	d09f      	beq.n	8009b78 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8009c38:	2300      	movs	r3, #0
}
 8009c3a:	4618      	mov	r0, r3
 8009c3c:	3740      	adds	r7, #64	; 0x40
 8009c3e:	46bd      	mov	sp, r7
 8009c40:	bd80      	pop	{r7, pc}
	...

08009c44 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009c44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c48:	b09f      	sub	sp, #124	; 0x7c
 8009c4a:	af00      	add	r7, sp, #0
 8009c4c:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009c4e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	691b      	ldr	r3, [r3, #16]
 8009c54:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8009c58:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009c5a:	68d9      	ldr	r1, [r3, #12]
 8009c5c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009c5e:	681a      	ldr	r2, [r3, #0]
 8009c60:	ea40 0301 	orr.w	r3, r0, r1
 8009c64:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009c66:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009c68:	689a      	ldr	r2, [r3, #8]
 8009c6a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009c6c:	691b      	ldr	r3, [r3, #16]
 8009c6e:	431a      	orrs	r2, r3
 8009c70:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009c72:	695b      	ldr	r3, [r3, #20]
 8009c74:	431a      	orrs	r2, r3
 8009c76:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009c78:	69db      	ldr	r3, [r3, #28]
 8009c7a:	4313      	orrs	r3, r2
 8009c7c:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8009c7e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	68db      	ldr	r3, [r3, #12]
 8009c84:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8009c88:	f021 010c 	bic.w	r1, r1, #12
 8009c8c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009c8e:	681a      	ldr	r2, [r3, #0]
 8009c90:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009c92:	430b      	orrs	r3, r1
 8009c94:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009c96:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	695b      	ldr	r3, [r3, #20]
 8009c9c:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8009ca0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009ca2:	6999      	ldr	r1, [r3, #24]
 8009ca4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009ca6:	681a      	ldr	r2, [r3, #0]
 8009ca8:	ea40 0301 	orr.w	r3, r0, r1
 8009cac:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009cae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009cb0:	681a      	ldr	r2, [r3, #0]
 8009cb2:	4bc5      	ldr	r3, [pc, #788]	; (8009fc8 <UART_SetConfig+0x384>)
 8009cb4:	429a      	cmp	r2, r3
 8009cb6:	d004      	beq.n	8009cc2 <UART_SetConfig+0x7e>
 8009cb8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009cba:	681a      	ldr	r2, [r3, #0]
 8009cbc:	4bc3      	ldr	r3, [pc, #780]	; (8009fcc <UART_SetConfig+0x388>)
 8009cbe:	429a      	cmp	r2, r3
 8009cc0:	d103      	bne.n	8009cca <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009cc2:	f7ff fcd9 	bl	8009678 <HAL_RCC_GetPCLK2Freq>
 8009cc6:	6778      	str	r0, [r7, #116]	; 0x74
 8009cc8:	e002      	b.n	8009cd0 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009cca:	f7ff fcc1 	bl	8009650 <HAL_RCC_GetPCLK1Freq>
 8009cce:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009cd0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009cd2:	69db      	ldr	r3, [r3, #28]
 8009cd4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009cd8:	f040 80b6 	bne.w	8009e48 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009cdc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009cde:	461c      	mov	r4, r3
 8009ce0:	f04f 0500 	mov.w	r5, #0
 8009ce4:	4622      	mov	r2, r4
 8009ce6:	462b      	mov	r3, r5
 8009ce8:	1891      	adds	r1, r2, r2
 8009cea:	6439      	str	r1, [r7, #64]	; 0x40
 8009cec:	415b      	adcs	r3, r3
 8009cee:	647b      	str	r3, [r7, #68]	; 0x44
 8009cf0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8009cf4:	1912      	adds	r2, r2, r4
 8009cf6:	eb45 0303 	adc.w	r3, r5, r3
 8009cfa:	f04f 0000 	mov.w	r0, #0
 8009cfe:	f04f 0100 	mov.w	r1, #0
 8009d02:	00d9      	lsls	r1, r3, #3
 8009d04:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8009d08:	00d0      	lsls	r0, r2, #3
 8009d0a:	4602      	mov	r2, r0
 8009d0c:	460b      	mov	r3, r1
 8009d0e:	1911      	adds	r1, r2, r4
 8009d10:	6639      	str	r1, [r7, #96]	; 0x60
 8009d12:	416b      	adcs	r3, r5
 8009d14:	667b      	str	r3, [r7, #100]	; 0x64
 8009d16:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009d18:	685b      	ldr	r3, [r3, #4]
 8009d1a:	461a      	mov	r2, r3
 8009d1c:	f04f 0300 	mov.w	r3, #0
 8009d20:	1891      	adds	r1, r2, r2
 8009d22:	63b9      	str	r1, [r7, #56]	; 0x38
 8009d24:	415b      	adcs	r3, r3
 8009d26:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009d28:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009d2c:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8009d30:	f7f6 fa9e 	bl	8000270 <__aeabi_uldivmod>
 8009d34:	4602      	mov	r2, r0
 8009d36:	460b      	mov	r3, r1
 8009d38:	4ba5      	ldr	r3, [pc, #660]	; (8009fd0 <UART_SetConfig+0x38c>)
 8009d3a:	fba3 2302 	umull	r2, r3, r3, r2
 8009d3e:	095b      	lsrs	r3, r3, #5
 8009d40:	011e      	lsls	r6, r3, #4
 8009d42:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009d44:	461c      	mov	r4, r3
 8009d46:	f04f 0500 	mov.w	r5, #0
 8009d4a:	4622      	mov	r2, r4
 8009d4c:	462b      	mov	r3, r5
 8009d4e:	1891      	adds	r1, r2, r2
 8009d50:	6339      	str	r1, [r7, #48]	; 0x30
 8009d52:	415b      	adcs	r3, r3
 8009d54:	637b      	str	r3, [r7, #52]	; 0x34
 8009d56:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8009d5a:	1912      	adds	r2, r2, r4
 8009d5c:	eb45 0303 	adc.w	r3, r5, r3
 8009d60:	f04f 0000 	mov.w	r0, #0
 8009d64:	f04f 0100 	mov.w	r1, #0
 8009d68:	00d9      	lsls	r1, r3, #3
 8009d6a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8009d6e:	00d0      	lsls	r0, r2, #3
 8009d70:	4602      	mov	r2, r0
 8009d72:	460b      	mov	r3, r1
 8009d74:	1911      	adds	r1, r2, r4
 8009d76:	65b9      	str	r1, [r7, #88]	; 0x58
 8009d78:	416b      	adcs	r3, r5
 8009d7a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009d7c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009d7e:	685b      	ldr	r3, [r3, #4]
 8009d80:	461a      	mov	r2, r3
 8009d82:	f04f 0300 	mov.w	r3, #0
 8009d86:	1891      	adds	r1, r2, r2
 8009d88:	62b9      	str	r1, [r7, #40]	; 0x28
 8009d8a:	415b      	adcs	r3, r3
 8009d8c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009d8e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009d92:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8009d96:	f7f6 fa6b 	bl	8000270 <__aeabi_uldivmod>
 8009d9a:	4602      	mov	r2, r0
 8009d9c:	460b      	mov	r3, r1
 8009d9e:	4b8c      	ldr	r3, [pc, #560]	; (8009fd0 <UART_SetConfig+0x38c>)
 8009da0:	fba3 1302 	umull	r1, r3, r3, r2
 8009da4:	095b      	lsrs	r3, r3, #5
 8009da6:	2164      	movs	r1, #100	; 0x64
 8009da8:	fb01 f303 	mul.w	r3, r1, r3
 8009dac:	1ad3      	subs	r3, r2, r3
 8009dae:	00db      	lsls	r3, r3, #3
 8009db0:	3332      	adds	r3, #50	; 0x32
 8009db2:	4a87      	ldr	r2, [pc, #540]	; (8009fd0 <UART_SetConfig+0x38c>)
 8009db4:	fba2 2303 	umull	r2, r3, r2, r3
 8009db8:	095b      	lsrs	r3, r3, #5
 8009dba:	005b      	lsls	r3, r3, #1
 8009dbc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8009dc0:	441e      	add	r6, r3
 8009dc2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009dc4:	4618      	mov	r0, r3
 8009dc6:	f04f 0100 	mov.w	r1, #0
 8009dca:	4602      	mov	r2, r0
 8009dcc:	460b      	mov	r3, r1
 8009dce:	1894      	adds	r4, r2, r2
 8009dd0:	623c      	str	r4, [r7, #32]
 8009dd2:	415b      	adcs	r3, r3
 8009dd4:	627b      	str	r3, [r7, #36]	; 0x24
 8009dd6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009dda:	1812      	adds	r2, r2, r0
 8009ddc:	eb41 0303 	adc.w	r3, r1, r3
 8009de0:	f04f 0400 	mov.w	r4, #0
 8009de4:	f04f 0500 	mov.w	r5, #0
 8009de8:	00dd      	lsls	r5, r3, #3
 8009dea:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8009dee:	00d4      	lsls	r4, r2, #3
 8009df0:	4622      	mov	r2, r4
 8009df2:	462b      	mov	r3, r5
 8009df4:	1814      	adds	r4, r2, r0
 8009df6:	653c      	str	r4, [r7, #80]	; 0x50
 8009df8:	414b      	adcs	r3, r1
 8009dfa:	657b      	str	r3, [r7, #84]	; 0x54
 8009dfc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009dfe:	685b      	ldr	r3, [r3, #4]
 8009e00:	461a      	mov	r2, r3
 8009e02:	f04f 0300 	mov.w	r3, #0
 8009e06:	1891      	adds	r1, r2, r2
 8009e08:	61b9      	str	r1, [r7, #24]
 8009e0a:	415b      	adcs	r3, r3
 8009e0c:	61fb      	str	r3, [r7, #28]
 8009e0e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009e12:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8009e16:	f7f6 fa2b 	bl	8000270 <__aeabi_uldivmod>
 8009e1a:	4602      	mov	r2, r0
 8009e1c:	460b      	mov	r3, r1
 8009e1e:	4b6c      	ldr	r3, [pc, #432]	; (8009fd0 <UART_SetConfig+0x38c>)
 8009e20:	fba3 1302 	umull	r1, r3, r3, r2
 8009e24:	095b      	lsrs	r3, r3, #5
 8009e26:	2164      	movs	r1, #100	; 0x64
 8009e28:	fb01 f303 	mul.w	r3, r1, r3
 8009e2c:	1ad3      	subs	r3, r2, r3
 8009e2e:	00db      	lsls	r3, r3, #3
 8009e30:	3332      	adds	r3, #50	; 0x32
 8009e32:	4a67      	ldr	r2, [pc, #412]	; (8009fd0 <UART_SetConfig+0x38c>)
 8009e34:	fba2 2303 	umull	r2, r3, r2, r3
 8009e38:	095b      	lsrs	r3, r3, #5
 8009e3a:	f003 0207 	and.w	r2, r3, #7
 8009e3e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	4432      	add	r2, r6
 8009e44:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009e46:	e0b9      	b.n	8009fbc <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009e48:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009e4a:	461c      	mov	r4, r3
 8009e4c:	f04f 0500 	mov.w	r5, #0
 8009e50:	4622      	mov	r2, r4
 8009e52:	462b      	mov	r3, r5
 8009e54:	1891      	adds	r1, r2, r2
 8009e56:	6139      	str	r1, [r7, #16]
 8009e58:	415b      	adcs	r3, r3
 8009e5a:	617b      	str	r3, [r7, #20]
 8009e5c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8009e60:	1912      	adds	r2, r2, r4
 8009e62:	eb45 0303 	adc.w	r3, r5, r3
 8009e66:	f04f 0000 	mov.w	r0, #0
 8009e6a:	f04f 0100 	mov.w	r1, #0
 8009e6e:	00d9      	lsls	r1, r3, #3
 8009e70:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8009e74:	00d0      	lsls	r0, r2, #3
 8009e76:	4602      	mov	r2, r0
 8009e78:	460b      	mov	r3, r1
 8009e7a:	eb12 0804 	adds.w	r8, r2, r4
 8009e7e:	eb43 0905 	adc.w	r9, r3, r5
 8009e82:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009e84:	685b      	ldr	r3, [r3, #4]
 8009e86:	4618      	mov	r0, r3
 8009e88:	f04f 0100 	mov.w	r1, #0
 8009e8c:	f04f 0200 	mov.w	r2, #0
 8009e90:	f04f 0300 	mov.w	r3, #0
 8009e94:	008b      	lsls	r3, r1, #2
 8009e96:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8009e9a:	0082      	lsls	r2, r0, #2
 8009e9c:	4640      	mov	r0, r8
 8009e9e:	4649      	mov	r1, r9
 8009ea0:	f7f6 f9e6 	bl	8000270 <__aeabi_uldivmod>
 8009ea4:	4602      	mov	r2, r0
 8009ea6:	460b      	mov	r3, r1
 8009ea8:	4b49      	ldr	r3, [pc, #292]	; (8009fd0 <UART_SetConfig+0x38c>)
 8009eaa:	fba3 2302 	umull	r2, r3, r3, r2
 8009eae:	095b      	lsrs	r3, r3, #5
 8009eb0:	011e      	lsls	r6, r3, #4
 8009eb2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009eb4:	4618      	mov	r0, r3
 8009eb6:	f04f 0100 	mov.w	r1, #0
 8009eba:	4602      	mov	r2, r0
 8009ebc:	460b      	mov	r3, r1
 8009ebe:	1894      	adds	r4, r2, r2
 8009ec0:	60bc      	str	r4, [r7, #8]
 8009ec2:	415b      	adcs	r3, r3
 8009ec4:	60fb      	str	r3, [r7, #12]
 8009ec6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009eca:	1812      	adds	r2, r2, r0
 8009ecc:	eb41 0303 	adc.w	r3, r1, r3
 8009ed0:	f04f 0400 	mov.w	r4, #0
 8009ed4:	f04f 0500 	mov.w	r5, #0
 8009ed8:	00dd      	lsls	r5, r3, #3
 8009eda:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8009ede:	00d4      	lsls	r4, r2, #3
 8009ee0:	4622      	mov	r2, r4
 8009ee2:	462b      	mov	r3, r5
 8009ee4:	1814      	adds	r4, r2, r0
 8009ee6:	64bc      	str	r4, [r7, #72]	; 0x48
 8009ee8:	414b      	adcs	r3, r1
 8009eea:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009eec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009eee:	685b      	ldr	r3, [r3, #4]
 8009ef0:	4618      	mov	r0, r3
 8009ef2:	f04f 0100 	mov.w	r1, #0
 8009ef6:	f04f 0200 	mov.w	r2, #0
 8009efa:	f04f 0300 	mov.w	r3, #0
 8009efe:	008b      	lsls	r3, r1, #2
 8009f00:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8009f04:	0082      	lsls	r2, r0, #2
 8009f06:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8009f0a:	f7f6 f9b1 	bl	8000270 <__aeabi_uldivmod>
 8009f0e:	4602      	mov	r2, r0
 8009f10:	460b      	mov	r3, r1
 8009f12:	4b2f      	ldr	r3, [pc, #188]	; (8009fd0 <UART_SetConfig+0x38c>)
 8009f14:	fba3 1302 	umull	r1, r3, r3, r2
 8009f18:	095b      	lsrs	r3, r3, #5
 8009f1a:	2164      	movs	r1, #100	; 0x64
 8009f1c:	fb01 f303 	mul.w	r3, r1, r3
 8009f20:	1ad3      	subs	r3, r2, r3
 8009f22:	011b      	lsls	r3, r3, #4
 8009f24:	3332      	adds	r3, #50	; 0x32
 8009f26:	4a2a      	ldr	r2, [pc, #168]	; (8009fd0 <UART_SetConfig+0x38c>)
 8009f28:	fba2 2303 	umull	r2, r3, r2, r3
 8009f2c:	095b      	lsrs	r3, r3, #5
 8009f2e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009f32:	441e      	add	r6, r3
 8009f34:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009f36:	4618      	mov	r0, r3
 8009f38:	f04f 0100 	mov.w	r1, #0
 8009f3c:	4602      	mov	r2, r0
 8009f3e:	460b      	mov	r3, r1
 8009f40:	1894      	adds	r4, r2, r2
 8009f42:	603c      	str	r4, [r7, #0]
 8009f44:	415b      	adcs	r3, r3
 8009f46:	607b      	str	r3, [r7, #4]
 8009f48:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009f4c:	1812      	adds	r2, r2, r0
 8009f4e:	eb41 0303 	adc.w	r3, r1, r3
 8009f52:	f04f 0400 	mov.w	r4, #0
 8009f56:	f04f 0500 	mov.w	r5, #0
 8009f5a:	00dd      	lsls	r5, r3, #3
 8009f5c:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8009f60:	00d4      	lsls	r4, r2, #3
 8009f62:	4622      	mov	r2, r4
 8009f64:	462b      	mov	r3, r5
 8009f66:	eb12 0a00 	adds.w	sl, r2, r0
 8009f6a:	eb43 0b01 	adc.w	fp, r3, r1
 8009f6e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009f70:	685b      	ldr	r3, [r3, #4]
 8009f72:	4618      	mov	r0, r3
 8009f74:	f04f 0100 	mov.w	r1, #0
 8009f78:	f04f 0200 	mov.w	r2, #0
 8009f7c:	f04f 0300 	mov.w	r3, #0
 8009f80:	008b      	lsls	r3, r1, #2
 8009f82:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8009f86:	0082      	lsls	r2, r0, #2
 8009f88:	4650      	mov	r0, sl
 8009f8a:	4659      	mov	r1, fp
 8009f8c:	f7f6 f970 	bl	8000270 <__aeabi_uldivmod>
 8009f90:	4602      	mov	r2, r0
 8009f92:	460b      	mov	r3, r1
 8009f94:	4b0e      	ldr	r3, [pc, #56]	; (8009fd0 <UART_SetConfig+0x38c>)
 8009f96:	fba3 1302 	umull	r1, r3, r3, r2
 8009f9a:	095b      	lsrs	r3, r3, #5
 8009f9c:	2164      	movs	r1, #100	; 0x64
 8009f9e:	fb01 f303 	mul.w	r3, r1, r3
 8009fa2:	1ad3      	subs	r3, r2, r3
 8009fa4:	011b      	lsls	r3, r3, #4
 8009fa6:	3332      	adds	r3, #50	; 0x32
 8009fa8:	4a09      	ldr	r2, [pc, #36]	; (8009fd0 <UART_SetConfig+0x38c>)
 8009faa:	fba2 2303 	umull	r2, r3, r2, r3
 8009fae:	095b      	lsrs	r3, r3, #5
 8009fb0:	f003 020f 	and.w	r2, r3, #15
 8009fb4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009fb6:	681b      	ldr	r3, [r3, #0]
 8009fb8:	4432      	add	r2, r6
 8009fba:	609a      	str	r2, [r3, #8]
}
 8009fbc:	bf00      	nop
 8009fbe:	377c      	adds	r7, #124	; 0x7c
 8009fc0:	46bd      	mov	sp, r7
 8009fc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009fc6:	bf00      	nop
 8009fc8:	40011000 	.word	0x40011000
 8009fcc:	40011400 	.word	0x40011400
 8009fd0:	51eb851f 	.word	0x51eb851f

08009fd4 <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 8009fd4:	b480      	push	{r7}
 8009fd6:	b085      	sub	sp, #20
 8009fd8:	af00      	add	r7, sp, #0
 8009fda:	6078      	str	r0, [r7, #4]
 8009fdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 8009fde:	2300      	movs	r3, #0
 8009fe0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 8009fe2:	683b      	ldr	r3, [r7, #0]
 8009fe4:	681a      	ldr	r2, [r3, #0]
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009fec:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 8009fee:	68fa      	ldr	r2, [r7, #12]
 8009ff0:	4b20      	ldr	r3, [pc, #128]	; (800a074 <FSMC_NORSRAM_Init+0xa0>)
 8009ff2:	4013      	ands	r3, r2
 8009ff4:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8009ff6:	683b      	ldr	r3, [r7, #0]
 8009ff8:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 8009ffa:	683b      	ldr	r3, [r7, #0]
 8009ffc:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8009ffe:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 800a000:	683b      	ldr	r3, [r7, #0]
 800a002:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 800a004:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 800a006:	683b      	ldr	r3, [r7, #0]
 800a008:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 800a00a:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 800a00c:	683b      	ldr	r3, [r7, #0]
 800a00e:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 800a010:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 800a012:	683b      	ldr	r3, [r7, #0]
 800a014:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 800a016:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 800a018:	683b      	ldr	r3, [r7, #0]
 800a01a:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 800a01c:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 800a01e:	683b      	ldr	r3, [r7, #0]
 800a020:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 800a022:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 800a024:	683b      	ldr	r3, [r7, #0]
 800a026:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                     Init->WriteOperation       |\
 800a028:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 800a02a:	683b      	ldr	r3, [r7, #0]
 800a02c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                     Init->WaitSignal           |\
 800a02e:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 800a030:	683b      	ldr	r3, [r7, #0]
 800a032:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                     Init->ExtendedMode         |\
 800a034:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 800a036:	683b      	ldr	r3, [r7, #0]
 800a038:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                     Init->AsynchronousWait     |\
 800a03a:	431a      	orrs	r2, r3
                     Init->WriteBurst
 800a03c:	683b      	ldr	r3, [r7, #0]
 800a03e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                     Init->PageSize             |\
 800a040:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800a042:	68fa      	ldr	r2, [r7, #12]
 800a044:	4313      	orrs	r3, r2
 800a046:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 800a048:	683b      	ldr	r3, [r7, #0]
 800a04a:	689b      	ldr	r3, [r3, #8]
 800a04c:	2b08      	cmp	r3, #8
 800a04e:	d103      	bne.n	800a058 <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 800a050:	68fb      	ldr	r3, [r7, #12]
 800a052:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a056:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 800a058:	683b      	ldr	r3, [r7, #0]
 800a05a:	681a      	ldr	r2, [r3, #0]
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	68f9      	ldr	r1, [r7, #12]
 800a060:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 800a064:	2300      	movs	r3, #0
}
 800a066:	4618      	mov	r0, r3
 800a068:	3714      	adds	r7, #20
 800a06a:	46bd      	mov	sp, r7
 800a06c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a070:	4770      	bx	lr
 800a072:	bf00      	nop
 800a074:	fff00080 	.word	0xfff00080

0800a078 <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800a078:	b480      	push	{r7}
 800a07a:	b087      	sub	sp, #28
 800a07c:	af00      	add	r7, sp, #0
 800a07e:	60f8      	str	r0, [r7, #12]
 800a080:	60b9      	str	r1, [r7, #8]
 800a082:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 800a084:	2300      	movs	r3, #0
 800a086:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	1c5a      	adds	r2, r3, #1
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a092:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 800a094:	697b      	ldr	r3, [r7, #20]
 800a096:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 800a09a:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800a09c:	68bb      	ldr	r3, [r7, #8]
 800a09e:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 800a0a0:	68bb      	ldr	r3, [r7, #8]
 800a0a2:	685b      	ldr	r3, [r3, #4]
 800a0a4:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800a0a6:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 800a0a8:	68bb      	ldr	r3, [r7, #8]
 800a0aa:	689b      	ldr	r3, [r3, #8]
 800a0ac:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 800a0ae:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 800a0b0:	68bb      	ldr	r3, [r7, #8]
 800a0b2:	68db      	ldr	r3, [r3, #12]
 800a0b4:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 800a0b6:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 800a0b8:	68bb      	ldr	r3, [r7, #8]
 800a0ba:	691b      	ldr	r3, [r3, #16]
 800a0bc:	3b01      	subs	r3, #1
 800a0be:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 800a0c0:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 800a0c2:	68bb      	ldr	r3, [r7, #8]
 800a0c4:	695b      	ldr	r3, [r3, #20]
 800a0c6:	3b02      	subs	r3, #2
 800a0c8:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 800a0ca:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 800a0cc:	68bb      	ldr	r3, [r7, #8]
 800a0ce:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800a0d0:	4313      	orrs	r3, r2
 800a0d2:	697a      	ldr	r2, [r7, #20]
 800a0d4:	4313      	orrs	r3, r2
 800a0d6:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	1c5a      	adds	r2, r3, #1
 800a0dc:	68fb      	ldr	r3, [r7, #12]
 800a0de:	6979      	ldr	r1, [r7, #20]
 800a0e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 800a0e4:	2300      	movs	r3, #0
}
 800a0e6:	4618      	mov	r0, r3
 800a0e8:	371c      	adds	r7, #28
 800a0ea:	46bd      	mov	sp, r7
 800a0ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0f0:	4770      	bx	lr
	...

0800a0f4 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 800a0f4:	b480      	push	{r7}
 800a0f6:	b087      	sub	sp, #28
 800a0f8:	af00      	add	r7, sp, #0
 800a0fa:	60f8      	str	r0, [r7, #12]
 800a0fc:	60b9      	str	r1, [r7, #8]
 800a0fe:	607a      	str	r2, [r7, #4]
 800a100:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 800a102:	2300      	movs	r3, #0
 800a104:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 800a106:	683b      	ldr	r3, [r7, #0]
 800a108:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a10c:	d122      	bne.n	800a154 <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 800a10e:	68fb      	ldr	r3, [r7, #12]
 800a110:	687a      	ldr	r2, [r7, #4]
 800a112:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a116:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 800a118:	697a      	ldr	r2, [r7, #20]
 800a11a:	4b15      	ldr	r3, [pc, #84]	; (800a170 <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 800a11c:	4013      	ands	r3, r2
 800a11e:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800a120:	68bb      	ldr	r3, [r7, #8]
 800a122:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 800a124:	68bb      	ldr	r3, [r7, #8]
 800a126:	685b      	ldr	r3, [r3, #4]
 800a128:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800a12a:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 800a12c:	68bb      	ldr	r3, [r7, #8]
 800a12e:	689b      	ldr	r3, [r3, #8]
 800a130:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 800a132:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 800a134:	68bb      	ldr	r3, [r7, #8]
 800a136:	68db      	ldr	r3, [r3, #12]
 800a138:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 800a13a:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 800a13c:	68bb      	ldr	r3, [r7, #8]
 800a13e:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 800a140:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800a142:	697a      	ldr	r2, [r7, #20]
 800a144:	4313      	orrs	r3, r2
 800a146:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 800a148:	68fb      	ldr	r3, [r7, #12]
 800a14a:	687a      	ldr	r2, [r7, #4]
 800a14c:	6979      	ldr	r1, [r7, #20]
 800a14e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800a152:	e005      	b.n	800a160 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 800a154:	68fb      	ldr	r3, [r7, #12]
 800a156:	687a      	ldr	r2, [r7, #4]
 800a158:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 800a15c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 800a160:	2300      	movs	r3, #0
}
 800a162:	4618      	mov	r0, r3
 800a164:	371c      	adds	r7, #28
 800a166:	46bd      	mov	sp, r7
 800a168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a16c:	4770      	bx	lr
 800a16e:	bf00      	nop
 800a170:	cff00000 	.word	0xcff00000

0800a174 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a174:	b084      	sub	sp, #16
 800a176:	b580      	push	{r7, lr}
 800a178:	b084      	sub	sp, #16
 800a17a:	af00      	add	r7, sp, #0
 800a17c:	6078      	str	r0, [r7, #4]
 800a17e:	f107 001c 	add.w	r0, r7, #28
 800a182:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a186:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a188:	2b01      	cmp	r3, #1
 800a18a:	d122      	bne.n	800a1d2 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a190:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	68db      	ldr	r3, [r3, #12]
 800a19c:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800a1a0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a1a4:	687a      	ldr	r2, [r7, #4]
 800a1a6:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	68db      	ldr	r3, [r3, #12]
 800a1ac:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800a1b4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a1b6:	2b01      	cmp	r3, #1
 800a1b8:	d105      	bne.n	800a1c6 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	68db      	ldr	r3, [r3, #12]
 800a1be:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800a1c6:	6878      	ldr	r0, [r7, #4]
 800a1c8:	f000 f9a0 	bl	800a50c <USB_CoreReset>
 800a1cc:	4603      	mov	r3, r0
 800a1ce:	73fb      	strb	r3, [r7, #15]
 800a1d0:	e01a      	b.n	800a208 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	68db      	ldr	r3, [r3, #12]
 800a1d6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800a1de:	6878      	ldr	r0, [r7, #4]
 800a1e0:	f000 f994 	bl	800a50c <USB_CoreReset>
 800a1e4:	4603      	mov	r3, r0
 800a1e6:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800a1e8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a1ea:	2b00      	cmp	r3, #0
 800a1ec:	d106      	bne.n	800a1fc <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a1f2:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	639a      	str	r2, [r3, #56]	; 0x38
 800a1fa:	e005      	b.n	800a208 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a200:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800a208:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a20a:	2b01      	cmp	r3, #1
 800a20c:	d10b      	bne.n	800a226 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	689b      	ldr	r3, [r3, #8]
 800a212:	f043 0206 	orr.w	r2, r3, #6
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	689b      	ldr	r3, [r3, #8]
 800a21e:	f043 0220 	orr.w	r2, r3, #32
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800a226:	7bfb      	ldrb	r3, [r7, #15]
}
 800a228:	4618      	mov	r0, r3
 800a22a:	3710      	adds	r7, #16
 800a22c:	46bd      	mov	sp, r7
 800a22e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a232:	b004      	add	sp, #16
 800a234:	4770      	bx	lr

0800a236 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a236:	b480      	push	{r7}
 800a238:	b083      	sub	sp, #12
 800a23a:	af00      	add	r7, sp, #0
 800a23c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	689b      	ldr	r3, [r3, #8]
 800a242:	f043 0201 	orr.w	r2, r3, #1
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a24a:	2300      	movs	r3, #0
}
 800a24c:	4618      	mov	r0, r3
 800a24e:	370c      	adds	r7, #12
 800a250:	46bd      	mov	sp, r7
 800a252:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a256:	4770      	bx	lr

0800a258 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a258:	b480      	push	{r7}
 800a25a:	b083      	sub	sp, #12
 800a25c:	af00      	add	r7, sp, #0
 800a25e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	689b      	ldr	r3, [r3, #8]
 800a264:	f023 0201 	bic.w	r2, r3, #1
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a26c:	2300      	movs	r3, #0
}
 800a26e:	4618      	mov	r0, r3
 800a270:	370c      	adds	r7, #12
 800a272:	46bd      	mov	sp, r7
 800a274:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a278:	4770      	bx	lr

0800a27a <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800a27a:	b580      	push	{r7, lr}
 800a27c:	b084      	sub	sp, #16
 800a27e:	af00      	add	r7, sp, #0
 800a280:	6078      	str	r0, [r7, #4]
 800a282:	460b      	mov	r3, r1
 800a284:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800a286:	2300      	movs	r3, #0
 800a288:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	68db      	ldr	r3, [r3, #12]
 800a28e:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800a296:	78fb      	ldrb	r3, [r7, #3]
 800a298:	2b01      	cmp	r3, #1
 800a29a:	d115      	bne.n	800a2c8 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	68db      	ldr	r3, [r3, #12]
 800a2a0:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800a2a8:	2001      	movs	r0, #1
 800a2aa:	f7f8 fb27 	bl	80028fc <HAL_Delay>
      ms++;
 800a2ae:	68fb      	ldr	r3, [r7, #12]
 800a2b0:	3301      	adds	r3, #1
 800a2b2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800a2b4:	6878      	ldr	r0, [r7, #4]
 800a2b6:	f000 f91a 	bl	800a4ee <USB_GetMode>
 800a2ba:	4603      	mov	r3, r0
 800a2bc:	2b01      	cmp	r3, #1
 800a2be:	d01e      	beq.n	800a2fe <USB_SetCurrentMode+0x84>
 800a2c0:	68fb      	ldr	r3, [r7, #12]
 800a2c2:	2b31      	cmp	r3, #49	; 0x31
 800a2c4:	d9f0      	bls.n	800a2a8 <USB_SetCurrentMode+0x2e>
 800a2c6:	e01a      	b.n	800a2fe <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800a2c8:	78fb      	ldrb	r3, [r7, #3]
 800a2ca:	2b00      	cmp	r3, #0
 800a2cc:	d115      	bne.n	800a2fa <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	68db      	ldr	r3, [r3, #12]
 800a2d2:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800a2da:	2001      	movs	r0, #1
 800a2dc:	f7f8 fb0e 	bl	80028fc <HAL_Delay>
      ms++;
 800a2e0:	68fb      	ldr	r3, [r7, #12]
 800a2e2:	3301      	adds	r3, #1
 800a2e4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800a2e6:	6878      	ldr	r0, [r7, #4]
 800a2e8:	f000 f901 	bl	800a4ee <USB_GetMode>
 800a2ec:	4603      	mov	r3, r0
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	d005      	beq.n	800a2fe <USB_SetCurrentMode+0x84>
 800a2f2:	68fb      	ldr	r3, [r7, #12]
 800a2f4:	2b31      	cmp	r3, #49	; 0x31
 800a2f6:	d9f0      	bls.n	800a2da <USB_SetCurrentMode+0x60>
 800a2f8:	e001      	b.n	800a2fe <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800a2fa:	2301      	movs	r3, #1
 800a2fc:	e005      	b.n	800a30a <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800a2fe:	68fb      	ldr	r3, [r7, #12]
 800a300:	2b32      	cmp	r3, #50	; 0x32
 800a302:	d101      	bne.n	800a308 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800a304:	2301      	movs	r3, #1
 800a306:	e000      	b.n	800a30a <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800a308:	2300      	movs	r3, #0
}
 800a30a:	4618      	mov	r0, r3
 800a30c:	3710      	adds	r7, #16
 800a30e:	46bd      	mov	sp, r7
 800a310:	bd80      	pop	{r7, pc}
	...

0800a314 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800a314:	b480      	push	{r7}
 800a316:	b085      	sub	sp, #20
 800a318:	af00      	add	r7, sp, #0
 800a31a:	6078      	str	r0, [r7, #4]
 800a31c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800a31e:	2300      	movs	r3, #0
 800a320:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a322:	683b      	ldr	r3, [r7, #0]
 800a324:	019b      	lsls	r3, r3, #6
 800a326:	f043 0220 	orr.w	r2, r3, #32
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a32e:	68fb      	ldr	r3, [r7, #12]
 800a330:	3301      	adds	r3, #1
 800a332:	60fb      	str	r3, [r7, #12]
 800a334:	4a08      	ldr	r2, [pc, #32]	; (800a358 <USB_FlushTxFifo+0x44>)
 800a336:	4293      	cmp	r3, r2
 800a338:	d901      	bls.n	800a33e <USB_FlushTxFifo+0x2a>
    {
      return HAL_TIMEOUT;
 800a33a:	2303      	movs	r3, #3
 800a33c:	e006      	b.n	800a34c <USB_FlushTxFifo+0x38>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	691b      	ldr	r3, [r3, #16]
 800a342:	f003 0320 	and.w	r3, r3, #32
 800a346:	2b20      	cmp	r3, #32
 800a348:	d0f1      	beq.n	800a32e <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800a34a:	2300      	movs	r3, #0
}
 800a34c:	4618      	mov	r0, r3
 800a34e:	3714      	adds	r7, #20
 800a350:	46bd      	mov	sp, r7
 800a352:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a356:	4770      	bx	lr
 800a358:	00030d40 	.word	0x00030d40

0800a35c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800a35c:	b480      	push	{r7}
 800a35e:	b085      	sub	sp, #20
 800a360:	af00      	add	r7, sp, #0
 800a362:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a364:	2300      	movs	r3, #0
 800a366:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	2210      	movs	r2, #16
 800a36c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a36e:	68fb      	ldr	r3, [r7, #12]
 800a370:	3301      	adds	r3, #1
 800a372:	60fb      	str	r3, [r7, #12]
 800a374:	4a08      	ldr	r2, [pc, #32]	; (800a398 <USB_FlushRxFifo+0x3c>)
 800a376:	4293      	cmp	r3, r2
 800a378:	d901      	bls.n	800a37e <USB_FlushRxFifo+0x22>
    {
      return HAL_TIMEOUT;
 800a37a:	2303      	movs	r3, #3
 800a37c:	e006      	b.n	800a38c <USB_FlushRxFifo+0x30>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	691b      	ldr	r3, [r3, #16]
 800a382:	f003 0310 	and.w	r3, r3, #16
 800a386:	2b10      	cmp	r3, #16
 800a388:	d0f1      	beq.n	800a36e <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800a38a:	2300      	movs	r3, #0
}
 800a38c:	4618      	mov	r0, r3
 800a38e:	3714      	adds	r7, #20
 800a390:	46bd      	mov	sp, r7
 800a392:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a396:	4770      	bx	lr
 800a398:	00030d40 	.word	0x00030d40

0800a39c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800a39c:	b480      	push	{r7}
 800a39e:	b089      	sub	sp, #36	; 0x24
 800a3a0:	af00      	add	r7, sp, #0
 800a3a2:	60f8      	str	r0, [r7, #12]
 800a3a4:	60b9      	str	r1, [r7, #8]
 800a3a6:	4611      	mov	r1, r2
 800a3a8:	461a      	mov	r2, r3
 800a3aa:	460b      	mov	r3, r1
 800a3ac:	71fb      	strb	r3, [r7, #7]
 800a3ae:	4613      	mov	r3, r2
 800a3b0:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a3b2:	68fb      	ldr	r3, [r7, #12]
 800a3b4:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800a3b6:	68bb      	ldr	r3, [r7, #8]
 800a3b8:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800a3ba:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800a3be:	2b00      	cmp	r3, #0
 800a3c0:	d123      	bne.n	800a40a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800a3c2:	88bb      	ldrh	r3, [r7, #4]
 800a3c4:	3303      	adds	r3, #3
 800a3c6:	089b      	lsrs	r3, r3, #2
 800a3c8:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800a3ca:	2300      	movs	r3, #0
 800a3cc:	61bb      	str	r3, [r7, #24]
 800a3ce:	e018      	b.n	800a402 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800a3d0:	79fb      	ldrb	r3, [r7, #7]
 800a3d2:	031a      	lsls	r2, r3, #12
 800a3d4:	697b      	ldr	r3, [r7, #20]
 800a3d6:	4413      	add	r3, r2
 800a3d8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a3dc:	461a      	mov	r2, r3
 800a3de:	69fb      	ldr	r3, [r7, #28]
 800a3e0:	681b      	ldr	r3, [r3, #0]
 800a3e2:	6013      	str	r3, [r2, #0]
      pSrc++;
 800a3e4:	69fb      	ldr	r3, [r7, #28]
 800a3e6:	3301      	adds	r3, #1
 800a3e8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a3ea:	69fb      	ldr	r3, [r7, #28]
 800a3ec:	3301      	adds	r3, #1
 800a3ee:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a3f0:	69fb      	ldr	r3, [r7, #28]
 800a3f2:	3301      	adds	r3, #1
 800a3f4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a3f6:	69fb      	ldr	r3, [r7, #28]
 800a3f8:	3301      	adds	r3, #1
 800a3fa:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800a3fc:	69bb      	ldr	r3, [r7, #24]
 800a3fe:	3301      	adds	r3, #1
 800a400:	61bb      	str	r3, [r7, #24]
 800a402:	69ba      	ldr	r2, [r7, #24]
 800a404:	693b      	ldr	r3, [r7, #16]
 800a406:	429a      	cmp	r2, r3
 800a408:	d3e2      	bcc.n	800a3d0 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800a40a:	2300      	movs	r3, #0
}
 800a40c:	4618      	mov	r0, r3
 800a40e:	3724      	adds	r7, #36	; 0x24
 800a410:	46bd      	mov	sp, r7
 800a412:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a416:	4770      	bx	lr

0800a418 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800a418:	b480      	push	{r7}
 800a41a:	b08b      	sub	sp, #44	; 0x2c
 800a41c:	af00      	add	r7, sp, #0
 800a41e:	60f8      	str	r0, [r7, #12]
 800a420:	60b9      	str	r1, [r7, #8]
 800a422:	4613      	mov	r3, r2
 800a424:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800a42a:	68bb      	ldr	r3, [r7, #8]
 800a42c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800a42e:	88fb      	ldrh	r3, [r7, #6]
 800a430:	089b      	lsrs	r3, r3, #2
 800a432:	b29b      	uxth	r3, r3
 800a434:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800a436:	88fb      	ldrh	r3, [r7, #6]
 800a438:	f003 0303 	and.w	r3, r3, #3
 800a43c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800a43e:	2300      	movs	r3, #0
 800a440:	623b      	str	r3, [r7, #32]
 800a442:	e014      	b.n	800a46e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800a444:	69bb      	ldr	r3, [r7, #24]
 800a446:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a44a:	681a      	ldr	r2, [r3, #0]
 800a44c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a44e:	601a      	str	r2, [r3, #0]
    pDest++;
 800a450:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a452:	3301      	adds	r3, #1
 800a454:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800a456:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a458:	3301      	adds	r3, #1
 800a45a:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800a45c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a45e:	3301      	adds	r3, #1
 800a460:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800a462:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a464:	3301      	adds	r3, #1
 800a466:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 800a468:	6a3b      	ldr	r3, [r7, #32]
 800a46a:	3301      	adds	r3, #1
 800a46c:	623b      	str	r3, [r7, #32]
 800a46e:	6a3a      	ldr	r2, [r7, #32]
 800a470:	697b      	ldr	r3, [r7, #20]
 800a472:	429a      	cmp	r2, r3
 800a474:	d3e6      	bcc.n	800a444 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800a476:	8bfb      	ldrh	r3, [r7, #30]
 800a478:	2b00      	cmp	r3, #0
 800a47a:	d01e      	beq.n	800a4ba <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800a47c:	2300      	movs	r3, #0
 800a47e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800a480:	69bb      	ldr	r3, [r7, #24]
 800a482:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a486:	461a      	mov	r2, r3
 800a488:	f107 0310 	add.w	r3, r7, #16
 800a48c:	6812      	ldr	r2, [r2, #0]
 800a48e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800a490:	693a      	ldr	r2, [r7, #16]
 800a492:	6a3b      	ldr	r3, [r7, #32]
 800a494:	b2db      	uxtb	r3, r3
 800a496:	00db      	lsls	r3, r3, #3
 800a498:	fa22 f303 	lsr.w	r3, r2, r3
 800a49c:	b2da      	uxtb	r2, r3
 800a49e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a4a0:	701a      	strb	r2, [r3, #0]
      i++;
 800a4a2:	6a3b      	ldr	r3, [r7, #32]
 800a4a4:	3301      	adds	r3, #1
 800a4a6:	623b      	str	r3, [r7, #32]
      pDest++;
 800a4a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a4aa:	3301      	adds	r3, #1
 800a4ac:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800a4ae:	8bfb      	ldrh	r3, [r7, #30]
 800a4b0:	3b01      	subs	r3, #1
 800a4b2:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800a4b4:	8bfb      	ldrh	r3, [r7, #30]
 800a4b6:	2b00      	cmp	r3, #0
 800a4b8:	d1ea      	bne.n	800a490 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800a4ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800a4bc:	4618      	mov	r0, r3
 800a4be:	372c      	adds	r7, #44	; 0x2c
 800a4c0:	46bd      	mov	sp, r7
 800a4c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4c6:	4770      	bx	lr

0800a4c8 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800a4c8:	b480      	push	{r7}
 800a4ca:	b085      	sub	sp, #20
 800a4cc:	af00      	add	r7, sp, #0
 800a4ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	695b      	ldr	r3, [r3, #20]
 800a4d4:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	699b      	ldr	r3, [r3, #24]
 800a4da:	68fa      	ldr	r2, [r7, #12]
 800a4dc:	4013      	ands	r3, r2
 800a4de:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800a4e0:	68fb      	ldr	r3, [r7, #12]
}
 800a4e2:	4618      	mov	r0, r3
 800a4e4:	3714      	adds	r7, #20
 800a4e6:	46bd      	mov	sp, r7
 800a4e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ec:	4770      	bx	lr

0800a4ee <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800a4ee:	b480      	push	{r7}
 800a4f0:	b083      	sub	sp, #12
 800a4f2:	af00      	add	r7, sp, #0
 800a4f4:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	695b      	ldr	r3, [r3, #20]
 800a4fa:	f003 0301 	and.w	r3, r3, #1
}
 800a4fe:	4618      	mov	r0, r3
 800a500:	370c      	adds	r7, #12
 800a502:	46bd      	mov	sp, r7
 800a504:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a508:	4770      	bx	lr
	...

0800a50c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a50c:	b480      	push	{r7}
 800a50e:	b085      	sub	sp, #20
 800a510:	af00      	add	r7, sp, #0
 800a512:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a514:	2300      	movs	r3, #0
 800a516:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800a518:	68fb      	ldr	r3, [r7, #12]
 800a51a:	3301      	adds	r3, #1
 800a51c:	60fb      	str	r3, [r7, #12]
 800a51e:	4a13      	ldr	r2, [pc, #76]	; (800a56c <USB_CoreReset+0x60>)
 800a520:	4293      	cmp	r3, r2
 800a522:	d901      	bls.n	800a528 <USB_CoreReset+0x1c>
    {
      return HAL_TIMEOUT;
 800a524:	2303      	movs	r3, #3
 800a526:	e01a      	b.n	800a55e <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	691b      	ldr	r3, [r3, #16]
 800a52c:	2b00      	cmp	r3, #0
 800a52e:	daf3      	bge.n	800a518 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800a530:	2300      	movs	r3, #0
 800a532:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	691b      	ldr	r3, [r3, #16]
 800a538:	f043 0201 	orr.w	r2, r3, #1
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a540:	68fb      	ldr	r3, [r7, #12]
 800a542:	3301      	adds	r3, #1
 800a544:	60fb      	str	r3, [r7, #12]
 800a546:	4a09      	ldr	r2, [pc, #36]	; (800a56c <USB_CoreReset+0x60>)
 800a548:	4293      	cmp	r3, r2
 800a54a:	d901      	bls.n	800a550 <USB_CoreReset+0x44>
    {
      return HAL_TIMEOUT;
 800a54c:	2303      	movs	r3, #3
 800a54e:	e006      	b.n	800a55e <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	691b      	ldr	r3, [r3, #16]
 800a554:	f003 0301 	and.w	r3, r3, #1
 800a558:	2b01      	cmp	r3, #1
 800a55a:	d0f1      	beq.n	800a540 <USB_CoreReset+0x34>

  return HAL_OK;
 800a55c:	2300      	movs	r3, #0
}
 800a55e:	4618      	mov	r0, r3
 800a560:	3714      	adds	r7, #20
 800a562:	46bd      	mov	sp, r7
 800a564:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a568:	4770      	bx	lr
 800a56a:	bf00      	nop
 800a56c:	00030d40 	.word	0x00030d40

0800a570 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a570:	b084      	sub	sp, #16
 800a572:	b580      	push	{r7, lr}
 800a574:	b084      	sub	sp, #16
 800a576:	af00      	add	r7, sp, #0
 800a578:	6078      	str	r0, [r7, #4]
 800a57a:	f107 001c 	add.w	r0, r7, #28
 800a57e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800a586:	68bb      	ldr	r3, [r7, #8]
 800a588:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800a58c:	461a      	mov	r2, r3
 800a58e:	2300      	movs	r3, #0
 800a590:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a596:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a5a2:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a5ae:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a5ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	d018      	beq.n	800a5f4 <USB_HostInit+0x84>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800a5c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5c4:	2b01      	cmp	r3, #1
 800a5c6:	d10a      	bne.n	800a5de <USB_HostInit+0x6e>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 800a5c8:	68bb      	ldr	r3, [r7, #8]
 800a5ca:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a5ce:	681b      	ldr	r3, [r3, #0]
 800a5d0:	68ba      	ldr	r2, [r7, #8]
 800a5d2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a5d6:	f043 0304 	orr.w	r3, r3, #4
 800a5da:	6013      	str	r3, [r2, #0]
 800a5dc:	e014      	b.n	800a608 <USB_HostInit+0x98>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800a5de:	68bb      	ldr	r3, [r7, #8]
 800a5e0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a5e4:	681b      	ldr	r3, [r3, #0]
 800a5e6:	68ba      	ldr	r2, [r7, #8]
 800a5e8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a5ec:	f023 0304 	bic.w	r3, r3, #4
 800a5f0:	6013      	str	r3, [r2, #0]
 800a5f2:	e009      	b.n	800a608 <USB_HostInit+0x98>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800a5f4:	68bb      	ldr	r3, [r7, #8]
 800a5f6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	68ba      	ldr	r2, [r7, #8]
 800a5fe:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a602:	f023 0304 	bic.w	r3, r3, #4
 800a606:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 800a608:	2110      	movs	r1, #16
 800a60a:	6878      	ldr	r0, [r7, #4]
 800a60c:	f7ff fe82 	bl	800a314 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800a610:	6878      	ldr	r0, [r7, #4]
 800a612:	f7ff fea3 	bl	800a35c <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800a616:	2300      	movs	r3, #0
 800a618:	60fb      	str	r3, [r7, #12]
 800a61a:	e015      	b.n	800a648 <USB_HostInit+0xd8>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 800a61c:	68fb      	ldr	r3, [r7, #12]
 800a61e:	015a      	lsls	r2, r3, #5
 800a620:	68bb      	ldr	r3, [r7, #8]
 800a622:	4413      	add	r3, r2
 800a624:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a628:	461a      	mov	r2, r3
 800a62a:	f04f 33ff 	mov.w	r3, #4294967295
 800a62e:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800a630:	68fb      	ldr	r3, [r7, #12]
 800a632:	015a      	lsls	r2, r3, #5
 800a634:	68bb      	ldr	r3, [r7, #8]
 800a636:	4413      	add	r3, r2
 800a638:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a63c:	461a      	mov	r2, r3
 800a63e:	2300      	movs	r3, #0
 800a640:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800a642:	68fb      	ldr	r3, [r7, #12]
 800a644:	3301      	adds	r3, #1
 800a646:	60fb      	str	r3, [r7, #12]
 800a648:	6a3b      	ldr	r3, [r7, #32]
 800a64a:	68fa      	ldr	r2, [r7, #12]
 800a64c:	429a      	cmp	r2, r3
 800a64e:	d3e5      	bcc.n	800a61c <USB_HostInit+0xac>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	2200      	movs	r2, #0
 800a654:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	f04f 32ff 	mov.w	r2, #4294967295
 800a65c:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a662:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a666:	2b00      	cmp	r3, #0
 800a668:	d00b      	beq.n	800a682 <USB_HostInit+0x112>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a670:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	4a13      	ldr	r2, [pc, #76]	; (800a6c4 <USB_HostInit+0x154>)
 800a676:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	4a13      	ldr	r2, [pc, #76]	; (800a6c8 <USB_HostInit+0x158>)
 800a67c:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 800a680:	e009      	b.n	800a696 <USB_HostInit+0x126>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	2280      	movs	r2, #128	; 0x80
 800a686:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	4a10      	ldr	r2, [pc, #64]	; (800a6cc <USB_HostInit+0x15c>)
 800a68c:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	4a0f      	ldr	r2, [pc, #60]	; (800a6d0 <USB_HostInit+0x160>)
 800a692:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800a696:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a698:	2b00      	cmp	r3, #0
 800a69a:	d105      	bne.n	800a6a8 <USB_HostInit+0x138>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	699b      	ldr	r3, [r3, #24]
 800a6a0:	f043 0210 	orr.w	r2, r3, #16
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	699a      	ldr	r2, [r3, #24]
 800a6ac:	4b09      	ldr	r3, [pc, #36]	; (800a6d4 <USB_HostInit+0x164>)
 800a6ae:	4313      	orrs	r3, r2
 800a6b0:	687a      	ldr	r2, [r7, #4]
 800a6b2:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 800a6b4:	2300      	movs	r3, #0
}
 800a6b6:	4618      	mov	r0, r3
 800a6b8:	3710      	adds	r7, #16
 800a6ba:	46bd      	mov	sp, r7
 800a6bc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a6c0:	b004      	add	sp, #16
 800a6c2:	4770      	bx	lr
 800a6c4:	01000200 	.word	0x01000200
 800a6c8:	00e00300 	.word	0x00e00300
 800a6cc:	00600080 	.word	0x00600080
 800a6d0:	004000e0 	.word	0x004000e0
 800a6d4:	a3200008 	.word	0xa3200008

0800a6d8 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 800a6d8:	b480      	push	{r7}
 800a6da:	b085      	sub	sp, #20
 800a6dc:	af00      	add	r7, sp, #0
 800a6de:	6078      	str	r0, [r7, #4]
 800a6e0:	460b      	mov	r3, r1
 800a6e2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800a6e8:	68fb      	ldr	r3, [r7, #12]
 800a6ea:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	68fa      	ldr	r2, [r7, #12]
 800a6f2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a6f6:	f023 0303 	bic.w	r3, r3, #3
 800a6fa:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800a6fc:	68fb      	ldr	r3, [r7, #12]
 800a6fe:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a702:	681a      	ldr	r2, [r3, #0]
 800a704:	78fb      	ldrb	r3, [r7, #3]
 800a706:	f003 0303 	and.w	r3, r3, #3
 800a70a:	68f9      	ldr	r1, [r7, #12]
 800a70c:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800a710:	4313      	orrs	r3, r2
 800a712:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800a714:	78fb      	ldrb	r3, [r7, #3]
 800a716:	2b01      	cmp	r3, #1
 800a718:	d107      	bne.n	800a72a <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 800a71a:	68fb      	ldr	r3, [r7, #12]
 800a71c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a720:	461a      	mov	r2, r3
 800a722:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800a726:	6053      	str	r3, [r2, #4]
 800a728:	e009      	b.n	800a73e <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 800a72a:	78fb      	ldrb	r3, [r7, #3]
 800a72c:	2b02      	cmp	r3, #2
 800a72e:	d106      	bne.n	800a73e <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 800a730:	68fb      	ldr	r3, [r7, #12]
 800a732:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a736:	461a      	mov	r2, r3
 800a738:	f241 7370 	movw	r3, #6000	; 0x1770
 800a73c:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 800a73e:	2300      	movs	r3, #0
}
 800a740:	4618      	mov	r0, r3
 800a742:	3714      	adds	r7, #20
 800a744:	46bd      	mov	sp, r7
 800a746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a74a:	4770      	bx	lr

0800a74c <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 800a74c:	b580      	push	{r7, lr}
 800a74e:	b084      	sub	sp, #16
 800a750:	af00      	add	r7, sp, #0
 800a752:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 800a758:	2300      	movs	r3, #0
 800a75a:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800a75c:	68fb      	ldr	r3, [r7, #12]
 800a75e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800a766:	68bb      	ldr	r3, [r7, #8]
 800a768:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800a76c:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 800a76e:	68bb      	ldr	r3, [r7, #8]
 800a770:	68fa      	ldr	r2, [r7, #12]
 800a772:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800a776:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a77a:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 800a77c:	2064      	movs	r0, #100	; 0x64
 800a77e:	f7f8 f8bd 	bl	80028fc <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 800a782:	68bb      	ldr	r3, [r7, #8]
 800a784:	68fa      	ldr	r2, [r7, #12]
 800a786:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800a78a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a78e:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 800a790:	200a      	movs	r0, #10
 800a792:	f7f8 f8b3 	bl	80028fc <HAL_Delay>

  return HAL_OK;
 800a796:	2300      	movs	r3, #0
}
 800a798:	4618      	mov	r0, r3
 800a79a:	3710      	adds	r7, #16
 800a79c:	46bd      	mov	sp, r7
 800a79e:	bd80      	pop	{r7, pc}

0800a7a0 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800a7a0:	b480      	push	{r7}
 800a7a2:	b085      	sub	sp, #20
 800a7a4:	af00      	add	r7, sp, #0
 800a7a6:	6078      	str	r0, [r7, #4]
 800a7a8:	460b      	mov	r3, r1
 800a7aa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800a7b0:	2300      	movs	r3, #0
 800a7b2:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800a7b4:	68fb      	ldr	r3, [r7, #12]
 800a7b6:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800a7ba:	681b      	ldr	r3, [r3, #0]
 800a7bc:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800a7be:	68bb      	ldr	r3, [r7, #8]
 800a7c0:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800a7c4:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 800a7c6:	68bb      	ldr	r3, [r7, #8]
 800a7c8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	d109      	bne.n	800a7e4 <USB_DriveVbus+0x44>
 800a7d0:	78fb      	ldrb	r3, [r7, #3]
 800a7d2:	2b01      	cmp	r3, #1
 800a7d4:	d106      	bne.n	800a7e4 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800a7d6:	68bb      	ldr	r3, [r7, #8]
 800a7d8:	68fa      	ldr	r2, [r7, #12]
 800a7da:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800a7de:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800a7e2:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800a7e4:	68bb      	ldr	r3, [r7, #8]
 800a7e6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a7ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a7ee:	d109      	bne.n	800a804 <USB_DriveVbus+0x64>
 800a7f0:	78fb      	ldrb	r3, [r7, #3]
 800a7f2:	2b00      	cmp	r3, #0
 800a7f4:	d106      	bne.n	800a804 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800a7f6:	68bb      	ldr	r3, [r7, #8]
 800a7f8:	68fa      	ldr	r2, [r7, #12]
 800a7fa:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800a7fe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a802:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800a804:	2300      	movs	r3, #0
}
 800a806:	4618      	mov	r0, r3
 800a808:	3714      	adds	r7, #20
 800a80a:	46bd      	mov	sp, r7
 800a80c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a810:	4770      	bx	lr

0800a812 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800a812:	b480      	push	{r7}
 800a814:	b085      	sub	sp, #20
 800a816:	af00      	add	r7, sp, #0
 800a818:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800a81e:	2300      	movs	r3, #0
 800a820:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800a822:	68fb      	ldr	r3, [r7, #12]
 800a824:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800a828:	681b      	ldr	r3, [r3, #0]
 800a82a:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 800a82c:	68bb      	ldr	r3, [r7, #8]
 800a82e:	0c5b      	lsrs	r3, r3, #17
 800a830:	f003 0303 	and.w	r3, r3, #3
}
 800a834:	4618      	mov	r0, r3
 800a836:	3714      	adds	r7, #20
 800a838:	46bd      	mov	sp, r7
 800a83a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a83e:	4770      	bx	lr

0800a840 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 800a840:	b480      	push	{r7}
 800a842:	b085      	sub	sp, #20
 800a844:	af00      	add	r7, sp, #0
 800a846:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800a84c:	68fb      	ldr	r3, [r7, #12]
 800a84e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a852:	689b      	ldr	r3, [r3, #8]
 800a854:	b29b      	uxth	r3, r3
}
 800a856:	4618      	mov	r0, r3
 800a858:	3714      	adds	r7, #20
 800a85a:	46bd      	mov	sp, r7
 800a85c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a860:	4770      	bx	lr
	...

0800a864 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 800a864:	b580      	push	{r7, lr}
 800a866:	b088      	sub	sp, #32
 800a868:	af00      	add	r7, sp, #0
 800a86a:	6078      	str	r0, [r7, #4]
 800a86c:	4608      	mov	r0, r1
 800a86e:	4611      	mov	r1, r2
 800a870:	461a      	mov	r2, r3
 800a872:	4603      	mov	r3, r0
 800a874:	70fb      	strb	r3, [r7, #3]
 800a876:	460b      	mov	r3, r1
 800a878:	70bb      	strb	r3, [r7, #2]
 800a87a:	4613      	mov	r3, r2
 800a87c:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800a87e:	2300      	movs	r3, #0
 800a880:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 800a886:	78fb      	ldrb	r3, [r7, #3]
 800a888:	015a      	lsls	r2, r3, #5
 800a88a:	693b      	ldr	r3, [r7, #16]
 800a88c:	4413      	add	r3, r2
 800a88e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a892:	461a      	mov	r2, r3
 800a894:	f04f 33ff 	mov.w	r3, #4294967295
 800a898:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800a89a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800a89e:	2b03      	cmp	r3, #3
 800a8a0:	d87e      	bhi.n	800a9a0 <USB_HC_Init+0x13c>
 800a8a2:	a201      	add	r2, pc, #4	; (adr r2, 800a8a8 <USB_HC_Init+0x44>)
 800a8a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a8a8:	0800a8b9 	.word	0x0800a8b9
 800a8ac:	0800a963 	.word	0x0800a963
 800a8b0:	0800a8b9 	.word	0x0800a8b9
 800a8b4:	0800a925 	.word	0x0800a925
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800a8b8:	78fb      	ldrb	r3, [r7, #3]
 800a8ba:	015a      	lsls	r2, r3, #5
 800a8bc:	693b      	ldr	r3, [r7, #16]
 800a8be:	4413      	add	r3, r2
 800a8c0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a8c4:	461a      	mov	r2, r3
 800a8c6:	f240 439d 	movw	r3, #1181	; 0x49d
 800a8ca:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 800a8cc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	da10      	bge.n	800a8f6 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800a8d4:	78fb      	ldrb	r3, [r7, #3]
 800a8d6:	015a      	lsls	r2, r3, #5
 800a8d8:	693b      	ldr	r3, [r7, #16]
 800a8da:	4413      	add	r3, r2
 800a8dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a8e0:	68db      	ldr	r3, [r3, #12]
 800a8e2:	78fa      	ldrb	r2, [r7, #3]
 800a8e4:	0151      	lsls	r1, r2, #5
 800a8e6:	693a      	ldr	r2, [r7, #16]
 800a8e8:	440a      	add	r2, r1
 800a8ea:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a8ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a8f2:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 800a8f4:	e057      	b.n	800a9a6 <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a8fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a8fe:	2b00      	cmp	r3, #0
 800a900:	d051      	beq.n	800a9a6 <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 800a902:	78fb      	ldrb	r3, [r7, #3]
 800a904:	015a      	lsls	r2, r3, #5
 800a906:	693b      	ldr	r3, [r7, #16]
 800a908:	4413      	add	r3, r2
 800a90a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a90e:	68db      	ldr	r3, [r3, #12]
 800a910:	78fa      	ldrb	r2, [r7, #3]
 800a912:	0151      	lsls	r1, r2, #5
 800a914:	693a      	ldr	r2, [r7, #16]
 800a916:	440a      	add	r2, r1
 800a918:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a91c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800a920:	60d3      	str	r3, [r2, #12]
      break;
 800a922:	e040      	b.n	800a9a6 <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800a924:	78fb      	ldrb	r3, [r7, #3]
 800a926:	015a      	lsls	r2, r3, #5
 800a928:	693b      	ldr	r3, [r7, #16]
 800a92a:	4413      	add	r3, r2
 800a92c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a930:	461a      	mov	r2, r3
 800a932:	f240 639d 	movw	r3, #1693	; 0x69d
 800a936:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800a938:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a93c:	2b00      	cmp	r3, #0
 800a93e:	da34      	bge.n	800a9aa <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800a940:	78fb      	ldrb	r3, [r7, #3]
 800a942:	015a      	lsls	r2, r3, #5
 800a944:	693b      	ldr	r3, [r7, #16]
 800a946:	4413      	add	r3, r2
 800a948:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a94c:	68db      	ldr	r3, [r3, #12]
 800a94e:	78fa      	ldrb	r2, [r7, #3]
 800a950:	0151      	lsls	r1, r2, #5
 800a952:	693a      	ldr	r2, [r7, #16]
 800a954:	440a      	add	r2, r1
 800a956:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a95a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a95e:	60d3      	str	r3, [r2, #12]
      }

      break;
 800a960:	e023      	b.n	800a9aa <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800a962:	78fb      	ldrb	r3, [r7, #3]
 800a964:	015a      	lsls	r2, r3, #5
 800a966:	693b      	ldr	r3, [r7, #16]
 800a968:	4413      	add	r3, r2
 800a96a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a96e:	461a      	mov	r2, r3
 800a970:	f240 2325 	movw	r3, #549	; 0x225
 800a974:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800a976:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a97a:	2b00      	cmp	r3, #0
 800a97c:	da17      	bge.n	800a9ae <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800a97e:	78fb      	ldrb	r3, [r7, #3]
 800a980:	015a      	lsls	r2, r3, #5
 800a982:	693b      	ldr	r3, [r7, #16]
 800a984:	4413      	add	r3, r2
 800a986:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a98a:	68db      	ldr	r3, [r3, #12]
 800a98c:	78fa      	ldrb	r2, [r7, #3]
 800a98e:	0151      	lsls	r1, r2, #5
 800a990:	693a      	ldr	r2, [r7, #16]
 800a992:	440a      	add	r2, r1
 800a994:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a998:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 800a99c:	60d3      	str	r3, [r2, #12]
      }
      break;
 800a99e:	e006      	b.n	800a9ae <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 800a9a0:	2301      	movs	r3, #1
 800a9a2:	77fb      	strb	r3, [r7, #31]
      break;
 800a9a4:	e004      	b.n	800a9b0 <USB_HC_Init+0x14c>
      break;
 800a9a6:	bf00      	nop
 800a9a8:	e002      	b.n	800a9b0 <USB_HC_Init+0x14c>
      break;
 800a9aa:	bf00      	nop
 800a9ac:	e000      	b.n	800a9b0 <USB_HC_Init+0x14c>
      break;
 800a9ae:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800a9b0:	693b      	ldr	r3, [r7, #16]
 800a9b2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a9b6:	699a      	ldr	r2, [r3, #24]
 800a9b8:	78fb      	ldrb	r3, [r7, #3]
 800a9ba:	f003 030f 	and.w	r3, r3, #15
 800a9be:	2101      	movs	r1, #1
 800a9c0:	fa01 f303 	lsl.w	r3, r1, r3
 800a9c4:	6939      	ldr	r1, [r7, #16]
 800a9c6:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800a9ca:	4313      	orrs	r3, r2
 800a9cc:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	699b      	ldr	r3, [r3, #24]
 800a9d2:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 800a9da:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a9de:	2b00      	cmp	r3, #0
 800a9e0:	da03      	bge.n	800a9ea <USB_HC_Init+0x186>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800a9e2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a9e6:	61bb      	str	r3, [r7, #24]
 800a9e8:	e001      	b.n	800a9ee <USB_HC_Init+0x18a>
  }
  else
  {
    HCcharEpDir = 0U;
 800a9ea:	2300      	movs	r3, #0
 800a9ec:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 800a9ee:	6878      	ldr	r0, [r7, #4]
 800a9f0:	f7ff ff0f 	bl	800a812 <USB_GetHostSpeed>
 800a9f4:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 800a9f6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800a9fa:	2b02      	cmp	r3, #2
 800a9fc:	d106      	bne.n	800aa0c <USB_HC_Init+0x1a8>
 800a9fe:	68fb      	ldr	r3, [r7, #12]
 800aa00:	2b02      	cmp	r3, #2
 800aa02:	d003      	beq.n	800aa0c <USB_HC_Init+0x1a8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800aa04:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800aa08:	617b      	str	r3, [r7, #20]
 800aa0a:	e001      	b.n	800aa10 <USB_HC_Init+0x1ac>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800aa0c:	2300      	movs	r3, #0
 800aa0e:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800aa10:	787b      	ldrb	r3, [r7, #1]
 800aa12:	059b      	lsls	r3, r3, #22
 800aa14:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800aa18:	78bb      	ldrb	r3, [r7, #2]
 800aa1a:	02db      	lsls	r3, r3, #11
 800aa1c:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800aa20:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800aa22:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800aa26:	049b      	lsls	r3, r3, #18
 800aa28:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800aa2c:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800aa2e:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800aa30:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800aa34:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800aa36:	69bb      	ldr	r3, [r7, #24]
 800aa38:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800aa3a:	78fb      	ldrb	r3, [r7, #3]
 800aa3c:	0159      	lsls	r1, r3, #5
 800aa3e:	693b      	ldr	r3, [r7, #16]
 800aa40:	440b      	add	r3, r1
 800aa42:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aa46:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800aa48:	697b      	ldr	r3, [r7, #20]
 800aa4a:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800aa4c:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 800aa4e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800aa52:	2b03      	cmp	r3, #3
 800aa54:	d10f      	bne.n	800aa76 <USB_HC_Init+0x212>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 800aa56:	78fb      	ldrb	r3, [r7, #3]
 800aa58:	015a      	lsls	r2, r3, #5
 800aa5a:	693b      	ldr	r3, [r7, #16]
 800aa5c:	4413      	add	r3, r2
 800aa5e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aa62:	681b      	ldr	r3, [r3, #0]
 800aa64:	78fa      	ldrb	r2, [r7, #3]
 800aa66:	0151      	lsls	r1, r2, #5
 800aa68:	693a      	ldr	r2, [r7, #16]
 800aa6a:	440a      	add	r2, r1
 800aa6c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800aa70:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800aa74:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800aa76:	7ffb      	ldrb	r3, [r7, #31]
}
 800aa78:	4618      	mov	r0, r3
 800aa7a:	3720      	adds	r7, #32
 800aa7c:	46bd      	mov	sp, r7
 800aa7e:	bd80      	pop	{r7, pc}

0800aa80 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 800aa80:	b580      	push	{r7, lr}
 800aa82:	b08c      	sub	sp, #48	; 0x30
 800aa84:	af02      	add	r7, sp, #8
 800aa86:	60f8      	str	r0, [r7, #12]
 800aa88:	60b9      	str	r1, [r7, #8]
 800aa8a:	4613      	mov	r3, r2
 800aa8c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aa8e:	68fb      	ldr	r3, [r7, #12]
 800aa90:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800aa92:	68bb      	ldr	r3, [r7, #8]
 800aa94:	785b      	ldrb	r3, [r3, #1]
 800aa96:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 800aa98:	f44f 7380 	mov.w	r3, #256	; 0x100
 800aa9c:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 800aa9e:	68fb      	ldr	r3, [r7, #12]
 800aaa0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aaa2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800aaa6:	2b00      	cmp	r3, #0
 800aaa8:	d02d      	beq.n	800ab06 <USB_HC_StartXfer+0x86>
 800aaaa:	68bb      	ldr	r3, [r7, #8]
 800aaac:	791b      	ldrb	r3, [r3, #4]
 800aaae:	2b00      	cmp	r3, #0
 800aab0:	d129      	bne.n	800ab06 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 800aab2:	79fb      	ldrb	r3, [r7, #7]
 800aab4:	2b01      	cmp	r3, #1
 800aab6:	d117      	bne.n	800aae8 <USB_HC_StartXfer+0x68>
 800aab8:	68bb      	ldr	r3, [r7, #8]
 800aaba:	79db      	ldrb	r3, [r3, #7]
 800aabc:	2b00      	cmp	r3, #0
 800aabe:	d003      	beq.n	800aac8 <USB_HC_StartXfer+0x48>
 800aac0:	68bb      	ldr	r3, [r7, #8]
 800aac2:	79db      	ldrb	r3, [r3, #7]
 800aac4:	2b02      	cmp	r3, #2
 800aac6:	d10f      	bne.n	800aae8 <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 800aac8:	69fb      	ldr	r3, [r7, #28]
 800aaca:	015a      	lsls	r2, r3, #5
 800aacc:	6a3b      	ldr	r3, [r7, #32]
 800aace:	4413      	add	r3, r2
 800aad0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aad4:	68db      	ldr	r3, [r3, #12]
 800aad6:	69fa      	ldr	r2, [r7, #28]
 800aad8:	0151      	lsls	r1, r2, #5
 800aada:	6a3a      	ldr	r2, [r7, #32]
 800aadc:	440a      	add	r2, r1
 800aade:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800aae2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800aae6:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 800aae8:	79fb      	ldrb	r3, [r7, #7]
 800aaea:	2b00      	cmp	r3, #0
 800aaec:	d10b      	bne.n	800ab06 <USB_HC_StartXfer+0x86>
 800aaee:	68bb      	ldr	r3, [r7, #8]
 800aaf0:	795b      	ldrb	r3, [r3, #5]
 800aaf2:	2b01      	cmp	r3, #1
 800aaf4:	d107      	bne.n	800ab06 <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 800aaf6:	68bb      	ldr	r3, [r7, #8]
 800aaf8:	785b      	ldrb	r3, [r3, #1]
 800aafa:	4619      	mov	r1, r3
 800aafc:	68f8      	ldr	r0, [r7, #12]
 800aafe:	f000 fa2f 	bl	800af60 <USB_DoPing>
      return HAL_OK;
 800ab02:	2300      	movs	r3, #0
 800ab04:	e0f8      	b.n	800acf8 <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 800ab06:	68bb      	ldr	r3, [r7, #8]
 800ab08:	695b      	ldr	r3, [r3, #20]
 800ab0a:	2b00      	cmp	r3, #0
 800ab0c:	d018      	beq.n	800ab40 <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800ab0e:	68bb      	ldr	r3, [r7, #8]
 800ab10:	695b      	ldr	r3, [r3, #20]
 800ab12:	68ba      	ldr	r2, [r7, #8]
 800ab14:	8912      	ldrh	r2, [r2, #8]
 800ab16:	4413      	add	r3, r2
 800ab18:	3b01      	subs	r3, #1
 800ab1a:	68ba      	ldr	r2, [r7, #8]
 800ab1c:	8912      	ldrh	r2, [r2, #8]
 800ab1e:	fbb3 f3f2 	udiv	r3, r3, r2
 800ab22:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 800ab24:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800ab26:	8b7b      	ldrh	r3, [r7, #26]
 800ab28:	429a      	cmp	r2, r3
 800ab2a:	d90b      	bls.n	800ab44 <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 800ab2c:	8b7b      	ldrh	r3, [r7, #26]
 800ab2e:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800ab30:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800ab32:	68ba      	ldr	r2, [r7, #8]
 800ab34:	8912      	ldrh	r2, [r2, #8]
 800ab36:	fb02 f203 	mul.w	r2, r2, r3
 800ab3a:	68bb      	ldr	r3, [r7, #8]
 800ab3c:	611a      	str	r2, [r3, #16]
 800ab3e:	e001      	b.n	800ab44 <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 800ab40:	2301      	movs	r3, #1
 800ab42:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 800ab44:	68bb      	ldr	r3, [r7, #8]
 800ab46:	78db      	ldrb	r3, [r3, #3]
 800ab48:	2b00      	cmp	r3, #0
 800ab4a:	d007      	beq.n	800ab5c <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800ab4c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800ab4e:	68ba      	ldr	r2, [r7, #8]
 800ab50:	8912      	ldrh	r2, [r2, #8]
 800ab52:	fb02 f203 	mul.w	r2, r2, r3
 800ab56:	68bb      	ldr	r3, [r7, #8]
 800ab58:	611a      	str	r2, [r3, #16]
 800ab5a:	e003      	b.n	800ab64 <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 800ab5c:	68bb      	ldr	r3, [r7, #8]
 800ab5e:	695a      	ldr	r2, [r3, #20]
 800ab60:	68bb      	ldr	r3, [r7, #8]
 800ab62:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800ab64:	68bb      	ldr	r3, [r7, #8]
 800ab66:	691b      	ldr	r3, [r3, #16]
 800ab68:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800ab6c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800ab6e:	04d9      	lsls	r1, r3, #19
 800ab70:	4b63      	ldr	r3, [pc, #396]	; (800ad00 <USB_HC_StartXfer+0x280>)
 800ab72:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800ab74:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800ab76:	68bb      	ldr	r3, [r7, #8]
 800ab78:	7a9b      	ldrb	r3, [r3, #10]
 800ab7a:	075b      	lsls	r3, r3, #29
 800ab7c:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800ab80:	69f9      	ldr	r1, [r7, #28]
 800ab82:	0148      	lsls	r0, r1, #5
 800ab84:	6a39      	ldr	r1, [r7, #32]
 800ab86:	4401      	add	r1, r0
 800ab88:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800ab8c:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800ab8e:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 800ab90:	79fb      	ldrb	r3, [r7, #7]
 800ab92:	2b00      	cmp	r3, #0
 800ab94:	d009      	beq.n	800abaa <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 800ab96:	68bb      	ldr	r3, [r7, #8]
 800ab98:	68d9      	ldr	r1, [r3, #12]
 800ab9a:	69fb      	ldr	r3, [r7, #28]
 800ab9c:	015a      	lsls	r2, r3, #5
 800ab9e:	6a3b      	ldr	r3, [r7, #32]
 800aba0:	4413      	add	r3, r2
 800aba2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aba6:	460a      	mov	r2, r1
 800aba8:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800abaa:	6a3b      	ldr	r3, [r7, #32]
 800abac:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800abb0:	689b      	ldr	r3, [r3, #8]
 800abb2:	f003 0301 	and.w	r3, r3, #1
 800abb6:	2b00      	cmp	r3, #0
 800abb8:	bf0c      	ite	eq
 800abba:	2301      	moveq	r3, #1
 800abbc:	2300      	movne	r3, #0
 800abbe:	b2db      	uxtb	r3, r3
 800abc0:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800abc2:	69fb      	ldr	r3, [r7, #28]
 800abc4:	015a      	lsls	r2, r3, #5
 800abc6:	6a3b      	ldr	r3, [r7, #32]
 800abc8:	4413      	add	r3, r2
 800abca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800abce:	681b      	ldr	r3, [r3, #0]
 800abd0:	69fa      	ldr	r2, [r7, #28]
 800abd2:	0151      	lsls	r1, r2, #5
 800abd4:	6a3a      	ldr	r2, [r7, #32]
 800abd6:	440a      	add	r2, r1
 800abd8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800abdc:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800abe0:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800abe2:	69fb      	ldr	r3, [r7, #28]
 800abe4:	015a      	lsls	r2, r3, #5
 800abe6:	6a3b      	ldr	r3, [r7, #32]
 800abe8:	4413      	add	r3, r2
 800abea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800abee:	681a      	ldr	r2, [r3, #0]
 800abf0:	7e7b      	ldrb	r3, [r7, #25]
 800abf2:	075b      	lsls	r3, r3, #29
 800abf4:	69f9      	ldr	r1, [r7, #28]
 800abf6:	0148      	lsls	r0, r1, #5
 800abf8:	6a39      	ldr	r1, [r7, #32]
 800abfa:	4401      	add	r1, r0
 800abfc:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 800ac00:	4313      	orrs	r3, r2
 800ac02:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800ac04:	69fb      	ldr	r3, [r7, #28]
 800ac06:	015a      	lsls	r2, r3, #5
 800ac08:	6a3b      	ldr	r3, [r7, #32]
 800ac0a:	4413      	add	r3, r2
 800ac0c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ac10:	681b      	ldr	r3, [r3, #0]
 800ac12:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800ac14:	693b      	ldr	r3, [r7, #16]
 800ac16:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800ac1a:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800ac1c:	68bb      	ldr	r3, [r7, #8]
 800ac1e:	78db      	ldrb	r3, [r3, #3]
 800ac20:	2b00      	cmp	r3, #0
 800ac22:	d004      	beq.n	800ac2e <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800ac24:	693b      	ldr	r3, [r7, #16]
 800ac26:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ac2a:	613b      	str	r3, [r7, #16]
 800ac2c:	e003      	b.n	800ac36 <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800ac2e:	693b      	ldr	r3, [r7, #16]
 800ac30:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800ac34:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800ac36:	693b      	ldr	r3, [r7, #16]
 800ac38:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800ac3c:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800ac3e:	69fb      	ldr	r3, [r7, #28]
 800ac40:	015a      	lsls	r2, r3, #5
 800ac42:	6a3b      	ldr	r3, [r7, #32]
 800ac44:	4413      	add	r3, r2
 800ac46:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ac4a:	461a      	mov	r2, r3
 800ac4c:	693b      	ldr	r3, [r7, #16]
 800ac4e:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 800ac50:	79fb      	ldrb	r3, [r7, #7]
 800ac52:	2b00      	cmp	r3, #0
 800ac54:	d001      	beq.n	800ac5a <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 800ac56:	2300      	movs	r3, #0
 800ac58:	e04e      	b.n	800acf8 <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 800ac5a:	68bb      	ldr	r3, [r7, #8]
 800ac5c:	78db      	ldrb	r3, [r3, #3]
 800ac5e:	2b00      	cmp	r3, #0
 800ac60:	d149      	bne.n	800acf6 <USB_HC_StartXfer+0x276>
 800ac62:	68bb      	ldr	r3, [r7, #8]
 800ac64:	695b      	ldr	r3, [r3, #20]
 800ac66:	2b00      	cmp	r3, #0
 800ac68:	d045      	beq.n	800acf6 <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 800ac6a:	68bb      	ldr	r3, [r7, #8]
 800ac6c:	79db      	ldrb	r3, [r3, #7]
 800ac6e:	2b03      	cmp	r3, #3
 800ac70:	d830      	bhi.n	800acd4 <USB_HC_StartXfer+0x254>
 800ac72:	a201      	add	r2, pc, #4	; (adr r2, 800ac78 <USB_HC_StartXfer+0x1f8>)
 800ac74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac78:	0800ac89 	.word	0x0800ac89
 800ac7c:	0800acad 	.word	0x0800acad
 800ac80:	0800ac89 	.word	0x0800ac89
 800ac84:	0800acad 	.word	0x0800acad
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800ac88:	68bb      	ldr	r3, [r7, #8]
 800ac8a:	695b      	ldr	r3, [r3, #20]
 800ac8c:	3303      	adds	r3, #3
 800ac8e:	089b      	lsrs	r3, r3, #2
 800ac90:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800ac92:	8afa      	ldrh	r2, [r7, #22]
 800ac94:	68fb      	ldr	r3, [r7, #12]
 800ac96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac98:	b29b      	uxth	r3, r3
 800ac9a:	429a      	cmp	r2, r3
 800ac9c:	d91c      	bls.n	800acd8 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800ac9e:	68fb      	ldr	r3, [r7, #12]
 800aca0:	699b      	ldr	r3, [r3, #24]
 800aca2:	f043 0220 	orr.w	r2, r3, #32
 800aca6:	68fb      	ldr	r3, [r7, #12]
 800aca8:	619a      	str	r2, [r3, #24]
        }
        break;
 800acaa:	e015      	b.n	800acd8 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800acac:	68bb      	ldr	r3, [r7, #8]
 800acae:	695b      	ldr	r3, [r3, #20]
 800acb0:	3303      	adds	r3, #3
 800acb2:	089b      	lsrs	r3, r3, #2
 800acb4:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800acb6:	8afa      	ldrh	r2, [r7, #22]
 800acb8:	6a3b      	ldr	r3, [r7, #32]
 800acba:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800acbe:	691b      	ldr	r3, [r3, #16]
 800acc0:	b29b      	uxth	r3, r3
 800acc2:	429a      	cmp	r2, r3
 800acc4:	d90a      	bls.n	800acdc <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800acc6:	68fb      	ldr	r3, [r7, #12]
 800acc8:	699b      	ldr	r3, [r3, #24]
 800acca:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 800acce:	68fb      	ldr	r3, [r7, #12]
 800acd0:	619a      	str	r2, [r3, #24]
        }
        break;
 800acd2:	e003      	b.n	800acdc <USB_HC_StartXfer+0x25c>

      default:
        break;
 800acd4:	bf00      	nop
 800acd6:	e002      	b.n	800acde <USB_HC_StartXfer+0x25e>
        break;
 800acd8:	bf00      	nop
 800acda:	e000      	b.n	800acde <USB_HC_StartXfer+0x25e>
        break;
 800acdc:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800acde:	68bb      	ldr	r3, [r7, #8]
 800ace0:	68d9      	ldr	r1, [r3, #12]
 800ace2:	68bb      	ldr	r3, [r7, #8]
 800ace4:	785a      	ldrb	r2, [r3, #1]
 800ace6:	68bb      	ldr	r3, [r7, #8]
 800ace8:	695b      	ldr	r3, [r3, #20]
 800acea:	b29b      	uxth	r3, r3
 800acec:	2000      	movs	r0, #0
 800acee:	9000      	str	r0, [sp, #0]
 800acf0:	68f8      	ldr	r0, [r7, #12]
 800acf2:	f7ff fb53 	bl	800a39c <USB_WritePacket>
  }

  return HAL_OK;
 800acf6:	2300      	movs	r3, #0
}
 800acf8:	4618      	mov	r0, r3
 800acfa:	3728      	adds	r7, #40	; 0x28
 800acfc:	46bd      	mov	sp, r7
 800acfe:	bd80      	pop	{r7, pc}
 800ad00:	1ff80000 	.word	0x1ff80000

0800ad04 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800ad04:	b480      	push	{r7}
 800ad06:	b085      	sub	sp, #20
 800ad08:	af00      	add	r7, sp, #0
 800ad0a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800ad10:	68fb      	ldr	r3, [r7, #12]
 800ad12:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ad16:	695b      	ldr	r3, [r3, #20]
 800ad18:	b29b      	uxth	r3, r3
}
 800ad1a:	4618      	mov	r0, r3
 800ad1c:	3714      	adds	r7, #20
 800ad1e:	46bd      	mov	sp, r7
 800ad20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad24:	4770      	bx	lr

0800ad26 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800ad26:	b480      	push	{r7}
 800ad28:	b089      	sub	sp, #36	; 0x24
 800ad2a:	af00      	add	r7, sp, #0
 800ad2c:	6078      	str	r0, [r7, #4]
 800ad2e:	460b      	mov	r3, r1
 800ad30:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	61bb      	str	r3, [r7, #24]
  uint32_t hcnum = (uint32_t)hc_num;
 800ad36:	78fb      	ldrb	r3, [r7, #3]
 800ad38:	617b      	str	r3, [r7, #20]
  uint32_t count = 0U;
 800ad3a:	2300      	movs	r3, #0
 800ad3c:	61fb      	str	r3, [r7, #28]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800ad3e:	697b      	ldr	r3, [r7, #20]
 800ad40:	015a      	lsls	r2, r3, #5
 800ad42:	69bb      	ldr	r3, [r7, #24]
 800ad44:	4413      	add	r3, r2
 800ad46:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ad4a:	681b      	ldr	r3, [r3, #0]
 800ad4c:	0c9b      	lsrs	r3, r3, #18
 800ad4e:	f003 0303 	and.w	r3, r3, #3
 800ad52:	613b      	str	r3, [r7, #16]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 800ad54:	697b      	ldr	r3, [r7, #20]
 800ad56:	015a      	lsls	r2, r3, #5
 800ad58:	69bb      	ldr	r3, [r7, #24]
 800ad5a:	4413      	add	r3, r2
 800ad5c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ad60:	681b      	ldr	r3, [r3, #0]
 800ad62:	0fdb      	lsrs	r3, r3, #31
 800ad64:	f003 0301 	and.w	r3, r3, #1
 800ad68:	60fb      	str	r3, [r7, #12]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	689b      	ldr	r3, [r3, #8]
 800ad6e:	f003 0320 	and.w	r3, r3, #32
 800ad72:	2b20      	cmp	r3, #32
 800ad74:	d104      	bne.n	800ad80 <USB_HC_Halt+0x5a>
 800ad76:	68fb      	ldr	r3, [r7, #12]
 800ad78:	2b00      	cmp	r3, #0
 800ad7a:	d101      	bne.n	800ad80 <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 800ad7c:	2300      	movs	r3, #0
 800ad7e:	e0e8      	b.n	800af52 <USB_HC_Halt+0x22c>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800ad80:	693b      	ldr	r3, [r7, #16]
 800ad82:	2b00      	cmp	r3, #0
 800ad84:	d002      	beq.n	800ad8c <USB_HC_Halt+0x66>
 800ad86:	693b      	ldr	r3, [r7, #16]
 800ad88:	2b02      	cmp	r3, #2
 800ad8a:	d173      	bne.n	800ae74 <USB_HC_Halt+0x14e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800ad8c:	697b      	ldr	r3, [r7, #20]
 800ad8e:	015a      	lsls	r2, r3, #5
 800ad90:	69bb      	ldr	r3, [r7, #24]
 800ad92:	4413      	add	r3, r2
 800ad94:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ad98:	681b      	ldr	r3, [r3, #0]
 800ad9a:	697a      	ldr	r2, [r7, #20]
 800ad9c:	0151      	lsls	r1, r2, #5
 800ad9e:	69ba      	ldr	r2, [r7, #24]
 800ada0:	440a      	add	r2, r1
 800ada2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ada6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800adaa:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	689b      	ldr	r3, [r3, #8]
 800adb0:	f003 0320 	and.w	r3, r3, #32
 800adb4:	2b00      	cmp	r3, #0
 800adb6:	f040 80cb 	bne.w	800af50 <USB_HC_Halt+0x22a>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800adbe:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800adc2:	2b00      	cmp	r3, #0
 800adc4:	d143      	bne.n	800ae4e <USB_HC_Halt+0x128>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800adc6:	697b      	ldr	r3, [r7, #20]
 800adc8:	015a      	lsls	r2, r3, #5
 800adca:	69bb      	ldr	r3, [r7, #24]
 800adcc:	4413      	add	r3, r2
 800adce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800add2:	681b      	ldr	r3, [r3, #0]
 800add4:	697a      	ldr	r2, [r7, #20]
 800add6:	0151      	lsls	r1, r2, #5
 800add8:	69ba      	ldr	r2, [r7, #24]
 800adda:	440a      	add	r2, r1
 800addc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ade0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ade4:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800ade6:	697b      	ldr	r3, [r7, #20]
 800ade8:	015a      	lsls	r2, r3, #5
 800adea:	69bb      	ldr	r3, [r7, #24]
 800adec:	4413      	add	r3, r2
 800adee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800adf2:	681b      	ldr	r3, [r3, #0]
 800adf4:	697a      	ldr	r2, [r7, #20]
 800adf6:	0151      	lsls	r1, r2, #5
 800adf8:	69ba      	ldr	r2, [r7, #24]
 800adfa:	440a      	add	r2, r1
 800adfc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ae00:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800ae04:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800ae06:	697b      	ldr	r3, [r7, #20]
 800ae08:	015a      	lsls	r2, r3, #5
 800ae0a:	69bb      	ldr	r3, [r7, #24]
 800ae0c:	4413      	add	r3, r2
 800ae0e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ae12:	681b      	ldr	r3, [r3, #0]
 800ae14:	697a      	ldr	r2, [r7, #20]
 800ae16:	0151      	lsls	r1, r2, #5
 800ae18:	69ba      	ldr	r2, [r7, #24]
 800ae1a:	440a      	add	r2, r1
 800ae1c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ae20:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800ae24:	6013      	str	r3, [r2, #0]
        do
        {
          if (++count > 1000U)
 800ae26:	69fb      	ldr	r3, [r7, #28]
 800ae28:	3301      	adds	r3, #1
 800ae2a:	61fb      	str	r3, [r7, #28]
 800ae2c:	69fb      	ldr	r3, [r7, #28]
 800ae2e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800ae32:	d81d      	bhi.n	800ae70 <USB_HC_Halt+0x14a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800ae34:	697b      	ldr	r3, [r7, #20]
 800ae36:	015a      	lsls	r2, r3, #5
 800ae38:	69bb      	ldr	r3, [r7, #24]
 800ae3a:	4413      	add	r3, r2
 800ae3c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ae40:	681b      	ldr	r3, [r3, #0]
 800ae42:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ae46:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ae4a:	d0ec      	beq.n	800ae26 <USB_HC_Halt+0x100>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800ae4c:	e080      	b.n	800af50 <USB_HC_Halt+0x22a>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800ae4e:	697b      	ldr	r3, [r7, #20]
 800ae50:	015a      	lsls	r2, r3, #5
 800ae52:	69bb      	ldr	r3, [r7, #24]
 800ae54:	4413      	add	r3, r2
 800ae56:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ae5a:	681b      	ldr	r3, [r3, #0]
 800ae5c:	697a      	ldr	r2, [r7, #20]
 800ae5e:	0151      	lsls	r1, r2, #5
 800ae60:	69ba      	ldr	r2, [r7, #24]
 800ae62:	440a      	add	r2, r1
 800ae64:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ae68:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800ae6c:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800ae6e:	e06f      	b.n	800af50 <USB_HC_Halt+0x22a>
            break;
 800ae70:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800ae72:	e06d      	b.n	800af50 <USB_HC_Halt+0x22a>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800ae74:	697b      	ldr	r3, [r7, #20]
 800ae76:	015a      	lsls	r2, r3, #5
 800ae78:	69bb      	ldr	r3, [r7, #24]
 800ae7a:	4413      	add	r3, r2
 800ae7c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ae80:	681b      	ldr	r3, [r3, #0]
 800ae82:	697a      	ldr	r2, [r7, #20]
 800ae84:	0151      	lsls	r1, r2, #5
 800ae86:	69ba      	ldr	r2, [r7, #24]
 800ae88:	440a      	add	r2, r1
 800ae8a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ae8e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ae92:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800ae94:	69bb      	ldr	r3, [r7, #24]
 800ae96:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ae9a:	691b      	ldr	r3, [r3, #16]
 800ae9c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800aea0:	2b00      	cmp	r3, #0
 800aea2:	d143      	bne.n	800af2c <USB_HC_Halt+0x206>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800aea4:	697b      	ldr	r3, [r7, #20]
 800aea6:	015a      	lsls	r2, r3, #5
 800aea8:	69bb      	ldr	r3, [r7, #24]
 800aeaa:	4413      	add	r3, r2
 800aeac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aeb0:	681b      	ldr	r3, [r3, #0]
 800aeb2:	697a      	ldr	r2, [r7, #20]
 800aeb4:	0151      	lsls	r1, r2, #5
 800aeb6:	69ba      	ldr	r2, [r7, #24]
 800aeb8:	440a      	add	r2, r1
 800aeba:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800aebe:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800aec2:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800aec4:	697b      	ldr	r3, [r7, #20]
 800aec6:	015a      	lsls	r2, r3, #5
 800aec8:	69bb      	ldr	r3, [r7, #24]
 800aeca:	4413      	add	r3, r2
 800aecc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aed0:	681b      	ldr	r3, [r3, #0]
 800aed2:	697a      	ldr	r2, [r7, #20]
 800aed4:	0151      	lsls	r1, r2, #5
 800aed6:	69ba      	ldr	r2, [r7, #24]
 800aed8:	440a      	add	r2, r1
 800aeda:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800aede:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800aee2:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800aee4:	697b      	ldr	r3, [r7, #20]
 800aee6:	015a      	lsls	r2, r3, #5
 800aee8:	69bb      	ldr	r3, [r7, #24]
 800aeea:	4413      	add	r3, r2
 800aeec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aef0:	681b      	ldr	r3, [r3, #0]
 800aef2:	697a      	ldr	r2, [r7, #20]
 800aef4:	0151      	lsls	r1, r2, #5
 800aef6:	69ba      	ldr	r2, [r7, #24]
 800aef8:	440a      	add	r2, r1
 800aefa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800aefe:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800af02:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 800af04:	69fb      	ldr	r3, [r7, #28]
 800af06:	3301      	adds	r3, #1
 800af08:	61fb      	str	r3, [r7, #28]
 800af0a:	69fb      	ldr	r3, [r7, #28]
 800af0c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800af10:	d81d      	bhi.n	800af4e <USB_HC_Halt+0x228>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800af12:	697b      	ldr	r3, [r7, #20]
 800af14:	015a      	lsls	r2, r3, #5
 800af16:	69bb      	ldr	r3, [r7, #24]
 800af18:	4413      	add	r3, r2
 800af1a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800af1e:	681b      	ldr	r3, [r3, #0]
 800af20:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800af24:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800af28:	d0ec      	beq.n	800af04 <USB_HC_Halt+0x1de>
 800af2a:	e011      	b.n	800af50 <USB_HC_Halt+0x22a>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800af2c:	697b      	ldr	r3, [r7, #20]
 800af2e:	015a      	lsls	r2, r3, #5
 800af30:	69bb      	ldr	r3, [r7, #24]
 800af32:	4413      	add	r3, r2
 800af34:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800af38:	681b      	ldr	r3, [r3, #0]
 800af3a:	697a      	ldr	r2, [r7, #20]
 800af3c:	0151      	lsls	r1, r2, #5
 800af3e:	69ba      	ldr	r2, [r7, #24]
 800af40:	440a      	add	r2, r1
 800af42:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800af46:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800af4a:	6013      	str	r3, [r2, #0]
 800af4c:	e000      	b.n	800af50 <USB_HC_Halt+0x22a>
          break;
 800af4e:	bf00      	nop
    }
  }

  return HAL_OK;
 800af50:	2300      	movs	r3, #0
}
 800af52:	4618      	mov	r0, r3
 800af54:	3724      	adds	r7, #36	; 0x24
 800af56:	46bd      	mov	sp, r7
 800af58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af5c:	4770      	bx	lr
	...

0800af60 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 800af60:	b480      	push	{r7}
 800af62:	b087      	sub	sp, #28
 800af64:	af00      	add	r7, sp, #0
 800af66:	6078      	str	r0, [r7, #4]
 800af68:	460b      	mov	r3, r1
 800af6a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 800af70:	78fb      	ldrb	r3, [r7, #3]
 800af72:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 800af74:	2301      	movs	r3, #1
 800af76:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800af78:	68fb      	ldr	r3, [r7, #12]
 800af7a:	04da      	lsls	r2, r3, #19
 800af7c:	4b15      	ldr	r3, [pc, #84]	; (800afd4 <USB_DoPing+0x74>)
 800af7e:	4013      	ands	r3, r2
 800af80:	693a      	ldr	r2, [r7, #16]
 800af82:	0151      	lsls	r1, r2, #5
 800af84:	697a      	ldr	r2, [r7, #20]
 800af86:	440a      	add	r2, r1
 800af88:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800af8c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800af90:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800af92:	693b      	ldr	r3, [r7, #16]
 800af94:	015a      	lsls	r2, r3, #5
 800af96:	697b      	ldr	r3, [r7, #20]
 800af98:	4413      	add	r3, r2
 800af9a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800af9e:	681b      	ldr	r3, [r3, #0]
 800afa0:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800afa2:	68bb      	ldr	r3, [r7, #8]
 800afa4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800afa8:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800afaa:	68bb      	ldr	r3, [r7, #8]
 800afac:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800afb0:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800afb2:	693b      	ldr	r3, [r7, #16]
 800afb4:	015a      	lsls	r2, r3, #5
 800afb6:	697b      	ldr	r3, [r7, #20]
 800afb8:	4413      	add	r3, r2
 800afba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800afbe:	461a      	mov	r2, r3
 800afc0:	68bb      	ldr	r3, [r7, #8]
 800afc2:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800afc4:	2300      	movs	r3, #0
}
 800afc6:	4618      	mov	r0, r3
 800afc8:	371c      	adds	r7, #28
 800afca:	46bd      	mov	sp, r7
 800afcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afd0:	4770      	bx	lr
 800afd2:	bf00      	nop
 800afd4:	1ff80000 	.word	0x1ff80000

0800afd8 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800afd8:	b580      	push	{r7, lr}
 800afda:	b086      	sub	sp, #24
 800afdc:	af00      	add	r7, sp, #0
 800afde:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 800afe4:	2300      	movs	r3, #0
 800afe6:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800afe8:	6878      	ldr	r0, [r7, #4]
 800afea:	f7ff f935 	bl	800a258 <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 800afee:	2110      	movs	r1, #16
 800aff0:	6878      	ldr	r0, [r7, #4]
 800aff2:	f7ff f98f 	bl	800a314 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800aff6:	6878      	ldr	r0, [r7, #4]
 800aff8:	f7ff f9b0 	bl	800a35c <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800affc:	2300      	movs	r3, #0
 800affe:	613b      	str	r3, [r7, #16]
 800b000:	e01f      	b.n	800b042 <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 800b002:	693b      	ldr	r3, [r7, #16]
 800b004:	015a      	lsls	r2, r3, #5
 800b006:	68fb      	ldr	r3, [r7, #12]
 800b008:	4413      	add	r3, r2
 800b00a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b00e:	681b      	ldr	r3, [r3, #0]
 800b010:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800b012:	68bb      	ldr	r3, [r7, #8]
 800b014:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b018:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800b01a:	68bb      	ldr	r3, [r7, #8]
 800b01c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b020:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800b022:	68bb      	ldr	r3, [r7, #8]
 800b024:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800b028:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800b02a:	693b      	ldr	r3, [r7, #16]
 800b02c:	015a      	lsls	r2, r3, #5
 800b02e:	68fb      	ldr	r3, [r7, #12]
 800b030:	4413      	add	r3, r2
 800b032:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b036:	461a      	mov	r2, r3
 800b038:	68bb      	ldr	r3, [r7, #8]
 800b03a:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800b03c:	693b      	ldr	r3, [r7, #16]
 800b03e:	3301      	adds	r3, #1
 800b040:	613b      	str	r3, [r7, #16]
 800b042:	693b      	ldr	r3, [r7, #16]
 800b044:	2b0f      	cmp	r3, #15
 800b046:	d9dc      	bls.n	800b002 <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800b048:	2300      	movs	r3, #0
 800b04a:	613b      	str	r3, [r7, #16]
 800b04c:	e034      	b.n	800b0b8 <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 800b04e:	693b      	ldr	r3, [r7, #16]
 800b050:	015a      	lsls	r2, r3, #5
 800b052:	68fb      	ldr	r3, [r7, #12]
 800b054:	4413      	add	r3, r2
 800b056:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b05a:	681b      	ldr	r3, [r3, #0]
 800b05c:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 800b05e:	68bb      	ldr	r3, [r7, #8]
 800b060:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b064:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 800b066:	68bb      	ldr	r3, [r7, #8]
 800b068:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b06c:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800b06e:	68bb      	ldr	r3, [r7, #8]
 800b070:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800b074:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800b076:	693b      	ldr	r3, [r7, #16]
 800b078:	015a      	lsls	r2, r3, #5
 800b07a:	68fb      	ldr	r3, [r7, #12]
 800b07c:	4413      	add	r3, r2
 800b07e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b082:	461a      	mov	r2, r3
 800b084:	68bb      	ldr	r3, [r7, #8]
 800b086:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 800b088:	697b      	ldr	r3, [r7, #20]
 800b08a:	3301      	adds	r3, #1
 800b08c:	617b      	str	r3, [r7, #20]
 800b08e:	697b      	ldr	r3, [r7, #20]
 800b090:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b094:	d80c      	bhi.n	800b0b0 <USB_StopHost+0xd8>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800b096:	693b      	ldr	r3, [r7, #16]
 800b098:	015a      	lsls	r2, r3, #5
 800b09a:	68fb      	ldr	r3, [r7, #12]
 800b09c:	4413      	add	r3, r2
 800b09e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b0a2:	681b      	ldr	r3, [r3, #0]
 800b0a4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b0a8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b0ac:	d0ec      	beq.n	800b088 <USB_StopHost+0xb0>
 800b0ae:	e000      	b.n	800b0b2 <USB_StopHost+0xda>
        break;
 800b0b0:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800b0b2:	693b      	ldr	r3, [r7, #16]
 800b0b4:	3301      	adds	r3, #1
 800b0b6:	613b      	str	r3, [r7, #16]
 800b0b8:	693b      	ldr	r3, [r7, #16]
 800b0ba:	2b0f      	cmp	r3, #15
 800b0bc:	d9c7      	bls.n	800b04e <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 800b0be:	68fb      	ldr	r3, [r7, #12]
 800b0c0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b0c4:	461a      	mov	r2, r3
 800b0c6:	f04f 33ff 	mov.w	r3, #4294967295
 800b0ca:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	f04f 32ff 	mov.w	r2, #4294967295
 800b0d2:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800b0d4:	6878      	ldr	r0, [r7, #4]
 800b0d6:	f7ff f8ae 	bl	800a236 <USB_EnableGlobalInt>

  return HAL_OK;
 800b0da:	2300      	movs	r3, #0
}
 800b0dc:	4618      	mov	r0, r3
 800b0de:	3718      	adds	r7, #24
 800b0e0:	46bd      	mov	sp, r7
 800b0e2:	bd80      	pop	{r7, pc}

0800b0e4 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800b0e4:	b580      	push	{r7, lr}
 800b0e6:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USBH driver ###########################*/
  retUSBH = FATFS_LinkDriver(&USBH_Driver, USBHPath);
 800b0e8:	4904      	ldr	r1, [pc, #16]	; (800b0fc <MX_FATFS_Init+0x18>)
 800b0ea:	4805      	ldr	r0, [pc, #20]	; (800b100 <MX_FATFS_Init+0x1c>)
 800b0ec:	f004 f866 	bl	800f1bc <FATFS_LinkDriver>
 800b0f0:	4603      	mov	r3, r0
 800b0f2:	461a      	mov	r2, r3
 800b0f4:	4b03      	ldr	r3, [pc, #12]	; (800b104 <MX_FATFS_Init+0x20>)
 800b0f6:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800b0f8:	bf00      	nop
 800b0fa:	bd80      	pop	{r7, pc}
 800b0fc:	20009adc 	.word	0x20009adc
 800b100:	08094c58 	.word	0x08094c58
 800b104:	2000bb44 	.word	0x2000bb44

0800b108 <USBH_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : lun id
  * @retval DSTATUS: Operation status
  */
DSTATUS USBH_initialize(BYTE lun)
{
 800b108:	b480      	push	{r7}
 800b10a:	b083      	sub	sp, #12
 800b10c:	af00      	add	r7, sp, #0
 800b10e:	4603      	mov	r3, r0
 800b110:	71fb      	strb	r3, [r7, #7]
  /* CAUTION : USB Host library has to be initialized in the application */

  return RES_OK;
 800b112:	2300      	movs	r3, #0
}
 800b114:	4618      	mov	r0, r3
 800b116:	370c      	adds	r7, #12
 800b118:	46bd      	mov	sp, r7
 800b11a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b11e:	4770      	bx	lr

0800b120 <USBH_status>:
  * @brief  Gets Disk Status
  * @param  lun : lun id
  * @retval DSTATUS: Operation status
  */
DSTATUS USBH_status(BYTE lun)
{
 800b120:	b580      	push	{r7, lr}
 800b122:	b084      	sub	sp, #16
 800b124:	af00      	add	r7, sp, #0
 800b126:	4603      	mov	r3, r0
 800b128:	71fb      	strb	r3, [r7, #7]
  DRESULT res = RES_ERROR;
 800b12a:	2301      	movs	r3, #1
 800b12c:	73fb      	strb	r3, [r7, #15]

  if(USBH_MSC_UnitIsReady(&hUSB_Host, lun))
 800b12e:	79fb      	ldrb	r3, [r7, #7]
 800b130:	4619      	mov	r1, r3
 800b132:	4808      	ldr	r0, [pc, #32]	; (800b154 <USBH_status+0x34>)
 800b134:	f001 fc6a 	bl	800ca0c <USBH_MSC_UnitIsReady>
 800b138:	4603      	mov	r3, r0
 800b13a:	2b00      	cmp	r3, #0
 800b13c:	d002      	beq.n	800b144 <USBH_status+0x24>
  {
    res = RES_OK;
 800b13e:	2300      	movs	r3, #0
 800b140:	73fb      	strb	r3, [r7, #15]
 800b142:	e001      	b.n	800b148 <USBH_status+0x28>
  }
  else
  {
    res = RES_ERROR;
 800b144:	2301      	movs	r3, #1
 800b146:	73fb      	strb	r3, [r7, #15]
  }

  return res;
 800b148:	7bfb      	ldrb	r3, [r7, #15]
}
 800b14a:	4618      	mov	r0, r3
 800b14c:	3710      	adds	r7, #16
 800b14e:	46bd      	mov	sp, r7
 800b150:	bd80      	pop	{r7, pc}
 800b152:	bf00      	nop
 800b154:	2001bca4 	.word	0x2001bca4

0800b158 <USBH_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT USBH_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800b158:	b580      	push	{r7, lr}
 800b15a:	b094      	sub	sp, #80	; 0x50
 800b15c:	af02      	add	r7, sp, #8
 800b15e:	60b9      	str	r1, [r7, #8]
 800b160:	607a      	str	r2, [r7, #4]
 800b162:	603b      	str	r3, [r7, #0]
 800b164:	4603      	mov	r3, r0
 800b166:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800b168:	2301      	movs	r3, #1
 800b16a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  MSC_LUNTypeDef info;

  if(USBH_MSC_Read(&hUSB_Host, lun, sector, buff, count) == USBH_OK)
 800b16e:	7bf9      	ldrb	r1, [r7, #15]
 800b170:	683b      	ldr	r3, [r7, #0]
 800b172:	9300      	str	r3, [sp, #0]
 800b174:	68bb      	ldr	r3, [r7, #8]
 800b176:	687a      	ldr	r2, [r7, #4]
 800b178:	4818      	ldr	r0, [pc, #96]	; (800b1dc <USBH_read+0x84>)
 800b17a:	f001 fc91 	bl	800caa0 <USBH_MSC_Read>
 800b17e:	4603      	mov	r3, r0
 800b180:	2b00      	cmp	r3, #0
 800b182:	d103      	bne.n	800b18c <USBH_read+0x34>
  {
    res = RES_OK;
 800b184:	2300      	movs	r3, #0
 800b186:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800b18a:	e020      	b.n	800b1ce <USBH_read+0x76>
  }
  else
  {
    USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info);
 800b18c:	f107 0210 	add.w	r2, r7, #16
 800b190:	7bfb      	ldrb	r3, [r7, #15]
 800b192:	4619      	mov	r1, r3
 800b194:	4811      	ldr	r0, [pc, #68]	; (800b1dc <USBH_read+0x84>)
 800b196:	f001 fc5f 	bl	800ca58 <USBH_MSC_GetLUNInfo>

    switch (info.sense.asc)
 800b19a:	7f7b      	ldrb	r3, [r7, #29]
 800b19c:	2b3a      	cmp	r3, #58	; 0x3a
 800b19e:	d005      	beq.n	800b1ac <USBH_read+0x54>
 800b1a0:	2b3a      	cmp	r3, #58	; 0x3a
 800b1a2:	dc10      	bgt.n	800b1c6 <USBH_read+0x6e>
 800b1a4:	2b04      	cmp	r3, #4
 800b1a6:	d001      	beq.n	800b1ac <USBH_read+0x54>
 800b1a8:	2b28      	cmp	r3, #40	; 0x28
 800b1aa:	d10c      	bne.n	800b1c6 <USBH_read+0x6e>
    {
    case SCSI_ASC_LOGICAL_UNIT_NOT_READY:
    case SCSI_ASC_MEDIUM_NOT_PRESENT:
    case SCSI_ASC_NOT_READY_TO_READY_CHANGE:
      USBH_ErrLog ("USB Disk is not ready!");
 800b1ac:	480c      	ldr	r0, [pc, #48]	; (800b1e0 <USBH_read+0x88>)
 800b1ae:	f00e ff97 	bl	801a0e0 <iprintf>
 800b1b2:	480c      	ldr	r0, [pc, #48]	; (800b1e4 <USBH_read+0x8c>)
 800b1b4:	f00e ff94 	bl	801a0e0 <iprintf>
 800b1b8:	200a      	movs	r0, #10
 800b1ba:	f00e ffa9 	bl	801a110 <putchar>
      res = RES_NOTRDY;
 800b1be:	2303      	movs	r3, #3
 800b1c0:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 800b1c4:	e003      	b.n	800b1ce <USBH_read+0x76>

    default:
      res = RES_ERROR;
 800b1c6:	2301      	movs	r3, #1
 800b1c8:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 800b1cc:	bf00      	nop
    }
  }

  return res;
 800b1ce:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 800b1d2:	4618      	mov	r0, r3
 800b1d4:	3748      	adds	r7, #72	; 0x48
 800b1d6:	46bd      	mov	sp, r7
 800b1d8:	bd80      	pop	{r7, pc}
 800b1da:	bf00      	nop
 800b1dc:	2001bca4 	.word	0x2001bca4
 800b1e0:	0801b25c 	.word	0x0801b25c
 800b1e4:	0801b264 	.word	0x0801b264

0800b1e8 <USBH_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT USBH_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800b1e8:	b580      	push	{r7, lr}
 800b1ea:	b094      	sub	sp, #80	; 0x50
 800b1ec:	af02      	add	r7, sp, #8
 800b1ee:	60b9      	str	r1, [r7, #8]
 800b1f0:	607a      	str	r2, [r7, #4]
 800b1f2:	603b      	str	r3, [r7, #0]
 800b1f4:	4603      	mov	r3, r0
 800b1f6:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800b1f8:	2301      	movs	r3, #1
 800b1fa:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  MSC_LUNTypeDef info;

  if(USBH_MSC_Write(&hUSB_Host, lun, sector, (BYTE *)buff, count) == USBH_OK)
 800b1fe:	7bf9      	ldrb	r1, [r7, #15]
 800b200:	683b      	ldr	r3, [r7, #0]
 800b202:	9300      	str	r3, [sp, #0]
 800b204:	68bb      	ldr	r3, [r7, #8]
 800b206:	687a      	ldr	r2, [r7, #4]
 800b208:	4820      	ldr	r0, [pc, #128]	; (800b28c <USBH_write+0xa4>)
 800b20a:	f001 fcb2 	bl	800cb72 <USBH_MSC_Write>
 800b20e:	4603      	mov	r3, r0
 800b210:	2b00      	cmp	r3, #0
 800b212:	d103      	bne.n	800b21c <USBH_write+0x34>
  {
    res = RES_OK;
 800b214:	2300      	movs	r3, #0
 800b216:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800b21a:	e031      	b.n	800b280 <USBH_write+0x98>
  }
  else
  {
    USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info);
 800b21c:	f107 0210 	add.w	r2, r7, #16
 800b220:	7bfb      	ldrb	r3, [r7, #15]
 800b222:	4619      	mov	r1, r3
 800b224:	4819      	ldr	r0, [pc, #100]	; (800b28c <USBH_write+0xa4>)
 800b226:	f001 fc17 	bl	800ca58 <USBH_MSC_GetLUNInfo>

    switch (info.sense.asc)
 800b22a:	7f7b      	ldrb	r3, [r7, #29]
 800b22c:	2b3a      	cmp	r3, #58	; 0x3a
 800b22e:	d016      	beq.n	800b25e <USBH_write+0x76>
 800b230:	2b3a      	cmp	r3, #58	; 0x3a
 800b232:	dc21      	bgt.n	800b278 <USBH_write+0x90>
 800b234:	2b28      	cmp	r3, #40	; 0x28
 800b236:	d012      	beq.n	800b25e <USBH_write+0x76>
 800b238:	2b28      	cmp	r3, #40	; 0x28
 800b23a:	dc1d      	bgt.n	800b278 <USBH_write+0x90>
 800b23c:	2b04      	cmp	r3, #4
 800b23e:	d00e      	beq.n	800b25e <USBH_write+0x76>
 800b240:	2b27      	cmp	r3, #39	; 0x27
 800b242:	d119      	bne.n	800b278 <USBH_write+0x90>
    {
    case SCSI_ASC_WRITE_PROTECTED:
      USBH_ErrLog("USB Disk is Write protected!");
 800b244:	4812      	ldr	r0, [pc, #72]	; (800b290 <USBH_write+0xa8>)
 800b246:	f00e ff4b 	bl	801a0e0 <iprintf>
 800b24a:	4812      	ldr	r0, [pc, #72]	; (800b294 <USBH_write+0xac>)
 800b24c:	f00e ff48 	bl	801a0e0 <iprintf>
 800b250:	200a      	movs	r0, #10
 800b252:	f00e ff5d 	bl	801a110 <putchar>
      res = RES_WRPRT;
 800b256:	2302      	movs	r3, #2
 800b258:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 800b25c:	e010      	b.n	800b280 <USBH_write+0x98>

    case SCSI_ASC_LOGICAL_UNIT_NOT_READY:
    case SCSI_ASC_MEDIUM_NOT_PRESENT:
    case SCSI_ASC_NOT_READY_TO_READY_CHANGE:
      USBH_ErrLog("USB Disk is not ready!");
 800b25e:	480c      	ldr	r0, [pc, #48]	; (800b290 <USBH_write+0xa8>)
 800b260:	f00e ff3e 	bl	801a0e0 <iprintf>
 800b264:	480c      	ldr	r0, [pc, #48]	; (800b298 <USBH_write+0xb0>)
 800b266:	f00e ff3b 	bl	801a0e0 <iprintf>
 800b26a:	200a      	movs	r0, #10
 800b26c:	f00e ff50 	bl	801a110 <putchar>
      res = RES_NOTRDY;
 800b270:	2303      	movs	r3, #3
 800b272:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 800b276:	e003      	b.n	800b280 <USBH_write+0x98>

    default:
      res = RES_ERROR;
 800b278:	2301      	movs	r3, #1
 800b27a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 800b27e:	bf00      	nop
    }
  }

  return res;
 800b280:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 800b284:	4618      	mov	r0, r3
 800b286:	3748      	adds	r7, #72	; 0x48
 800b288:	46bd      	mov	sp, r7
 800b28a:	bd80      	pop	{r7, pc}
 800b28c:	2001bca4 	.word	0x2001bca4
 800b290:	0801b25c 	.word	0x0801b25c
 800b294:	0801b27c 	.word	0x0801b27c
 800b298:	0801b264 	.word	0x0801b264

0800b29c <USBH_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT USBH_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800b29c:	b580      	push	{r7, lr}
 800b29e:	b090      	sub	sp, #64	; 0x40
 800b2a0:	af00      	add	r7, sp, #0
 800b2a2:	4603      	mov	r3, r0
 800b2a4:	603a      	str	r2, [r7, #0]
 800b2a6:	71fb      	strb	r3, [r7, #7]
 800b2a8:	460b      	mov	r3, r1
 800b2aa:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800b2ac:	2301      	movs	r3, #1
 800b2ae:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  MSC_LUNTypeDef info;

  switch (cmd)
 800b2b2:	79bb      	ldrb	r3, [r7, #6]
 800b2b4:	2b03      	cmp	r3, #3
 800b2b6:	d852      	bhi.n	800b35e <USBH_ioctl+0xc2>
 800b2b8:	a201      	add	r2, pc, #4	; (adr r2, 800b2c0 <USBH_ioctl+0x24>)
 800b2ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b2be:	bf00      	nop
 800b2c0:	0800b2d1 	.word	0x0800b2d1
 800b2c4:	0800b2d9 	.word	0x0800b2d9
 800b2c8:	0800b303 	.word	0x0800b303
 800b2cc:	0800b32f 	.word	0x0800b32f
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC:
    res = RES_OK;
 800b2d0:	2300      	movs	r3, #0
 800b2d2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 800b2d6:	e045      	b.n	800b364 <USBH_ioctl+0xc8>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 800b2d8:	f107 0208 	add.w	r2, r7, #8
 800b2dc:	79fb      	ldrb	r3, [r7, #7]
 800b2de:	4619      	mov	r1, r3
 800b2e0:	4823      	ldr	r0, [pc, #140]	; (800b370 <USBH_ioctl+0xd4>)
 800b2e2:	f001 fbb9 	bl	800ca58 <USBH_MSC_GetLUNInfo>
 800b2e6:	4603      	mov	r3, r0
 800b2e8:	2b00      	cmp	r3, #0
 800b2ea:	d106      	bne.n	800b2fa <USBH_ioctl+0x5e>
    {
      *(DWORD*)buff = info.capacity.block_nbr;
 800b2ec:	68fa      	ldr	r2, [r7, #12]
 800b2ee:	683b      	ldr	r3, [r7, #0]
 800b2f0:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 800b2f2:	2300      	movs	r3, #0
 800b2f4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 800b2f8:	e034      	b.n	800b364 <USBH_ioctl+0xc8>
      res = RES_ERROR;
 800b2fa:	2301      	movs	r3, #1
 800b2fc:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 800b300:	e030      	b.n	800b364 <USBH_ioctl+0xc8>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 800b302:	f107 0208 	add.w	r2, r7, #8
 800b306:	79fb      	ldrb	r3, [r7, #7]
 800b308:	4619      	mov	r1, r3
 800b30a:	4819      	ldr	r0, [pc, #100]	; (800b370 <USBH_ioctl+0xd4>)
 800b30c:	f001 fba4 	bl	800ca58 <USBH_MSC_GetLUNInfo>
 800b310:	4603      	mov	r3, r0
 800b312:	2b00      	cmp	r3, #0
 800b314:	d107      	bne.n	800b326 <USBH_ioctl+0x8a>
    {
      *(DWORD*)buff = info.capacity.block_size;
 800b316:	8a3b      	ldrh	r3, [r7, #16]
 800b318:	461a      	mov	r2, r3
 800b31a:	683b      	ldr	r3, [r7, #0]
 800b31c:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 800b31e:	2300      	movs	r3, #0
 800b320:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 800b324:	e01e      	b.n	800b364 <USBH_ioctl+0xc8>
      res = RES_ERROR;
 800b326:	2301      	movs	r3, #1
 800b328:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 800b32c:	e01a      	b.n	800b364 <USBH_ioctl+0xc8>

    /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :

    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 800b32e:	f107 0208 	add.w	r2, r7, #8
 800b332:	79fb      	ldrb	r3, [r7, #7]
 800b334:	4619      	mov	r1, r3
 800b336:	480e      	ldr	r0, [pc, #56]	; (800b370 <USBH_ioctl+0xd4>)
 800b338:	f001 fb8e 	bl	800ca58 <USBH_MSC_GetLUNInfo>
 800b33c:	4603      	mov	r3, r0
 800b33e:	2b00      	cmp	r3, #0
 800b340:	d109      	bne.n	800b356 <USBH_ioctl+0xba>
    {
      *(DWORD*)buff = info.capacity.block_size / USB_DEFAULT_BLOCK_SIZE;
 800b342:	8a3b      	ldrh	r3, [r7, #16]
 800b344:	0a5b      	lsrs	r3, r3, #9
 800b346:	b29b      	uxth	r3, r3
 800b348:	461a      	mov	r2, r3
 800b34a:	683b      	ldr	r3, [r7, #0]
 800b34c:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 800b34e:	2300      	movs	r3, #0
 800b350:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 800b354:	e006      	b.n	800b364 <USBH_ioctl+0xc8>
      res = RES_ERROR;
 800b356:	2301      	movs	r3, #1
 800b358:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 800b35c:	e002      	b.n	800b364 <USBH_ioctl+0xc8>

  default:
    res = RES_PARERR;
 800b35e:	2304      	movs	r3, #4
 800b360:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  }

  return res;
 800b364:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 800b368:	4618      	mov	r0, r3
 800b36a:	3740      	adds	r7, #64	; 0x40
 800b36c:	46bd      	mov	sp, r7
 800b36e:	bd80      	pop	{r7, pc}
 800b370:	2001bca4 	.word	0x2001bca4

0800b374 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 800b374:	b580      	push	{r7, lr}
 800b376:	b084      	sub	sp, #16
 800b378:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 800b37a:	4b8d      	ldr	r3, [pc, #564]	; (800b5b0 <MX_LWIP_Init+0x23c>)
 800b37c:	22c0      	movs	r2, #192	; 0xc0
 800b37e:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 800b380:	4b8b      	ldr	r3, [pc, #556]	; (800b5b0 <MX_LWIP_Init+0x23c>)
 800b382:	22a8      	movs	r2, #168	; 0xa8
 800b384:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 1;
 800b386:	4b8a      	ldr	r3, [pc, #552]	; (800b5b0 <MX_LWIP_Init+0x23c>)
 800b388:	2201      	movs	r2, #1
 800b38a:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 200;
 800b38c:	4b88      	ldr	r3, [pc, #544]	; (800b5b0 <MX_LWIP_Init+0x23c>)
 800b38e:	22c8      	movs	r2, #200	; 0xc8
 800b390:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 800b392:	4b88      	ldr	r3, [pc, #544]	; (800b5b4 <MX_LWIP_Init+0x240>)
 800b394:	22ff      	movs	r2, #255	; 0xff
 800b396:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 800b398:	4b86      	ldr	r3, [pc, #536]	; (800b5b4 <MX_LWIP_Init+0x240>)
 800b39a:	22ff      	movs	r2, #255	; 0xff
 800b39c:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 800b39e:	4b85      	ldr	r3, [pc, #532]	; (800b5b4 <MX_LWIP_Init+0x240>)
 800b3a0:	22ff      	movs	r2, #255	; 0xff
 800b3a2:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 800b3a4:	4b83      	ldr	r3, [pc, #524]	; (800b5b4 <MX_LWIP_Init+0x240>)
 800b3a6:	2200      	movs	r2, #0
 800b3a8:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 192;
 800b3aa:	4b83      	ldr	r3, [pc, #524]	; (800b5b8 <MX_LWIP_Init+0x244>)
 800b3ac:	22c0      	movs	r2, #192	; 0xc0
 800b3ae:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 168;
 800b3b0:	4b81      	ldr	r3, [pc, #516]	; (800b5b8 <MX_LWIP_Init+0x244>)
 800b3b2:	22a8      	movs	r2, #168	; 0xa8
 800b3b4:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 1;
 800b3b6:	4b80      	ldr	r3, [pc, #512]	; (800b5b8 <MX_LWIP_Init+0x244>)
 800b3b8:	2201      	movs	r2, #1
 800b3ba:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 1;
 800b3bc:	4b7e      	ldr	r3, [pc, #504]	; (800b5b8 <MX_LWIP_Init+0x244>)
 800b3be:	2201      	movs	r2, #1
 800b3c0:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initilialize the LwIP stack without RTOS */
  lwip_init();
 800b3c2:	f003 ff38 	bl	800f236 <lwip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 800b3c6:	4b7a      	ldr	r3, [pc, #488]	; (800b5b0 <MX_LWIP_Init+0x23c>)
 800b3c8:	781b      	ldrb	r3, [r3, #0]
 800b3ca:	061a      	lsls	r2, r3, #24
 800b3cc:	4b78      	ldr	r3, [pc, #480]	; (800b5b0 <MX_LWIP_Init+0x23c>)
 800b3ce:	785b      	ldrb	r3, [r3, #1]
 800b3d0:	041b      	lsls	r3, r3, #16
 800b3d2:	431a      	orrs	r2, r3
 800b3d4:	4b76      	ldr	r3, [pc, #472]	; (800b5b0 <MX_LWIP_Init+0x23c>)
 800b3d6:	789b      	ldrb	r3, [r3, #2]
 800b3d8:	021b      	lsls	r3, r3, #8
 800b3da:	4313      	orrs	r3, r2
 800b3dc:	4a74      	ldr	r2, [pc, #464]	; (800b5b0 <MX_LWIP_Init+0x23c>)
 800b3de:	78d2      	ldrb	r2, [r2, #3]
 800b3e0:	4313      	orrs	r3, r2
 800b3e2:	061a      	lsls	r2, r3, #24
 800b3e4:	4b72      	ldr	r3, [pc, #456]	; (800b5b0 <MX_LWIP_Init+0x23c>)
 800b3e6:	781b      	ldrb	r3, [r3, #0]
 800b3e8:	0619      	lsls	r1, r3, #24
 800b3ea:	4b71      	ldr	r3, [pc, #452]	; (800b5b0 <MX_LWIP_Init+0x23c>)
 800b3ec:	785b      	ldrb	r3, [r3, #1]
 800b3ee:	041b      	lsls	r3, r3, #16
 800b3f0:	4319      	orrs	r1, r3
 800b3f2:	4b6f      	ldr	r3, [pc, #444]	; (800b5b0 <MX_LWIP_Init+0x23c>)
 800b3f4:	789b      	ldrb	r3, [r3, #2]
 800b3f6:	021b      	lsls	r3, r3, #8
 800b3f8:	430b      	orrs	r3, r1
 800b3fa:	496d      	ldr	r1, [pc, #436]	; (800b5b0 <MX_LWIP_Init+0x23c>)
 800b3fc:	78c9      	ldrb	r1, [r1, #3]
 800b3fe:	430b      	orrs	r3, r1
 800b400:	021b      	lsls	r3, r3, #8
 800b402:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800b406:	431a      	orrs	r2, r3
 800b408:	4b69      	ldr	r3, [pc, #420]	; (800b5b0 <MX_LWIP_Init+0x23c>)
 800b40a:	781b      	ldrb	r3, [r3, #0]
 800b40c:	0619      	lsls	r1, r3, #24
 800b40e:	4b68      	ldr	r3, [pc, #416]	; (800b5b0 <MX_LWIP_Init+0x23c>)
 800b410:	785b      	ldrb	r3, [r3, #1]
 800b412:	041b      	lsls	r3, r3, #16
 800b414:	4319      	orrs	r1, r3
 800b416:	4b66      	ldr	r3, [pc, #408]	; (800b5b0 <MX_LWIP_Init+0x23c>)
 800b418:	789b      	ldrb	r3, [r3, #2]
 800b41a:	021b      	lsls	r3, r3, #8
 800b41c:	430b      	orrs	r3, r1
 800b41e:	4964      	ldr	r1, [pc, #400]	; (800b5b0 <MX_LWIP_Init+0x23c>)
 800b420:	78c9      	ldrb	r1, [r1, #3]
 800b422:	430b      	orrs	r3, r1
 800b424:	0a1b      	lsrs	r3, r3, #8
 800b426:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800b42a:	431a      	orrs	r2, r3
 800b42c:	4b60      	ldr	r3, [pc, #384]	; (800b5b0 <MX_LWIP_Init+0x23c>)
 800b42e:	781b      	ldrb	r3, [r3, #0]
 800b430:	0619      	lsls	r1, r3, #24
 800b432:	4b5f      	ldr	r3, [pc, #380]	; (800b5b0 <MX_LWIP_Init+0x23c>)
 800b434:	785b      	ldrb	r3, [r3, #1]
 800b436:	041b      	lsls	r3, r3, #16
 800b438:	4319      	orrs	r1, r3
 800b43a:	4b5d      	ldr	r3, [pc, #372]	; (800b5b0 <MX_LWIP_Init+0x23c>)
 800b43c:	789b      	ldrb	r3, [r3, #2]
 800b43e:	021b      	lsls	r3, r3, #8
 800b440:	430b      	orrs	r3, r1
 800b442:	495b      	ldr	r1, [pc, #364]	; (800b5b0 <MX_LWIP_Init+0x23c>)
 800b444:	78c9      	ldrb	r1, [r1, #3]
 800b446:	430b      	orrs	r3, r1
 800b448:	0e1b      	lsrs	r3, r3, #24
 800b44a:	4313      	orrs	r3, r2
 800b44c:	4a5b      	ldr	r2, [pc, #364]	; (800b5bc <MX_LWIP_Init+0x248>)
 800b44e:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 800b450:	4b58      	ldr	r3, [pc, #352]	; (800b5b4 <MX_LWIP_Init+0x240>)
 800b452:	781b      	ldrb	r3, [r3, #0]
 800b454:	061a      	lsls	r2, r3, #24
 800b456:	4b57      	ldr	r3, [pc, #348]	; (800b5b4 <MX_LWIP_Init+0x240>)
 800b458:	785b      	ldrb	r3, [r3, #1]
 800b45a:	041b      	lsls	r3, r3, #16
 800b45c:	431a      	orrs	r2, r3
 800b45e:	4b55      	ldr	r3, [pc, #340]	; (800b5b4 <MX_LWIP_Init+0x240>)
 800b460:	789b      	ldrb	r3, [r3, #2]
 800b462:	021b      	lsls	r3, r3, #8
 800b464:	4313      	orrs	r3, r2
 800b466:	4a53      	ldr	r2, [pc, #332]	; (800b5b4 <MX_LWIP_Init+0x240>)
 800b468:	78d2      	ldrb	r2, [r2, #3]
 800b46a:	4313      	orrs	r3, r2
 800b46c:	061a      	lsls	r2, r3, #24
 800b46e:	4b51      	ldr	r3, [pc, #324]	; (800b5b4 <MX_LWIP_Init+0x240>)
 800b470:	781b      	ldrb	r3, [r3, #0]
 800b472:	0619      	lsls	r1, r3, #24
 800b474:	4b4f      	ldr	r3, [pc, #316]	; (800b5b4 <MX_LWIP_Init+0x240>)
 800b476:	785b      	ldrb	r3, [r3, #1]
 800b478:	041b      	lsls	r3, r3, #16
 800b47a:	4319      	orrs	r1, r3
 800b47c:	4b4d      	ldr	r3, [pc, #308]	; (800b5b4 <MX_LWIP_Init+0x240>)
 800b47e:	789b      	ldrb	r3, [r3, #2]
 800b480:	021b      	lsls	r3, r3, #8
 800b482:	430b      	orrs	r3, r1
 800b484:	494b      	ldr	r1, [pc, #300]	; (800b5b4 <MX_LWIP_Init+0x240>)
 800b486:	78c9      	ldrb	r1, [r1, #3]
 800b488:	430b      	orrs	r3, r1
 800b48a:	021b      	lsls	r3, r3, #8
 800b48c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800b490:	431a      	orrs	r2, r3
 800b492:	4b48      	ldr	r3, [pc, #288]	; (800b5b4 <MX_LWIP_Init+0x240>)
 800b494:	781b      	ldrb	r3, [r3, #0]
 800b496:	0619      	lsls	r1, r3, #24
 800b498:	4b46      	ldr	r3, [pc, #280]	; (800b5b4 <MX_LWIP_Init+0x240>)
 800b49a:	785b      	ldrb	r3, [r3, #1]
 800b49c:	041b      	lsls	r3, r3, #16
 800b49e:	4319      	orrs	r1, r3
 800b4a0:	4b44      	ldr	r3, [pc, #272]	; (800b5b4 <MX_LWIP_Init+0x240>)
 800b4a2:	789b      	ldrb	r3, [r3, #2]
 800b4a4:	021b      	lsls	r3, r3, #8
 800b4a6:	430b      	orrs	r3, r1
 800b4a8:	4942      	ldr	r1, [pc, #264]	; (800b5b4 <MX_LWIP_Init+0x240>)
 800b4aa:	78c9      	ldrb	r1, [r1, #3]
 800b4ac:	430b      	orrs	r3, r1
 800b4ae:	0a1b      	lsrs	r3, r3, #8
 800b4b0:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800b4b4:	431a      	orrs	r2, r3
 800b4b6:	4b3f      	ldr	r3, [pc, #252]	; (800b5b4 <MX_LWIP_Init+0x240>)
 800b4b8:	781b      	ldrb	r3, [r3, #0]
 800b4ba:	0619      	lsls	r1, r3, #24
 800b4bc:	4b3d      	ldr	r3, [pc, #244]	; (800b5b4 <MX_LWIP_Init+0x240>)
 800b4be:	785b      	ldrb	r3, [r3, #1]
 800b4c0:	041b      	lsls	r3, r3, #16
 800b4c2:	4319      	orrs	r1, r3
 800b4c4:	4b3b      	ldr	r3, [pc, #236]	; (800b5b4 <MX_LWIP_Init+0x240>)
 800b4c6:	789b      	ldrb	r3, [r3, #2]
 800b4c8:	021b      	lsls	r3, r3, #8
 800b4ca:	430b      	orrs	r3, r1
 800b4cc:	4939      	ldr	r1, [pc, #228]	; (800b5b4 <MX_LWIP_Init+0x240>)
 800b4ce:	78c9      	ldrb	r1, [r1, #3]
 800b4d0:	430b      	orrs	r3, r1
 800b4d2:	0e1b      	lsrs	r3, r3, #24
 800b4d4:	4313      	orrs	r3, r2
 800b4d6:	4a3a      	ldr	r2, [pc, #232]	; (800b5c0 <MX_LWIP_Init+0x24c>)
 800b4d8:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 800b4da:	4b37      	ldr	r3, [pc, #220]	; (800b5b8 <MX_LWIP_Init+0x244>)
 800b4dc:	781b      	ldrb	r3, [r3, #0]
 800b4de:	061a      	lsls	r2, r3, #24
 800b4e0:	4b35      	ldr	r3, [pc, #212]	; (800b5b8 <MX_LWIP_Init+0x244>)
 800b4e2:	785b      	ldrb	r3, [r3, #1]
 800b4e4:	041b      	lsls	r3, r3, #16
 800b4e6:	431a      	orrs	r2, r3
 800b4e8:	4b33      	ldr	r3, [pc, #204]	; (800b5b8 <MX_LWIP_Init+0x244>)
 800b4ea:	789b      	ldrb	r3, [r3, #2]
 800b4ec:	021b      	lsls	r3, r3, #8
 800b4ee:	4313      	orrs	r3, r2
 800b4f0:	4a31      	ldr	r2, [pc, #196]	; (800b5b8 <MX_LWIP_Init+0x244>)
 800b4f2:	78d2      	ldrb	r2, [r2, #3]
 800b4f4:	4313      	orrs	r3, r2
 800b4f6:	061a      	lsls	r2, r3, #24
 800b4f8:	4b2f      	ldr	r3, [pc, #188]	; (800b5b8 <MX_LWIP_Init+0x244>)
 800b4fa:	781b      	ldrb	r3, [r3, #0]
 800b4fc:	0619      	lsls	r1, r3, #24
 800b4fe:	4b2e      	ldr	r3, [pc, #184]	; (800b5b8 <MX_LWIP_Init+0x244>)
 800b500:	785b      	ldrb	r3, [r3, #1]
 800b502:	041b      	lsls	r3, r3, #16
 800b504:	4319      	orrs	r1, r3
 800b506:	4b2c      	ldr	r3, [pc, #176]	; (800b5b8 <MX_LWIP_Init+0x244>)
 800b508:	789b      	ldrb	r3, [r3, #2]
 800b50a:	021b      	lsls	r3, r3, #8
 800b50c:	430b      	orrs	r3, r1
 800b50e:	492a      	ldr	r1, [pc, #168]	; (800b5b8 <MX_LWIP_Init+0x244>)
 800b510:	78c9      	ldrb	r1, [r1, #3]
 800b512:	430b      	orrs	r3, r1
 800b514:	021b      	lsls	r3, r3, #8
 800b516:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800b51a:	431a      	orrs	r2, r3
 800b51c:	4b26      	ldr	r3, [pc, #152]	; (800b5b8 <MX_LWIP_Init+0x244>)
 800b51e:	781b      	ldrb	r3, [r3, #0]
 800b520:	0619      	lsls	r1, r3, #24
 800b522:	4b25      	ldr	r3, [pc, #148]	; (800b5b8 <MX_LWIP_Init+0x244>)
 800b524:	785b      	ldrb	r3, [r3, #1]
 800b526:	041b      	lsls	r3, r3, #16
 800b528:	4319      	orrs	r1, r3
 800b52a:	4b23      	ldr	r3, [pc, #140]	; (800b5b8 <MX_LWIP_Init+0x244>)
 800b52c:	789b      	ldrb	r3, [r3, #2]
 800b52e:	021b      	lsls	r3, r3, #8
 800b530:	430b      	orrs	r3, r1
 800b532:	4921      	ldr	r1, [pc, #132]	; (800b5b8 <MX_LWIP_Init+0x244>)
 800b534:	78c9      	ldrb	r1, [r1, #3]
 800b536:	430b      	orrs	r3, r1
 800b538:	0a1b      	lsrs	r3, r3, #8
 800b53a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800b53e:	431a      	orrs	r2, r3
 800b540:	4b1d      	ldr	r3, [pc, #116]	; (800b5b8 <MX_LWIP_Init+0x244>)
 800b542:	781b      	ldrb	r3, [r3, #0]
 800b544:	0619      	lsls	r1, r3, #24
 800b546:	4b1c      	ldr	r3, [pc, #112]	; (800b5b8 <MX_LWIP_Init+0x244>)
 800b548:	785b      	ldrb	r3, [r3, #1]
 800b54a:	041b      	lsls	r3, r3, #16
 800b54c:	4319      	orrs	r1, r3
 800b54e:	4b1a      	ldr	r3, [pc, #104]	; (800b5b8 <MX_LWIP_Init+0x244>)
 800b550:	789b      	ldrb	r3, [r3, #2]
 800b552:	021b      	lsls	r3, r3, #8
 800b554:	430b      	orrs	r3, r1
 800b556:	4918      	ldr	r1, [pc, #96]	; (800b5b8 <MX_LWIP_Init+0x244>)
 800b558:	78c9      	ldrb	r1, [r1, #3]
 800b55a:	430b      	orrs	r3, r1
 800b55c:	0e1b      	lsrs	r3, r3, #24
 800b55e:	4313      	orrs	r3, r2
 800b560:	4a18      	ldr	r2, [pc, #96]	; (800b5c4 <MX_LWIP_Init+0x250>)
 800b562:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) without RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &ethernet_input);
 800b564:	4b18      	ldr	r3, [pc, #96]	; (800b5c8 <MX_LWIP_Init+0x254>)
 800b566:	9302      	str	r3, [sp, #8]
 800b568:	4b18      	ldr	r3, [pc, #96]	; (800b5cc <MX_LWIP_Init+0x258>)
 800b56a:	9301      	str	r3, [sp, #4]
 800b56c:	2300      	movs	r3, #0
 800b56e:	9300      	str	r3, [sp, #0]
 800b570:	4b14      	ldr	r3, [pc, #80]	; (800b5c4 <MX_LWIP_Init+0x250>)
 800b572:	4a13      	ldr	r2, [pc, #76]	; (800b5c0 <MX_LWIP_Init+0x24c>)
 800b574:	4911      	ldr	r1, [pc, #68]	; (800b5bc <MX_LWIP_Init+0x248>)
 800b576:	4816      	ldr	r0, [pc, #88]	; (800b5d0 <MX_LWIP_Init+0x25c>)
 800b578:	f004 fb12 	bl	800fba0 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 800b57c:	4814      	ldr	r0, [pc, #80]	; (800b5d0 <MX_LWIP_Init+0x25c>)
 800b57e:	f004 fcc1 	bl	800ff04 <netif_set_default>

  if (netif_is_link_up(&gnetif))
 800b582:	4b13      	ldr	r3, [pc, #76]	; (800b5d0 <MX_LWIP_Init+0x25c>)
 800b584:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800b588:	089b      	lsrs	r3, r3, #2
 800b58a:	f003 0301 	and.w	r3, r3, #1
 800b58e:	b2db      	uxtb	r3, r3
 800b590:	2b00      	cmp	r3, #0
 800b592:	d003      	beq.n	800b59c <MX_LWIP_Init+0x228>
  {
    /* When the netif is fully configured this function must be called */
    netif_set_up(&gnetif);
 800b594:	480e      	ldr	r0, [pc, #56]	; (800b5d0 <MX_LWIP_Init+0x25c>)
 800b596:	f004 fcc5 	bl	800ff24 <netif_set_up>
 800b59a:	e002      	b.n	800b5a2 <MX_LWIP_Init+0x22e>
  }
  else
  {
    /* When the netif link is down this function must be called */
    netif_set_down(&gnetif);
 800b59c:	480c      	ldr	r0, [pc, #48]	; (800b5d0 <MX_LWIP_Init+0x25c>)
 800b59e:	f004 fd2d 	bl	800fffc <netif_set_down>
  }

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernetif_update_config);
 800b5a2:	490c      	ldr	r1, [pc, #48]	; (800b5d4 <MX_LWIP_Init+0x260>)
 800b5a4:	480a      	ldr	r0, [pc, #40]	; (800b5d0 <MX_LWIP_Init+0x25c>)
 800b5a6:	f004 fd5b 	bl	8010060 <netif_set_link_callback>
  /* Create the Ethernet link handler thread */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 800b5aa:	bf00      	nop
 800b5ac:	46bd      	mov	sp, r7
 800b5ae:	bd80      	pop	{r7, pc}
 800b5b0:	2000bb88 	.word	0x2000bb88
 800b5b4:	2000bb84 	.word	0x2000bb84
 800b5b8:	2000bb48 	.word	0x2000bb48
 800b5bc:	2000bb80 	.word	0x2000bb80
 800b5c0:	2000bb8c 	.word	0x2000bb8c
 800b5c4:	2000bb90 	.word	0x2000bb90
 800b5c8:	0801970d 	.word	0x0801970d
 800b5cc:	0800bba1 	.word	0x0800bba1
 800b5d0:	2000bb4c 	.word	0x2000bb4c
 800b5d4:	0800bc0d 	.word	0x0800bc0d

0800b5d8 <MX_LWIP_Process>:
 * Send it to the lwIP stack for handling
 * Handle timeouts if LWIP_TIMERS is set and without RTOS
 * Handle the llink status if LWIP_NETIF_LINK_CALLBACK is set and without RTOS
 */
void MX_LWIP_Process(void)
{
 800b5d8:	b580      	push	{r7, lr}
 800b5da:	af00      	add	r7, sp, #0
/* USER CODE BEGIN 4_1 */
/* USER CODE END 4_1 */
  ethernetif_input(&gnetif);
 800b5dc:	4803      	ldr	r0, [pc, #12]	; (800b5ec <MX_LWIP_Process+0x14>)
 800b5de:	f000 fabf 	bl	800bb60 <ethernetif_input>

/* USER CODE BEGIN 4_2 */
/* USER CODE END 4_2 */
  /* Handle timeouts */
  sys_check_timeouts();
 800b5e2:	f00b fcad 	bl	8016f40 <sys_check_timeouts>

/* USER CODE BEGIN 4_3 */
/* USER CODE END 4_3 */
}
 800b5e6:	bf00      	nop
 800b5e8:	bd80      	pop	{r7, pc}
 800b5ea:	bf00      	nop
 800b5ec:	2000bb4c 	.word	0x2000bb4c

0800b5f0 <HAL_ETH_MspInit>:
/* USER CODE END 3 */

/* Private functions ---------------------------------------------------------*/

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 800b5f0:	b580      	push	{r7, lr}
 800b5f2:	b08e      	sub	sp, #56	; 0x38
 800b5f4:	af00      	add	r7, sp, #0
 800b5f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b5f8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800b5fc:	2200      	movs	r2, #0
 800b5fe:	601a      	str	r2, [r3, #0]
 800b600:	605a      	str	r2, [r3, #4]
 800b602:	609a      	str	r2, [r3, #8]
 800b604:	60da      	str	r2, [r3, #12]
 800b606:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	681b      	ldr	r3, [r3, #0]
 800b60c:	4a4a      	ldr	r2, [pc, #296]	; (800b738 <HAL_ETH_MspInit+0x148>)
 800b60e:	4293      	cmp	r3, r2
 800b610:	f040 808d 	bne.w	800b72e <HAL_ETH_MspInit+0x13e>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 800b614:	2300      	movs	r3, #0
 800b616:	623b      	str	r3, [r7, #32]
 800b618:	4b48      	ldr	r3, [pc, #288]	; (800b73c <HAL_ETH_MspInit+0x14c>)
 800b61a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b61c:	4a47      	ldr	r2, [pc, #284]	; (800b73c <HAL_ETH_MspInit+0x14c>)
 800b61e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800b622:	6313      	str	r3, [r2, #48]	; 0x30
 800b624:	4b45      	ldr	r3, [pc, #276]	; (800b73c <HAL_ETH_MspInit+0x14c>)
 800b626:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b628:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b62c:	623b      	str	r3, [r7, #32]
 800b62e:	6a3b      	ldr	r3, [r7, #32]
 800b630:	2300      	movs	r3, #0
 800b632:	61fb      	str	r3, [r7, #28]
 800b634:	4b41      	ldr	r3, [pc, #260]	; (800b73c <HAL_ETH_MspInit+0x14c>)
 800b636:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b638:	4a40      	ldr	r2, [pc, #256]	; (800b73c <HAL_ETH_MspInit+0x14c>)
 800b63a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800b63e:	6313      	str	r3, [r2, #48]	; 0x30
 800b640:	4b3e      	ldr	r3, [pc, #248]	; (800b73c <HAL_ETH_MspInit+0x14c>)
 800b642:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b644:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800b648:	61fb      	str	r3, [r7, #28]
 800b64a:	69fb      	ldr	r3, [r7, #28]
 800b64c:	2300      	movs	r3, #0
 800b64e:	61bb      	str	r3, [r7, #24]
 800b650:	4b3a      	ldr	r3, [pc, #232]	; (800b73c <HAL_ETH_MspInit+0x14c>)
 800b652:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b654:	4a39      	ldr	r2, [pc, #228]	; (800b73c <HAL_ETH_MspInit+0x14c>)
 800b656:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800b65a:	6313      	str	r3, [r2, #48]	; 0x30
 800b65c:	4b37      	ldr	r3, [pc, #220]	; (800b73c <HAL_ETH_MspInit+0x14c>)
 800b65e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b660:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b664:	61bb      	str	r3, [r7, #24]
 800b666:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800b668:	2300      	movs	r3, #0
 800b66a:	617b      	str	r3, [r7, #20]
 800b66c:	4b33      	ldr	r3, [pc, #204]	; (800b73c <HAL_ETH_MspInit+0x14c>)
 800b66e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b670:	4a32      	ldr	r2, [pc, #200]	; (800b73c <HAL_ETH_MspInit+0x14c>)
 800b672:	f043 0304 	orr.w	r3, r3, #4
 800b676:	6313      	str	r3, [r2, #48]	; 0x30
 800b678:	4b30      	ldr	r3, [pc, #192]	; (800b73c <HAL_ETH_MspInit+0x14c>)
 800b67a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b67c:	f003 0304 	and.w	r3, r3, #4
 800b680:	617b      	str	r3, [r7, #20]
 800b682:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b684:	2300      	movs	r3, #0
 800b686:	613b      	str	r3, [r7, #16]
 800b688:	4b2c      	ldr	r3, [pc, #176]	; (800b73c <HAL_ETH_MspInit+0x14c>)
 800b68a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b68c:	4a2b      	ldr	r2, [pc, #172]	; (800b73c <HAL_ETH_MspInit+0x14c>)
 800b68e:	f043 0301 	orr.w	r3, r3, #1
 800b692:	6313      	str	r3, [r2, #48]	; 0x30
 800b694:	4b29      	ldr	r3, [pc, #164]	; (800b73c <HAL_ETH_MspInit+0x14c>)
 800b696:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b698:	f003 0301 	and.w	r3, r3, #1
 800b69c:	613b      	str	r3, [r7, #16]
 800b69e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800b6a0:	2300      	movs	r3, #0
 800b6a2:	60fb      	str	r3, [r7, #12]
 800b6a4:	4b25      	ldr	r3, [pc, #148]	; (800b73c <HAL_ETH_MspInit+0x14c>)
 800b6a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b6a8:	4a24      	ldr	r2, [pc, #144]	; (800b73c <HAL_ETH_MspInit+0x14c>)
 800b6aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b6ae:	6313      	str	r3, [r2, #48]	; 0x30
 800b6b0:	4b22      	ldr	r3, [pc, #136]	; (800b73c <HAL_ETH_MspInit+0x14c>)
 800b6b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b6b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b6b8:	60fb      	str	r3, [r7, #12]
 800b6ba:	68fb      	ldr	r3, [r7, #12]
    PC5     ------> ETH_RXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    PG14     ------> ETH_TXD1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 800b6bc:	2332      	movs	r3, #50	; 0x32
 800b6be:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b6c0:	2302      	movs	r3, #2
 800b6c2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b6c4:	2300      	movs	r3, #0
 800b6c6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b6c8:	2303      	movs	r3, #3
 800b6ca:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800b6cc:	230b      	movs	r3, #11
 800b6ce:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800b6d0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800b6d4:	4619      	mov	r1, r3
 800b6d6:	481a      	ldr	r0, [pc, #104]	; (800b740 <HAL_ETH_MspInit+0x150>)
 800b6d8:	f7fa f964 	bl	80059a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 800b6dc:	2386      	movs	r3, #134	; 0x86
 800b6de:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b6e0:	2302      	movs	r3, #2
 800b6e2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b6e4:	2300      	movs	r3, #0
 800b6e6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b6e8:	2303      	movs	r3, #3
 800b6ea:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800b6ec:	230b      	movs	r3, #11
 800b6ee:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b6f0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800b6f4:	4619      	mov	r1, r3
 800b6f6:	4813      	ldr	r0, [pc, #76]	; (800b744 <HAL_ETH_MspInit+0x154>)
 800b6f8:	f7fa f954 	bl	80059a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_14;
 800b6fc:	f44f 43d0 	mov.w	r3, #26624	; 0x6800
 800b700:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b702:	2302      	movs	r3, #2
 800b704:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b706:	2300      	movs	r3, #0
 800b708:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b70a:	2303      	movs	r3, #3
 800b70c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800b70e:	230b      	movs	r3, #11
 800b710:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800b712:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800b716:	4619      	mov	r1, r3
 800b718:	480b      	ldr	r0, [pc, #44]	; (800b748 <HAL_ETH_MspInit+0x158>)
 800b71a:	f7fa f943 	bl	80059a4 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 4, 0);
 800b71e:	2200      	movs	r2, #0
 800b720:	2104      	movs	r1, #4
 800b722:	203d      	movs	r0, #61	; 0x3d
 800b724:	f7f7 f9e9 	bl	8002afa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 800b728:	203d      	movs	r0, #61	; 0x3d
 800b72a:	f7f7 fa02 	bl	8002b32 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 800b72e:	bf00      	nop
 800b730:	3738      	adds	r7, #56	; 0x38
 800b732:	46bd      	mov	sp, r7
 800b734:	bd80      	pop	{r7, pc}
 800b736:	bf00      	nop
 800b738:	40028000 	.word	0x40028000
 800b73c:	40023800 	.word	0x40023800
 800b740:	40020800 	.word	0x40020800
 800b744:	40020000 	.word	0x40020000
 800b748:	40021800 	.word	0x40021800

0800b74c <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 800b74c:	b580      	push	{r7, lr}
 800b74e:	b086      	sub	sp, #24
 800b750:	af00      	add	r7, sp, #0
 800b752:	6078      	str	r0, [r7, #4]
  uint32_t regvalue = 0;
 800b754:	2300      	movs	r3, #0
 800b756:	613b      	str	r3, [r7, #16]
  HAL_StatusTypeDef hal_eth_init_status;

/* Init ETH */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 800b758:	4b52      	ldr	r3, [pc, #328]	; (800b8a4 <low_level_init+0x158>)
 800b75a:	4a53      	ldr	r2, [pc, #332]	; (800b8a8 <low_level_init+0x15c>)
 800b75c:	601a      	str	r2, [r3, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 800b75e:	4b51      	ldr	r3, [pc, #324]	; (800b8a4 <low_level_init+0x158>)
 800b760:	2201      	movs	r2, #1
 800b762:	605a      	str	r2, [r3, #4]
  heth.Init.Speed = ETH_SPEED_100M;
 800b764:	4b4f      	ldr	r3, [pc, #316]	; (800b8a4 <low_level_init+0x158>)
 800b766:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800b76a:	609a      	str	r2, [r3, #8]
  heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 800b76c:	4b4d      	ldr	r3, [pc, #308]	; (800b8a4 <low_level_init+0x158>)
 800b76e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800b772:	60da      	str	r2, [r3, #12]
  heth.Init.PhyAddress = DP83848_PHY_ADDRESS;
 800b774:	4b4b      	ldr	r3, [pc, #300]	; (800b8a4 <low_level_init+0x158>)
 800b776:	2201      	movs	r2, #1
 800b778:	821a      	strh	r2, [r3, #16]
  MACAddr[0] = 0x00;
 800b77a:	2300      	movs	r3, #0
 800b77c:	723b      	strb	r3, [r7, #8]
  MACAddr[1] = 0x80;
 800b77e:	2380      	movs	r3, #128	; 0x80
 800b780:	727b      	strb	r3, [r7, #9]
  MACAddr[2] = 0xE1;
 800b782:	23e1      	movs	r3, #225	; 0xe1
 800b784:	72bb      	strb	r3, [r7, #10]
  MACAddr[3] = 0x00;
 800b786:	2300      	movs	r3, #0
 800b788:	72fb      	strb	r3, [r7, #11]
  MACAddr[4] = 0x00;
 800b78a:	2300      	movs	r3, #0
 800b78c:	733b      	strb	r3, [r7, #12]
  MACAddr[5] = 0x00;
 800b78e:	2300      	movs	r3, #0
 800b790:	737b      	strb	r3, [r7, #13]
  heth.Init.MACAddr = &MACAddr[0];
 800b792:	4a44      	ldr	r2, [pc, #272]	; (800b8a4 <low_level_init+0x158>)
 800b794:	f107 0308 	add.w	r3, r7, #8
 800b798:	6153      	str	r3, [r2, #20]
  heth.Init.RxMode = ETH_RXPOLLING_MODE;
 800b79a:	4b42      	ldr	r3, [pc, #264]	; (800b8a4 <low_level_init+0x158>)
 800b79c:	2200      	movs	r2, #0
 800b79e:	619a      	str	r2, [r3, #24]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 800b7a0:	4b40      	ldr	r3, [pc, #256]	; (800b8a4 <low_level_init+0x158>)
 800b7a2:	2200      	movs	r2, #0
 800b7a4:	61da      	str	r2, [r3, #28]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 800b7a6:	4b3f      	ldr	r3, [pc, #252]	; (800b8a4 <low_level_init+0x158>)
 800b7a8:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800b7ac:	621a      	str	r2, [r3, #32]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 800b7ae:	483d      	ldr	r0, [pc, #244]	; (800b8a4 <low_level_init+0x158>)
 800b7b0:	f7f8 ff4c 	bl	800464c <HAL_ETH_Init>
 800b7b4:	4603      	mov	r3, r0
 800b7b6:	75fb      	strb	r3, [r7, #23]

  if (hal_eth_init_status == HAL_OK)
 800b7b8:	7dfb      	ldrb	r3, [r7, #23]
 800b7ba:	2b00      	cmp	r3, #0
 800b7bc:	d108      	bne.n	800b7d0 <low_level_init+0x84>
  {
    /* Set netif link flag */
    netif->flags |= NETIF_FLAG_LINK_UP;
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800b7c4:	f043 0304 	orr.w	r3, r3, #4
 800b7c8:	b2da      	uxtb	r2, r3
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  }
  /* Initialize Tx Descriptors list: Chain Mode */
  HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 800b7d0:	2304      	movs	r3, #4
 800b7d2:	4a36      	ldr	r2, [pc, #216]	; (800b8ac <low_level_init+0x160>)
 800b7d4:	4936      	ldr	r1, [pc, #216]	; (800b8b0 <low_level_init+0x164>)
 800b7d6:	4833      	ldr	r0, [pc, #204]	; (800b8a4 <low_level_init+0x158>)
 800b7d8:	f7f9 f8d4 	bl	8004984 <HAL_ETH_DMATxDescListInit>

  /* Initialize Rx Descriptors list: Chain Mode  */
  HAL_ETH_DMARxDescListInit(&heth, DMARxDscrTab, &Rx_Buff[0][0], ETH_RXBUFNB);
 800b7dc:	2304      	movs	r3, #4
 800b7de:	4a35      	ldr	r2, [pc, #212]	; (800b8b4 <low_level_init+0x168>)
 800b7e0:	4935      	ldr	r1, [pc, #212]	; (800b8b8 <low_level_init+0x16c>)
 800b7e2:	4830      	ldr	r0, [pc, #192]	; (800b8a4 <low_level_init+0x158>)
 800b7e4:	f7f9 f937 	bl	8004a56 <HAL_ETH_DMARxDescListInit>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	2206      	movs	r2, #6
 800b7ec:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800b7f0:	4b2c      	ldr	r3, [pc, #176]	; (800b8a4 <low_level_init+0x158>)
 800b7f2:	695b      	ldr	r3, [r3, #20]
 800b7f4:	781a      	ldrb	r2, [r3, #0]
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800b7fc:	4b29      	ldr	r3, [pc, #164]	; (800b8a4 <low_level_init+0x158>)
 800b7fe:	695b      	ldr	r3, [r3, #20]
 800b800:	785a      	ldrb	r2, [r3, #1]
 800b802:	687b      	ldr	r3, [r7, #4]
 800b804:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800b808:	4b26      	ldr	r3, [pc, #152]	; (800b8a4 <low_level_init+0x158>)
 800b80a:	695b      	ldr	r3, [r3, #20]
 800b80c:	789a      	ldrb	r2, [r3, #2]
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800b814:	4b23      	ldr	r3, [pc, #140]	; (800b8a4 <low_level_init+0x158>)
 800b816:	695b      	ldr	r3, [r3, #20]
 800b818:	78da      	ldrb	r2, [r3, #3]
 800b81a:	687b      	ldr	r3, [r7, #4]
 800b81c:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800b820:	4b20      	ldr	r3, [pc, #128]	; (800b8a4 <low_level_init+0x158>)
 800b822:	695b      	ldr	r3, [r3, #20]
 800b824:	791a      	ldrb	r2, [r3, #4]
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800b82c:	4b1d      	ldr	r3, [pc, #116]	; (800b8a4 <low_level_init+0x158>)
 800b82e:	695b      	ldr	r3, [r3, #20]
 800b830:	795a      	ldrb	r2, [r3, #5]
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b

  /* maximum transfer unit */
  netif->mtu = 1500;
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800b83e:	849a      	strh	r2, [r3, #36]	; 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800b846:	f043 030a 	orr.w	r3, r3, #10
 800b84a:	b2da      	uxtb	r2, r3
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  /* Enable MAC and DMA transmission and reception */
  HAL_ETH_Start(&heth);
 800b852:	4814      	ldr	r0, [pc, #80]	; (800b8a4 <low_level_init+0x158>)
 800b854:	f7f9 fc2d 	bl	80050b2 <HAL_ETH_Start>

/* USER CODE END PHY_PRE_CONFIG */

  /**** Configure PHY to generate an interrupt when Eth Link state changes ****/
  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_MICR, &regvalue);
 800b858:	f107 0310 	add.w	r3, r7, #16
 800b85c:	461a      	mov	r2, r3
 800b85e:	2111      	movs	r1, #17
 800b860:	4810      	ldr	r0, [pc, #64]	; (800b8a4 <low_level_init+0x158>)
 800b862:	f7f9 fb58 	bl	8004f16 <HAL_ETH_ReadPHYRegister>

  regvalue |= (PHY_MICR_INT_EN | PHY_MICR_INT_OE);
 800b866:	693b      	ldr	r3, [r7, #16]
 800b868:	f043 0303 	orr.w	r3, r3, #3
 800b86c:	613b      	str	r3, [r7, #16]

  /* Enable Interrupts */
  HAL_ETH_WritePHYRegister(&heth, PHY_MICR, regvalue );
 800b86e:	693b      	ldr	r3, [r7, #16]
 800b870:	461a      	mov	r2, r3
 800b872:	2111      	movs	r1, #17
 800b874:	480b      	ldr	r0, [pc, #44]	; (800b8a4 <low_level_init+0x158>)
 800b876:	f7f9 fbb6 	bl	8004fe6 <HAL_ETH_WritePHYRegister>

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_MISR, &regvalue);
 800b87a:	f107 0310 	add.w	r3, r7, #16
 800b87e:	461a      	mov	r2, r3
 800b880:	2112      	movs	r1, #18
 800b882:	4808      	ldr	r0, [pc, #32]	; (800b8a4 <low_level_init+0x158>)
 800b884:	f7f9 fb47 	bl	8004f16 <HAL_ETH_ReadPHYRegister>

  regvalue |= PHY_MISR_LINK_INT_EN;
 800b888:	693b      	ldr	r3, [r7, #16]
 800b88a:	f043 0320 	orr.w	r3, r3, #32
 800b88e:	613b      	str	r3, [r7, #16]

  /* Enable Interrupt on change of link status */
  HAL_ETH_WritePHYRegister(&heth, PHY_MISR, regvalue);
 800b890:	693b      	ldr	r3, [r7, #16]
 800b892:	461a      	mov	r2, r3
 800b894:	2112      	movs	r1, #18
 800b896:	4803      	ldr	r0, [pc, #12]	; (800b8a4 <low_level_init+0x158>)
 800b898:	f7f9 fba5 	bl	8004fe6 <HAL_ETH_WritePHYRegister>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 800b89c:	bf00      	nop
 800b89e:	3718      	adds	r7, #24
 800b8a0:	46bd      	mov	sp, r7
 800b8a2:	bd80      	pop	{r7, pc}
 800b8a4:	2000d464 	.word	0x2000d464
 800b8a8:	40028000 	.word	0x40028000
 800b8ac:	2000d4ac 	.word	0x2000d4ac
 800b8b0:	2000bb94 	.word	0x2000bb94
 800b8b4:	2000bc14 	.word	0x2000bc14
 800b8b8:	2000d3e4 	.word	0x2000d3e4

0800b8bc <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800b8bc:	b580      	push	{r7, lr}
 800b8be:	b08a      	sub	sp, #40	; 0x28
 800b8c0:	af00      	add	r7, sp, #0
 800b8c2:	6078      	str	r0, [r7, #4]
 800b8c4:	6039      	str	r1, [r7, #0]
  err_t errval;
  struct pbuf *q;
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 800b8c6:	4b4b      	ldr	r3, [pc, #300]	; (800b9f4 <low_level_output+0x138>)
 800b8c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b8ca:	689b      	ldr	r3, [r3, #8]
 800b8cc:	61fb      	str	r3, [r7, #28]
  __IO ETH_DMADescTypeDef *DmaTxDesc;
  uint32_t framelength = 0;
 800b8ce:	2300      	movs	r3, #0
 800b8d0:	617b      	str	r3, [r7, #20]
  uint32_t bufferoffset = 0;
 800b8d2:	2300      	movs	r3, #0
 800b8d4:	613b      	str	r3, [r7, #16]
  uint32_t byteslefttocopy = 0;
 800b8d6:	2300      	movs	r3, #0
 800b8d8:	60fb      	str	r3, [r7, #12]
  uint32_t payloadoffset = 0;
 800b8da:	2300      	movs	r3, #0
 800b8dc:	60bb      	str	r3, [r7, #8]
  DmaTxDesc = heth.TxDesc;
 800b8de:	4b45      	ldr	r3, [pc, #276]	; (800b9f4 <low_level_output+0x138>)
 800b8e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b8e2:	61bb      	str	r3, [r7, #24]
  bufferoffset = 0;
 800b8e4:	2300      	movs	r3, #0
 800b8e6:	613b      	str	r3, [r7, #16]

  /* copy frame from pbufs to driver buffers */
  for(q = p; q != NULL; q = q->next)
 800b8e8:	683b      	ldr	r3, [r7, #0]
 800b8ea:	623b      	str	r3, [r7, #32]
 800b8ec:	e05a      	b.n	800b9a4 <low_level_output+0xe8>
    {
      /* Is this buffer available? If not, goto error */
      if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800b8ee:	69bb      	ldr	r3, [r7, #24]
 800b8f0:	681b      	ldr	r3, [r3, #0]
 800b8f2:	2b00      	cmp	r3, #0
 800b8f4:	da03      	bge.n	800b8fe <low_level_output+0x42>
      {
        errval = ERR_USE;
 800b8f6:	23f8      	movs	r3, #248	; 0xf8
 800b8f8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        goto error;
 800b8fc:	e05c      	b.n	800b9b8 <low_level_output+0xfc>
      }

      /* Get bytes in current lwIP buffer */
      byteslefttocopy = q->len;
 800b8fe:	6a3b      	ldr	r3, [r7, #32]
 800b900:	895b      	ldrh	r3, [r3, #10]
 800b902:	60fb      	str	r3, [r7, #12]
      payloadoffset = 0;
 800b904:	2300      	movs	r3, #0
 800b906:	60bb      	str	r3, [r7, #8]

      /* Check if the length of data to copy is bigger than Tx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800b908:	e02f      	b.n	800b96a <low_level_output+0xae>
      {
        /* Copy data to Tx buffer*/
        memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), (ETH_TX_BUF_SIZE - bufferoffset) );
 800b90a:	69fa      	ldr	r2, [r7, #28]
 800b90c:	693b      	ldr	r3, [r7, #16]
 800b90e:	18d0      	adds	r0, r2, r3
 800b910:	6a3b      	ldr	r3, [r7, #32]
 800b912:	685a      	ldr	r2, [r3, #4]
 800b914:	68bb      	ldr	r3, [r7, #8]
 800b916:	18d1      	adds	r1, r2, r3
 800b918:	693b      	ldr	r3, [r7, #16]
 800b91a:	f5c3 63be 	rsb	r3, r3, #1520	; 0x5f0
 800b91e:	3304      	adds	r3, #4
 800b920:	461a      	mov	r2, r3
 800b922:	f00e fb1d 	bl	8019f60 <memcpy>

        /* Point to next descriptor */
        DmaTxDesc = (ETH_DMADescTypeDef *)(DmaTxDesc->Buffer2NextDescAddr);
 800b926:	69bb      	ldr	r3, [r7, #24]
 800b928:	68db      	ldr	r3, [r3, #12]
 800b92a:	61bb      	str	r3, [r7, #24]

        /* Check if the buffer is available */
        if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800b92c:	69bb      	ldr	r3, [r7, #24]
 800b92e:	681b      	ldr	r3, [r3, #0]
 800b930:	2b00      	cmp	r3, #0
 800b932:	da03      	bge.n	800b93c <low_level_output+0x80>
        {
          errval = ERR_USE;
 800b934:	23f8      	movs	r3, #248	; 0xf8
 800b936:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          goto error;
 800b93a:	e03d      	b.n	800b9b8 <low_level_output+0xfc>
        }

        buffer = (uint8_t *)(DmaTxDesc->Buffer1Addr);
 800b93c:	69bb      	ldr	r3, [r7, #24]
 800b93e:	689b      	ldr	r3, [r3, #8]
 800b940:	61fb      	str	r3, [r7, #28]

        byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
 800b942:	693a      	ldr	r2, [r7, #16]
 800b944:	68fb      	ldr	r3, [r7, #12]
 800b946:	4413      	add	r3, r2
 800b948:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 800b94c:	60fb      	str	r3, [r7, #12]
        payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
 800b94e:	68ba      	ldr	r2, [r7, #8]
 800b950:	693b      	ldr	r3, [r7, #16]
 800b952:	1ad3      	subs	r3, r2, r3
 800b954:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800b958:	60bb      	str	r3, [r7, #8]
        framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
 800b95a:	697a      	ldr	r2, [r7, #20]
 800b95c:	693b      	ldr	r3, [r7, #16]
 800b95e:	1ad3      	subs	r3, r2, r3
 800b960:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800b964:	617b      	str	r3, [r7, #20]
        bufferoffset = 0;
 800b966:	2300      	movs	r3, #0
 800b968:	613b      	str	r3, [r7, #16]
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800b96a:	68fa      	ldr	r2, [r7, #12]
 800b96c:	693b      	ldr	r3, [r7, #16]
 800b96e:	4413      	add	r3, r2
 800b970:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800b974:	4293      	cmp	r3, r2
 800b976:	d8c8      	bhi.n	800b90a <low_level_output+0x4e>
      }

      /* Copy the remaining bytes */
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 800b978:	69fa      	ldr	r2, [r7, #28]
 800b97a:	693b      	ldr	r3, [r7, #16]
 800b97c:	18d0      	adds	r0, r2, r3
 800b97e:	6a3b      	ldr	r3, [r7, #32]
 800b980:	685a      	ldr	r2, [r3, #4]
 800b982:	68bb      	ldr	r3, [r7, #8]
 800b984:	4413      	add	r3, r2
 800b986:	68fa      	ldr	r2, [r7, #12]
 800b988:	4619      	mov	r1, r3
 800b98a:	f00e fae9 	bl	8019f60 <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 800b98e:	693a      	ldr	r2, [r7, #16]
 800b990:	68fb      	ldr	r3, [r7, #12]
 800b992:	4413      	add	r3, r2
 800b994:	613b      	str	r3, [r7, #16]
      framelength = framelength + byteslefttocopy;
 800b996:	697a      	ldr	r2, [r7, #20]
 800b998:	68fb      	ldr	r3, [r7, #12]
 800b99a:	4413      	add	r3, r2
 800b99c:	617b      	str	r3, [r7, #20]
  for(q = p; q != NULL; q = q->next)
 800b99e:	6a3b      	ldr	r3, [r7, #32]
 800b9a0:	681b      	ldr	r3, [r3, #0]
 800b9a2:	623b      	str	r3, [r7, #32]
 800b9a4:	6a3b      	ldr	r3, [r7, #32]
 800b9a6:	2b00      	cmp	r3, #0
 800b9a8:	d1a1      	bne.n	800b8ee <low_level_output+0x32>
    }

  /* Prepare transmit descriptors to give to DMA */
  HAL_ETH_TransmitFrame(&heth, framelength);
 800b9aa:	6979      	ldr	r1, [r7, #20]
 800b9ac:	4811      	ldr	r0, [pc, #68]	; (800b9f4 <low_level_output+0x138>)
 800b9ae:	f7f9 f8bf 	bl	8004b30 <HAL_ETH_TransmitFrame>

  errval = ERR_OK;
 800b9b2:	2300      	movs	r3, #0
 800b9b4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

error:

  /* When Transmit Underflow flag is set, clear it and issue a Transmit Poll Demand to resume transmission */
  if ((heth.Instance->DMASR & ETH_DMASR_TUS) != (uint32_t)RESET)
 800b9b8:	4b0e      	ldr	r3, [pc, #56]	; (800b9f4 <low_level_output+0x138>)
 800b9ba:	681b      	ldr	r3, [r3, #0]
 800b9bc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b9c0:	3314      	adds	r3, #20
 800b9c2:	681b      	ldr	r3, [r3, #0]
 800b9c4:	f003 0320 	and.w	r3, r3, #32
 800b9c8:	2b00      	cmp	r3, #0
 800b9ca:	d00d      	beq.n	800b9e8 <low_level_output+0x12c>
  {
    /* Clear TUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_TUS;
 800b9cc:	4b09      	ldr	r3, [pc, #36]	; (800b9f4 <low_level_output+0x138>)
 800b9ce:	681b      	ldr	r3, [r3, #0]
 800b9d0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b9d4:	3314      	adds	r3, #20
 800b9d6:	2220      	movs	r2, #32
 800b9d8:	601a      	str	r2, [r3, #0]

    /* Resume DMA transmission*/
    heth.Instance->DMATPDR = 0;
 800b9da:	4b06      	ldr	r3, [pc, #24]	; (800b9f4 <low_level_output+0x138>)
 800b9dc:	681b      	ldr	r3, [r3, #0]
 800b9de:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b9e2:	3304      	adds	r3, #4
 800b9e4:	2200      	movs	r2, #0
 800b9e6:	601a      	str	r2, [r3, #0]
  }
  return errval;
 800b9e8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800b9ec:	4618      	mov	r0, r3
 800b9ee:	3728      	adds	r7, #40	; 0x28
 800b9f0:	46bd      	mov	sp, r7
 800b9f2:	bd80      	pop	{r7, pc}
 800b9f4:	2000d464 	.word	0x2000d464

0800b9f8 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 800b9f8:	b580      	push	{r7, lr}
 800b9fa:	b08c      	sub	sp, #48	; 0x30
 800b9fc:	af00      	add	r7, sp, #0
 800b9fe:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800ba00:	2300      	movs	r3, #0
 800ba02:	62fb      	str	r3, [r7, #44]	; 0x2c
  struct pbuf *q = NULL;
 800ba04:	2300      	movs	r3, #0
 800ba06:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t len = 0;
 800ba08:	2300      	movs	r3, #0
 800ba0a:	81fb      	strh	r3, [r7, #14]
  uint8_t *buffer;
  __IO ETH_DMADescTypeDef *dmarxdesc;
  uint32_t bufferoffset = 0;
 800ba0c:	2300      	movs	r3, #0
 800ba0e:	61fb      	str	r3, [r7, #28]
  uint32_t payloadoffset = 0;
 800ba10:	2300      	movs	r3, #0
 800ba12:	61bb      	str	r3, [r7, #24]
  uint32_t byteslefttocopy = 0;
 800ba14:	2300      	movs	r3, #0
 800ba16:	617b      	str	r3, [r7, #20]
  uint32_t i=0;
 800ba18:	2300      	movs	r3, #0
 800ba1a:	613b      	str	r3, [r7, #16]

  /* get received frame */
  if (HAL_ETH_GetReceivedFrame(&heth) != HAL_OK)
 800ba1c:	484f      	ldr	r0, [pc, #316]	; (800bb5c <low_level_input+0x164>)
 800ba1e:	f7f9 f971 	bl	8004d04 <HAL_ETH_GetReceivedFrame>
 800ba22:	4603      	mov	r3, r0
 800ba24:	2b00      	cmp	r3, #0
 800ba26:	d001      	beq.n	800ba2c <low_level_input+0x34>

    return NULL;
 800ba28:	2300      	movs	r3, #0
 800ba2a:	e092      	b.n	800bb52 <low_level_input+0x15a>

  /* Obtain the size of the packet and put it into the "len" variable. */
  len = heth.RxFrameInfos.length;
 800ba2c:	4b4b      	ldr	r3, [pc, #300]	; (800bb5c <low_level_input+0x164>)
 800ba2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ba30:	81fb      	strh	r3, [r7, #14]
  buffer = (uint8_t *)heth.RxFrameInfos.buffer;
 800ba32:	4b4a      	ldr	r3, [pc, #296]	; (800bb5c <low_level_input+0x164>)
 800ba34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba36:	627b      	str	r3, [r7, #36]	; 0x24

  if (len > 0)
 800ba38:	89fb      	ldrh	r3, [r7, #14]
 800ba3a:	2b00      	cmp	r3, #0
 800ba3c:	d007      	beq.n	800ba4e <low_level_input+0x56>
  {
    /* We allocate a pbuf chain of pbufs from the Lwip buffer pool */
    p = pbuf_alloc(PBUF_RAW, len, PBUF_POOL);
 800ba3e:	89fb      	ldrh	r3, [r7, #14]
 800ba40:	f44f 72c1 	mov.w	r2, #386	; 0x182
 800ba44:	4619      	mov	r1, r3
 800ba46:	2000      	movs	r0, #0
 800ba48:	f004 fba6 	bl	8010198 <pbuf_alloc>
 800ba4c:	62f8      	str	r0, [r7, #44]	; 0x2c
  }

  if (p != NULL)
 800ba4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba50:	2b00      	cmp	r3, #0
 800ba52:	d04b      	beq.n	800baec <low_level_input+0xf4>
  {
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 800ba54:	4b41      	ldr	r3, [pc, #260]	; (800bb5c <low_level_input+0x164>)
 800ba56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ba58:	623b      	str	r3, [r7, #32]
    bufferoffset = 0;
 800ba5a:	2300      	movs	r3, #0
 800ba5c:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 800ba5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba60:	62bb      	str	r3, [r7, #40]	; 0x28
 800ba62:	e040      	b.n	800bae6 <low_level_input+0xee>
    {
      byteslefttocopy = q->len;
 800ba64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba66:	895b      	ldrh	r3, [r3, #10]
 800ba68:	617b      	str	r3, [r7, #20]
      payloadoffset = 0;
 800ba6a:	2300      	movs	r3, #0
 800ba6c:	61bb      	str	r3, [r7, #24]

      /* Check if the length of bytes to copy in current pbuf is bigger than Rx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 800ba6e:	e021      	b.n	800bab4 <low_level_input+0xbc>
      {
        /* Copy data to pbuf */
        memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), (ETH_RX_BUF_SIZE - bufferoffset));
 800ba70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba72:	685a      	ldr	r2, [r3, #4]
 800ba74:	69bb      	ldr	r3, [r7, #24]
 800ba76:	18d0      	adds	r0, r2, r3
 800ba78:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ba7a:	69fb      	ldr	r3, [r7, #28]
 800ba7c:	18d1      	adds	r1, r2, r3
 800ba7e:	69fb      	ldr	r3, [r7, #28]
 800ba80:	f5c3 63be 	rsb	r3, r3, #1520	; 0x5f0
 800ba84:	3304      	adds	r3, #4
 800ba86:	461a      	mov	r2, r3
 800ba88:	f00e fa6a 	bl	8019f60 <memcpy>

        /* Point to next descriptor */
        dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 800ba8c:	6a3b      	ldr	r3, [r7, #32]
 800ba8e:	68db      	ldr	r3, [r3, #12]
 800ba90:	623b      	str	r3, [r7, #32]
        buffer = (uint8_t *)(dmarxdesc->Buffer1Addr);
 800ba92:	6a3b      	ldr	r3, [r7, #32]
 800ba94:	689b      	ldr	r3, [r3, #8]
 800ba96:	627b      	str	r3, [r7, #36]	; 0x24

        byteslefttocopy = byteslefttocopy - (ETH_RX_BUF_SIZE - bufferoffset);
 800ba98:	69fa      	ldr	r2, [r7, #28]
 800ba9a:	697b      	ldr	r3, [r7, #20]
 800ba9c:	4413      	add	r3, r2
 800ba9e:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 800baa2:	617b      	str	r3, [r7, #20]
        payloadoffset = payloadoffset + (ETH_RX_BUF_SIZE - bufferoffset);
 800baa4:	69ba      	ldr	r2, [r7, #24]
 800baa6:	69fb      	ldr	r3, [r7, #28]
 800baa8:	1ad3      	subs	r3, r2, r3
 800baaa:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800baae:	61bb      	str	r3, [r7, #24]
        bufferoffset = 0;
 800bab0:	2300      	movs	r3, #0
 800bab2:	61fb      	str	r3, [r7, #28]
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 800bab4:	697a      	ldr	r2, [r7, #20]
 800bab6:	69fb      	ldr	r3, [r7, #28]
 800bab8:	4413      	add	r3, r2
 800baba:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800babe:	4293      	cmp	r3, r2
 800bac0:	d8d6      	bhi.n	800ba70 <low_level_input+0x78>
      }
      /* Copy remaining data in pbuf */
      memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), byteslefttocopy);
 800bac2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bac4:	685a      	ldr	r2, [r3, #4]
 800bac6:	69bb      	ldr	r3, [r7, #24]
 800bac8:	18d0      	adds	r0, r2, r3
 800baca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bacc:	69fb      	ldr	r3, [r7, #28]
 800bace:	4413      	add	r3, r2
 800bad0:	697a      	ldr	r2, [r7, #20]
 800bad2:	4619      	mov	r1, r3
 800bad4:	f00e fa44 	bl	8019f60 <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 800bad8:	69fa      	ldr	r2, [r7, #28]
 800bada:	697b      	ldr	r3, [r7, #20]
 800badc:	4413      	add	r3, r2
 800bade:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 800bae0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bae2:	681b      	ldr	r3, [r3, #0]
 800bae4:	62bb      	str	r3, [r7, #40]	; 0x28
 800bae6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bae8:	2b00      	cmp	r3, #0
 800baea:	d1bb      	bne.n	800ba64 <low_level_input+0x6c>
    }
  }

    /* Release descriptors to DMA */
    /* Point to first descriptor */
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 800baec:	4b1b      	ldr	r3, [pc, #108]	; (800bb5c <low_level_input+0x164>)
 800baee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800baf0:	623b      	str	r3, [r7, #32]
    /* Set Own bit in Rx descriptors: gives the buffers back to DMA */
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 800baf2:	2300      	movs	r3, #0
 800baf4:	613b      	str	r3, [r7, #16]
 800baf6:	e00b      	b.n	800bb10 <low_level_input+0x118>
    {
      dmarxdesc->Status |= ETH_DMARXDESC_OWN;
 800baf8:	6a3b      	ldr	r3, [r7, #32]
 800bafa:	681b      	ldr	r3, [r3, #0]
 800bafc:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800bb00:	6a3b      	ldr	r3, [r7, #32]
 800bb02:	601a      	str	r2, [r3, #0]
      dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 800bb04:	6a3b      	ldr	r3, [r7, #32]
 800bb06:	68db      	ldr	r3, [r3, #12]
 800bb08:	623b      	str	r3, [r7, #32]
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 800bb0a:	693b      	ldr	r3, [r7, #16]
 800bb0c:	3301      	adds	r3, #1
 800bb0e:	613b      	str	r3, [r7, #16]
 800bb10:	4b12      	ldr	r3, [pc, #72]	; (800bb5c <low_level_input+0x164>)
 800bb12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb14:	693a      	ldr	r2, [r7, #16]
 800bb16:	429a      	cmp	r2, r3
 800bb18:	d3ee      	bcc.n	800baf8 <low_level_input+0x100>
    }

    /* Clear Segment_Count */
    heth.RxFrameInfos.SegCount =0;
 800bb1a:	4b10      	ldr	r3, [pc, #64]	; (800bb5c <low_level_input+0x164>)
 800bb1c:	2200      	movs	r2, #0
 800bb1e:	639a      	str	r2, [r3, #56]	; 0x38

  /* When Rx Buffer unavailable flag is set: clear it and resume reception */
  if ((heth.Instance->DMASR & ETH_DMASR_RBUS) != (uint32_t)RESET)
 800bb20:	4b0e      	ldr	r3, [pc, #56]	; (800bb5c <low_level_input+0x164>)
 800bb22:	681b      	ldr	r3, [r3, #0]
 800bb24:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bb28:	3314      	adds	r3, #20
 800bb2a:	681b      	ldr	r3, [r3, #0]
 800bb2c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bb30:	2b00      	cmp	r3, #0
 800bb32:	d00d      	beq.n	800bb50 <low_level_input+0x158>
  {
    /* Clear RBUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_RBUS;
 800bb34:	4b09      	ldr	r3, [pc, #36]	; (800bb5c <low_level_input+0x164>)
 800bb36:	681b      	ldr	r3, [r3, #0]
 800bb38:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bb3c:	3314      	adds	r3, #20
 800bb3e:	2280      	movs	r2, #128	; 0x80
 800bb40:	601a      	str	r2, [r3, #0]
    /* Resume DMA reception */
    heth.Instance->DMARPDR = 0;
 800bb42:	4b06      	ldr	r3, [pc, #24]	; (800bb5c <low_level_input+0x164>)
 800bb44:	681b      	ldr	r3, [r3, #0]
 800bb46:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bb4a:	3308      	adds	r3, #8
 800bb4c:	2200      	movs	r2, #0
 800bb4e:	601a      	str	r2, [r3, #0]
  }
  return p;
 800bb50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800bb52:	4618      	mov	r0, r3
 800bb54:	3730      	adds	r7, #48	; 0x30
 800bb56:	46bd      	mov	sp, r7
 800bb58:	bd80      	pop	{r7, pc}
 800bb5a:	bf00      	nop
 800bb5c:	2000d464 	.word	0x2000d464

0800bb60 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(struct netif *netif)
{
 800bb60:	b580      	push	{r7, lr}
 800bb62:	b084      	sub	sp, #16
 800bb64:	af00      	add	r7, sp, #0
 800bb66:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;

  /* move received packet into a new pbuf */
  p = low_level_input(netif);
 800bb68:	6878      	ldr	r0, [r7, #4]
 800bb6a:	f7ff ff45 	bl	800b9f8 <low_level_input>
 800bb6e:	60f8      	str	r0, [r7, #12]

  /* no packet could be read, silently ignore this */
  if (p == NULL) return;
 800bb70:	68fb      	ldr	r3, [r7, #12]
 800bb72:	2b00      	cmp	r3, #0
 800bb74:	d010      	beq.n	800bb98 <ethernetif_input+0x38>

  /* entry point to the LwIP stack */
  err = netif->input(p, netif);
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	691b      	ldr	r3, [r3, #16]
 800bb7a:	6879      	ldr	r1, [r7, #4]
 800bb7c:	68f8      	ldr	r0, [r7, #12]
 800bb7e:	4798      	blx	r3
 800bb80:	4603      	mov	r3, r0
 800bb82:	72fb      	strb	r3, [r7, #11]

  if (err != ERR_OK)
 800bb84:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800bb88:	2b00      	cmp	r3, #0
 800bb8a:	d006      	beq.n	800bb9a <ethernetif_input+0x3a>
  {
    LWIP_DEBUGF(NETIF_DEBUG, ("ethernetif_input: IP input error\n"));
    pbuf_free(p);
 800bb8c:	68f8      	ldr	r0, [r7, #12]
 800bb8e:	f004 fde7 	bl	8010760 <pbuf_free>
    p = NULL;
 800bb92:	2300      	movs	r3, #0
 800bb94:	60fb      	str	r3, [r7, #12]
 800bb96:	e000      	b.n	800bb9a <ethernetif_input+0x3a>
  if (p == NULL) return;
 800bb98:	bf00      	nop
  }
}
 800bb9a:	3710      	adds	r7, #16
 800bb9c:	46bd      	mov	sp, r7
 800bb9e:	bd80      	pop	{r7, pc}

0800bba0 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 800bba0:	b580      	push	{r7, lr}
 800bba2:	b082      	sub	sp, #8
 800bba4:	af00      	add	r7, sp, #0
 800bba6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	2b00      	cmp	r3, #0
 800bbac:	d106      	bne.n	800bbbc <ethernetif_init+0x1c>
 800bbae:	4b0e      	ldr	r3, [pc, #56]	; (800bbe8 <ethernetif_init+0x48>)
 800bbb0:	f240 2215 	movw	r2, #533	; 0x215
 800bbb4:	490d      	ldr	r1, [pc, #52]	; (800bbec <ethernetif_init+0x4c>)
 800bbb6:	480e      	ldr	r0, [pc, #56]	; (800bbf0 <ethernetif_init+0x50>)
 800bbb8:	f00e fa92 	bl	801a0e0 <iprintf>
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	2273      	movs	r2, #115	; 0x73
 800bbc0:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
  netif->name[1] = IFNAME1;
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	2274      	movs	r2, #116	; 0x74
 800bbc8:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	4a09      	ldr	r2, [pc, #36]	; (800bbf4 <ethernetif_init+0x54>)
 800bbd0:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	4a08      	ldr	r2, [pc, #32]	; (800bbf8 <ethernetif_init+0x58>)
 800bbd6:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800bbd8:	6878      	ldr	r0, [r7, #4]
 800bbda:	f7ff fdb7 	bl	800b74c <low_level_init>

  return ERR_OK;
 800bbde:	2300      	movs	r3, #0
}
 800bbe0:	4618      	mov	r0, r3
 800bbe2:	3708      	adds	r7, #8
 800bbe4:	46bd      	mov	sp, r7
 800bbe6:	bd80      	pop	{r7, pc}
 800bbe8:	0801b29c 	.word	0x0801b29c
 800bbec:	0801b2b8 	.word	0x0801b2b8
 800bbf0:	0801b2c8 	.word	0x0801b2c8
 800bbf4:	08017bd1 	.word	0x08017bd1
 800bbf8:	0800b8bd 	.word	0x0800b8bd

0800bbfc <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Time
*/
u32_t sys_now(void)
{
 800bbfc:	b580      	push	{r7, lr}
 800bbfe:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800bc00:	f7f6 fe70 	bl	80028e4 <HAL_GetTick>
 800bc04:	4603      	mov	r3, r0
}
 800bc06:	4618      	mov	r0, r3
 800bc08:	bd80      	pop	{r7, pc}
	...

0800bc0c <ethernetif_update_config>:
  *         to update low level driver configuration.
* @param  netif: The network interface
  * @retval None
  */
void ethernetif_update_config(struct netif *netif)
{
 800bc0c:	b580      	push	{r7, lr}
 800bc0e:	b084      	sub	sp, #16
 800bc10:	af00      	add	r7, sp, #0
 800bc12:	6078      	str	r0, [r7, #4]
  __IO uint32_t tickstart = 0;
 800bc14:	2300      	movs	r3, #0
 800bc16:	60fb      	str	r3, [r7, #12]
  uint32_t regvalue = 0;
 800bc18:	2300      	movs	r3, #0
 800bc1a:	60bb      	str	r3, [r7, #8]

  if(netif_is_link_up(netif))
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800bc22:	089b      	lsrs	r3, r3, #2
 800bc24:	f003 0301 	and.w	r3, r3, #1
 800bc28:	b2db      	uxtb	r3, r3
 800bc2a:	2b00      	cmp	r3, #0
 800bc2c:	d05d      	beq.n	800bcea <ethernetif_update_config+0xde>
  {
    /* Restart the auto-negotiation */
    if(heth.Init.AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 800bc2e:	4b34      	ldr	r3, [pc, #208]	; (800bd00 <ethernetif_update_config+0xf4>)
 800bc30:	685b      	ldr	r3, [r3, #4]
 800bc32:	2b00      	cmp	r3, #0
 800bc34:	d03f      	beq.n	800bcb6 <ethernetif_update_config+0xaa>
    {
      /* Enable Auto-Negotiation */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, PHY_AUTONEGOTIATION);
 800bc36:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800bc3a:	2100      	movs	r1, #0
 800bc3c:	4830      	ldr	r0, [pc, #192]	; (800bd00 <ethernetif_update_config+0xf4>)
 800bc3e:	f7f9 f9d2 	bl	8004fe6 <HAL_ETH_WritePHYRegister>

      /* Get tick */
      tickstart = HAL_GetTick();
 800bc42:	f7f6 fe4f 	bl	80028e4 <HAL_GetTick>
 800bc46:	4603      	mov	r3, r0
 800bc48:	60fb      	str	r3, [r7, #12]

      /* Wait until the auto-negotiation will be completed */
      do
      {
        HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 800bc4a:	f107 0308 	add.w	r3, r7, #8
 800bc4e:	461a      	mov	r2, r3
 800bc50:	2101      	movs	r1, #1
 800bc52:	482b      	ldr	r0, [pc, #172]	; (800bd00 <ethernetif_update_config+0xf4>)
 800bc54:	f7f9 f95f 	bl	8004f16 <HAL_ETH_ReadPHYRegister>

        /* Check for the Timeout ( 1s ) */
        if((HAL_GetTick() - tickstart ) > 1000)
 800bc58:	f7f6 fe44 	bl	80028e4 <HAL_GetTick>
 800bc5c:	4602      	mov	r2, r0
 800bc5e:	68fb      	ldr	r3, [r7, #12]
 800bc60:	1ad3      	subs	r3, r2, r3
 800bc62:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800bc66:	d828      	bhi.n	800bcba <ethernetif_update_config+0xae>
        {
          /* In case of timeout */
          goto error;
        }
      } while (((regvalue & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 800bc68:	68bb      	ldr	r3, [r7, #8]
 800bc6a:	f003 0320 	and.w	r3, r3, #32
 800bc6e:	2b00      	cmp	r3, #0
 800bc70:	d0eb      	beq.n	800bc4a <ethernetif_update_config+0x3e>

      /* Read the result of the auto-negotiation */
      HAL_ETH_ReadPHYRegister(&heth, PHY_SR, &regvalue);
 800bc72:	f107 0308 	add.w	r3, r7, #8
 800bc76:	461a      	mov	r2, r3
 800bc78:	2110      	movs	r1, #16
 800bc7a:	4821      	ldr	r0, [pc, #132]	; (800bd00 <ethernetif_update_config+0xf4>)
 800bc7c:	f7f9 f94b 	bl	8004f16 <HAL_ETH_ReadPHYRegister>

      /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
      if((regvalue & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 800bc80:	68bb      	ldr	r3, [r7, #8]
 800bc82:	f003 0304 	and.w	r3, r3, #4
 800bc86:	2b00      	cmp	r3, #0
 800bc88:	d004      	beq.n	800bc94 <ethernetif_update_config+0x88>
      {
        /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 800bc8a:	4b1d      	ldr	r3, [pc, #116]	; (800bd00 <ethernetif_update_config+0xf4>)
 800bc8c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800bc90:	60da      	str	r2, [r3, #12]
 800bc92:	e002      	b.n	800bc9a <ethernetif_update_config+0x8e>
      }
      else
      {
        /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_HALFDUPLEX;
 800bc94:	4b1a      	ldr	r3, [pc, #104]	; (800bd00 <ethernetif_update_config+0xf4>)
 800bc96:	2200      	movs	r2, #0
 800bc98:	60da      	str	r2, [r3, #12]
      }
      /* Configure the MAC with the speed fixed by the auto-negotiation process */
      if(regvalue & PHY_SPEED_STATUS)
 800bc9a:	68bb      	ldr	r3, [r7, #8]
 800bc9c:	f003 0302 	and.w	r3, r3, #2
 800bca0:	2b00      	cmp	r3, #0
 800bca2:	d003      	beq.n	800bcac <ethernetif_update_config+0xa0>
      {
        /* Set Ethernet speed to 10M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_10M;
 800bca4:	4b16      	ldr	r3, [pc, #88]	; (800bd00 <ethernetif_update_config+0xf4>)
 800bca6:	2200      	movs	r2, #0
 800bca8:	609a      	str	r2, [r3, #8]
 800bcaa:	e016      	b.n	800bcda <ethernetif_update_config+0xce>
      }
      else
      {
        /* Set Ethernet speed to 100M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_100M;
 800bcac:	4b14      	ldr	r3, [pc, #80]	; (800bd00 <ethernetif_update_config+0xf4>)
 800bcae:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800bcb2:	609a      	str	r2, [r3, #8]
 800bcb4:	e011      	b.n	800bcda <ethernetif_update_config+0xce>
      }
    }
    else /* AutoNegotiation Disable */
    {
    error :
 800bcb6:	bf00      	nop
 800bcb8:	e000      	b.n	800bcbc <ethernetif_update_config+0xb0>
          goto error;
 800bcba:	bf00      	nop
      /* Check parameters */
      assert_param(IS_ETH_SPEED(heth.Init.Speed));
      assert_param(IS_ETH_DUPLEX_MODE(heth.Init.DuplexMode));

      /* Set MAC Speed and Duplex Mode to PHY */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 800bcbc:	4b10      	ldr	r3, [pc, #64]	; (800bd00 <ethernetif_update_config+0xf4>)
 800bcbe:	68db      	ldr	r3, [r3, #12]
 800bcc0:	08db      	lsrs	r3, r3, #3
 800bcc2:	b29a      	uxth	r2, r3
                                                     (uint16_t)(heth.Init.Speed >> 1)));
 800bcc4:	4b0e      	ldr	r3, [pc, #56]	; (800bd00 <ethernetif_update_config+0xf4>)
 800bcc6:	689b      	ldr	r3, [r3, #8]
 800bcc8:	085b      	lsrs	r3, r3, #1
 800bcca:	b29b      	uxth	r3, r3
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 800bccc:	4313      	orrs	r3, r2
 800bcce:	b29b      	uxth	r3, r3
 800bcd0:	461a      	mov	r2, r3
 800bcd2:	2100      	movs	r1, #0
 800bcd4:	480a      	ldr	r0, [pc, #40]	; (800bd00 <ethernetif_update_config+0xf4>)
 800bcd6:	f7f9 f986 	bl	8004fe6 <HAL_ETH_WritePHYRegister>
    }

    /* ETHERNET MAC Re-Configuration */
    HAL_ETH_ConfigMAC(&heth, (ETH_MACInitTypeDef *) NULL);
 800bcda:	2100      	movs	r1, #0
 800bcdc:	4808      	ldr	r0, [pc, #32]	; (800bd00 <ethernetif_update_config+0xf4>)
 800bcde:	f7f9 fa47 	bl	8005170 <HAL_ETH_ConfigMAC>

    /* Restart MAC interface */
    HAL_ETH_Start(&heth);
 800bce2:	4807      	ldr	r0, [pc, #28]	; (800bd00 <ethernetif_update_config+0xf4>)
 800bce4:	f7f9 f9e5 	bl	80050b2 <HAL_ETH_Start>
 800bce8:	e002      	b.n	800bcf0 <ethernetif_update_config+0xe4>
  }
  else
  {
    /* Stop MAC interface */
    HAL_ETH_Stop(&heth);
 800bcea:	4805      	ldr	r0, [pc, #20]	; (800bd00 <ethernetif_update_config+0xf4>)
 800bcec:	f7f9 fa10 	bl	8005110 <HAL_ETH_Stop>
  }

  ethernetif_notify_conn_changed(netif);
 800bcf0:	6878      	ldr	r0, [r7, #4]
 800bcf2:	f000 f807 	bl	800bd04 <ethernetif_notify_conn_changed>
}
 800bcf6:	bf00      	nop
 800bcf8:	3710      	adds	r7, #16
 800bcfa:	46bd      	mov	sp, r7
 800bcfc:	bd80      	pop	{r7, pc}
 800bcfe:	bf00      	nop
 800bd00:	2000d464 	.word	0x2000d464

0800bd04 <ethernetif_notify_conn_changed>:
  * @brief  This function notify user about link status changement.
  * @param  netif: the network interface
  * @retval None
  */
__weak void ethernetif_notify_conn_changed(struct netif *netif)
{
 800bd04:	b480      	push	{r7}
 800bd06:	b083      	sub	sp, #12
 800bd08:	af00      	add	r7, sp, #0
 800bd0a:	6078      	str	r0, [r7, #4]
  /* NOTE : This is function could be implemented in user file
            when the callback is needed,
  */

}
 800bd0c:	bf00      	nop
 800bd0e:	370c      	adds	r7, #12
 800bd10:	46bd      	mov	sp, r7
 800bd12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd16:	4770      	bx	lr

0800bd18 <USBH_MSC_InterfaceInit>:
  *         The function init the MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 800bd18:	b590      	push	{r4, r7, lr}
 800bd1a:	b089      	sub	sp, #36	; 0x24
 800bd1c:	af04      	add	r7, sp, #16
 800bd1e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  uint8_t interface;
  MSC_HandleTypeDef *MSC_Handle;

  interface = USBH_FindInterface(phost, phost->pActiveClass->ClassCode, MSC_TRANSPARENT, MSC_BOT);
 800bd20:	687b      	ldr	r3, [r7, #4]
 800bd22:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bd26:	7919      	ldrb	r1, [r3, #4]
 800bd28:	2350      	movs	r3, #80	; 0x50
 800bd2a:	2206      	movs	r2, #6
 800bd2c:	6878      	ldr	r0, [r7, #4]
 800bd2e:	f001 fe1b 	bl	800d968 <USBH_FindInterface>
 800bd32:	4603      	mov	r3, r0
 800bd34:	73fb      	strb	r3, [r7, #15]

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* Not Valid Interface */
 800bd36:	7bfb      	ldrb	r3, [r7, #15]
 800bd38:	2bff      	cmp	r3, #255	; 0xff
 800bd3a:	d002      	beq.n	800bd42 <USBH_MSC_InterfaceInit+0x2a>
 800bd3c:	7bfb      	ldrb	r3, [r7, #15]
 800bd3e:	2b01      	cmp	r3, #1
 800bd40:	d90f      	bls.n	800bd62 <USBH_MSC_InterfaceInit+0x4a>
  {
    USBH_DbgLog("Cannot Find the interface for %s class.", phost->pActiveClass->Name);
 800bd42:	4886      	ldr	r0, [pc, #536]	; (800bf5c <USBH_MSC_InterfaceInit+0x244>)
 800bd44:	f00e f9cc 	bl	801a0e0 <iprintf>
 800bd48:	687b      	ldr	r3, [r7, #4]
 800bd4a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bd4e:	681b      	ldr	r3, [r3, #0]
 800bd50:	4619      	mov	r1, r3
 800bd52:	4883      	ldr	r0, [pc, #524]	; (800bf60 <USBH_MSC_InterfaceInit+0x248>)
 800bd54:	f00e f9c4 	bl	801a0e0 <iprintf>
 800bd58:	200a      	movs	r0, #10
 800bd5a:	f00e f9d9 	bl	801a110 <putchar>
    return USBH_FAIL;
 800bd5e:	2302      	movs	r3, #2
 800bd60:	e0f8      	b.n	800bf54 <USBH_MSC_InterfaceInit+0x23c>
  }

  status = USBH_SelectInterface(phost, interface);
 800bd62:	7bfb      	ldrb	r3, [r7, #15]
 800bd64:	4619      	mov	r1, r3
 800bd66:	6878      	ldr	r0, [r7, #4]
 800bd68:	f001 fd96 	bl	800d898 <USBH_SelectInterface>
 800bd6c:	4603      	mov	r3, r0
 800bd6e:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 800bd70:	7bbb      	ldrb	r3, [r7, #14]
 800bd72:	2b00      	cmp	r3, #0
 800bd74:	d001      	beq.n	800bd7a <USBH_MSC_InterfaceInit+0x62>
  {
    return USBH_FAIL;
 800bd76:	2302      	movs	r3, #2
 800bd78:	e0ec      	b.n	800bf54 <USBH_MSC_InterfaceInit+0x23c>
  }

  phost->pActiveClass->pData = (MSC_HandleTypeDef *)USBH_malloc(sizeof(MSC_HandleTypeDef));
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 800bd80:	f44f 7080 	mov.w	r0, #256	; 0x100
 800bd84:	f00e f8ce 	bl	8019f24 <malloc>
 800bd88:	4603      	mov	r3, r0
 800bd8a:	61e3      	str	r3, [r4, #28]
  MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bd92:	69db      	ldr	r3, [r3, #28]
 800bd94:	60bb      	str	r3, [r7, #8]

  if (MSC_Handle == NULL)
 800bd96:	68bb      	ldr	r3, [r7, #8]
 800bd98:	2b00      	cmp	r3, #0
 800bd9a:	d10a      	bne.n	800bdb2 <USBH_MSC_InterfaceInit+0x9a>
  {
    USBH_DbgLog("Cannot allocate memory for MSC Handle");
 800bd9c:	486f      	ldr	r0, [pc, #444]	; (800bf5c <USBH_MSC_InterfaceInit+0x244>)
 800bd9e:	f00e f99f 	bl	801a0e0 <iprintf>
 800bda2:	4870      	ldr	r0, [pc, #448]	; (800bf64 <USBH_MSC_InterfaceInit+0x24c>)
 800bda4:	f00e f99c 	bl	801a0e0 <iprintf>
 800bda8:	200a      	movs	r0, #10
 800bdaa:	f00e f9b1 	bl	801a110 <putchar>
    return USBH_FAIL;
 800bdae:	2302      	movs	r3, #2
 800bdb0:	e0d0      	b.n	800bf54 <USBH_MSC_InterfaceInit+0x23c>
  }

  /* Initialize msc handler */
  USBH_memset(MSC_Handle, 0, sizeof(MSC_HandleTypeDef));
 800bdb2:	f44f 7280 	mov.w	r2, #256	; 0x100
 800bdb6:	2100      	movs	r1, #0
 800bdb8:	68b8      	ldr	r0, [r7, #8]
 800bdba:	f00e f8df 	bl	8019f7c <memset>

  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 800bdbe:	7bfb      	ldrb	r3, [r7, #15]
 800bdc0:	687a      	ldr	r2, [r7, #4]
 800bdc2:	211a      	movs	r1, #26
 800bdc4:	fb01 f303 	mul.w	r3, r1, r3
 800bdc8:	4413      	add	r3, r2
 800bdca:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800bdce:	781b      	ldrb	r3, [r3, #0]
 800bdd0:	b25b      	sxtb	r3, r3
 800bdd2:	2b00      	cmp	r3, #0
 800bdd4:	da16      	bge.n	800be04 <USBH_MSC_InterfaceInit+0xec>
  {
    MSC_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress);
 800bdd6:	7bfb      	ldrb	r3, [r7, #15]
 800bdd8:	687a      	ldr	r2, [r7, #4]
 800bdda:	211a      	movs	r1, #26
 800bddc:	fb01 f303 	mul.w	r3, r1, r3
 800bde0:	4413      	add	r3, r2
 800bde2:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800bde6:	781a      	ldrb	r2, [r3, #0]
 800bde8:	68bb      	ldr	r3, [r7, #8]
 800bdea:	71da      	strb	r2, [r3, #7]
    MSC_Handle->InEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800bdec:	7bfb      	ldrb	r3, [r7, #15]
 800bdee:	687a      	ldr	r2, [r7, #4]
 800bdf0:	211a      	movs	r1, #26
 800bdf2:	fb01 f303 	mul.w	r3, r1, r3
 800bdf6:	4413      	add	r3, r2
 800bdf8:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800bdfc:	881a      	ldrh	r2, [r3, #0]
 800bdfe:	68bb      	ldr	r3, [r7, #8]
 800be00:	815a      	strh	r2, [r3, #10]
 800be02:	e015      	b.n	800be30 <USBH_MSC_InterfaceInit+0x118>
  }
  else
  {
    MSC_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress);
 800be04:	7bfb      	ldrb	r3, [r7, #15]
 800be06:	687a      	ldr	r2, [r7, #4]
 800be08:	211a      	movs	r1, #26
 800be0a:	fb01 f303 	mul.w	r3, r1, r3
 800be0e:	4413      	add	r3, r2
 800be10:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800be14:	781a      	ldrb	r2, [r3, #0]
 800be16:	68bb      	ldr	r3, [r7, #8]
 800be18:	719a      	strb	r2, [r3, #6]
    MSC_Handle->OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800be1a:	7bfb      	ldrb	r3, [r7, #15]
 800be1c:	687a      	ldr	r2, [r7, #4]
 800be1e:	211a      	movs	r1, #26
 800be20:	fb01 f303 	mul.w	r3, r1, r3
 800be24:	4413      	add	r3, r2
 800be26:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800be2a:	881a      	ldrh	r2, [r3, #0]
 800be2c:	68bb      	ldr	r3, [r7, #8]
 800be2e:	811a      	strh	r2, [r3, #8]
  }

  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 800be30:	7bfb      	ldrb	r3, [r7, #15]
 800be32:	687a      	ldr	r2, [r7, #4]
 800be34:	211a      	movs	r1, #26
 800be36:	fb01 f303 	mul.w	r3, r1, r3
 800be3a:	4413      	add	r3, r2
 800be3c:	f203 3356 	addw	r3, r3, #854	; 0x356
 800be40:	781b      	ldrb	r3, [r3, #0]
 800be42:	b25b      	sxtb	r3, r3
 800be44:	2b00      	cmp	r3, #0
 800be46:	da16      	bge.n	800be76 <USBH_MSC_InterfaceInit+0x15e>
  {
    MSC_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress);
 800be48:	7bfb      	ldrb	r3, [r7, #15]
 800be4a:	687a      	ldr	r2, [r7, #4]
 800be4c:	211a      	movs	r1, #26
 800be4e:	fb01 f303 	mul.w	r3, r1, r3
 800be52:	4413      	add	r3, r2
 800be54:	f203 3356 	addw	r3, r3, #854	; 0x356
 800be58:	781a      	ldrb	r2, [r3, #0]
 800be5a:	68bb      	ldr	r3, [r7, #8]
 800be5c:	71da      	strb	r2, [r3, #7]
    MSC_Handle->InEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800be5e:	7bfb      	ldrb	r3, [r7, #15]
 800be60:	687a      	ldr	r2, [r7, #4]
 800be62:	211a      	movs	r1, #26
 800be64:	fb01 f303 	mul.w	r3, r1, r3
 800be68:	4413      	add	r3, r2
 800be6a:	f503 7356 	add.w	r3, r3, #856	; 0x358
 800be6e:	881a      	ldrh	r2, [r3, #0]
 800be70:	68bb      	ldr	r3, [r7, #8]
 800be72:	815a      	strh	r2, [r3, #10]
 800be74:	e015      	b.n	800bea2 <USBH_MSC_InterfaceInit+0x18a>
  }
  else
  {
    MSC_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress);
 800be76:	7bfb      	ldrb	r3, [r7, #15]
 800be78:	687a      	ldr	r2, [r7, #4]
 800be7a:	211a      	movs	r1, #26
 800be7c:	fb01 f303 	mul.w	r3, r1, r3
 800be80:	4413      	add	r3, r2
 800be82:	f203 3356 	addw	r3, r3, #854	; 0x356
 800be86:	781a      	ldrb	r2, [r3, #0]
 800be88:	68bb      	ldr	r3, [r7, #8]
 800be8a:	719a      	strb	r2, [r3, #6]
    MSC_Handle->OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800be8c:	7bfb      	ldrb	r3, [r7, #15]
 800be8e:	687a      	ldr	r2, [r7, #4]
 800be90:	211a      	movs	r1, #26
 800be92:	fb01 f303 	mul.w	r3, r1, r3
 800be96:	4413      	add	r3, r2
 800be98:	f503 7356 	add.w	r3, r3, #856	; 0x358
 800be9c:	881a      	ldrh	r2, [r3, #0]
 800be9e:	68bb      	ldr	r3, [r7, #8]
 800bea0:	811a      	strh	r2, [r3, #8]
  }

  MSC_Handle->state = MSC_INIT;
 800bea2:	68bb      	ldr	r3, [r7, #8]
 800bea4:	2200      	movs	r2, #0
 800bea6:	731a      	strb	r2, [r3, #12]
  MSC_Handle->error = MSC_OK;
 800bea8:	68bb      	ldr	r3, [r7, #8]
 800beaa:	2200      	movs	r2, #0
 800beac:	735a      	strb	r2, [r3, #13]
  MSC_Handle->req_state = MSC_REQ_IDLE;
 800beae:	68bb      	ldr	r3, [r7, #8]
 800beb0:	2200      	movs	r2, #0
 800beb2:	739a      	strb	r2, [r3, #14]
  MSC_Handle->OutPipe = USBH_AllocPipe(phost, MSC_Handle->OutEp);
 800beb4:	68bb      	ldr	r3, [r7, #8]
 800beb6:	799b      	ldrb	r3, [r3, #6]
 800beb8:	4619      	mov	r1, r3
 800beba:	6878      	ldr	r0, [r7, #4]
 800bebc:	f003 f8cf 	bl	800f05e <USBH_AllocPipe>
 800bec0:	4603      	mov	r3, r0
 800bec2:	461a      	mov	r2, r3
 800bec4:	68bb      	ldr	r3, [r7, #8]
 800bec6:	715a      	strb	r2, [r3, #5]
  MSC_Handle->InPipe = USBH_AllocPipe(phost, MSC_Handle->InEp);
 800bec8:	68bb      	ldr	r3, [r7, #8]
 800beca:	79db      	ldrb	r3, [r3, #7]
 800becc:	4619      	mov	r1, r3
 800bece:	6878      	ldr	r0, [r7, #4]
 800bed0:	f003 f8c5 	bl	800f05e <USBH_AllocPipe>
 800bed4:	4603      	mov	r3, r0
 800bed6:	461a      	mov	r2, r3
 800bed8:	68bb      	ldr	r3, [r7, #8]
 800beda:	711a      	strb	r2, [r3, #4]

  USBH_MSC_BOT_Init(phost);
 800bedc:	6878      	ldr	r0, [r7, #4]
 800bede:	f000 feed 	bl	800ccbc <USBH_MSC_BOT_Init>

  /* Open the new channels */
  USBH_OpenPipe(phost, MSC_Handle->OutPipe, MSC_Handle->OutEp,
 800bee2:	68bb      	ldr	r3, [r7, #8]
 800bee4:	7959      	ldrb	r1, [r3, #5]
 800bee6:	68bb      	ldr	r3, [r7, #8]
 800bee8:	7998      	ldrb	r0, [r3, #6]
 800beea:	687b      	ldr	r3, [r7, #4]
 800beec:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800bef6:	68ba      	ldr	r2, [r7, #8]
 800bef8:	8912      	ldrh	r2, [r2, #8]
 800befa:	9202      	str	r2, [sp, #8]
 800befc:	2202      	movs	r2, #2
 800befe:	9201      	str	r2, [sp, #4]
 800bf00:	9300      	str	r3, [sp, #0]
 800bf02:	4623      	mov	r3, r4
 800bf04:	4602      	mov	r2, r0
 800bf06:	6878      	ldr	r0, [r7, #4]
 800bf08:	f003 f87a 	bl	800f000 <USBH_OpenPipe>
                phost->device.address, phost->device.speed,
                USB_EP_TYPE_BULK, MSC_Handle->OutEpSize);

  USBH_OpenPipe(phost, MSC_Handle->InPipe, MSC_Handle->InEp,
 800bf0c:	68bb      	ldr	r3, [r7, #8]
 800bf0e:	7919      	ldrb	r1, [r3, #4]
 800bf10:	68bb      	ldr	r3, [r7, #8]
 800bf12:	79d8      	ldrb	r0, [r3, #7]
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800bf20:	68ba      	ldr	r2, [r7, #8]
 800bf22:	8952      	ldrh	r2, [r2, #10]
 800bf24:	9202      	str	r2, [sp, #8]
 800bf26:	2202      	movs	r2, #2
 800bf28:	9201      	str	r2, [sp, #4]
 800bf2a:	9300      	str	r3, [sp, #0]
 800bf2c:	4623      	mov	r3, r4
 800bf2e:	4602      	mov	r2, r0
 800bf30:	6878      	ldr	r0, [r7, #4]
 800bf32:	f003 f865 	bl	800f000 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                MSC_Handle->InEpSize);

  USBH_LL_SetToggle(phost, MSC_Handle->InPipe, 0U);
 800bf36:	68bb      	ldr	r3, [r7, #8]
 800bf38:	791b      	ldrb	r3, [r3, #4]
 800bf3a:	2200      	movs	r2, #0
 800bf3c:	4619      	mov	r1, r3
 800bf3e:	6878      	ldr	r0, [r7, #4]
 800bf40:	f00d ff35 	bl	8019dae <USBH_LL_SetToggle>
  USBH_LL_SetToggle(phost, MSC_Handle->OutPipe, 0U);
 800bf44:	68bb      	ldr	r3, [r7, #8]
 800bf46:	795b      	ldrb	r3, [r3, #5]
 800bf48:	2200      	movs	r2, #0
 800bf4a:	4619      	mov	r1, r3
 800bf4c:	6878      	ldr	r0, [r7, #4]
 800bf4e:	f00d ff2e 	bl	8019dae <USBH_LL_SetToggle>

  return USBH_OK;
 800bf52:	2300      	movs	r3, #0
}
 800bf54:	4618      	mov	r0, r3
 800bf56:	3714      	adds	r7, #20
 800bf58:	46bd      	mov	sp, r7
 800bf5a:	bd90      	pop	{r4, r7, pc}
 800bf5c:	0801b2f4 	.word	0x0801b2f4
 800bf60:	0801b300 	.word	0x0801b300
 800bf64:	0801b328 	.word	0x0801b328

0800bf68 <USBH_MSC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 800bf68:	b580      	push	{r7, lr}
 800bf6a:	b084      	sub	sp, #16
 800bf6c:	af00      	add	r7, sp, #0
 800bf6e:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800bf70:	687b      	ldr	r3, [r7, #4]
 800bf72:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bf76:	69db      	ldr	r3, [r3, #28]
 800bf78:	60fb      	str	r3, [r7, #12]

  if (MSC_Handle->OutPipe)
 800bf7a:	68fb      	ldr	r3, [r7, #12]
 800bf7c:	795b      	ldrb	r3, [r3, #5]
 800bf7e:	2b00      	cmp	r3, #0
 800bf80:	d00e      	beq.n	800bfa0 <USBH_MSC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, MSC_Handle->OutPipe);
 800bf82:	68fb      	ldr	r3, [r7, #12]
 800bf84:	795b      	ldrb	r3, [r3, #5]
 800bf86:	4619      	mov	r1, r3
 800bf88:	6878      	ldr	r0, [r7, #4]
 800bf8a:	f003 f858 	bl	800f03e <USBH_ClosePipe>
    USBH_FreePipe(phost, MSC_Handle->OutPipe);
 800bf8e:	68fb      	ldr	r3, [r7, #12]
 800bf90:	795b      	ldrb	r3, [r3, #5]
 800bf92:	4619      	mov	r1, r3
 800bf94:	6878      	ldr	r0, [r7, #4]
 800bf96:	f003 f883 	bl	800f0a0 <USBH_FreePipe>
    MSC_Handle->OutPipe = 0U;     /* Reset the Channel as Free */
 800bf9a:	68fb      	ldr	r3, [r7, #12]
 800bf9c:	2200      	movs	r2, #0
 800bf9e:	715a      	strb	r2, [r3, #5]
  }

  if (MSC_Handle->InPipe)
 800bfa0:	68fb      	ldr	r3, [r7, #12]
 800bfa2:	791b      	ldrb	r3, [r3, #4]
 800bfa4:	2b00      	cmp	r3, #0
 800bfa6:	d00e      	beq.n	800bfc6 <USBH_MSC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, MSC_Handle->InPipe);
 800bfa8:	68fb      	ldr	r3, [r7, #12]
 800bfaa:	791b      	ldrb	r3, [r3, #4]
 800bfac:	4619      	mov	r1, r3
 800bfae:	6878      	ldr	r0, [r7, #4]
 800bfb0:	f003 f845 	bl	800f03e <USBH_ClosePipe>
    USBH_FreePipe(phost, MSC_Handle->InPipe);
 800bfb4:	68fb      	ldr	r3, [r7, #12]
 800bfb6:	791b      	ldrb	r3, [r3, #4]
 800bfb8:	4619      	mov	r1, r3
 800bfba:	6878      	ldr	r0, [r7, #4]
 800bfbc:	f003 f870 	bl	800f0a0 <USBH_FreePipe>
    MSC_Handle->InPipe = 0U;     /* Reset the Channel as Free */
 800bfc0:	68fb      	ldr	r3, [r7, #12]
 800bfc2:	2200      	movs	r2, #0
 800bfc4:	711a      	strb	r2, [r3, #4]
  }

  if (phost->pActiveClass->pData)
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bfcc:	69db      	ldr	r3, [r3, #28]
 800bfce:	2b00      	cmp	r3, #0
 800bfd0:	d00b      	beq.n	800bfea <USBH_MSC_InterfaceDeInit+0x82>
  {
    USBH_free(phost->pActiveClass->pData);
 800bfd2:	687b      	ldr	r3, [r7, #4]
 800bfd4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bfd8:	69db      	ldr	r3, [r3, #28]
 800bfda:	4618      	mov	r0, r3
 800bfdc:	f00d ffaa 	bl	8019f34 <free>
    phost->pActiveClass->pData = 0U;
 800bfe0:	687b      	ldr	r3, [r7, #4]
 800bfe2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bfe6:	2200      	movs	r2, #0
 800bfe8:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 800bfea:	2300      	movs	r3, #0
}
 800bfec:	4618      	mov	r0, r3
 800bfee:	3710      	adds	r7, #16
 800bff0:	46bd      	mov	sp, r7
 800bff2:	bd80      	pop	{r7, pc}

0800bff4 <USBH_MSC_ClassRequest>:
  *         for MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800bff4:	b580      	push	{r7, lr}
 800bff6:	b084      	sub	sp, #16
 800bff8:	af00      	add	r7, sp, #0
 800bffa:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c002:	69db      	ldr	r3, [r3, #28]
 800c004:	60bb      	str	r3, [r7, #8]
  USBH_StatusTypeDef status = USBH_BUSY;
 800c006:	2301      	movs	r3, #1
 800c008:	73fb      	strb	r3, [r7, #15]
  uint8_t i;

  /* Switch MSC REQ state machine */
  switch (MSC_Handle->req_state)
 800c00a:	68bb      	ldr	r3, [r7, #8]
 800c00c:	7b9b      	ldrb	r3, [r3, #14]
 800c00e:	2b03      	cmp	r3, #3
 800c010:	d04a      	beq.n	800c0a8 <USBH_MSC_ClassRequest+0xb4>
 800c012:	2b03      	cmp	r3, #3
 800c014:	dc54      	bgt.n	800c0c0 <USBH_MSC_ClassRequest+0xcc>
 800c016:	2b00      	cmp	r3, #0
 800c018:	d001      	beq.n	800c01e <USBH_MSC_ClassRequest+0x2a>
 800c01a:	2b02      	cmp	r3, #2
 800c01c:	d150      	bne.n	800c0c0 <USBH_MSC_ClassRequest+0xcc>
  {
    case MSC_REQ_IDLE:
    case MSC_REQ_GET_MAX_LUN:
      /* Issue GetMaxLUN request */
      status = USBH_MSC_BOT_REQ_GetMaxLUN(phost, &MSC_Handle->max_lun);
 800c01e:	68bb      	ldr	r3, [r7, #8]
 800c020:	4619      	mov	r1, r3
 800c022:	6878      	ldr	r0, [r7, #4]
 800c024:	f000 fe2b 	bl	800cc7e <USBH_MSC_BOT_REQ_GetMaxLUN>
 800c028:	4603      	mov	r3, r0
 800c02a:	73fb      	strb	r3, [r7, #15]

      /* When devices do not support the GetMaxLun request, this should
         be considred as only one logical unit is supported */
      if (status == USBH_NOT_SUPPORTED)
 800c02c:	7bfb      	ldrb	r3, [r7, #15]
 800c02e:	2b03      	cmp	r3, #3
 800c030:	d104      	bne.n	800c03c <USBH_MSC_ClassRequest+0x48>
      {
        MSC_Handle->max_lun = 0U;
 800c032:	68bb      	ldr	r3, [r7, #8]
 800c034:	2200      	movs	r2, #0
 800c036:	701a      	strb	r2, [r3, #0]
        status = USBH_OK;
 800c038:	2300      	movs	r3, #0
 800c03a:	73fb      	strb	r3, [r7, #15]
      }

      if (status == USBH_OK)
 800c03c:	7bfb      	ldrb	r3, [r7, #15]
 800c03e:	2b00      	cmp	r3, #0
 800c040:	d140      	bne.n	800c0c4 <USBH_MSC_ClassRequest+0xd0>
      {
        MSC_Handle->max_lun = (MSC_Handle->max_lun > MAX_SUPPORTED_LUN) ? MAX_SUPPORTED_LUN : (MSC_Handle->max_lun + 1U);
 800c042:	68bb      	ldr	r3, [r7, #8]
 800c044:	781b      	ldrb	r3, [r3, #0]
 800c046:	2b02      	cmp	r3, #2
 800c048:	d804      	bhi.n	800c054 <USBH_MSC_ClassRequest+0x60>
 800c04a:	68bb      	ldr	r3, [r7, #8]
 800c04c:	781b      	ldrb	r3, [r3, #0]
 800c04e:	3301      	adds	r3, #1
 800c050:	b2da      	uxtb	r2, r3
 800c052:	e000      	b.n	800c056 <USBH_MSC_ClassRequest+0x62>
 800c054:	2202      	movs	r2, #2
 800c056:	68bb      	ldr	r3, [r7, #8]
 800c058:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Number of supported LUN: %d", MSC_Handle->max_lun);
 800c05a:	68bb      	ldr	r3, [r7, #8]
 800c05c:	781b      	ldrb	r3, [r3, #0]
 800c05e:	4619      	mov	r1, r3
 800c060:	481c      	ldr	r0, [pc, #112]	; (800c0d4 <USBH_MSC_ClassRequest+0xe0>)
 800c062:	f00e f83d 	bl	801a0e0 <iprintf>
 800c066:	200a      	movs	r0, #10
 800c068:	f00e f852 	bl	801a110 <putchar>

        for (i = 0U; i < MSC_Handle->max_lun; i++)
 800c06c:	2300      	movs	r3, #0
 800c06e:	73bb      	strb	r3, [r7, #14]
 800c070:	e014      	b.n	800c09c <USBH_MSC_ClassRequest+0xa8>
        {
          MSC_Handle->unit[i].prev_ready_state = USBH_FAIL;
 800c072:	7bbb      	ldrb	r3, [r7, #14]
 800c074:	68ba      	ldr	r2, [r7, #8]
 800c076:	2134      	movs	r1, #52	; 0x34
 800c078:	fb01 f303 	mul.w	r3, r1, r3
 800c07c:	4413      	add	r3, r2
 800c07e:	3392      	adds	r3, #146	; 0x92
 800c080:	2202      	movs	r2, #2
 800c082:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[i].state_changed = 0U;
 800c084:	7bbb      	ldrb	r3, [r7, #14]
 800c086:	68ba      	ldr	r2, [r7, #8]
 800c088:	2134      	movs	r1, #52	; 0x34
 800c08a:	fb01 f303 	mul.w	r3, r1, r3
 800c08e:	4413      	add	r3, r2
 800c090:	33c1      	adds	r3, #193	; 0xc1
 800c092:	2200      	movs	r2, #0
 800c094:	701a      	strb	r2, [r3, #0]
        for (i = 0U; i < MSC_Handle->max_lun; i++)
 800c096:	7bbb      	ldrb	r3, [r7, #14]
 800c098:	3301      	adds	r3, #1
 800c09a:	73bb      	strb	r3, [r7, #14]
 800c09c:	68bb      	ldr	r3, [r7, #8]
 800c09e:	781b      	ldrb	r3, [r3, #0]
 800c0a0:	7bba      	ldrb	r2, [r7, #14]
 800c0a2:	429a      	cmp	r2, r3
 800c0a4:	d3e5      	bcc.n	800c072 <USBH_MSC_ClassRequest+0x7e>
        }
      }
      break;
 800c0a6:	e00d      	b.n	800c0c4 <USBH_MSC_ClassRequest+0xd0>

    case MSC_REQ_ERROR:
      /* a Clear Feature should be issued here */
      if (USBH_ClrFeature(phost, 0x00U) == USBH_OK)
 800c0a8:	2100      	movs	r1, #0
 800c0aa:	6878      	ldr	r0, [r7, #4]
 800c0ac:	f002 fb69 	bl	800e782 <USBH_ClrFeature>
 800c0b0:	4603      	mov	r3, r0
 800c0b2:	2b00      	cmp	r3, #0
 800c0b4:	d108      	bne.n	800c0c8 <USBH_MSC_ClassRequest+0xd4>
      {
        MSC_Handle->req_state = MSC_Handle->prev_req_state;
 800c0b6:	68bb      	ldr	r3, [r7, #8]
 800c0b8:	7bda      	ldrb	r2, [r3, #15]
 800c0ba:	68bb      	ldr	r3, [r7, #8]
 800c0bc:	739a      	strb	r2, [r3, #14]
      }
      break;
 800c0be:	e003      	b.n	800c0c8 <USBH_MSC_ClassRequest+0xd4>

    default:
      break;
 800c0c0:	bf00      	nop
 800c0c2:	e002      	b.n	800c0ca <USBH_MSC_ClassRequest+0xd6>
      break;
 800c0c4:	bf00      	nop
 800c0c6:	e000      	b.n	800c0ca <USBH_MSC_ClassRequest+0xd6>
      break;
 800c0c8:	bf00      	nop
  }

  return status;
 800c0ca:	7bfb      	ldrb	r3, [r7, #15]
}
 800c0cc:	4618      	mov	r0, r3
 800c0ce:	3710      	adds	r7, #16
 800c0d0:	46bd      	mov	sp, r7
 800c0d2:	bd80      	pop	{r7, pc}
 800c0d4:	0801b350 	.word	0x0801b350

0800c0d8 <USBH_MSC_Process>:
  *         The function is for managing state machine for MSC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_Process(USBH_HandleTypeDef *phost)
{
 800c0d8:	b580      	push	{r7, lr}
 800c0da:	b086      	sub	sp, #24
 800c0dc:	af00      	add	r7, sp, #0
 800c0de:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c0e6:	69db      	ldr	r3, [r3, #28]
 800c0e8:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef error = USBH_BUSY;
 800c0ea:	2301      	movs	r3, #1
 800c0ec:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef scsi_status = USBH_BUSY;
 800c0ee:	2301      	movs	r3, #1
 800c0f0:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ready_status = USBH_BUSY;
 800c0f2:	2301      	movs	r3, #1
 800c0f4:	73bb      	strb	r3, [r7, #14]

  switch (MSC_Handle->state)
 800c0f6:	693b      	ldr	r3, [r7, #16]
 800c0f8:	7b1b      	ldrb	r3, [r3, #12]
 800c0fa:	2b00      	cmp	r3, #0
 800c0fc:	d003      	beq.n	800c106 <USBH_MSC_Process+0x2e>
 800c0fe:	2b01      	cmp	r3, #1
 800c100:	f000 8355 	beq.w	800c7ae <USBH_MSC_Process+0x6d6>
    case MSC_IDLE:
      error = USBH_OK;
      break;

    default:
      break;
 800c104:	e356      	b.n	800c7b4 <USBH_MSC_Process+0x6dc>
      if (MSC_Handle->current_lun < MSC_Handle->max_lun)
 800c106:	693b      	ldr	r3, [r7, #16]
 800c108:	f8b3 20f8 	ldrh.w	r2, [r3, #248]	; 0xf8
 800c10c:	693b      	ldr	r3, [r7, #16]
 800c10e:	781b      	ldrb	r3, [r3, #0]
 800c110:	b29b      	uxth	r3, r3
 800c112:	429a      	cmp	r2, r3
 800c114:	f080 8333 	bcs.w	800c77e <USBH_MSC_Process+0x6a6>
        MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_NOT_READY;
 800c118:	693b      	ldr	r3, [r7, #16]
 800c11a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c11e:	4619      	mov	r1, r3
 800c120:	693a      	ldr	r2, [r7, #16]
 800c122:	2334      	movs	r3, #52	; 0x34
 800c124:	fb03 f301 	mul.w	r3, r3, r1
 800c128:	4413      	add	r3, r2
 800c12a:	3391      	adds	r3, #145	; 0x91
 800c12c:	2201      	movs	r2, #1
 800c12e:	701a      	strb	r2, [r3, #0]
        switch (MSC_Handle->unit[MSC_Handle->current_lun].state)
 800c130:	693b      	ldr	r3, [r7, #16]
 800c132:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c136:	4619      	mov	r1, r3
 800c138:	693a      	ldr	r2, [r7, #16]
 800c13a:	2334      	movs	r3, #52	; 0x34
 800c13c:	fb03 f301 	mul.w	r3, r3, r1
 800c140:	4413      	add	r3, r2
 800c142:	3390      	adds	r3, #144	; 0x90
 800c144:	781b      	ldrb	r3, [r3, #0]
 800c146:	2b08      	cmp	r3, #8
 800c148:	f200 8327 	bhi.w	800c79a <USBH_MSC_Process+0x6c2>
 800c14c:	a201      	add	r2, pc, #4	; (adr r2, 800c154 <USBH_MSC_Process+0x7c>)
 800c14e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c152:	bf00      	nop
 800c154:	0800c179 	.word	0x0800c179
 800c158:	0800c79b 	.word	0x0800c79b
 800c15c:	0800c2c1 	.word	0x0800c2c1
 800c160:	0800c475 	.word	0x0800c475
 800c164:	0800c1b3 	.word	0x0800c1b3
 800c168:	0800c5e1 	.word	0x0800c5e1
 800c16c:	0800c79b 	.word	0x0800c79b
 800c170:	0800c79b 	.word	0x0800c79b
 800c174:	0800c76d 	.word	0x0800c76d
            USBH_UsrLog("LUN #%d: ", MSC_Handle->current_lun);
 800c178:	693b      	ldr	r3, [r7, #16]
 800c17a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c17e:	4619      	mov	r1, r3
 800c180:	48b6      	ldr	r0, [pc, #728]	; (800c45c <USBH_MSC_Process+0x384>)
 800c182:	f00d ffad 	bl	801a0e0 <iprintf>
 800c186:	200a      	movs	r0, #10
 800c188:	f00d ffc2 	bl	801a110 <putchar>
            MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_READ_INQUIRY;
 800c18c:	693b      	ldr	r3, [r7, #16]
 800c18e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c192:	4619      	mov	r1, r3
 800c194:	693a      	ldr	r2, [r7, #16]
 800c196:	2334      	movs	r3, #52	; 0x34
 800c198:	fb03 f301 	mul.w	r3, r3, r1
 800c19c:	4413      	add	r3, r2
 800c19e:	3390      	adds	r3, #144	; 0x90
 800c1a0:	2204      	movs	r2, #4
 800c1a2:	701a      	strb	r2, [r3, #0]
            MSC_Handle->timer = phost->Timer;
 800c1a4:	687b      	ldr	r3, [r7, #4]
 800c1a6:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 800c1aa:	693b      	ldr	r3, [r7, #16]
 800c1ac:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
            break;
 800c1b0:	e2fc      	b.n	800c7ac <USBH_MSC_Process+0x6d4>
            scsi_status = USBH_MSC_SCSI_Inquiry(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].inquiry);
 800c1b2:	693b      	ldr	r3, [r7, #16]
 800c1b4:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c1b8:	b2d9      	uxtb	r1, r3
 800c1ba:	693b      	ldr	r3, [r7, #16]
 800c1bc:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c1c0:	461a      	mov	r2, r3
 800c1c2:	2334      	movs	r3, #52	; 0x34
 800c1c4:	fb03 f302 	mul.w	r3, r3, r2
 800c1c8:	3398      	adds	r3, #152	; 0x98
 800c1ca:	693a      	ldr	r2, [r7, #16]
 800c1cc:	4413      	add	r3, r2
 800c1ce:	3307      	adds	r3, #7
 800c1d0:	461a      	mov	r2, r3
 800c1d2:	6878      	ldr	r0, [r7, #4]
 800c1d4:	f001 f890 	bl	800d2f8 <USBH_MSC_SCSI_Inquiry>
 800c1d8:	4603      	mov	r3, r0
 800c1da:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 800c1dc:	7bfb      	ldrb	r3, [r7, #15]
 800c1de:	2b00      	cmp	r3, #0
 800c1e0:	d141      	bne.n	800c266 <USBH_MSC_Process+0x18e>
              USBH_UsrLog("Inquiry Vendor  : %s", MSC_Handle->unit[MSC_Handle->current_lun].inquiry.vendor_id);
 800c1e2:	693b      	ldr	r3, [r7, #16]
 800c1e4:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c1e8:	461a      	mov	r2, r3
 800c1ea:	2334      	movs	r3, #52	; 0x34
 800c1ec:	fb03 f302 	mul.w	r3, r3, r2
 800c1f0:	3398      	adds	r3, #152	; 0x98
 800c1f2:	693a      	ldr	r2, [r7, #16]
 800c1f4:	4413      	add	r3, r2
 800c1f6:	330a      	adds	r3, #10
 800c1f8:	4619      	mov	r1, r3
 800c1fa:	4899      	ldr	r0, [pc, #612]	; (800c460 <USBH_MSC_Process+0x388>)
 800c1fc:	f00d ff70 	bl	801a0e0 <iprintf>
 800c200:	200a      	movs	r0, #10
 800c202:	f00d ff85 	bl	801a110 <putchar>
              USBH_UsrLog("Inquiry Product : %s", MSC_Handle->unit[MSC_Handle->current_lun].inquiry.product_id);
 800c206:	693b      	ldr	r3, [r7, #16]
 800c208:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c20c:	461a      	mov	r2, r3
 800c20e:	2334      	movs	r3, #52	; 0x34
 800c210:	fb03 f302 	mul.w	r3, r3, r2
 800c214:	33a0      	adds	r3, #160	; 0xa0
 800c216:	693a      	ldr	r2, [r7, #16]
 800c218:	4413      	add	r3, r2
 800c21a:	330b      	adds	r3, #11
 800c21c:	4619      	mov	r1, r3
 800c21e:	4891      	ldr	r0, [pc, #580]	; (800c464 <USBH_MSC_Process+0x38c>)
 800c220:	f00d ff5e 	bl	801a0e0 <iprintf>
 800c224:	200a      	movs	r0, #10
 800c226:	f00d ff73 	bl	801a110 <putchar>
              USBH_UsrLog("Inquiry Version : %s", MSC_Handle->unit[MSC_Handle->current_lun].inquiry.revision_id);
 800c22a:	693b      	ldr	r3, [r7, #16]
 800c22c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c230:	461a      	mov	r2, r3
 800c232:	2334      	movs	r3, #52	; 0x34
 800c234:	fb03 f302 	mul.w	r3, r3, r2
 800c238:	33b0      	adds	r3, #176	; 0xb0
 800c23a:	693a      	ldr	r2, [r7, #16]
 800c23c:	4413      	add	r3, r2
 800c23e:	330c      	adds	r3, #12
 800c240:	4619      	mov	r1, r3
 800c242:	4889      	ldr	r0, [pc, #548]	; (800c468 <USBH_MSC_Process+0x390>)
 800c244:	f00d ff4c 	bl	801a0e0 <iprintf>
 800c248:	200a      	movs	r0, #10
 800c24a:	f00d ff61 	bl	801a110 <putchar>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_TEST_UNIT_READY;
 800c24e:	693b      	ldr	r3, [r7, #16]
 800c250:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c254:	4619      	mov	r1, r3
 800c256:	693a      	ldr	r2, [r7, #16]
 800c258:	2334      	movs	r3, #52	; 0x34
 800c25a:	fb03 f301 	mul.w	r3, r3, r1
 800c25e:	4413      	add	r3, r2
 800c260:	3390      	adds	r3, #144	; 0x90
 800c262:	2202      	movs	r2, #2
 800c264:	701a      	strb	r2, [r3, #0]
            if (scsi_status == USBH_FAIL)
 800c266:	7bfb      	ldrb	r3, [r7, #15]
 800c268:	2b02      	cmp	r3, #2
 800c26a:	d10c      	bne.n	800c286 <USBH_MSC_Process+0x1ae>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 800c26c:	693b      	ldr	r3, [r7, #16]
 800c26e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c272:	4619      	mov	r1, r3
 800c274:	693a      	ldr	r2, [r7, #16]
 800c276:	2334      	movs	r3, #52	; 0x34
 800c278:	fb03 f301 	mul.w	r3, r3, r1
 800c27c:	4413      	add	r3, r2
 800c27e:	3390      	adds	r3, #144	; 0x90
 800c280:	2205      	movs	r2, #5
 800c282:	701a      	strb	r2, [r3, #0]
            break;
 800c284:	e28b      	b.n	800c79e <USBH_MSC_Process+0x6c6>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 800c286:	7bfb      	ldrb	r3, [r7, #15]
 800c288:	2b04      	cmp	r3, #4
 800c28a:	f040 8288 	bne.w	800c79e <USBH_MSC_Process+0x6c6>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800c28e:	693b      	ldr	r3, [r7, #16]
 800c290:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c294:	4619      	mov	r1, r3
 800c296:	693a      	ldr	r2, [r7, #16]
 800c298:	2334      	movs	r3, #52	; 0x34
 800c29a:	fb03 f301 	mul.w	r3, r3, r1
 800c29e:	4413      	add	r3, r2
 800c2a0:	3390      	adds	r3, #144	; 0x90
 800c2a2:	2201      	movs	r2, #1
 800c2a4:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800c2a6:	693b      	ldr	r3, [r7, #16]
 800c2a8:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c2ac:	4619      	mov	r1, r3
 800c2ae:	693a      	ldr	r2, [r7, #16]
 800c2b0:	2334      	movs	r3, #52	; 0x34
 800c2b2:	fb03 f301 	mul.w	r3, r3, r1
 800c2b6:	4413      	add	r3, r2
 800c2b8:	3391      	adds	r3, #145	; 0x91
 800c2ba:	2202      	movs	r2, #2
 800c2bc:	701a      	strb	r2, [r3, #0]
            break;
 800c2be:	e26e      	b.n	800c79e <USBH_MSC_Process+0x6c6>
            ready_status = USBH_MSC_SCSI_TestUnitReady(phost, (uint8_t)MSC_Handle->current_lun);
 800c2c0:	693b      	ldr	r3, [r7, #16]
 800c2c2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c2c6:	b2db      	uxtb	r3, r3
 800c2c8:	4619      	mov	r1, r3
 800c2ca:	6878      	ldr	r0, [r7, #4]
 800c2cc:	f000 ff56 	bl	800d17c <USBH_MSC_SCSI_TestUnitReady>
 800c2d0:	4603      	mov	r3, r0
 800c2d2:	73bb      	strb	r3, [r7, #14]
            if (ready_status == USBH_OK)
 800c2d4:	7bbb      	ldrb	r3, [r7, #14]
 800c2d6:	2b00      	cmp	r3, #0
 800c2d8:	d14f      	bne.n	800c37a <USBH_MSC_Process+0x2a2>
              if (MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state != USBH_OK)
 800c2da:	693b      	ldr	r3, [r7, #16]
 800c2dc:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c2e0:	4619      	mov	r1, r3
 800c2e2:	693a      	ldr	r2, [r7, #16]
 800c2e4:	2334      	movs	r3, #52	; 0x34
 800c2e6:	fb03 f301 	mul.w	r3, r3, r1
 800c2ea:	4413      	add	r3, r2
 800c2ec:	3392      	adds	r3, #146	; 0x92
 800c2ee:	781b      	ldrb	r3, [r3, #0]
 800c2f0:	2b00      	cmp	r3, #0
 800c2f2:	d012      	beq.n	800c31a <USBH_MSC_Process+0x242>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 1U;
 800c2f4:	693b      	ldr	r3, [r7, #16]
 800c2f6:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c2fa:	4619      	mov	r1, r3
 800c2fc:	693a      	ldr	r2, [r7, #16]
 800c2fe:	2334      	movs	r3, #52	; 0x34
 800c300:	fb03 f301 	mul.w	r3, r3, r1
 800c304:	4413      	add	r3, r2
 800c306:	33c1      	adds	r3, #193	; 0xc1
 800c308:	2201      	movs	r2, #1
 800c30a:	701a      	strb	r2, [r3, #0]
                USBH_UsrLog("MSC Device ready");
 800c30c:	4857      	ldr	r0, [pc, #348]	; (800c46c <USBH_MSC_Process+0x394>)
 800c30e:	f00d fee7 	bl	801a0e0 <iprintf>
 800c312:	200a      	movs	r0, #10
 800c314:	f00d fefc 	bl	801a110 <putchar>
 800c318:	e00b      	b.n	800c332 <USBH_MSC_Process+0x25a>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 0U;
 800c31a:	693b      	ldr	r3, [r7, #16]
 800c31c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c320:	4619      	mov	r1, r3
 800c322:	693a      	ldr	r2, [r7, #16]
 800c324:	2334      	movs	r3, #52	; 0x34
 800c326:	fb03 f301 	mul.w	r3, r3, r1
 800c32a:	4413      	add	r3, r2
 800c32c:	33c1      	adds	r3, #193	; 0xc1
 800c32e:	2200      	movs	r2, #0
 800c330:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_READ_CAPACITY10;
 800c332:	693b      	ldr	r3, [r7, #16]
 800c334:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c338:	4619      	mov	r1, r3
 800c33a:	693a      	ldr	r2, [r7, #16]
 800c33c:	2334      	movs	r3, #52	; 0x34
 800c33e:	fb03 f301 	mul.w	r3, r3, r1
 800c342:	4413      	add	r3, r2
 800c344:	3390      	adds	r3, #144	; 0x90
 800c346:	2203      	movs	r2, #3
 800c348:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_OK;
 800c34a:	693b      	ldr	r3, [r7, #16]
 800c34c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c350:	4619      	mov	r1, r3
 800c352:	693a      	ldr	r2, [r7, #16]
 800c354:	2334      	movs	r3, #52	; 0x34
 800c356:	fb03 f301 	mul.w	r3, r3, r1
 800c35a:	4413      	add	r3, r2
 800c35c:	3391      	adds	r3, #145	; 0x91
 800c35e:	2200      	movs	r2, #0
 800c360:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state = USBH_OK;
 800c362:	693b      	ldr	r3, [r7, #16]
 800c364:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c368:	4619      	mov	r1, r3
 800c36a:	693a      	ldr	r2, [r7, #16]
 800c36c:	2334      	movs	r3, #52	; 0x34
 800c36e:	fb03 f301 	mul.w	r3, r3, r1
 800c372:	4413      	add	r3, r2
 800c374:	3392      	adds	r3, #146	; 0x92
 800c376:	2200      	movs	r2, #0
 800c378:	701a      	strb	r2, [r3, #0]
            if (ready_status == USBH_FAIL)
 800c37a:	7bbb      	ldrb	r3, [r7, #14]
 800c37c:	2b02      	cmp	r3, #2
 800c37e:	d150      	bne.n	800c422 <USBH_MSC_Process+0x34a>
              if (MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state != USBH_FAIL)
 800c380:	693b      	ldr	r3, [r7, #16]
 800c382:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c386:	4619      	mov	r1, r3
 800c388:	693a      	ldr	r2, [r7, #16]
 800c38a:	2334      	movs	r3, #52	; 0x34
 800c38c:	fb03 f301 	mul.w	r3, r3, r1
 800c390:	4413      	add	r3, r2
 800c392:	3392      	adds	r3, #146	; 0x92
 800c394:	781b      	ldrb	r3, [r3, #0]
 800c396:	2b02      	cmp	r3, #2
 800c398:	d012      	beq.n	800c3c0 <USBH_MSC_Process+0x2e8>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 1U;
 800c39a:	693b      	ldr	r3, [r7, #16]
 800c39c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c3a0:	4619      	mov	r1, r3
 800c3a2:	693a      	ldr	r2, [r7, #16]
 800c3a4:	2334      	movs	r3, #52	; 0x34
 800c3a6:	fb03 f301 	mul.w	r3, r3, r1
 800c3aa:	4413      	add	r3, r2
 800c3ac:	33c1      	adds	r3, #193	; 0xc1
 800c3ae:	2201      	movs	r2, #1
 800c3b0:	701a      	strb	r2, [r3, #0]
                USBH_UsrLog("MSC Device NOT ready");
 800c3b2:	482f      	ldr	r0, [pc, #188]	; (800c470 <USBH_MSC_Process+0x398>)
 800c3b4:	f00d fe94 	bl	801a0e0 <iprintf>
 800c3b8:	200a      	movs	r0, #10
 800c3ba:	f00d fea9 	bl	801a110 <putchar>
 800c3be:	e00b      	b.n	800c3d8 <USBH_MSC_Process+0x300>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 0U;
 800c3c0:	693b      	ldr	r3, [r7, #16]
 800c3c2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c3c6:	4619      	mov	r1, r3
 800c3c8:	693a      	ldr	r2, [r7, #16]
 800c3ca:	2334      	movs	r3, #52	; 0x34
 800c3cc:	fb03 f301 	mul.w	r3, r3, r1
 800c3d0:	4413      	add	r3, r2
 800c3d2:	33c1      	adds	r3, #193	; 0xc1
 800c3d4:	2200      	movs	r2, #0
 800c3d6:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 800c3d8:	693b      	ldr	r3, [r7, #16]
 800c3da:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c3de:	4619      	mov	r1, r3
 800c3e0:	693a      	ldr	r2, [r7, #16]
 800c3e2:	2334      	movs	r3, #52	; 0x34
 800c3e4:	fb03 f301 	mul.w	r3, r3, r1
 800c3e8:	4413      	add	r3, r2
 800c3ea:	3390      	adds	r3, #144	; 0x90
 800c3ec:	2205      	movs	r2, #5
 800c3ee:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_NOT_READY;
 800c3f0:	693b      	ldr	r3, [r7, #16]
 800c3f2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c3f6:	4619      	mov	r1, r3
 800c3f8:	693a      	ldr	r2, [r7, #16]
 800c3fa:	2334      	movs	r3, #52	; 0x34
 800c3fc:	fb03 f301 	mul.w	r3, r3, r1
 800c400:	4413      	add	r3, r2
 800c402:	3391      	adds	r3, #145	; 0x91
 800c404:	2201      	movs	r2, #1
 800c406:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state = USBH_FAIL;
 800c408:	693b      	ldr	r3, [r7, #16]
 800c40a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c40e:	4619      	mov	r1, r3
 800c410:	693a      	ldr	r2, [r7, #16]
 800c412:	2334      	movs	r3, #52	; 0x34
 800c414:	fb03 f301 	mul.w	r3, r3, r1
 800c418:	4413      	add	r3, r2
 800c41a:	3392      	adds	r3, #146	; 0x92
 800c41c:	2202      	movs	r2, #2
 800c41e:	701a      	strb	r2, [r3, #0]
            break;
 800c420:	e1bf      	b.n	800c7a2 <USBH_MSC_Process+0x6ca>
              if (ready_status == USBH_UNRECOVERED_ERROR)
 800c422:	7bbb      	ldrb	r3, [r7, #14]
 800c424:	2b04      	cmp	r3, #4
 800c426:	f040 81bc 	bne.w	800c7a2 <USBH_MSC_Process+0x6ca>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800c42a:	693b      	ldr	r3, [r7, #16]
 800c42c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c430:	4619      	mov	r1, r3
 800c432:	693a      	ldr	r2, [r7, #16]
 800c434:	2334      	movs	r3, #52	; 0x34
 800c436:	fb03 f301 	mul.w	r3, r3, r1
 800c43a:	4413      	add	r3, r2
 800c43c:	3390      	adds	r3, #144	; 0x90
 800c43e:	2201      	movs	r2, #1
 800c440:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800c442:	693b      	ldr	r3, [r7, #16]
 800c444:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c448:	4619      	mov	r1, r3
 800c44a:	693a      	ldr	r2, [r7, #16]
 800c44c:	2334      	movs	r3, #52	; 0x34
 800c44e:	fb03 f301 	mul.w	r3, r3, r1
 800c452:	4413      	add	r3, r2
 800c454:	3391      	adds	r3, #145	; 0x91
 800c456:	2202      	movs	r2, #2
 800c458:	701a      	strb	r2, [r3, #0]
            break;
 800c45a:	e1a2      	b.n	800c7a2 <USBH_MSC_Process+0x6ca>
 800c45c:	0801b36c 	.word	0x0801b36c
 800c460:	0801b378 	.word	0x0801b378
 800c464:	0801b390 	.word	0x0801b390
 800c468:	0801b3a8 	.word	0x0801b3a8
 800c46c:	0801b3c0 	.word	0x0801b3c0
 800c470:	0801b3d4 	.word	0x0801b3d4
            scsi_status = USBH_MSC_SCSI_ReadCapacity(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].capacity) ;
 800c474:	693b      	ldr	r3, [r7, #16]
 800c476:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c47a:	b2d9      	uxtb	r1, r3
 800c47c:	693b      	ldr	r3, [r7, #16]
 800c47e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c482:	461a      	mov	r2, r3
 800c484:	2334      	movs	r3, #52	; 0x34
 800c486:	fb03 f302 	mul.w	r3, r3, r2
 800c48a:	3390      	adds	r3, #144	; 0x90
 800c48c:	693a      	ldr	r2, [r7, #16]
 800c48e:	4413      	add	r3, r2
 800c490:	3304      	adds	r3, #4
 800c492:	461a      	mov	r2, r3
 800c494:	6878      	ldr	r0, [r7, #4]
 800c496:	f000 feb4 	bl	800d202 <USBH_MSC_SCSI_ReadCapacity>
 800c49a:	4603      	mov	r3, r0
 800c49c:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 800c49e:	7bfb      	ldrb	r3, [r7, #15]
 800c4a0:	2b00      	cmp	r3, #0
 800c4a2:	d170      	bne.n	800c586 <USBH_MSC_Process+0x4ae>
              if (MSC_Handle->unit[MSC_Handle->current_lun].state_changed == 1U)
 800c4a4:	693b      	ldr	r3, [r7, #16]
 800c4a6:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c4aa:	4619      	mov	r1, r3
 800c4ac:	693a      	ldr	r2, [r7, #16]
 800c4ae:	2334      	movs	r3, #52	; 0x34
 800c4b0:	fb03 f301 	mul.w	r3, r3, r1
 800c4b4:	4413      	add	r3, r2
 800c4b6:	33c1      	adds	r3, #193	; 0xc1
 800c4b8:	781b      	ldrb	r3, [r3, #0]
 800c4ba:	2b01      	cmp	r3, #1
 800c4bc:	d142      	bne.n	800c544 <USBH_MSC_Process+0x46c>
                USBH_UsrLog("MSC Device capacity : %lu Bytes", \
 800c4be:	693b      	ldr	r3, [r7, #16]
 800c4c0:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c4c4:	4619      	mov	r1, r3
 800c4c6:	693a      	ldr	r2, [r7, #16]
 800c4c8:	2334      	movs	r3, #52	; 0x34
 800c4ca:	fb03 f301 	mul.w	r3, r3, r1
 800c4ce:	4413      	add	r3, r2
 800c4d0:	3394      	adds	r3, #148	; 0x94
 800c4d2:	681b      	ldr	r3, [r3, #0]
 800c4d4:	693a      	ldr	r2, [r7, #16]
 800c4d6:	f8b2 20f8 	ldrh.w	r2, [r2, #248]	; 0xf8
 800c4da:	4610      	mov	r0, r2
 800c4dc:	6939      	ldr	r1, [r7, #16]
 800c4de:	2234      	movs	r2, #52	; 0x34
 800c4e0:	fb02 f200 	mul.w	r2, r2, r0
 800c4e4:	440a      	add	r2, r1
 800c4e6:	3298      	adds	r2, #152	; 0x98
 800c4e8:	8812      	ldrh	r2, [r2, #0]
 800c4ea:	fb02 f303 	mul.w	r3, r2, r3
 800c4ee:	4619      	mov	r1, r3
 800c4f0:	48b3      	ldr	r0, [pc, #716]	; (800c7c0 <USBH_MSC_Process+0x6e8>)
 800c4f2:	f00d fdf5 	bl	801a0e0 <iprintf>
 800c4f6:	200a      	movs	r0, #10
 800c4f8:	f00d fe0a 	bl	801a110 <putchar>
                USBH_UsrLog("Block number : %lu", (int32_t)(MSC_Handle->unit[MSC_Handle->current_lun].capacity.block_nbr));
 800c4fc:	693b      	ldr	r3, [r7, #16]
 800c4fe:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c502:	4619      	mov	r1, r3
 800c504:	693a      	ldr	r2, [r7, #16]
 800c506:	2334      	movs	r3, #52	; 0x34
 800c508:	fb03 f301 	mul.w	r3, r3, r1
 800c50c:	4413      	add	r3, r2
 800c50e:	3394      	adds	r3, #148	; 0x94
 800c510:	681b      	ldr	r3, [r3, #0]
 800c512:	4619      	mov	r1, r3
 800c514:	48ab      	ldr	r0, [pc, #684]	; (800c7c4 <USBH_MSC_Process+0x6ec>)
 800c516:	f00d fde3 	bl	801a0e0 <iprintf>
 800c51a:	200a      	movs	r0, #10
 800c51c:	f00d fdf8 	bl	801a110 <putchar>
                USBH_UsrLog("Block Size   : %lu", (int32_t)(MSC_Handle->unit[MSC_Handle->current_lun].capacity.block_size));
 800c520:	693b      	ldr	r3, [r7, #16]
 800c522:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c526:	4619      	mov	r1, r3
 800c528:	693a      	ldr	r2, [r7, #16]
 800c52a:	2334      	movs	r3, #52	; 0x34
 800c52c:	fb03 f301 	mul.w	r3, r3, r1
 800c530:	4413      	add	r3, r2
 800c532:	3398      	adds	r3, #152	; 0x98
 800c534:	881b      	ldrh	r3, [r3, #0]
 800c536:	4619      	mov	r1, r3
 800c538:	48a3      	ldr	r0, [pc, #652]	; (800c7c8 <USBH_MSC_Process+0x6f0>)
 800c53a:	f00d fdd1 	bl	801a0e0 <iprintf>
 800c53e:	200a      	movs	r0, #10
 800c540:	f00d fde6 	bl	801a110 <putchar>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800c544:	693b      	ldr	r3, [r7, #16]
 800c546:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c54a:	4619      	mov	r1, r3
 800c54c:	693a      	ldr	r2, [r7, #16]
 800c54e:	2334      	movs	r3, #52	; 0x34
 800c550:	fb03 f301 	mul.w	r3, r3, r1
 800c554:	4413      	add	r3, r2
 800c556:	3390      	adds	r3, #144	; 0x90
 800c558:	2201      	movs	r2, #1
 800c55a:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_OK;
 800c55c:	693b      	ldr	r3, [r7, #16]
 800c55e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c562:	4619      	mov	r1, r3
 800c564:	693a      	ldr	r2, [r7, #16]
 800c566:	2334      	movs	r3, #52	; 0x34
 800c568:	fb03 f301 	mul.w	r3, r3, r1
 800c56c:	4413      	add	r3, r2
 800c56e:	3391      	adds	r3, #145	; 0x91
 800c570:	2200      	movs	r2, #0
 800c572:	701a      	strb	r2, [r3, #0]
              MSC_Handle->current_lun++;
 800c574:	693b      	ldr	r3, [r7, #16]
 800c576:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c57a:	3301      	adds	r3, #1
 800c57c:	b29a      	uxth	r2, r3
 800c57e:	693b      	ldr	r3, [r7, #16]
 800c580:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
            break;
 800c584:	e10f      	b.n	800c7a6 <USBH_MSC_Process+0x6ce>
            else if (scsi_status == USBH_FAIL)
 800c586:	7bfb      	ldrb	r3, [r7, #15]
 800c588:	2b02      	cmp	r3, #2
 800c58a:	d10c      	bne.n	800c5a6 <USBH_MSC_Process+0x4ce>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 800c58c:	693b      	ldr	r3, [r7, #16]
 800c58e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c592:	4619      	mov	r1, r3
 800c594:	693a      	ldr	r2, [r7, #16]
 800c596:	2334      	movs	r3, #52	; 0x34
 800c598:	fb03 f301 	mul.w	r3, r3, r1
 800c59c:	4413      	add	r3, r2
 800c59e:	3390      	adds	r3, #144	; 0x90
 800c5a0:	2205      	movs	r2, #5
 800c5a2:	701a      	strb	r2, [r3, #0]
            break;
 800c5a4:	e0ff      	b.n	800c7a6 <USBH_MSC_Process+0x6ce>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 800c5a6:	7bfb      	ldrb	r3, [r7, #15]
 800c5a8:	2b04      	cmp	r3, #4
 800c5aa:	f040 80fc 	bne.w	800c7a6 <USBH_MSC_Process+0x6ce>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800c5ae:	693b      	ldr	r3, [r7, #16]
 800c5b0:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c5b4:	4619      	mov	r1, r3
 800c5b6:	693a      	ldr	r2, [r7, #16]
 800c5b8:	2334      	movs	r3, #52	; 0x34
 800c5ba:	fb03 f301 	mul.w	r3, r3, r1
 800c5be:	4413      	add	r3, r2
 800c5c0:	3390      	adds	r3, #144	; 0x90
 800c5c2:	2201      	movs	r2, #1
 800c5c4:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800c5c6:	693b      	ldr	r3, [r7, #16]
 800c5c8:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c5cc:	4619      	mov	r1, r3
 800c5ce:	693a      	ldr	r2, [r7, #16]
 800c5d0:	2334      	movs	r3, #52	; 0x34
 800c5d2:	fb03 f301 	mul.w	r3, r3, r1
 800c5d6:	4413      	add	r3, r2
 800c5d8:	3391      	adds	r3, #145	; 0x91
 800c5da:	2202      	movs	r2, #2
 800c5dc:	701a      	strb	r2, [r3, #0]
            break;
 800c5de:	e0e2      	b.n	800c7a6 <USBH_MSC_Process+0x6ce>
            scsi_status = USBH_MSC_SCSI_RequestSense(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].sense);
 800c5e0:	693b      	ldr	r3, [r7, #16]
 800c5e2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c5e6:	b2d9      	uxtb	r1, r3
 800c5e8:	693b      	ldr	r3, [r7, #16]
 800c5ea:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c5ee:	461a      	mov	r2, r3
 800c5f0:	2334      	movs	r3, #52	; 0x34
 800c5f2:	fb03 f302 	mul.w	r3, r3, r2
 800c5f6:	3398      	adds	r3, #152	; 0x98
 800c5f8:	693a      	ldr	r2, [r7, #16]
 800c5fa:	4413      	add	r3, r2
 800c5fc:	3304      	adds	r3, #4
 800c5fe:	461a      	mov	r2, r3
 800c600:	6878      	ldr	r0, [r7, #4]
 800c602:	f000 ff1e 	bl	800d442 <USBH_MSC_SCSI_RequestSense>
 800c606:	4603      	mov	r3, r0
 800c608:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 800c60a:	7bfb      	ldrb	r3, [r7, #15]
 800c60c:	2b00      	cmp	r3, #0
 800c60e:	d17b      	bne.n	800c708 <USBH_MSC_Process+0x630>
              if ((MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_UNIT_ATTENTION) ||
 800c610:	693b      	ldr	r3, [r7, #16]
 800c612:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c616:	4619      	mov	r1, r3
 800c618:	693a      	ldr	r2, [r7, #16]
 800c61a:	2334      	movs	r3, #52	; 0x34
 800c61c:	fb03 f301 	mul.w	r3, r3, r1
 800c620:	4413      	add	r3, r2
 800c622:	339c      	adds	r3, #156	; 0x9c
 800c624:	781b      	ldrb	r3, [r3, #0]
 800c626:	2b06      	cmp	r3, #6
 800c628:	d00c      	beq.n	800c644 <USBH_MSC_Process+0x56c>
                  (MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_NOT_READY))
 800c62a:	693b      	ldr	r3, [r7, #16]
 800c62c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c630:	4619      	mov	r1, r3
 800c632:	693a      	ldr	r2, [r7, #16]
 800c634:	2334      	movs	r3, #52	; 0x34
 800c636:	fb03 f301 	mul.w	r3, r3, r1
 800c63a:	4413      	add	r3, r2
 800c63c:	339c      	adds	r3, #156	; 0x9c
 800c63e:	781b      	ldrb	r3, [r3, #0]
              if ((MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_UNIT_ATTENTION) ||
 800c640:	2b02      	cmp	r3, #2
 800c642:	d117      	bne.n	800c674 <USBH_MSC_Process+0x59c>
                if ((phost->Timer - MSC_Handle->timer) < 10000U)
 800c644:	687b      	ldr	r3, [r7, #4]
 800c646:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 800c64a:	693b      	ldr	r3, [r7, #16]
 800c64c:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 800c650:	1ad3      	subs	r3, r2, r3
 800c652:	f242 720f 	movw	r2, #9999	; 0x270f
 800c656:	4293      	cmp	r3, r2
 800c658:	d80c      	bhi.n	800c674 <USBH_MSC_Process+0x59c>
                  MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_TEST_UNIT_READY;
 800c65a:	693b      	ldr	r3, [r7, #16]
 800c65c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c660:	4619      	mov	r1, r3
 800c662:	693a      	ldr	r2, [r7, #16]
 800c664:	2334      	movs	r3, #52	; 0x34
 800c666:	fb03 f301 	mul.w	r3, r3, r1
 800c66a:	4413      	add	r3, r2
 800c66c:	3390      	adds	r3, #144	; 0x90
 800c66e:	2202      	movs	r2, #2
 800c670:	701a      	strb	r2, [r3, #0]
                  break;
 800c672:	e09b      	b.n	800c7ac <USBH_MSC_Process+0x6d4>
              USBH_UsrLog("Sense Key  : %x", MSC_Handle->unit[MSC_Handle->current_lun].sense.key);
 800c674:	693b      	ldr	r3, [r7, #16]
 800c676:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c67a:	4619      	mov	r1, r3
 800c67c:	693a      	ldr	r2, [r7, #16]
 800c67e:	2334      	movs	r3, #52	; 0x34
 800c680:	fb03 f301 	mul.w	r3, r3, r1
 800c684:	4413      	add	r3, r2
 800c686:	339c      	adds	r3, #156	; 0x9c
 800c688:	781b      	ldrb	r3, [r3, #0]
 800c68a:	4619      	mov	r1, r3
 800c68c:	484f      	ldr	r0, [pc, #316]	; (800c7cc <USBH_MSC_Process+0x6f4>)
 800c68e:	f00d fd27 	bl	801a0e0 <iprintf>
 800c692:	200a      	movs	r0, #10
 800c694:	f00d fd3c 	bl	801a110 <putchar>
              USBH_UsrLog("Additional Sense Code : %x", MSC_Handle->unit[MSC_Handle->current_lun].sense.asc);
 800c698:	693b      	ldr	r3, [r7, #16]
 800c69a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c69e:	4619      	mov	r1, r3
 800c6a0:	693a      	ldr	r2, [r7, #16]
 800c6a2:	2334      	movs	r3, #52	; 0x34
 800c6a4:	fb03 f301 	mul.w	r3, r3, r1
 800c6a8:	4413      	add	r3, r2
 800c6aa:	339d      	adds	r3, #157	; 0x9d
 800c6ac:	781b      	ldrb	r3, [r3, #0]
 800c6ae:	4619      	mov	r1, r3
 800c6b0:	4847      	ldr	r0, [pc, #284]	; (800c7d0 <USBH_MSC_Process+0x6f8>)
 800c6b2:	f00d fd15 	bl	801a0e0 <iprintf>
 800c6b6:	200a      	movs	r0, #10
 800c6b8:	f00d fd2a 	bl	801a110 <putchar>
              USBH_UsrLog("Additional Sense Code Qualifier: %x", MSC_Handle->unit[MSC_Handle->current_lun].sense.ascq);
 800c6bc:	693b      	ldr	r3, [r7, #16]
 800c6be:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c6c2:	4619      	mov	r1, r3
 800c6c4:	693a      	ldr	r2, [r7, #16]
 800c6c6:	2334      	movs	r3, #52	; 0x34
 800c6c8:	fb03 f301 	mul.w	r3, r3, r1
 800c6cc:	4413      	add	r3, r2
 800c6ce:	339e      	adds	r3, #158	; 0x9e
 800c6d0:	781b      	ldrb	r3, [r3, #0]
 800c6d2:	4619      	mov	r1, r3
 800c6d4:	483f      	ldr	r0, [pc, #252]	; (800c7d4 <USBH_MSC_Process+0x6fc>)
 800c6d6:	f00d fd03 	bl	801a0e0 <iprintf>
 800c6da:	200a      	movs	r0, #10
 800c6dc:	f00d fd18 	bl	801a110 <putchar>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800c6e0:	693b      	ldr	r3, [r7, #16]
 800c6e2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c6e6:	4619      	mov	r1, r3
 800c6e8:	693a      	ldr	r2, [r7, #16]
 800c6ea:	2334      	movs	r3, #52	; 0x34
 800c6ec:	fb03 f301 	mul.w	r3, r3, r1
 800c6f0:	4413      	add	r3, r2
 800c6f2:	3390      	adds	r3, #144	; 0x90
 800c6f4:	2201      	movs	r2, #1
 800c6f6:	701a      	strb	r2, [r3, #0]
              MSC_Handle->current_lun++;
 800c6f8:	693b      	ldr	r3, [r7, #16]
 800c6fa:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c6fe:	3301      	adds	r3, #1
 800c700:	b29a      	uxth	r2, r3
 800c702:	693b      	ldr	r3, [r7, #16]
 800c704:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
            if (scsi_status == USBH_FAIL)
 800c708:	7bfb      	ldrb	r3, [r7, #15]
 800c70a:	2b02      	cmp	r3, #2
 800c70c:	d112      	bne.n	800c734 <USBH_MSC_Process+0x65c>
              USBH_UsrLog("MSC Device NOT ready");
 800c70e:	4832      	ldr	r0, [pc, #200]	; (800c7d8 <USBH_MSC_Process+0x700>)
 800c710:	f00d fce6 	bl	801a0e0 <iprintf>
 800c714:	200a      	movs	r0, #10
 800c716:	f00d fcfb 	bl	801a110 <putchar>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_UNRECOVERED_ERROR;
 800c71a:	693b      	ldr	r3, [r7, #16]
 800c71c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c720:	4619      	mov	r1, r3
 800c722:	693a      	ldr	r2, [r7, #16]
 800c724:	2334      	movs	r3, #52	; 0x34
 800c726:	fb03 f301 	mul.w	r3, r3, r1
 800c72a:	4413      	add	r3, r2
 800c72c:	3390      	adds	r3, #144	; 0x90
 800c72e:	2208      	movs	r2, #8
 800c730:	701a      	strb	r2, [r3, #0]
            break;
 800c732:	e03a      	b.n	800c7aa <USBH_MSC_Process+0x6d2>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 800c734:	7bfb      	ldrb	r3, [r7, #15]
 800c736:	2b04      	cmp	r3, #4
 800c738:	d137      	bne.n	800c7aa <USBH_MSC_Process+0x6d2>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800c73a:	693b      	ldr	r3, [r7, #16]
 800c73c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c740:	4619      	mov	r1, r3
 800c742:	693a      	ldr	r2, [r7, #16]
 800c744:	2334      	movs	r3, #52	; 0x34
 800c746:	fb03 f301 	mul.w	r3, r3, r1
 800c74a:	4413      	add	r3, r2
 800c74c:	3390      	adds	r3, #144	; 0x90
 800c74e:	2201      	movs	r2, #1
 800c750:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800c752:	693b      	ldr	r3, [r7, #16]
 800c754:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c758:	4619      	mov	r1, r3
 800c75a:	693a      	ldr	r2, [r7, #16]
 800c75c:	2334      	movs	r3, #52	; 0x34
 800c75e:	fb03 f301 	mul.w	r3, r3, r1
 800c762:	4413      	add	r3, r2
 800c764:	3391      	adds	r3, #145	; 0x91
 800c766:	2202      	movs	r2, #2
 800c768:	701a      	strb	r2, [r3, #0]
            break;
 800c76a:	e01e      	b.n	800c7aa <USBH_MSC_Process+0x6d2>
            MSC_Handle->current_lun++;
 800c76c:	693b      	ldr	r3, [r7, #16]
 800c76e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c772:	3301      	adds	r3, #1
 800c774:	b29a      	uxth	r2, r3
 800c776:	693b      	ldr	r3, [r7, #16]
 800c778:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
            break;
 800c77c:	e016      	b.n	800c7ac <USBH_MSC_Process+0x6d4>
        MSC_Handle->current_lun = 0U;
 800c77e:	693b      	ldr	r3, [r7, #16]
 800c780:	2200      	movs	r2, #0
 800c782:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
        MSC_Handle->state = MSC_IDLE;
 800c786:	693b      	ldr	r3, [r7, #16]
 800c788:	2201      	movs	r2, #1
 800c78a:	731a      	strb	r2, [r3, #12]
        phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800c78c:	687b      	ldr	r3, [r7, #4]
 800c78e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800c792:	2102      	movs	r1, #2
 800c794:	6878      	ldr	r0, [r7, #4]
 800c796:	4798      	blx	r3
      break;
 800c798:	e00c      	b.n	800c7b4 <USBH_MSC_Process+0x6dc>
            break;
 800c79a:	bf00      	nop
 800c79c:	e00a      	b.n	800c7b4 <USBH_MSC_Process+0x6dc>
            break;
 800c79e:	bf00      	nop
 800c7a0:	e008      	b.n	800c7b4 <USBH_MSC_Process+0x6dc>
            break;
 800c7a2:	bf00      	nop
 800c7a4:	e006      	b.n	800c7b4 <USBH_MSC_Process+0x6dc>
            break;
 800c7a6:	bf00      	nop
 800c7a8:	e004      	b.n	800c7b4 <USBH_MSC_Process+0x6dc>
            break;
 800c7aa:	bf00      	nop
      break;
 800c7ac:	e002      	b.n	800c7b4 <USBH_MSC_Process+0x6dc>
      error = USBH_OK;
 800c7ae:	2300      	movs	r3, #0
 800c7b0:	75fb      	strb	r3, [r7, #23]
      break;
 800c7b2:	bf00      	nop
  }
  return error;
 800c7b4:	7dfb      	ldrb	r3, [r7, #23]
}
 800c7b6:	4618      	mov	r0, r3
 800c7b8:	3718      	adds	r7, #24
 800c7ba:	46bd      	mov	sp, r7
 800c7bc:	bd80      	pop	{r7, pc}
 800c7be:	bf00      	nop
 800c7c0:	0801b3ec 	.word	0x0801b3ec
 800c7c4:	0801b40c 	.word	0x0801b40c
 800c7c8:	0801b420 	.word	0x0801b420
 800c7cc:	0801b434 	.word	0x0801b434
 800c7d0:	0801b444 	.word	0x0801b444
 800c7d4:	0801b460 	.word	0x0801b460
 800c7d8:	0801b3d4 	.word	0x0801b3d4

0800c7dc <USBH_MSC_SOFProcess>:
  *         The function is for SOF state
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_SOFProcess(USBH_HandleTypeDef *phost)
{
 800c7dc:	b480      	push	{r7}
 800c7de:	b083      	sub	sp, #12
 800c7e0:	af00      	add	r7, sp, #0
 800c7e2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 800c7e4:	2300      	movs	r3, #0
}
 800c7e6:	4618      	mov	r0, r3
 800c7e8:	370c      	adds	r7, #12
 800c7ea:	46bd      	mov	sp, r7
 800c7ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7f0:	4770      	bx	lr
	...

0800c7f4 <USBH_MSC_RdWrProcess>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_RdWrProcess(USBH_HandleTypeDef *phost, uint8_t lun)
{
 800c7f4:	b580      	push	{r7, lr}
 800c7f6:	b088      	sub	sp, #32
 800c7f8:	af02      	add	r7, sp, #8
 800c7fa:	6078      	str	r0, [r7, #4]
 800c7fc:	460b      	mov	r3, r1
 800c7fe:	70fb      	strb	r3, [r7, #3]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800c800:	687b      	ldr	r3, [r7, #4]
 800c802:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c806:	69db      	ldr	r3, [r3, #28]
 800c808:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef error = USBH_BUSY ;
 800c80a:	2301      	movs	r3, #1
 800c80c:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef scsi_status = USBH_BUSY ;
 800c80e:	2301      	movs	r3, #1
 800c810:	73fb      	strb	r3, [r7, #15]

  /* Switch MSC REQ state machine */
  switch (MSC_Handle->unit[lun].state)
 800c812:	78fb      	ldrb	r3, [r7, #3]
 800c814:	693a      	ldr	r2, [r7, #16]
 800c816:	2134      	movs	r1, #52	; 0x34
 800c818:	fb01 f303 	mul.w	r3, r1, r3
 800c81c:	4413      	add	r3, r2
 800c81e:	3390      	adds	r3, #144	; 0x90
 800c820:	781b      	ldrb	r3, [r3, #0]
 800c822:	2b07      	cmp	r3, #7
 800c824:	d03d      	beq.n	800c8a2 <USBH_MSC_RdWrProcess+0xae>
 800c826:	2b07      	cmp	r3, #7
 800c828:	f300 80dc 	bgt.w	800c9e4 <USBH_MSC_RdWrProcess+0x1f0>
 800c82c:	2b05      	cmp	r3, #5
 800c82e:	d06d      	beq.n	800c90c <USBH_MSC_RdWrProcess+0x118>
 800c830:	2b06      	cmp	r3, #6
 800c832:	f040 80d7 	bne.w	800c9e4 <USBH_MSC_RdWrProcess+0x1f0>
  {

    case MSC_READ:
      scsi_status = USBH_MSC_SCSI_Read(phost, lun, 0U, NULL, 0U);
 800c836:	78f9      	ldrb	r1, [r7, #3]
 800c838:	2300      	movs	r3, #0
 800c83a:	9300      	str	r3, [sp, #0]
 800c83c:	2300      	movs	r3, #0
 800c83e:	2200      	movs	r2, #0
 800c840:	6878      	ldr	r0, [r7, #4]
 800c842:	f000 fee2 	bl	800d60a <USBH_MSC_SCSI_Read>
 800c846:	4603      	mov	r3, r0
 800c848:	73fb      	strb	r3, [r7, #15]

      if (scsi_status == USBH_OK)
 800c84a:	7bfb      	ldrb	r3, [r7, #15]
 800c84c:	2b00      	cmp	r3, #0
 800c84e:	d10b      	bne.n	800c868 <USBH_MSC_RdWrProcess+0x74>
      {
        MSC_Handle->unit[lun].state = MSC_IDLE;
 800c850:	78fb      	ldrb	r3, [r7, #3]
 800c852:	693a      	ldr	r2, [r7, #16]
 800c854:	2134      	movs	r1, #52	; 0x34
 800c856:	fb01 f303 	mul.w	r3, r1, r3
 800c85a:	4413      	add	r3, r2
 800c85c:	3390      	adds	r3, #144	; 0x90
 800c85e:	2201      	movs	r2, #1
 800c860:	701a      	strb	r2, [r3, #0]
        error = USBH_OK;
 800c862:	2300      	movs	r3, #0
 800c864:	75fb      	strb	r3, [r7, #23]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800c866:	e0bf      	b.n	800c9e8 <USBH_MSC_RdWrProcess+0x1f4>
      else if (scsi_status == USBH_FAIL)
 800c868:	7bfb      	ldrb	r3, [r7, #15]
 800c86a:	2b02      	cmp	r3, #2
 800c86c:	d109      	bne.n	800c882 <USBH_MSC_RdWrProcess+0x8e>
        MSC_Handle->unit[lun].state = MSC_REQUEST_SENSE;
 800c86e:	78fb      	ldrb	r3, [r7, #3]
 800c870:	693a      	ldr	r2, [r7, #16]
 800c872:	2134      	movs	r1, #52	; 0x34
 800c874:	fb01 f303 	mul.w	r3, r1, r3
 800c878:	4413      	add	r3, r2
 800c87a:	3390      	adds	r3, #144	; 0x90
 800c87c:	2205      	movs	r2, #5
 800c87e:	701a      	strb	r2, [r3, #0]
      break;
 800c880:	e0b2      	b.n	800c9e8 <USBH_MSC_RdWrProcess+0x1f4>
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 800c882:	7bfb      	ldrb	r3, [r7, #15]
 800c884:	2b04      	cmp	r3, #4
 800c886:	f040 80af 	bne.w	800c9e8 <USBH_MSC_RdWrProcess+0x1f4>
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 800c88a:	78fb      	ldrb	r3, [r7, #3]
 800c88c:	693a      	ldr	r2, [r7, #16]
 800c88e:	2134      	movs	r1, #52	; 0x34
 800c890:	fb01 f303 	mul.w	r3, r1, r3
 800c894:	4413      	add	r3, r2
 800c896:	3390      	adds	r3, #144	; 0x90
 800c898:	2208      	movs	r2, #8
 800c89a:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 800c89c:	2302      	movs	r3, #2
 800c89e:	75fb      	strb	r3, [r7, #23]
      break;
 800c8a0:	e0a2      	b.n	800c9e8 <USBH_MSC_RdWrProcess+0x1f4>

    case MSC_WRITE:
      scsi_status = USBH_MSC_SCSI_Write(phost, lun, 0U, NULL, 0U);
 800c8a2:	78f9      	ldrb	r1, [r7, #3]
 800c8a4:	2300      	movs	r3, #0
 800c8a6:	9300      	str	r3, [sp, #0]
 800c8a8:	2300      	movs	r3, #0
 800c8aa:	2200      	movs	r2, #0
 800c8ac:	6878      	ldr	r0, [r7, #4]
 800c8ae:	f000 fe41 	bl	800d534 <USBH_MSC_SCSI_Write>
 800c8b2:	4603      	mov	r3, r0
 800c8b4:	73fb      	strb	r3, [r7, #15]

      if (scsi_status == USBH_OK)
 800c8b6:	7bfb      	ldrb	r3, [r7, #15]
 800c8b8:	2b00      	cmp	r3, #0
 800c8ba:	d10b      	bne.n	800c8d4 <USBH_MSC_RdWrProcess+0xe0>
      {
        MSC_Handle->unit[lun].state = MSC_IDLE;
 800c8bc:	78fb      	ldrb	r3, [r7, #3]
 800c8be:	693a      	ldr	r2, [r7, #16]
 800c8c0:	2134      	movs	r1, #52	; 0x34
 800c8c2:	fb01 f303 	mul.w	r3, r1, r3
 800c8c6:	4413      	add	r3, r2
 800c8c8:	3390      	adds	r3, #144	; 0x90
 800c8ca:	2201      	movs	r2, #1
 800c8cc:	701a      	strb	r2, [r3, #0]
        error = USBH_OK;
 800c8ce:	2300      	movs	r3, #0
 800c8d0:	75fb      	strb	r3, [r7, #23]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800c8d2:	e08b      	b.n	800c9ec <USBH_MSC_RdWrProcess+0x1f8>
      else if (scsi_status == USBH_FAIL)
 800c8d4:	7bfb      	ldrb	r3, [r7, #15]
 800c8d6:	2b02      	cmp	r3, #2
 800c8d8:	d109      	bne.n	800c8ee <USBH_MSC_RdWrProcess+0xfa>
        MSC_Handle->unit[lun].state = MSC_REQUEST_SENSE;
 800c8da:	78fb      	ldrb	r3, [r7, #3]
 800c8dc:	693a      	ldr	r2, [r7, #16]
 800c8de:	2134      	movs	r1, #52	; 0x34
 800c8e0:	fb01 f303 	mul.w	r3, r1, r3
 800c8e4:	4413      	add	r3, r2
 800c8e6:	3390      	adds	r3, #144	; 0x90
 800c8e8:	2205      	movs	r2, #5
 800c8ea:	701a      	strb	r2, [r3, #0]
      break;
 800c8ec:	e07e      	b.n	800c9ec <USBH_MSC_RdWrProcess+0x1f8>
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 800c8ee:	7bfb      	ldrb	r3, [r7, #15]
 800c8f0:	2b04      	cmp	r3, #4
 800c8f2:	d17b      	bne.n	800c9ec <USBH_MSC_RdWrProcess+0x1f8>
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 800c8f4:	78fb      	ldrb	r3, [r7, #3]
 800c8f6:	693a      	ldr	r2, [r7, #16]
 800c8f8:	2134      	movs	r1, #52	; 0x34
 800c8fa:	fb01 f303 	mul.w	r3, r1, r3
 800c8fe:	4413      	add	r3, r2
 800c900:	3390      	adds	r3, #144	; 0x90
 800c902:	2208      	movs	r2, #8
 800c904:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 800c906:	2302      	movs	r3, #2
 800c908:	75fb      	strb	r3, [r7, #23]
      break;
 800c90a:	e06f      	b.n	800c9ec <USBH_MSC_RdWrProcess+0x1f8>

    case MSC_REQUEST_SENSE:
      scsi_status = USBH_MSC_SCSI_RequestSense(phost, lun, &MSC_Handle->unit[lun].sense);
 800c90c:	78fb      	ldrb	r3, [r7, #3]
 800c90e:	2234      	movs	r2, #52	; 0x34
 800c910:	fb02 f303 	mul.w	r3, r2, r3
 800c914:	3398      	adds	r3, #152	; 0x98
 800c916:	693a      	ldr	r2, [r7, #16]
 800c918:	4413      	add	r3, r2
 800c91a:	1d1a      	adds	r2, r3, #4
 800c91c:	78fb      	ldrb	r3, [r7, #3]
 800c91e:	4619      	mov	r1, r3
 800c920:	6878      	ldr	r0, [r7, #4]
 800c922:	f000 fd8e 	bl	800d442 <USBH_MSC_SCSI_RequestSense>
 800c926:	4603      	mov	r3, r0
 800c928:	73fb      	strb	r3, [r7, #15]

      if (scsi_status == USBH_OK)
 800c92a:	7bfb      	ldrb	r3, [r7, #15]
 800c92c:	2b00      	cmp	r3, #0
 800c92e:	d140      	bne.n	800c9b2 <USBH_MSC_RdWrProcess+0x1be>
      {
        USBH_UsrLog("Sense Key  : %x", MSC_Handle->unit[lun].sense.key);
 800c930:	78fb      	ldrb	r3, [r7, #3]
 800c932:	693a      	ldr	r2, [r7, #16]
 800c934:	2134      	movs	r1, #52	; 0x34
 800c936:	fb01 f303 	mul.w	r3, r1, r3
 800c93a:	4413      	add	r3, r2
 800c93c:	339c      	adds	r3, #156	; 0x9c
 800c93e:	781b      	ldrb	r3, [r3, #0]
 800c940:	4619      	mov	r1, r3
 800c942:	482e      	ldr	r0, [pc, #184]	; (800c9fc <USBH_MSC_RdWrProcess+0x208>)
 800c944:	f00d fbcc 	bl	801a0e0 <iprintf>
 800c948:	200a      	movs	r0, #10
 800c94a:	f00d fbe1 	bl	801a110 <putchar>
        USBH_UsrLog("Additional Sense Code : %x", MSC_Handle->unit[lun].sense.asc);
 800c94e:	78fb      	ldrb	r3, [r7, #3]
 800c950:	693a      	ldr	r2, [r7, #16]
 800c952:	2134      	movs	r1, #52	; 0x34
 800c954:	fb01 f303 	mul.w	r3, r1, r3
 800c958:	4413      	add	r3, r2
 800c95a:	339d      	adds	r3, #157	; 0x9d
 800c95c:	781b      	ldrb	r3, [r3, #0]
 800c95e:	4619      	mov	r1, r3
 800c960:	4827      	ldr	r0, [pc, #156]	; (800ca00 <USBH_MSC_RdWrProcess+0x20c>)
 800c962:	f00d fbbd 	bl	801a0e0 <iprintf>
 800c966:	200a      	movs	r0, #10
 800c968:	f00d fbd2 	bl	801a110 <putchar>
        USBH_UsrLog("Additional Sense Code Qualifier: %x", MSC_Handle->unit[lun].sense.ascq);
 800c96c:	78fb      	ldrb	r3, [r7, #3]
 800c96e:	693a      	ldr	r2, [r7, #16]
 800c970:	2134      	movs	r1, #52	; 0x34
 800c972:	fb01 f303 	mul.w	r3, r1, r3
 800c976:	4413      	add	r3, r2
 800c978:	339e      	adds	r3, #158	; 0x9e
 800c97a:	781b      	ldrb	r3, [r3, #0]
 800c97c:	4619      	mov	r1, r3
 800c97e:	4821      	ldr	r0, [pc, #132]	; (800ca04 <USBH_MSC_RdWrProcess+0x210>)
 800c980:	f00d fbae 	bl	801a0e0 <iprintf>
 800c984:	200a      	movs	r0, #10
 800c986:	f00d fbc3 	bl	801a110 <putchar>
        MSC_Handle->unit[lun].state = MSC_IDLE;
 800c98a:	78fb      	ldrb	r3, [r7, #3]
 800c98c:	693a      	ldr	r2, [r7, #16]
 800c98e:	2134      	movs	r1, #52	; 0x34
 800c990:	fb01 f303 	mul.w	r3, r1, r3
 800c994:	4413      	add	r3, r2
 800c996:	3390      	adds	r3, #144	; 0x90
 800c998:	2201      	movs	r2, #1
 800c99a:	701a      	strb	r2, [r3, #0]
        MSC_Handle->unit[lun].error = MSC_ERROR;
 800c99c:	78fb      	ldrb	r3, [r7, #3]
 800c99e:	693a      	ldr	r2, [r7, #16]
 800c9a0:	2134      	movs	r1, #52	; 0x34
 800c9a2:	fb01 f303 	mul.w	r3, r1, r3
 800c9a6:	4413      	add	r3, r2
 800c9a8:	3391      	adds	r3, #145	; 0x91
 800c9aa:	2202      	movs	r2, #2
 800c9ac:	701a      	strb	r2, [r3, #0]

        error = USBH_FAIL;
 800c9ae:	2302      	movs	r3, #2
 800c9b0:	75fb      	strb	r3, [r7, #23]
      }
      if (scsi_status == USBH_FAIL)
 800c9b2:	7bfb      	ldrb	r3, [r7, #15]
 800c9b4:	2b02      	cmp	r3, #2
 800c9b6:	d106      	bne.n	800c9c6 <USBH_MSC_RdWrProcess+0x1d2>
      {
        USBH_UsrLog("MSC Device NOT ready");
 800c9b8:	4813      	ldr	r0, [pc, #76]	; (800ca08 <USBH_MSC_RdWrProcess+0x214>)
 800c9ba:	f00d fb91 	bl	801a0e0 <iprintf>
 800c9be:	200a      	movs	r0, #10
 800c9c0:	f00d fba6 	bl	801a110 <putchar>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800c9c4:	e014      	b.n	800c9f0 <USBH_MSC_RdWrProcess+0x1fc>
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 800c9c6:	7bfb      	ldrb	r3, [r7, #15]
 800c9c8:	2b04      	cmp	r3, #4
 800c9ca:	d111      	bne.n	800c9f0 <USBH_MSC_RdWrProcess+0x1fc>
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 800c9cc:	78fb      	ldrb	r3, [r7, #3]
 800c9ce:	693a      	ldr	r2, [r7, #16]
 800c9d0:	2134      	movs	r1, #52	; 0x34
 800c9d2:	fb01 f303 	mul.w	r3, r1, r3
 800c9d6:	4413      	add	r3, r2
 800c9d8:	3390      	adds	r3, #144	; 0x90
 800c9da:	2208      	movs	r2, #8
 800c9dc:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 800c9de:	2302      	movs	r3, #2
 800c9e0:	75fb      	strb	r3, [r7, #23]
      break;
 800c9e2:	e005      	b.n	800c9f0 <USBH_MSC_RdWrProcess+0x1fc>

    default:
      break;
 800c9e4:	bf00      	nop
 800c9e6:	e004      	b.n	800c9f2 <USBH_MSC_RdWrProcess+0x1fe>
      break;
 800c9e8:	bf00      	nop
 800c9ea:	e002      	b.n	800c9f2 <USBH_MSC_RdWrProcess+0x1fe>
      break;
 800c9ec:	bf00      	nop
 800c9ee:	e000      	b.n	800c9f2 <USBH_MSC_RdWrProcess+0x1fe>
      break;
 800c9f0:	bf00      	nop

  }
  return error;
 800c9f2:	7dfb      	ldrb	r3, [r7, #23]
}
 800c9f4:	4618      	mov	r0, r3
 800c9f6:	3718      	adds	r7, #24
 800c9f8:	46bd      	mov	sp, r7
 800c9fa:	bd80      	pop	{r7, pc}
 800c9fc:	0801b434 	.word	0x0801b434
 800ca00:	0801b444 	.word	0x0801b444
 800ca04:	0801b460 	.word	0x0801b460
 800ca08:	0801b3d4 	.word	0x0801b3d4

0800ca0c <USBH_MSC_UnitIsReady>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval Lun status (0: not ready / 1: ready)
  */
uint8_t  USBH_MSC_UnitIsReady(USBH_HandleTypeDef *phost, uint8_t lun)
{
 800ca0c:	b480      	push	{r7}
 800ca0e:	b085      	sub	sp, #20
 800ca10:	af00      	add	r7, sp, #0
 800ca12:	6078      	str	r0, [r7, #4]
 800ca14:	460b      	mov	r3, r1
 800ca16:	70fb      	strb	r3, [r7, #3]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800ca18:	687b      	ldr	r3, [r7, #4]
 800ca1a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ca1e:	69db      	ldr	r3, [r3, #28]
 800ca20:	60bb      	str	r3, [r7, #8]
  uint8_t res;

  if ((phost->gState == HOST_CLASS) && (MSC_Handle->unit[lun].error == MSC_OK))
 800ca22:	687b      	ldr	r3, [r7, #4]
 800ca24:	781b      	ldrb	r3, [r3, #0]
 800ca26:	b2db      	uxtb	r3, r3
 800ca28:	2b0b      	cmp	r3, #11
 800ca2a:	d10c      	bne.n	800ca46 <USBH_MSC_UnitIsReady+0x3a>
 800ca2c:	78fb      	ldrb	r3, [r7, #3]
 800ca2e:	68ba      	ldr	r2, [r7, #8]
 800ca30:	2134      	movs	r1, #52	; 0x34
 800ca32:	fb01 f303 	mul.w	r3, r1, r3
 800ca36:	4413      	add	r3, r2
 800ca38:	3391      	adds	r3, #145	; 0x91
 800ca3a:	781b      	ldrb	r3, [r3, #0]
 800ca3c:	2b00      	cmp	r3, #0
 800ca3e:	d102      	bne.n	800ca46 <USBH_MSC_UnitIsReady+0x3a>
  {
    res = 1U;
 800ca40:	2301      	movs	r3, #1
 800ca42:	73fb      	strb	r3, [r7, #15]
 800ca44:	e001      	b.n	800ca4a <USBH_MSC_UnitIsReady+0x3e>
  }
  else
  {
    res = 0U;
 800ca46:	2300      	movs	r3, #0
 800ca48:	73fb      	strb	r3, [r7, #15]
  }

  return res;
 800ca4a:	7bfb      	ldrb	r3, [r7, #15]
}
 800ca4c:	4618      	mov	r0, r3
 800ca4e:	3714      	adds	r7, #20
 800ca50:	46bd      	mov	sp, r7
 800ca52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca56:	4770      	bx	lr

0800ca58 <USBH_MSC_GetLUNInfo>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_GetLUNInfo(USBH_HandleTypeDef *phost, uint8_t lun, MSC_LUNTypeDef *info)
{
 800ca58:	b580      	push	{r7, lr}
 800ca5a:	b086      	sub	sp, #24
 800ca5c:	af00      	add	r7, sp, #0
 800ca5e:	60f8      	str	r0, [r7, #12]
 800ca60:	460b      	mov	r3, r1
 800ca62:	607a      	str	r2, [r7, #4]
 800ca64:	72fb      	strb	r3, [r7, #11]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800ca66:	68fb      	ldr	r3, [r7, #12]
 800ca68:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ca6c:	69db      	ldr	r3, [r3, #28]
 800ca6e:	617b      	str	r3, [r7, #20]
  if (phost->gState == HOST_CLASS)
 800ca70:	68fb      	ldr	r3, [r7, #12]
 800ca72:	781b      	ldrb	r3, [r3, #0]
 800ca74:	b2db      	uxtb	r3, r3
 800ca76:	2b0b      	cmp	r3, #11
 800ca78:	d10d      	bne.n	800ca96 <USBH_MSC_GetLUNInfo+0x3e>
  {
    USBH_memcpy(info, &MSC_Handle->unit[lun], sizeof(MSC_LUNTypeDef));
 800ca7a:	7afb      	ldrb	r3, [r7, #11]
 800ca7c:	2234      	movs	r2, #52	; 0x34
 800ca7e:	fb02 f303 	mul.w	r3, r2, r3
 800ca82:	3390      	adds	r3, #144	; 0x90
 800ca84:	697a      	ldr	r2, [r7, #20]
 800ca86:	4413      	add	r3, r2
 800ca88:	2234      	movs	r2, #52	; 0x34
 800ca8a:	4619      	mov	r1, r3
 800ca8c:	6878      	ldr	r0, [r7, #4]
 800ca8e:	f00d fa67 	bl	8019f60 <memcpy>
    return USBH_OK;
 800ca92:	2300      	movs	r3, #0
 800ca94:	e000      	b.n	800ca98 <USBH_MSC_GetLUNInfo+0x40>
  }
  else
  {
    return USBH_FAIL;
 800ca96:	2302      	movs	r3, #2
  }
}
 800ca98:	4618      	mov	r0, r3
 800ca9a:	3718      	adds	r7, #24
 800ca9c:	46bd      	mov	sp, r7
 800ca9e:	bd80      	pop	{r7, pc}

0800caa0 <USBH_MSC_Read>:
USBH_StatusTypeDef USBH_MSC_Read(USBH_HandleTypeDef *phost,
                                 uint8_t lun,
                                 uint32_t address,
                                 uint8_t *pbuf,
                                 uint32_t length)
{
 800caa0:	b580      	push	{r7, lr}
 800caa2:	b088      	sub	sp, #32
 800caa4:	af02      	add	r7, sp, #8
 800caa6:	60f8      	str	r0, [r7, #12]
 800caa8:	607a      	str	r2, [r7, #4]
 800caaa:	603b      	str	r3, [r7, #0]
 800caac:	460b      	mov	r3, r1
 800caae:	72fb      	strb	r3, [r7, #11]
  uint32_t timeout;
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800cab0:	68fb      	ldr	r3, [r7, #12]
 800cab2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800cab6:	69db      	ldr	r3, [r3, #28]
 800cab8:	617b      	str	r3, [r7, #20]

  if ((phost->device.is_connected == 0U) ||
 800caba:	68fb      	ldr	r3, [r7, #12]
 800cabc:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800cac0:	b2db      	uxtb	r3, r3
 800cac2:	2b00      	cmp	r3, #0
 800cac4:	d00e      	beq.n	800cae4 <USBH_MSC_Read+0x44>
      (phost->gState != HOST_CLASS) ||
 800cac6:	68fb      	ldr	r3, [r7, #12]
 800cac8:	781b      	ldrb	r3, [r3, #0]
 800caca:	b2db      	uxtb	r3, r3
  if ((phost->device.is_connected == 0U) ||
 800cacc:	2b0b      	cmp	r3, #11
 800cace:	d109      	bne.n	800cae4 <USBH_MSC_Read+0x44>
      (MSC_Handle->unit[lun].state != MSC_IDLE))
 800cad0:	7afb      	ldrb	r3, [r7, #11]
 800cad2:	697a      	ldr	r2, [r7, #20]
 800cad4:	2134      	movs	r1, #52	; 0x34
 800cad6:	fb01 f303 	mul.w	r3, r1, r3
 800cada:	4413      	add	r3, r2
 800cadc:	3390      	adds	r3, #144	; 0x90
 800cade:	781b      	ldrb	r3, [r3, #0]
      (phost->gState != HOST_CLASS) ||
 800cae0:	2b01      	cmp	r3, #1
 800cae2:	d001      	beq.n	800cae8 <USBH_MSC_Read+0x48>
  {
    return  USBH_FAIL;
 800cae4:	2302      	movs	r3, #2
 800cae6:	e040      	b.n	800cb6a <USBH_MSC_Read+0xca>
  }

  MSC_Handle->state = MSC_READ;
 800cae8:	697b      	ldr	r3, [r7, #20]
 800caea:	2206      	movs	r2, #6
 800caec:	731a      	strb	r2, [r3, #12]
  MSC_Handle->unit[lun].state = MSC_READ;
 800caee:	7afb      	ldrb	r3, [r7, #11]
 800caf0:	697a      	ldr	r2, [r7, #20]
 800caf2:	2134      	movs	r1, #52	; 0x34
 800caf4:	fb01 f303 	mul.w	r3, r1, r3
 800caf8:	4413      	add	r3, r2
 800cafa:	3390      	adds	r3, #144	; 0x90
 800cafc:	2206      	movs	r2, #6
 800cafe:	701a      	strb	r2, [r3, #0]
  MSC_Handle->rw_lun = lun;
 800cb00:	7afb      	ldrb	r3, [r7, #11]
 800cb02:	b29a      	uxth	r2, r3
 800cb04:	697b      	ldr	r3, [r7, #20]
 800cb06:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa

  USBH_MSC_SCSI_Read(phost, lun, address, pbuf, length);
 800cb0a:	7af9      	ldrb	r1, [r7, #11]
 800cb0c:	6a3b      	ldr	r3, [r7, #32]
 800cb0e:	9300      	str	r3, [sp, #0]
 800cb10:	683b      	ldr	r3, [r7, #0]
 800cb12:	687a      	ldr	r2, [r7, #4]
 800cb14:	68f8      	ldr	r0, [r7, #12]
 800cb16:	f000 fd78 	bl	800d60a <USBH_MSC_SCSI_Read>

  timeout = phost->Timer;
 800cb1a:	68fb      	ldr	r3, [r7, #12]
 800cb1c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800cb20:	613b      	str	r3, [r7, #16]

  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800cb22:	e016      	b.n	800cb52 <USBH_MSC_Read+0xb2>
  {
    if (((phost->Timer - timeout) > (10000U * length)) || (phost->device.is_connected == 0U))
 800cb24:	68fb      	ldr	r3, [r7, #12]
 800cb26:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 800cb2a:	693b      	ldr	r3, [r7, #16]
 800cb2c:	1ad2      	subs	r2, r2, r3
 800cb2e:	6a3b      	ldr	r3, [r7, #32]
 800cb30:	f242 7110 	movw	r1, #10000	; 0x2710
 800cb34:	fb01 f303 	mul.w	r3, r1, r3
 800cb38:	429a      	cmp	r2, r3
 800cb3a:	d805      	bhi.n	800cb48 <USBH_MSC_Read+0xa8>
 800cb3c:	68fb      	ldr	r3, [r7, #12]
 800cb3e:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800cb42:	b2db      	uxtb	r3, r3
 800cb44:	2b00      	cmp	r3, #0
 800cb46:	d104      	bne.n	800cb52 <USBH_MSC_Read+0xb2>
    {
      MSC_Handle->state = MSC_IDLE;
 800cb48:	697b      	ldr	r3, [r7, #20]
 800cb4a:	2201      	movs	r2, #1
 800cb4c:	731a      	strb	r2, [r3, #12]
      return USBH_FAIL;
 800cb4e:	2302      	movs	r3, #2
 800cb50:	e00b      	b.n	800cb6a <USBH_MSC_Read+0xca>
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800cb52:	7afb      	ldrb	r3, [r7, #11]
 800cb54:	4619      	mov	r1, r3
 800cb56:	68f8      	ldr	r0, [r7, #12]
 800cb58:	f7ff fe4c 	bl	800c7f4 <USBH_MSC_RdWrProcess>
 800cb5c:	4603      	mov	r3, r0
 800cb5e:	2b01      	cmp	r3, #1
 800cb60:	d0e0      	beq.n	800cb24 <USBH_MSC_Read+0x84>
    }
  }
  MSC_Handle->state = MSC_IDLE;
 800cb62:	697b      	ldr	r3, [r7, #20]
 800cb64:	2201      	movs	r2, #1
 800cb66:	731a      	strb	r2, [r3, #12]

  return USBH_OK;
 800cb68:	2300      	movs	r3, #0
}
 800cb6a:	4618      	mov	r0, r3
 800cb6c:	3718      	adds	r7, #24
 800cb6e:	46bd      	mov	sp, r7
 800cb70:	bd80      	pop	{r7, pc}

0800cb72 <USBH_MSC_Write>:
USBH_StatusTypeDef USBH_MSC_Write(USBH_HandleTypeDef *phost,
                                  uint8_t lun,
                                  uint32_t address,
                                  uint8_t *pbuf,
                                  uint32_t length)
{
 800cb72:	b580      	push	{r7, lr}
 800cb74:	b088      	sub	sp, #32
 800cb76:	af02      	add	r7, sp, #8
 800cb78:	60f8      	str	r0, [r7, #12]
 800cb7a:	607a      	str	r2, [r7, #4]
 800cb7c:	603b      	str	r3, [r7, #0]
 800cb7e:	460b      	mov	r3, r1
 800cb80:	72fb      	strb	r3, [r7, #11]
  uint32_t timeout;
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800cb82:	68fb      	ldr	r3, [r7, #12]
 800cb84:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800cb88:	69db      	ldr	r3, [r3, #28]
 800cb8a:	617b      	str	r3, [r7, #20]

  if ((phost->device.is_connected == 0U) ||
 800cb8c:	68fb      	ldr	r3, [r7, #12]
 800cb8e:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800cb92:	b2db      	uxtb	r3, r3
 800cb94:	2b00      	cmp	r3, #0
 800cb96:	d00e      	beq.n	800cbb6 <USBH_MSC_Write+0x44>
      (phost->gState != HOST_CLASS) ||
 800cb98:	68fb      	ldr	r3, [r7, #12]
 800cb9a:	781b      	ldrb	r3, [r3, #0]
 800cb9c:	b2db      	uxtb	r3, r3
  if ((phost->device.is_connected == 0U) ||
 800cb9e:	2b0b      	cmp	r3, #11
 800cba0:	d109      	bne.n	800cbb6 <USBH_MSC_Write+0x44>
      (MSC_Handle->unit[lun].state != MSC_IDLE))
 800cba2:	7afb      	ldrb	r3, [r7, #11]
 800cba4:	697a      	ldr	r2, [r7, #20]
 800cba6:	2134      	movs	r1, #52	; 0x34
 800cba8:	fb01 f303 	mul.w	r3, r1, r3
 800cbac:	4413      	add	r3, r2
 800cbae:	3390      	adds	r3, #144	; 0x90
 800cbb0:	781b      	ldrb	r3, [r3, #0]
      (phost->gState != HOST_CLASS) ||
 800cbb2:	2b01      	cmp	r3, #1
 800cbb4:	d001      	beq.n	800cbba <USBH_MSC_Write+0x48>
  {
    return  USBH_FAIL;
 800cbb6:	2302      	movs	r3, #2
 800cbb8:	e040      	b.n	800cc3c <USBH_MSC_Write+0xca>
  }

  MSC_Handle->state = MSC_WRITE;
 800cbba:	697b      	ldr	r3, [r7, #20]
 800cbbc:	2207      	movs	r2, #7
 800cbbe:	731a      	strb	r2, [r3, #12]
  MSC_Handle->unit[lun].state = MSC_WRITE;
 800cbc0:	7afb      	ldrb	r3, [r7, #11]
 800cbc2:	697a      	ldr	r2, [r7, #20]
 800cbc4:	2134      	movs	r1, #52	; 0x34
 800cbc6:	fb01 f303 	mul.w	r3, r1, r3
 800cbca:	4413      	add	r3, r2
 800cbcc:	3390      	adds	r3, #144	; 0x90
 800cbce:	2207      	movs	r2, #7
 800cbd0:	701a      	strb	r2, [r3, #0]
  MSC_Handle->rw_lun = lun;
 800cbd2:	7afb      	ldrb	r3, [r7, #11]
 800cbd4:	b29a      	uxth	r2, r3
 800cbd6:	697b      	ldr	r3, [r7, #20]
 800cbd8:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa

  USBH_MSC_SCSI_Write(phost, lun, address, pbuf, length);
 800cbdc:	7af9      	ldrb	r1, [r7, #11]
 800cbde:	6a3b      	ldr	r3, [r7, #32]
 800cbe0:	9300      	str	r3, [sp, #0]
 800cbe2:	683b      	ldr	r3, [r7, #0]
 800cbe4:	687a      	ldr	r2, [r7, #4]
 800cbe6:	68f8      	ldr	r0, [r7, #12]
 800cbe8:	f000 fca4 	bl	800d534 <USBH_MSC_SCSI_Write>

  timeout = phost->Timer;
 800cbec:	68fb      	ldr	r3, [r7, #12]
 800cbee:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800cbf2:	613b      	str	r3, [r7, #16]
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800cbf4:	e016      	b.n	800cc24 <USBH_MSC_Write+0xb2>
  {
    if (((phost->Timer - timeout) > (10000U * length)) || (phost->device.is_connected == 0U))
 800cbf6:	68fb      	ldr	r3, [r7, #12]
 800cbf8:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 800cbfc:	693b      	ldr	r3, [r7, #16]
 800cbfe:	1ad2      	subs	r2, r2, r3
 800cc00:	6a3b      	ldr	r3, [r7, #32]
 800cc02:	f242 7110 	movw	r1, #10000	; 0x2710
 800cc06:	fb01 f303 	mul.w	r3, r1, r3
 800cc0a:	429a      	cmp	r2, r3
 800cc0c:	d805      	bhi.n	800cc1a <USBH_MSC_Write+0xa8>
 800cc0e:	68fb      	ldr	r3, [r7, #12]
 800cc10:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800cc14:	b2db      	uxtb	r3, r3
 800cc16:	2b00      	cmp	r3, #0
 800cc18:	d104      	bne.n	800cc24 <USBH_MSC_Write+0xb2>
    {
      MSC_Handle->state = MSC_IDLE;
 800cc1a:	697b      	ldr	r3, [r7, #20]
 800cc1c:	2201      	movs	r2, #1
 800cc1e:	731a      	strb	r2, [r3, #12]
      return USBH_FAIL;
 800cc20:	2302      	movs	r3, #2
 800cc22:	e00b      	b.n	800cc3c <USBH_MSC_Write+0xca>
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800cc24:	7afb      	ldrb	r3, [r7, #11]
 800cc26:	4619      	mov	r1, r3
 800cc28:	68f8      	ldr	r0, [r7, #12]
 800cc2a:	f7ff fde3 	bl	800c7f4 <USBH_MSC_RdWrProcess>
 800cc2e:	4603      	mov	r3, r0
 800cc30:	2b01      	cmp	r3, #1
 800cc32:	d0e0      	beq.n	800cbf6 <USBH_MSC_Write+0x84>
    }
  }
  MSC_Handle->state = MSC_IDLE;
 800cc34:	697b      	ldr	r3, [r7, #20]
 800cc36:	2201      	movs	r2, #1
 800cc38:	731a      	strb	r2, [r3, #12]
  return USBH_OK;
 800cc3a:	2300      	movs	r3, #0
}
 800cc3c:	4618      	mov	r0, r3
 800cc3e:	3718      	adds	r7, #24
 800cc40:	46bd      	mov	sp, r7
 800cc42:	bd80      	pop	{r7, pc}

0800cc44 <USBH_MSC_BOT_REQ_Reset>:
  *         The function the MSC BOT Reset request.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_REQ_Reset(USBH_HandleTypeDef *phost)
{
 800cc44:	b580      	push	{r7, lr}
 800cc46:	b082      	sub	sp, #8
 800cc48:	af00      	add	r7, sp, #0
 800cc4a:	6078      	str	r0, [r7, #4]

  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS
 800cc4c:	687b      	ldr	r3, [r7, #4]
 800cc4e:	2221      	movs	r2, #33	; 0x21
 800cc50:	741a      	strb	r2, [r3, #16]
                                         | USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = USB_REQ_BOT_RESET;
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	22ff      	movs	r2, #255	; 0xff
 800cc56:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800cc58:	687b      	ldr	r3, [r7, #4]
 800cc5a:	2200      	movs	r2, #0
 800cc5c:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800cc5e:	687b      	ldr	r3, [r7, #4]
 800cc60:	2200      	movs	r2, #0
 800cc62:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 0U;
 800cc64:	687b      	ldr	r3, [r7, #4]
 800cc66:	2200      	movs	r2, #0
 800cc68:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, 0U, 0U);
 800cc6a:	2200      	movs	r2, #0
 800cc6c:	2100      	movs	r1, #0
 800cc6e:	6878      	ldr	r0, [r7, #4]
 800cc70:	f001 ff67 	bl	800eb42 <USBH_CtlReq>
 800cc74:	4603      	mov	r3, r0
}
 800cc76:	4618      	mov	r0, r3
 800cc78:	3708      	adds	r7, #8
 800cc7a:	46bd      	mov	sp, r7
 800cc7c:	bd80      	pop	{r7, pc}

0800cc7e <USBH_MSC_BOT_REQ_GetMaxLUN>:
  * @param  phost: Host handle
  * @param  Maxlun: pointer to Maxlun variable
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_REQ_GetMaxLUN(USBH_HandleTypeDef *phost, uint8_t *Maxlun)
{
 800cc7e:	b580      	push	{r7, lr}
 800cc80:	b082      	sub	sp, #8
 800cc82:	af00      	add	r7, sp, #0
 800cc84:	6078      	str	r0, [r7, #4]
 800cc86:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS
 800cc88:	687b      	ldr	r3, [r7, #4]
 800cc8a:	22a1      	movs	r2, #161	; 0xa1
 800cc8c:	741a      	strb	r2, [r3, #16]
                                         | USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = USB_REQ_GET_MAX_LUN;
 800cc8e:	687b      	ldr	r3, [r7, #4]
 800cc90:	22fe      	movs	r2, #254	; 0xfe
 800cc92:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800cc94:	687b      	ldr	r3, [r7, #4]
 800cc96:	2200      	movs	r2, #0
 800cc98:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800cc9a:	687b      	ldr	r3, [r7, #4]
 800cc9c:	2200      	movs	r2, #0
 800cc9e:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 1U;
 800cca0:	687b      	ldr	r3, [r7, #4]
 800cca2:	2201      	movs	r2, #1
 800cca4:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, Maxlun, 1U);
 800cca6:	2201      	movs	r2, #1
 800cca8:	6839      	ldr	r1, [r7, #0]
 800ccaa:	6878      	ldr	r0, [r7, #4]
 800ccac:	f001 ff49 	bl	800eb42 <USBH_CtlReq>
 800ccb0:	4603      	mov	r3, r0
}
 800ccb2:	4618      	mov	r0, r3
 800ccb4:	3708      	adds	r7, #8
 800ccb6:	46bd      	mov	sp, r7
 800ccb8:	bd80      	pop	{r7, pc}
	...

0800ccbc <USBH_MSC_BOT_Init>:
  *         The function Initializes the BOT protocol.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_Init(USBH_HandleTypeDef *phost)
{
 800ccbc:	b480      	push	{r7}
 800ccbe:	b085      	sub	sp, #20
 800ccc0:	af00      	add	r7, sp, #0
 800ccc2:	6078      	str	r0, [r7, #4]

  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800ccc4:	687b      	ldr	r3, [r7, #4]
 800ccc6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ccca:	69db      	ldr	r3, [r3, #28]
 800cccc:	60fb      	str	r3, [r7, #12]

  MSC_Handle->hbot.cbw.field.Signature = BOT_CBW_SIGNATURE;
 800ccce:	68fb      	ldr	r3, [r7, #12]
 800ccd0:	4a09      	ldr	r2, [pc, #36]	; (800ccf8 <USBH_MSC_BOT_Init+0x3c>)
 800ccd2:	655a      	str	r2, [r3, #84]	; 0x54
  MSC_Handle->hbot.cbw.field.Tag = BOT_CBW_TAG;
 800ccd4:	68fb      	ldr	r3, [r7, #12]
 800ccd6:	4a09      	ldr	r2, [pc, #36]	; (800ccfc <USBH_MSC_BOT_Init+0x40>)
 800ccd8:	659a      	str	r2, [r3, #88]	; 0x58
  MSC_Handle->hbot.state = BOT_SEND_CBW;
 800ccda:	68fb      	ldr	r3, [r7, #12]
 800ccdc:	2201      	movs	r2, #1
 800ccde:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  MSC_Handle->hbot.cmd_state = BOT_CMD_SEND;
 800cce2:	68fb      	ldr	r3, [r7, #12]
 800cce4:	2201      	movs	r2, #1
 800cce6:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52

  return USBH_OK;
 800ccea:	2300      	movs	r3, #0
}
 800ccec:	4618      	mov	r0, r3
 800ccee:	3714      	adds	r7, #20
 800ccf0:	46bd      	mov	sp, r7
 800ccf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccf6:	4770      	bx	lr
 800ccf8:	43425355 	.word	0x43425355
 800ccfc:	20304050 	.word	0x20304050

0800cd00 <USBH_MSC_BOT_Process>:
  * @param  phost: Host handle
  * @param  lun: Logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_Process(USBH_HandleTypeDef *phost, uint8_t lun)
{
 800cd00:	b580      	push	{r7, lr}
 800cd02:	b088      	sub	sp, #32
 800cd04:	af02      	add	r7, sp, #8
 800cd06:	6078      	str	r0, [r7, #4]
 800cd08:	460b      	mov	r3, r1
 800cd0a:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef   status = USBH_BUSY;
 800cd0c:	2301      	movs	r3, #1
 800cd0e:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef   error  = USBH_BUSY;
 800cd10:	2301      	movs	r3, #1
 800cd12:	75bb      	strb	r3, [r7, #22]
  BOT_CSWStatusTypeDef CSW_Status = BOT_CSW_CMD_FAILED;
 800cd14:	2301      	movs	r3, #1
 800cd16:	757b      	strb	r3, [r7, #21]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800cd18:	2300      	movs	r3, #0
 800cd1a:	753b      	strb	r3, [r7, #20]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800cd1c:	687b      	ldr	r3, [r7, #4]
 800cd1e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800cd22:	69db      	ldr	r3, [r3, #28]
 800cd24:	613b      	str	r3, [r7, #16]
  uint8_t toggle = 0U;
 800cd26:	2300      	movs	r3, #0
 800cd28:	73fb      	strb	r3, [r7, #15]

  switch (MSC_Handle->hbot.state)
 800cd2a:	693b      	ldr	r3, [r7, #16]
 800cd2c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800cd30:	3b01      	subs	r3, #1
 800cd32:	2b0a      	cmp	r3, #10
 800cd34:	f200 819e 	bhi.w	800d074 <USBH_MSC_BOT_Process+0x374>
 800cd38:	a201      	add	r2, pc, #4	; (adr r2, 800cd40 <USBH_MSC_BOT_Process+0x40>)
 800cd3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cd3e:	bf00      	nop
 800cd40:	0800cd6d 	.word	0x0800cd6d
 800cd44:	0800cd95 	.word	0x0800cd95
 800cd48:	0800cdff 	.word	0x0800cdff
 800cd4c:	0800ce1d 	.word	0x0800ce1d
 800cd50:	0800cea1 	.word	0x0800cea1
 800cd54:	0800cec3 	.word	0x0800cec3
 800cd58:	0800cf5b 	.word	0x0800cf5b
 800cd5c:	0800cf77 	.word	0x0800cf77
 800cd60:	0800cfc9 	.word	0x0800cfc9
 800cd64:	0800cff9 	.word	0x0800cff9
 800cd68:	0800d05b 	.word	0x0800d05b
  {
    case BOT_SEND_CBW:
      MSC_Handle->hbot.cbw.field.LUN = lun;
 800cd6c:	693b      	ldr	r3, [r7, #16]
 800cd6e:	78fa      	ldrb	r2, [r7, #3]
 800cd70:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
      MSC_Handle->hbot.state = BOT_SEND_CBW_WAIT;
 800cd74:	693b      	ldr	r3, [r7, #16]
 800cd76:	2202      	movs	r2, #2
 800cd78:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      USBH_BulkSendData(phost, MSC_Handle->hbot.cbw.data,
 800cd7c:	693b      	ldr	r3, [r7, #16]
 800cd7e:	f103 0154 	add.w	r1, r3, #84	; 0x54
 800cd82:	693b      	ldr	r3, [r7, #16]
 800cd84:	795b      	ldrb	r3, [r3, #5]
 800cd86:	2201      	movs	r2, #1
 800cd88:	9200      	str	r2, [sp, #0]
 800cd8a:	221f      	movs	r2, #31
 800cd8c:	6878      	ldr	r0, [r7, #4]
 800cd8e:	f002 f8f4 	bl	800ef7a <USBH_BulkSendData>
                        BOT_CBW_LENGTH, MSC_Handle->OutPipe, 1U);

      break;
 800cd92:	e17e      	b.n	800d092 <USBH_MSC_BOT_Process+0x392>

    case BOT_SEND_CBW_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->OutPipe);
 800cd94:	693b      	ldr	r3, [r7, #16]
 800cd96:	795b      	ldrb	r3, [r3, #5]
 800cd98:	4619      	mov	r1, r3
 800cd9a:	6878      	ldr	r0, [r7, #4]
 800cd9c:	f00c ffe6 	bl	8019d6c <USBH_LL_GetURBState>
 800cda0:	4603      	mov	r3, r0
 800cda2:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 800cda4:	7d3b      	ldrb	r3, [r7, #20]
 800cda6:	2b01      	cmp	r3, #1
 800cda8:	d118      	bne.n	800cddc <USBH_MSC_BOT_Process+0xdc>
      {
        if (MSC_Handle->hbot.cbw.field.DataTransferLength != 0U)
 800cdaa:	693b      	ldr	r3, [r7, #16]
 800cdac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800cdae:	2b00      	cmp	r3, #0
 800cdb0:	d00f      	beq.n	800cdd2 <USBH_MSC_BOT_Process+0xd2>
        {
          /* If there is Data Transfer Stage */
          if (((MSC_Handle->hbot.cbw.field.Flags) & USB_REQ_DIR_MASK) == USB_D2H)
 800cdb2:	693b      	ldr	r3, [r7, #16]
 800cdb4:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 800cdb8:	b25b      	sxtb	r3, r3
 800cdba:	2b00      	cmp	r3, #0
 800cdbc:	da04      	bge.n	800cdc8 <USBH_MSC_BOT_Process+0xc8>
          {
            /* Data Direction is IN */
            MSC_Handle->hbot.state = BOT_DATA_IN;
 800cdbe:	693b      	ldr	r3, [r7, #16]
 800cdc0:	2203      	movs	r2, #3
 800cdc2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800cdc6:	e157      	b.n	800d078 <USBH_MSC_BOT_Process+0x378>
            MSC_Handle->hbot.state = BOT_DATA_OUT;
 800cdc8:	693b      	ldr	r3, [r7, #16]
 800cdca:	2205      	movs	r2, #5
 800cdcc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800cdd0:	e152      	b.n	800d078 <USBH_MSC_BOT_Process+0x378>
          MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 800cdd2:	693b      	ldr	r3, [r7, #16]
 800cdd4:	2207      	movs	r2, #7
 800cdd6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800cdda:	e14d      	b.n	800d078 <USBH_MSC_BOT_Process+0x378>
      else if (URB_Status == USBH_URB_NOTREADY)
 800cddc:	7d3b      	ldrb	r3, [r7, #20]
 800cdde:	2b02      	cmp	r3, #2
 800cde0:	d104      	bne.n	800cdec <USBH_MSC_BOT_Process+0xec>
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 800cde2:	693b      	ldr	r3, [r7, #16]
 800cde4:	2201      	movs	r2, #1
 800cde6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800cdea:	e145      	b.n	800d078 <USBH_MSC_BOT_Process+0x378>
        if (URB_Status == USBH_URB_STALL)
 800cdec:	7d3b      	ldrb	r3, [r7, #20]
 800cdee:	2b05      	cmp	r3, #5
 800cdf0:	f040 8142 	bne.w	800d078 <USBH_MSC_BOT_Process+0x378>
          MSC_Handle->hbot.state  = BOT_ERROR_OUT;
 800cdf4:	693b      	ldr	r3, [r7, #16]
 800cdf6:	220a      	movs	r2, #10
 800cdf8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800cdfc:	e13c      	b.n	800d078 <USBH_MSC_BOT_Process+0x378>

    case BOT_DATA_IN:
      /* Send first packet */
      USBH_BulkReceiveData(phost, MSC_Handle->hbot.pbuf,
 800cdfe:	693b      	ldr	r3, [r7, #16]
 800ce00:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800ce04:	693b      	ldr	r3, [r7, #16]
 800ce06:	895a      	ldrh	r2, [r3, #10]
 800ce08:	693b      	ldr	r3, [r7, #16]
 800ce0a:	791b      	ldrb	r3, [r3, #4]
 800ce0c:	6878      	ldr	r0, [r7, #4]
 800ce0e:	f002 f8d9 	bl	800efc4 <USBH_BulkReceiveData>
                           MSC_Handle->InEpSize, MSC_Handle->InPipe);

      MSC_Handle->hbot.state = BOT_DATA_IN_WAIT;
 800ce12:	693b      	ldr	r3, [r7, #16]
 800ce14:	2204      	movs	r2, #4
 800ce16:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

      break;
 800ce1a:	e13a      	b.n	800d092 <USBH_MSC_BOT_Process+0x392>

    case BOT_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->InPipe);
 800ce1c:	693b      	ldr	r3, [r7, #16]
 800ce1e:	791b      	ldrb	r3, [r3, #4]
 800ce20:	4619      	mov	r1, r3
 800ce22:	6878      	ldr	r0, [r7, #4]
 800ce24:	f00c ffa2 	bl	8019d6c <USBH_LL_GetURBState>
 800ce28:	4603      	mov	r3, r0
 800ce2a:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 800ce2c:	7d3b      	ldrb	r3, [r7, #20]
 800ce2e:	2b01      	cmp	r3, #1
 800ce30:	d12d      	bne.n	800ce8e <USBH_MSC_BOT_Process+0x18e>
      {
        /* Adjust Data pointer and data length */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > MSC_Handle->InEpSize)
 800ce32:	693b      	ldr	r3, [r7, #16]
 800ce34:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ce36:	693a      	ldr	r2, [r7, #16]
 800ce38:	8952      	ldrh	r2, [r2, #10]
 800ce3a:	4293      	cmp	r3, r2
 800ce3c:	d910      	bls.n	800ce60 <USBH_MSC_BOT_Process+0x160>
        {
          MSC_Handle->hbot.pbuf += MSC_Handle->InEpSize;
 800ce3e:	693b      	ldr	r3, [r7, #16]
 800ce40:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ce44:	693a      	ldr	r2, [r7, #16]
 800ce46:	8952      	ldrh	r2, [r2, #10]
 800ce48:	441a      	add	r2, r3
 800ce4a:	693b      	ldr	r3, [r7, #16]
 800ce4c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          MSC_Handle->hbot.cbw.field.DataTransferLength -= MSC_Handle->InEpSize;
 800ce50:	693b      	ldr	r3, [r7, #16]
 800ce52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ce54:	693a      	ldr	r2, [r7, #16]
 800ce56:	8952      	ldrh	r2, [r2, #10]
 800ce58:	1a9a      	subs	r2, r3, r2
 800ce5a:	693b      	ldr	r3, [r7, #16]
 800ce5c:	65da      	str	r2, [r3, #92]	; 0x5c
 800ce5e:	e002      	b.n	800ce66 <USBH_MSC_BOT_Process+0x166>
        }
        else
        {
          MSC_Handle->hbot.cbw.field.DataTransferLength = 0U;
 800ce60:	693b      	ldr	r3, [r7, #16]
 800ce62:	2200      	movs	r2, #0
 800ce64:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* More Data To be Received */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > 0U)
 800ce66:	693b      	ldr	r3, [r7, #16]
 800ce68:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ce6a:	2b00      	cmp	r3, #0
 800ce6c:	d00a      	beq.n	800ce84 <USBH_MSC_BOT_Process+0x184>
        {
          /* Send next packet */
          USBH_BulkReceiveData(phost, MSC_Handle->hbot.pbuf,
 800ce6e:	693b      	ldr	r3, [r7, #16]
 800ce70:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800ce74:	693b      	ldr	r3, [r7, #16]
 800ce76:	895a      	ldrh	r2, [r3, #10]
 800ce78:	693b      	ldr	r3, [r7, #16]
 800ce7a:	791b      	ldrb	r3, [r3, #4]
 800ce7c:	6878      	ldr	r0, [r7, #4]
 800ce7e:	f002 f8a1 	bl	800efc4 <USBH_BulkReceiveData>
#endif
      }
      else
      {
      }
      break;
 800ce82:	e0fb      	b.n	800d07c <USBH_MSC_BOT_Process+0x37c>
          MSC_Handle->hbot.state  = BOT_RECEIVE_CSW;
 800ce84:	693b      	ldr	r3, [r7, #16]
 800ce86:	2207      	movs	r2, #7
 800ce88:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800ce8c:	e0f6      	b.n	800d07c <USBH_MSC_BOT_Process+0x37c>
      else if (URB_Status == USBH_URB_STALL)
 800ce8e:	7d3b      	ldrb	r3, [r7, #20]
 800ce90:	2b05      	cmp	r3, #5
 800ce92:	f040 80f3 	bne.w	800d07c <USBH_MSC_BOT_Process+0x37c>
        MSC_Handle->hbot.state  = BOT_ERROR_IN;
 800ce96:	693b      	ldr	r3, [r7, #16]
 800ce98:	2209      	movs	r2, #9
 800ce9a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800ce9e:	e0ed      	b.n	800d07c <USBH_MSC_BOT_Process+0x37c>

    case BOT_DATA_OUT:

      USBH_BulkSendData(phost, MSC_Handle->hbot.pbuf,
 800cea0:	693b      	ldr	r3, [r7, #16]
 800cea2:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800cea6:	693b      	ldr	r3, [r7, #16]
 800cea8:	891a      	ldrh	r2, [r3, #8]
 800ceaa:	693b      	ldr	r3, [r7, #16]
 800ceac:	795b      	ldrb	r3, [r3, #5]
 800ceae:	2001      	movs	r0, #1
 800ceb0:	9000      	str	r0, [sp, #0]
 800ceb2:	6878      	ldr	r0, [r7, #4]
 800ceb4:	f002 f861 	bl	800ef7a <USBH_BulkSendData>
                        MSC_Handle->OutEpSize, MSC_Handle->OutPipe, 1U);

      MSC_Handle->hbot.state  = BOT_DATA_OUT_WAIT;
 800ceb8:	693b      	ldr	r3, [r7, #16]
 800ceba:	2206      	movs	r2, #6
 800cebc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800cec0:	e0e7      	b.n	800d092 <USBH_MSC_BOT_Process+0x392>

    case BOT_DATA_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->OutPipe);
 800cec2:	693b      	ldr	r3, [r7, #16]
 800cec4:	795b      	ldrb	r3, [r3, #5]
 800cec6:	4619      	mov	r1, r3
 800cec8:	6878      	ldr	r0, [r7, #4]
 800ceca:	f00c ff4f 	bl	8019d6c <USBH_LL_GetURBState>
 800cece:	4603      	mov	r3, r0
 800ced0:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 800ced2:	7d3b      	ldrb	r3, [r7, #20]
 800ced4:	2b01      	cmp	r3, #1
 800ced6:	d12f      	bne.n	800cf38 <USBH_MSC_BOT_Process+0x238>
      {
        /* Adjust Data pointer and data length */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > MSC_Handle->OutEpSize)
 800ced8:	693b      	ldr	r3, [r7, #16]
 800ceda:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800cedc:	693a      	ldr	r2, [r7, #16]
 800cede:	8912      	ldrh	r2, [r2, #8]
 800cee0:	4293      	cmp	r3, r2
 800cee2:	d910      	bls.n	800cf06 <USBH_MSC_BOT_Process+0x206>
        {
          MSC_Handle->hbot.pbuf += MSC_Handle->OutEpSize;
 800cee4:	693b      	ldr	r3, [r7, #16]
 800cee6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ceea:	693a      	ldr	r2, [r7, #16]
 800ceec:	8912      	ldrh	r2, [r2, #8]
 800ceee:	441a      	add	r2, r3
 800cef0:	693b      	ldr	r3, [r7, #16]
 800cef2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          MSC_Handle->hbot.cbw.field.DataTransferLength -= MSC_Handle->OutEpSize;
 800cef6:	693b      	ldr	r3, [r7, #16]
 800cef8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800cefa:	693a      	ldr	r2, [r7, #16]
 800cefc:	8912      	ldrh	r2, [r2, #8]
 800cefe:	1a9a      	subs	r2, r3, r2
 800cf00:	693b      	ldr	r3, [r7, #16]
 800cf02:	65da      	str	r2, [r3, #92]	; 0x5c
 800cf04:	e002      	b.n	800cf0c <USBH_MSC_BOT_Process+0x20c>
        }
        else
        {
          MSC_Handle->hbot.cbw.field.DataTransferLength = 0U;
 800cf06:	693b      	ldr	r3, [r7, #16]
 800cf08:	2200      	movs	r2, #0
 800cf0a:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* More Data To be Sent */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > 0U)
 800cf0c:	693b      	ldr	r3, [r7, #16]
 800cf0e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800cf10:	2b00      	cmp	r3, #0
 800cf12:	d00c      	beq.n	800cf2e <USBH_MSC_BOT_Process+0x22e>
        {
          USBH_BulkSendData(phost, MSC_Handle->hbot.pbuf,
 800cf14:	693b      	ldr	r3, [r7, #16]
 800cf16:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800cf1a:	693b      	ldr	r3, [r7, #16]
 800cf1c:	891a      	ldrh	r2, [r3, #8]
 800cf1e:	693b      	ldr	r3, [r7, #16]
 800cf20:	795b      	ldrb	r3, [r3, #5]
 800cf22:	2001      	movs	r0, #1
 800cf24:	9000      	str	r0, [sp, #0]
 800cf26:	6878      	ldr	r0, [r7, #4]
 800cf28:	f002 f827 	bl	800ef7a <USBH_BulkSendData>
#endif
      }
      else
      {
      }
      break;
 800cf2c:	e0a8      	b.n	800d080 <USBH_MSC_BOT_Process+0x380>
          MSC_Handle->hbot.state  = BOT_RECEIVE_CSW;
 800cf2e:	693b      	ldr	r3, [r7, #16]
 800cf30:	2207      	movs	r2, #7
 800cf32:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800cf36:	e0a3      	b.n	800d080 <USBH_MSC_BOT_Process+0x380>
      else if (URB_Status == USBH_URB_NOTREADY)
 800cf38:	7d3b      	ldrb	r3, [r7, #20]
 800cf3a:	2b02      	cmp	r3, #2
 800cf3c:	d104      	bne.n	800cf48 <USBH_MSC_BOT_Process+0x248>
        MSC_Handle->hbot.state  = BOT_DATA_OUT;
 800cf3e:	693b      	ldr	r3, [r7, #16]
 800cf40:	2205      	movs	r2, #5
 800cf42:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800cf46:	e09b      	b.n	800d080 <USBH_MSC_BOT_Process+0x380>
      else if (URB_Status == USBH_URB_STALL)
 800cf48:	7d3b      	ldrb	r3, [r7, #20]
 800cf4a:	2b05      	cmp	r3, #5
 800cf4c:	f040 8098 	bne.w	800d080 <USBH_MSC_BOT_Process+0x380>
        MSC_Handle->hbot.state  = BOT_ERROR_OUT;
 800cf50:	693b      	ldr	r3, [r7, #16]
 800cf52:	220a      	movs	r2, #10
 800cf54:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800cf58:	e092      	b.n	800d080 <USBH_MSC_BOT_Process+0x380>

    case BOT_RECEIVE_CSW:

      USBH_BulkReceiveData(phost, MSC_Handle->hbot.csw.data,
 800cf5a:	693b      	ldr	r3, [r7, #16]
 800cf5c:	f103 0178 	add.w	r1, r3, #120	; 0x78
 800cf60:	693b      	ldr	r3, [r7, #16]
 800cf62:	791b      	ldrb	r3, [r3, #4]
 800cf64:	220d      	movs	r2, #13
 800cf66:	6878      	ldr	r0, [r7, #4]
 800cf68:	f002 f82c 	bl	800efc4 <USBH_BulkReceiveData>
                           BOT_CSW_LENGTH, MSC_Handle->InPipe);

      MSC_Handle->hbot.state  = BOT_RECEIVE_CSW_WAIT;
 800cf6c:	693b      	ldr	r3, [r7, #16]
 800cf6e:	2208      	movs	r2, #8
 800cf70:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800cf74:	e08d      	b.n	800d092 <USBH_MSC_BOT_Process+0x392>

    case BOT_RECEIVE_CSW_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->InPipe);
 800cf76:	693b      	ldr	r3, [r7, #16]
 800cf78:	791b      	ldrb	r3, [r3, #4]
 800cf7a:	4619      	mov	r1, r3
 800cf7c:	6878      	ldr	r0, [r7, #4]
 800cf7e:	f00c fef5 	bl	8019d6c <USBH_LL_GetURBState>
 800cf82:	4603      	mov	r3, r0
 800cf84:	753b      	strb	r3, [r7, #20]

      /* Decode CSW */
      if (URB_Status == USBH_URB_DONE)
 800cf86:	7d3b      	ldrb	r3, [r7, #20]
 800cf88:	2b01      	cmp	r3, #1
 800cf8a:	d115      	bne.n	800cfb8 <USBH_MSC_BOT_Process+0x2b8>
      {
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 800cf8c:	693b      	ldr	r3, [r7, #16]
 800cf8e:	2201      	movs	r2, #1
 800cf90:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        MSC_Handle->hbot.cmd_state = BOT_CMD_SEND;
 800cf94:	693b      	ldr	r3, [r7, #16]
 800cf96:	2201      	movs	r2, #1
 800cf98:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
        CSW_Status = USBH_MSC_DecodeCSW(phost);
 800cf9c:	6878      	ldr	r0, [r7, #4]
 800cf9e:	f000 f8a9 	bl	800d0f4 <USBH_MSC_DecodeCSW>
 800cfa2:	4603      	mov	r3, r0
 800cfa4:	757b      	strb	r3, [r7, #21]

        if (CSW_Status == BOT_CSW_CMD_PASSED)
 800cfa6:	7d7b      	ldrb	r3, [r7, #21]
 800cfa8:	2b00      	cmp	r3, #0
 800cfaa:	d102      	bne.n	800cfb2 <USBH_MSC_BOT_Process+0x2b2>
        {
          status = USBH_OK;
 800cfac:	2300      	movs	r3, #0
 800cfae:	75fb      	strb	r3, [r7, #23]
#endif
      }
      else
      {
      }
      break;
 800cfb0:	e068      	b.n	800d084 <USBH_MSC_BOT_Process+0x384>
          status = USBH_FAIL;
 800cfb2:	2302      	movs	r3, #2
 800cfb4:	75fb      	strb	r3, [r7, #23]
      break;
 800cfb6:	e065      	b.n	800d084 <USBH_MSC_BOT_Process+0x384>
      else if (URB_Status == USBH_URB_STALL)
 800cfb8:	7d3b      	ldrb	r3, [r7, #20]
 800cfba:	2b05      	cmp	r3, #5
 800cfbc:	d162      	bne.n	800d084 <USBH_MSC_BOT_Process+0x384>
        MSC_Handle->hbot.state  = BOT_ERROR_IN;
 800cfbe:	693b      	ldr	r3, [r7, #16]
 800cfc0:	2209      	movs	r2, #9
 800cfc2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800cfc6:	e05d      	b.n	800d084 <USBH_MSC_BOT_Process+0x384>

    case BOT_ERROR_IN:
      error = USBH_MSC_BOT_Abort(phost, lun, BOT_DIR_IN);
 800cfc8:	78fb      	ldrb	r3, [r7, #3]
 800cfca:	2200      	movs	r2, #0
 800cfcc:	4619      	mov	r1, r3
 800cfce:	6878      	ldr	r0, [r7, #4]
 800cfd0:	f000 f864 	bl	800d09c <USBH_MSC_BOT_Abort>
 800cfd4:	4603      	mov	r3, r0
 800cfd6:	75bb      	strb	r3, [r7, #22]

      if (error == USBH_OK)
 800cfd8:	7dbb      	ldrb	r3, [r7, #22]
 800cfda:	2b00      	cmp	r3, #0
 800cfdc:	d104      	bne.n	800cfe8 <USBH_MSC_BOT_Process+0x2e8>
      {
        MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 800cfde:	693b      	ldr	r3, [r7, #16]
 800cfe0:	2207      	movs	r2, #7
 800cfe2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
      }
      else
      {
      }
      break;
 800cfe6:	e04f      	b.n	800d088 <USBH_MSC_BOT_Process+0x388>
      else if (error == USBH_UNRECOVERED_ERROR)
 800cfe8:	7dbb      	ldrb	r3, [r7, #22]
 800cfea:	2b04      	cmp	r3, #4
 800cfec:	d14c      	bne.n	800d088 <USBH_MSC_BOT_Process+0x388>
        MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
 800cfee:	693b      	ldr	r3, [r7, #16]
 800cff0:	220b      	movs	r2, #11
 800cff2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800cff6:	e047      	b.n	800d088 <USBH_MSC_BOT_Process+0x388>

    case BOT_ERROR_OUT:
      error = USBH_MSC_BOT_Abort(phost, lun, BOT_DIR_OUT);
 800cff8:	78fb      	ldrb	r3, [r7, #3]
 800cffa:	2201      	movs	r2, #1
 800cffc:	4619      	mov	r1, r3
 800cffe:	6878      	ldr	r0, [r7, #4]
 800d000:	f000 f84c 	bl	800d09c <USBH_MSC_BOT_Abort>
 800d004:	4603      	mov	r3, r0
 800d006:	75bb      	strb	r3, [r7, #22]

      if (error == USBH_OK)
 800d008:	7dbb      	ldrb	r3, [r7, #22]
 800d00a:	2b00      	cmp	r3, #0
 800d00c:	d11d      	bne.n	800d04a <USBH_MSC_BOT_Process+0x34a>
      {

        toggle = USBH_LL_GetToggle(phost, MSC_Handle->OutPipe);
 800d00e:	693b      	ldr	r3, [r7, #16]
 800d010:	795b      	ldrb	r3, [r3, #5]
 800d012:	4619      	mov	r1, r3
 800d014:	6878      	ldr	r0, [r7, #4]
 800d016:	f00c fefa 	bl	8019e0e <USBH_LL_GetToggle>
 800d01a:	4603      	mov	r3, r0
 800d01c:	73fb      	strb	r3, [r7, #15]
        USBH_LL_SetToggle(phost, MSC_Handle->OutPipe, 1U - toggle);
 800d01e:	693b      	ldr	r3, [r7, #16]
 800d020:	7959      	ldrb	r1, [r3, #5]
 800d022:	7bfb      	ldrb	r3, [r7, #15]
 800d024:	f1c3 0301 	rsb	r3, r3, #1
 800d028:	b2db      	uxtb	r3, r3
 800d02a:	461a      	mov	r2, r3
 800d02c:	6878      	ldr	r0, [r7, #4]
 800d02e:	f00c febe 	bl	8019dae <USBH_LL_SetToggle>
        USBH_LL_SetToggle(phost, MSC_Handle->InPipe, 0U);
 800d032:	693b      	ldr	r3, [r7, #16]
 800d034:	791b      	ldrb	r3, [r3, #4]
 800d036:	2200      	movs	r2, #0
 800d038:	4619      	mov	r1, r3
 800d03a:	6878      	ldr	r0, [r7, #4]
 800d03c:	f00c feb7 	bl	8019dae <USBH_LL_SetToggle>
        MSC_Handle->hbot.state = BOT_ERROR_IN;
 800d040:	693b      	ldr	r3, [r7, #16]
 800d042:	2209      	movs	r2, #9
 800d044:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        if (error == USBH_UNRECOVERED_ERROR)
        {
          MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
        }
      }
      break;
 800d048:	e020      	b.n	800d08c <USBH_MSC_BOT_Process+0x38c>
        if (error == USBH_UNRECOVERED_ERROR)
 800d04a:	7dbb      	ldrb	r3, [r7, #22]
 800d04c:	2b04      	cmp	r3, #4
 800d04e:	d11d      	bne.n	800d08c <USBH_MSC_BOT_Process+0x38c>
          MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
 800d050:	693b      	ldr	r3, [r7, #16]
 800d052:	220b      	movs	r2, #11
 800d054:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800d058:	e018      	b.n	800d08c <USBH_MSC_BOT_Process+0x38c>


    case BOT_UNRECOVERED_ERROR:
      status = USBH_MSC_BOT_REQ_Reset(phost);
 800d05a:	6878      	ldr	r0, [r7, #4]
 800d05c:	f7ff fdf2 	bl	800cc44 <USBH_MSC_BOT_REQ_Reset>
 800d060:	4603      	mov	r3, r0
 800d062:	75fb      	strb	r3, [r7, #23]
      if (status == USBH_OK)
 800d064:	7dfb      	ldrb	r3, [r7, #23]
 800d066:	2b00      	cmp	r3, #0
 800d068:	d112      	bne.n	800d090 <USBH_MSC_BOT_Process+0x390>
      {
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 800d06a:	693b      	ldr	r3, [r7, #16]
 800d06c:	2201      	movs	r2, #1
 800d06e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      }
      break;
 800d072:	e00d      	b.n	800d090 <USBH_MSC_BOT_Process+0x390>

    default:
      break;
 800d074:	bf00      	nop
 800d076:	e00c      	b.n	800d092 <USBH_MSC_BOT_Process+0x392>
      break;
 800d078:	bf00      	nop
 800d07a:	e00a      	b.n	800d092 <USBH_MSC_BOT_Process+0x392>
      break;
 800d07c:	bf00      	nop
 800d07e:	e008      	b.n	800d092 <USBH_MSC_BOT_Process+0x392>
      break;
 800d080:	bf00      	nop
 800d082:	e006      	b.n	800d092 <USBH_MSC_BOT_Process+0x392>
      break;
 800d084:	bf00      	nop
 800d086:	e004      	b.n	800d092 <USBH_MSC_BOT_Process+0x392>
      break;
 800d088:	bf00      	nop
 800d08a:	e002      	b.n	800d092 <USBH_MSC_BOT_Process+0x392>
      break;
 800d08c:	bf00      	nop
 800d08e:	e000      	b.n	800d092 <USBH_MSC_BOT_Process+0x392>
      break;
 800d090:	bf00      	nop
  }
  return status;
 800d092:	7dfb      	ldrb	r3, [r7, #23]
}
 800d094:	4618      	mov	r0, r3
 800d096:	3718      	adds	r7, #24
 800d098:	46bd      	mov	sp, r7
 800d09a:	bd80      	pop	{r7, pc}

0800d09c <USBH_MSC_BOT_Abort>:
  * @param  lun: Logical Unit Number
  * @param  dir: direction (0: out / 1 : in)
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_BOT_Abort(USBH_HandleTypeDef *phost, uint8_t lun, uint8_t dir)
{
 800d09c:	b580      	push	{r7, lr}
 800d09e:	b084      	sub	sp, #16
 800d0a0:	af00      	add	r7, sp, #0
 800d0a2:	6078      	str	r0, [r7, #4]
 800d0a4:	460b      	mov	r3, r1
 800d0a6:	70fb      	strb	r3, [r7, #3]
 800d0a8:	4613      	mov	r3, r2
 800d0aa:	70bb      	strb	r3, [r7, #2]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(lun);

  USBH_StatusTypeDef status = USBH_FAIL;
 800d0ac:	2302      	movs	r3, #2
 800d0ae:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800d0b0:	687b      	ldr	r3, [r7, #4]
 800d0b2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800d0b6:	69db      	ldr	r3, [r3, #28]
 800d0b8:	60bb      	str	r3, [r7, #8]

  switch (dir)
 800d0ba:	78bb      	ldrb	r3, [r7, #2]
 800d0bc:	2b00      	cmp	r3, #0
 800d0be:	d002      	beq.n	800d0c6 <USBH_MSC_BOT_Abort+0x2a>
 800d0c0:	2b01      	cmp	r3, #1
 800d0c2:	d009      	beq.n	800d0d8 <USBH_MSC_BOT_Abort+0x3c>
      /*send ClrFeature on Bulk OUT endpoint */
      status = USBH_ClrFeature(phost, MSC_Handle->OutEp);
      break;

    default:
      break;
 800d0c4:	e011      	b.n	800d0ea <USBH_MSC_BOT_Abort+0x4e>
      status = USBH_ClrFeature(phost, MSC_Handle->InEp);
 800d0c6:	68bb      	ldr	r3, [r7, #8]
 800d0c8:	79db      	ldrb	r3, [r3, #7]
 800d0ca:	4619      	mov	r1, r3
 800d0cc:	6878      	ldr	r0, [r7, #4]
 800d0ce:	f001 fb58 	bl	800e782 <USBH_ClrFeature>
 800d0d2:	4603      	mov	r3, r0
 800d0d4:	73fb      	strb	r3, [r7, #15]
      break;
 800d0d6:	e008      	b.n	800d0ea <USBH_MSC_BOT_Abort+0x4e>
      status = USBH_ClrFeature(phost, MSC_Handle->OutEp);
 800d0d8:	68bb      	ldr	r3, [r7, #8]
 800d0da:	799b      	ldrb	r3, [r3, #6]
 800d0dc:	4619      	mov	r1, r3
 800d0de:	6878      	ldr	r0, [r7, #4]
 800d0e0:	f001 fb4f 	bl	800e782 <USBH_ClrFeature>
 800d0e4:	4603      	mov	r3, r0
 800d0e6:	73fb      	strb	r3, [r7, #15]
      break;
 800d0e8:	bf00      	nop
  }
  return status;
 800d0ea:	7bfb      	ldrb	r3, [r7, #15]
}
 800d0ec:	4618      	mov	r0, r3
 800d0ee:	3710      	adds	r7, #16
 800d0f0:	46bd      	mov	sp, r7
 800d0f2:	bd80      	pop	{r7, pc}

0800d0f4 <USBH_MSC_DecodeCSW>:
  *     2. the CSW is 13 (Dh) bytes in length,
  *     3. dCSWTag matches the dCBWTag from the corresponding CBW.
  */

static BOT_CSWStatusTypeDef USBH_MSC_DecodeCSW(USBH_HandleTypeDef *phost)
{
 800d0f4:	b580      	push	{r7, lr}
 800d0f6:	b084      	sub	sp, #16
 800d0f8:	af00      	add	r7, sp, #0
 800d0fa:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800d0fc:	687b      	ldr	r3, [r7, #4]
 800d0fe:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800d102:	69db      	ldr	r3, [r3, #28]
 800d104:	60bb      	str	r3, [r7, #8]
  BOT_CSWStatusTypeDef status = BOT_CSW_CMD_FAILED;
 800d106:	2301      	movs	r3, #1
 800d108:	73fb      	strb	r3, [r7, #15]

  /*Checking if the transfer length is different than 13*/
  if (USBH_LL_GetLastXferSize(phost, MSC_Handle->InPipe) != BOT_CSW_LENGTH)
 800d10a:	68bb      	ldr	r3, [r7, #8]
 800d10c:	791b      	ldrb	r3, [r3, #4]
 800d10e:	4619      	mov	r1, r3
 800d110:	6878      	ldr	r0, [r7, #4]
 800d112:	f00c fd99 	bl	8019c48 <USBH_LL_GetLastXferSize>
 800d116:	4603      	mov	r3, r0
 800d118:	2b0d      	cmp	r3, #13
 800d11a:	d002      	beq.n	800d122 <USBH_MSC_DecodeCSW+0x2e>
    Device intends to transfer no data)
    (11) Ho > Do  (Host expects to send data to the device,
    Device intends to receive data from the host)*/


    status = BOT_CSW_PHASE_ERROR;
 800d11c:	2302      	movs	r3, #2
 800d11e:	73fb      	strb	r3, [r7, #15]
 800d120:	e024      	b.n	800d16c <USBH_MSC_DecodeCSW+0x78>
  else
  {
    /* CSW length is Correct */

    /* Check validity of the CSW Signature and CSWStatus */
    if (MSC_Handle->hbot.csw.field.Signature == BOT_CSW_SIGNATURE)
 800d122:	68bb      	ldr	r3, [r7, #8]
 800d124:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d126:	4a14      	ldr	r2, [pc, #80]	; (800d178 <USBH_MSC_DecodeCSW+0x84>)
 800d128:	4293      	cmp	r3, r2
 800d12a:	d11d      	bne.n	800d168 <USBH_MSC_DecodeCSW+0x74>
    {
      /* Check Condition 1. dCSWSignature is equal to 53425355h */

      if (MSC_Handle->hbot.csw.field.Tag == MSC_Handle->hbot.cbw.field.Tag)
 800d12c:	68bb      	ldr	r3, [r7, #8]
 800d12e:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 800d130:	68bb      	ldr	r3, [r7, #8]
 800d132:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d134:	429a      	cmp	r2, r3
 800d136:	d119      	bne.n	800d16c <USBH_MSC_DecodeCSW+0x78>
      {
        /* Check Condition 3. dCSWTag matches the dCBWTag from the
        corresponding CBW */

        if (MSC_Handle->hbot.csw.field.Status == 0U)
 800d138:	68bb      	ldr	r3, [r7, #8]
 800d13a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800d13e:	2b00      	cmp	r3, #0
 800d140:	d102      	bne.n	800d148 <USBH_MSC_DecodeCSW+0x54>
          (12) Ho = Do (Host expects to send data to the device,
          Device intends to receive data from the host)

          */

          status = BOT_CSW_CMD_PASSED;
 800d142:	2300      	movs	r3, #0
 800d144:	73fb      	strb	r3, [r7, #15]
 800d146:	e011      	b.n	800d16c <USBH_MSC_DecodeCSW+0x78>
        }
        else if (MSC_Handle->hbot.csw.field.Status == 1U)
 800d148:	68bb      	ldr	r3, [r7, #8]
 800d14a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800d14e:	2b01      	cmp	r3, #1
 800d150:	d102      	bne.n	800d158 <USBH_MSC_DecodeCSW+0x64>
        {
          status = BOT_CSW_CMD_FAILED;
 800d152:	2301      	movs	r3, #1
 800d154:	73fb      	strb	r3, [r7, #15]
 800d156:	e009      	b.n	800d16c <USBH_MSC_DecodeCSW+0x78>
        }

        else if (MSC_Handle->hbot.csw.field.Status == 2U)
 800d158:	68bb      	ldr	r3, [r7, #8]
 800d15a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800d15e:	2b02      	cmp	r3, #2
 800d160:	d104      	bne.n	800d16c <USBH_MSC_DecodeCSW+0x78>
          Di Device intends to send data to the host)
          (13) Ho < Do (Host expects to send data to the device,
          Device intends to receive data from the host)
          */

          status = BOT_CSW_PHASE_ERROR;
 800d162:	2302      	movs	r3, #2
 800d164:	73fb      	strb	r3, [r7, #15]
 800d166:	e001      	b.n	800d16c <USBH_MSC_DecodeCSW+0x78>
    else
    {
      /* If the CSW Signature is not valid, We sall return the Phase Error to
      Upper Layers for Reset Recovery */

      status = BOT_CSW_PHASE_ERROR;
 800d168:	2302      	movs	r3, #2
 800d16a:	73fb      	strb	r3, [r7, #15]
    }
  } /* CSW Length Check*/

  return status;
 800d16c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d16e:	4618      	mov	r0, r3
 800d170:	3710      	adds	r7, #16
 800d172:	46bd      	mov	sp, r7
 800d174:	bd80      	pop	{r7, pc}
 800d176:	bf00      	nop
 800d178:	53425355 	.word	0x53425355

0800d17c <USBH_MSC_SCSI_TestUnitReady>:
  * @param  lun: Logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_TestUnitReady(USBH_HandleTypeDef *phost,
                                               uint8_t lun)
{
 800d17c:	b580      	push	{r7, lr}
 800d17e:	b084      	sub	sp, #16
 800d180:	af00      	add	r7, sp, #0
 800d182:	6078      	str	r0, [r7, #4]
 800d184:	460b      	mov	r3, r1
 800d186:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800d188:	2302      	movs	r3, #2
 800d18a:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800d18c:	687b      	ldr	r3, [r7, #4]
 800d18e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800d192:	69db      	ldr	r3, [r3, #28]
 800d194:	60bb      	str	r3, [r7, #8]

  switch (MSC_Handle->hbot.cmd_state)
 800d196:	68bb      	ldr	r3, [r7, #8]
 800d198:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800d19c:	2b01      	cmp	r3, #1
 800d19e:	d002      	beq.n	800d1a6 <USBH_MSC_SCSI_TestUnitReady+0x2a>
 800d1a0:	2b02      	cmp	r3, #2
 800d1a2:	d021      	beq.n	800d1e8 <USBH_MSC_SCSI_TestUnitReady+0x6c>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 800d1a4:	e028      	b.n	800d1f8 <USBH_MSC_SCSI_TestUnitReady+0x7c>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_MODE_TEST_UNIT_READY;
 800d1a6:	68bb      	ldr	r3, [r7, #8]
 800d1a8:	2200      	movs	r2, #0
 800d1aa:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_OUT;
 800d1ac:	68bb      	ldr	r3, [r7, #8]
 800d1ae:	2200      	movs	r2, #0
 800d1b0:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800d1b4:	68bb      	ldr	r3, [r7, #8]
 800d1b6:	220a      	movs	r2, #10
 800d1b8:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800d1bc:	68bb      	ldr	r3, [r7, #8]
 800d1be:	3363      	adds	r3, #99	; 0x63
 800d1c0:	2210      	movs	r2, #16
 800d1c2:	2100      	movs	r1, #0
 800d1c4:	4618      	mov	r0, r3
 800d1c6:	f00c fed9 	bl	8019f7c <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_TEST_UNIT_READY;
 800d1ca:	68bb      	ldr	r3, [r7, #8]
 800d1cc:	2200      	movs	r2, #0
 800d1ce:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800d1d2:	68bb      	ldr	r3, [r7, #8]
 800d1d4:	2201      	movs	r2, #1
 800d1d6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800d1da:	68bb      	ldr	r3, [r7, #8]
 800d1dc:	2202      	movs	r2, #2
 800d1de:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      error = USBH_BUSY;
 800d1e2:	2301      	movs	r3, #1
 800d1e4:	73fb      	strb	r3, [r7, #15]
      break;
 800d1e6:	e007      	b.n	800d1f8 <USBH_MSC_SCSI_TestUnitReady+0x7c>
      error = USBH_MSC_BOT_Process(phost, lun);
 800d1e8:	78fb      	ldrb	r3, [r7, #3]
 800d1ea:	4619      	mov	r1, r3
 800d1ec:	6878      	ldr	r0, [r7, #4]
 800d1ee:	f7ff fd87 	bl	800cd00 <USBH_MSC_BOT_Process>
 800d1f2:	4603      	mov	r3, r0
 800d1f4:	73fb      	strb	r3, [r7, #15]
      break;
 800d1f6:	bf00      	nop
  }

  return error;
 800d1f8:	7bfb      	ldrb	r3, [r7, #15]
}
 800d1fa:	4618      	mov	r0, r3
 800d1fc:	3710      	adds	r7, #16
 800d1fe:	46bd      	mov	sp, r7
 800d200:	bd80      	pop	{r7, pc}

0800d202 <USBH_MSC_SCSI_ReadCapacity>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_ReadCapacity(USBH_HandleTypeDef *phost,
                                              uint8_t lun,
                                              SCSI_CapacityTypeDef *capacity)
{
 800d202:	b580      	push	{r7, lr}
 800d204:	b086      	sub	sp, #24
 800d206:	af00      	add	r7, sp, #0
 800d208:	60f8      	str	r0, [r7, #12]
 800d20a:	460b      	mov	r3, r1
 800d20c:	607a      	str	r2, [r7, #4]
 800d20e:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_BUSY ;
 800d210:	2301      	movs	r3, #1
 800d212:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800d214:	68fb      	ldr	r3, [r7, #12]
 800d216:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800d21a:	69db      	ldr	r3, [r3, #28]
 800d21c:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800d21e:	693b      	ldr	r3, [r7, #16]
 800d220:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800d224:	2b01      	cmp	r3, #1
 800d226:	d002      	beq.n	800d22e <USBH_MSC_SCSI_ReadCapacity+0x2c>
 800d228:	2b02      	cmp	r3, #2
 800d22a:	d027      	beq.n	800d27c <USBH_MSC_SCSI_ReadCapacity+0x7a>
        capacity->block_size = (uint16_t)(MSC_Handle->hbot.pbuf[7] | ((uint32_t)MSC_Handle->hbot.pbuf[6] << 8U));
      }
      break;

    default:
      break;
 800d22c:	e05f      	b.n	800d2ee <USBH_MSC_SCSI_ReadCapacity+0xec>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_READ_CAPACITY10;
 800d22e:	693b      	ldr	r3, [r7, #16]
 800d230:	2208      	movs	r2, #8
 800d232:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800d234:	693b      	ldr	r3, [r7, #16]
 800d236:	2280      	movs	r2, #128	; 0x80
 800d238:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800d23c:	693b      	ldr	r3, [r7, #16]
 800d23e:	220a      	movs	r2, #10
 800d240:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800d244:	693b      	ldr	r3, [r7, #16]
 800d246:	3363      	adds	r3, #99	; 0x63
 800d248:	2210      	movs	r2, #16
 800d24a:	2100      	movs	r1, #0
 800d24c:	4618      	mov	r0, r3
 800d24e:	f00c fe95 	bl	8019f7c <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_READ_CAPACITY10;
 800d252:	693b      	ldr	r3, [r7, #16]
 800d254:	2225      	movs	r2, #37	; 0x25
 800d256:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800d25a:	693b      	ldr	r3, [r7, #16]
 800d25c:	2201      	movs	r2, #1
 800d25e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800d262:	693b      	ldr	r3, [r7, #16]
 800d264:	2202      	movs	r2, #2
 800d266:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 800d26a:	693b      	ldr	r3, [r7, #16]
 800d26c:	f103 0210 	add.w	r2, r3, #16
 800d270:	693b      	ldr	r3, [r7, #16]
 800d272:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 800d276:	2301      	movs	r3, #1
 800d278:	75fb      	strb	r3, [r7, #23]
      break;
 800d27a:	e038      	b.n	800d2ee <USBH_MSC_SCSI_ReadCapacity+0xec>
      error = USBH_MSC_BOT_Process(phost, lun);
 800d27c:	7afb      	ldrb	r3, [r7, #11]
 800d27e:	4619      	mov	r1, r3
 800d280:	68f8      	ldr	r0, [r7, #12]
 800d282:	f7ff fd3d 	bl	800cd00 <USBH_MSC_BOT_Process>
 800d286:	4603      	mov	r3, r0
 800d288:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 800d28a:	7dfb      	ldrb	r3, [r7, #23]
 800d28c:	2b00      	cmp	r3, #0
 800d28e:	d12d      	bne.n	800d2ec <USBH_MSC_SCSI_ReadCapacity+0xea>
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 800d290:	693b      	ldr	r3, [r7, #16]
 800d292:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d296:	3303      	adds	r3, #3
 800d298:	781b      	ldrb	r3, [r3, #0]
 800d29a:	461a      	mov	r2, r3
 800d29c:	693b      	ldr	r3, [r7, #16]
 800d29e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d2a2:	3302      	adds	r3, #2
 800d2a4:	781b      	ldrb	r3, [r3, #0]
 800d2a6:	021b      	lsls	r3, r3, #8
 800d2a8:	431a      	orrs	r2, r3
                              ((uint32_t)MSC_Handle->hbot.pbuf[1] << 16U) | ((uint32_t)MSC_Handle->hbot.pbuf[0] << 24U);
 800d2aa:	693b      	ldr	r3, [r7, #16]
 800d2ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d2b0:	3301      	adds	r3, #1
 800d2b2:	781b      	ldrb	r3, [r3, #0]
 800d2b4:	041b      	lsls	r3, r3, #16
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 800d2b6:	431a      	orrs	r2, r3
                              ((uint32_t)MSC_Handle->hbot.pbuf[1] << 16U) | ((uint32_t)MSC_Handle->hbot.pbuf[0] << 24U);
 800d2b8:	693b      	ldr	r3, [r7, #16]
 800d2ba:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d2be:	781b      	ldrb	r3, [r3, #0]
 800d2c0:	061b      	lsls	r3, r3, #24
 800d2c2:	431a      	orrs	r2, r3
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 800d2c4:	687b      	ldr	r3, [r7, #4]
 800d2c6:	601a      	str	r2, [r3, #0]
        capacity->block_size = (uint16_t)(MSC_Handle->hbot.pbuf[7] | ((uint32_t)MSC_Handle->hbot.pbuf[6] << 8U));
 800d2c8:	693b      	ldr	r3, [r7, #16]
 800d2ca:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d2ce:	3307      	adds	r3, #7
 800d2d0:	781b      	ldrb	r3, [r3, #0]
 800d2d2:	b29a      	uxth	r2, r3
 800d2d4:	693b      	ldr	r3, [r7, #16]
 800d2d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d2da:	3306      	adds	r3, #6
 800d2dc:	781b      	ldrb	r3, [r3, #0]
 800d2de:	b29b      	uxth	r3, r3
 800d2e0:	021b      	lsls	r3, r3, #8
 800d2e2:	b29b      	uxth	r3, r3
 800d2e4:	4313      	orrs	r3, r2
 800d2e6:	b29a      	uxth	r2, r3
 800d2e8:	687b      	ldr	r3, [r7, #4]
 800d2ea:	809a      	strh	r2, [r3, #4]
      break;
 800d2ec:	bf00      	nop
  }

  return error;
 800d2ee:	7dfb      	ldrb	r3, [r7, #23]
}
 800d2f0:	4618      	mov	r0, r3
 800d2f2:	3718      	adds	r7, #24
 800d2f4:	46bd      	mov	sp, r7
 800d2f6:	bd80      	pop	{r7, pc}

0800d2f8 <USBH_MSC_SCSI_Inquiry>:
  * @param  capacity: pointer to the inquiry structure
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_Inquiry(USBH_HandleTypeDef *phost, uint8_t lun,
                                         SCSI_StdInquiryDataTypeDef *inquiry)
{
 800d2f8:	b580      	push	{r7, lr}
 800d2fa:	b086      	sub	sp, #24
 800d2fc:	af00      	add	r7, sp, #0
 800d2fe:	60f8      	str	r0, [r7, #12]
 800d300:	460b      	mov	r3, r1
 800d302:	607a      	str	r2, [r7, #4]
 800d304:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef error = USBH_FAIL;
 800d306:	2302      	movs	r3, #2
 800d308:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800d30a:	68fb      	ldr	r3, [r7, #12]
 800d30c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800d310:	69db      	ldr	r3, [r3, #28]
 800d312:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800d314:	693b      	ldr	r3, [r7, #16]
 800d316:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800d31a:	2b01      	cmp	r3, #1
 800d31c:	d002      	beq.n	800d324 <USBH_MSC_SCSI_Inquiry+0x2c>
 800d31e:	2b02      	cmp	r3, #2
 800d320:	d03d      	beq.n	800d39e <USBH_MSC_SCSI_Inquiry+0xa6>
        USBH_memcpy(inquiry->revision_id, &MSC_Handle->hbot.pbuf[32], 4U);
      }
      break;

    default:
      break;
 800d322:	e089      	b.n	800d438 <USBH_MSC_SCSI_Inquiry+0x140>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_INQUIRY;
 800d324:	693b      	ldr	r3, [r7, #16]
 800d326:	2224      	movs	r2, #36	; 0x24
 800d328:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800d32a:	693b      	ldr	r3, [r7, #16]
 800d32c:	2280      	movs	r2, #128	; 0x80
 800d32e:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800d332:	693b      	ldr	r3, [r7, #16]
 800d334:	220a      	movs	r2, #10
 800d336:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_LENGTH);
 800d33a:	693b      	ldr	r3, [r7, #16]
 800d33c:	3363      	adds	r3, #99	; 0x63
 800d33e:	220a      	movs	r2, #10
 800d340:	2100      	movs	r1, #0
 800d342:	4618      	mov	r0, r3
 800d344:	f00c fe1a 	bl	8019f7c <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_INQUIRY;
 800d348:	693b      	ldr	r3, [r7, #16]
 800d34a:	2212      	movs	r2, #18
 800d34c:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[1]  = (lun << 5);
 800d350:	7afb      	ldrb	r3, [r7, #11]
 800d352:	015b      	lsls	r3, r3, #5
 800d354:	b2da      	uxtb	r2, r3
 800d356:	693b      	ldr	r3, [r7, #16]
 800d358:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
      MSC_Handle->hbot.cbw.field.CB[2]  = 0U;
 800d35c:	693b      	ldr	r3, [r7, #16]
 800d35e:	2200      	movs	r2, #0
 800d360:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = 0U;
 800d364:	693b      	ldr	r3, [r7, #16]
 800d366:	2200      	movs	r2, #0
 800d368:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = 0x24U;
 800d36c:	693b      	ldr	r3, [r7, #16]
 800d36e:	2224      	movs	r2, #36	; 0x24
 800d370:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = 0U;
 800d374:	693b      	ldr	r3, [r7, #16]
 800d376:	2200      	movs	r2, #0
 800d378:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800d37c:	693b      	ldr	r3, [r7, #16]
 800d37e:	2201      	movs	r2, #1
 800d380:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800d384:	693b      	ldr	r3, [r7, #16]
 800d386:	2202      	movs	r2, #2
 800d388:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 800d38c:	693b      	ldr	r3, [r7, #16]
 800d38e:	f103 0210 	add.w	r2, r3, #16
 800d392:	693b      	ldr	r3, [r7, #16]
 800d394:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 800d398:	2301      	movs	r3, #1
 800d39a:	75fb      	strb	r3, [r7, #23]
      break;
 800d39c:	e04c      	b.n	800d438 <USBH_MSC_SCSI_Inquiry+0x140>
      error = USBH_MSC_BOT_Process(phost, lun);
 800d39e:	7afb      	ldrb	r3, [r7, #11]
 800d3a0:	4619      	mov	r1, r3
 800d3a2:	68f8      	ldr	r0, [r7, #12]
 800d3a4:	f7ff fcac 	bl	800cd00 <USBH_MSC_BOT_Process>
 800d3a8:	4603      	mov	r3, r0
 800d3aa:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 800d3ac:	7dfb      	ldrb	r3, [r7, #23]
 800d3ae:	2b00      	cmp	r3, #0
 800d3b0:	d141      	bne.n	800d436 <USBH_MSC_SCSI_Inquiry+0x13e>
        USBH_memset(inquiry, 0, sizeof(SCSI_StdInquiryDataTypeDef));
 800d3b2:	2222      	movs	r2, #34	; 0x22
 800d3b4:	2100      	movs	r1, #0
 800d3b6:	6878      	ldr	r0, [r7, #4]
 800d3b8:	f00c fde0 	bl	8019f7c <memset>
        inquiry->DeviceType = MSC_Handle->hbot.pbuf[0] & 0x1FU;
 800d3bc:	693b      	ldr	r3, [r7, #16]
 800d3be:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d3c2:	781b      	ldrb	r3, [r3, #0]
 800d3c4:	f003 031f 	and.w	r3, r3, #31
 800d3c8:	b2da      	uxtb	r2, r3
 800d3ca:	687b      	ldr	r3, [r7, #4]
 800d3cc:	705a      	strb	r2, [r3, #1]
        inquiry->PeripheralQualifier = MSC_Handle->hbot.pbuf[0] >> 5U;
 800d3ce:	693b      	ldr	r3, [r7, #16]
 800d3d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d3d4:	781b      	ldrb	r3, [r3, #0]
 800d3d6:	095b      	lsrs	r3, r3, #5
 800d3d8:	b2da      	uxtb	r2, r3
 800d3da:	687b      	ldr	r3, [r7, #4]
 800d3dc:	701a      	strb	r2, [r3, #0]
        if (((uint32_t)MSC_Handle->hbot.pbuf[1] & 0x80U) == 0x80U)
 800d3de:	693b      	ldr	r3, [r7, #16]
 800d3e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d3e4:	3301      	adds	r3, #1
 800d3e6:	781b      	ldrb	r3, [r3, #0]
 800d3e8:	b25b      	sxtb	r3, r3
 800d3ea:	2b00      	cmp	r3, #0
 800d3ec:	da03      	bge.n	800d3f6 <USBH_MSC_SCSI_Inquiry+0xfe>
          inquiry->RemovableMedia = 1U;
 800d3ee:	687b      	ldr	r3, [r7, #4]
 800d3f0:	2201      	movs	r2, #1
 800d3f2:	709a      	strb	r2, [r3, #2]
 800d3f4:	e002      	b.n	800d3fc <USBH_MSC_SCSI_Inquiry+0x104>
          inquiry->RemovableMedia = 0U;
 800d3f6:	687b      	ldr	r3, [r7, #4]
 800d3f8:	2200      	movs	r2, #0
 800d3fa:	709a      	strb	r2, [r3, #2]
        USBH_memcpy(inquiry->vendor_id, &MSC_Handle->hbot.pbuf[8], 8U);
 800d3fc:	687b      	ldr	r3, [r7, #4]
 800d3fe:	1cd8      	adds	r0, r3, #3
 800d400:	693b      	ldr	r3, [r7, #16]
 800d402:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d406:	3308      	adds	r3, #8
 800d408:	2208      	movs	r2, #8
 800d40a:	4619      	mov	r1, r3
 800d40c:	f00c fda8 	bl	8019f60 <memcpy>
        USBH_memcpy(inquiry->product_id, &MSC_Handle->hbot.pbuf[16], 16U);
 800d410:	687b      	ldr	r3, [r7, #4]
 800d412:	f103 000c 	add.w	r0, r3, #12
 800d416:	693b      	ldr	r3, [r7, #16]
 800d418:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d41c:	3310      	adds	r3, #16
 800d41e:	2210      	movs	r2, #16
 800d420:	4619      	mov	r1, r3
 800d422:	f00c fd9d 	bl	8019f60 <memcpy>
        USBH_memcpy(inquiry->revision_id, &MSC_Handle->hbot.pbuf[32], 4U);
 800d426:	687b      	ldr	r3, [r7, #4]
 800d428:	331d      	adds	r3, #29
 800d42a:	693a      	ldr	r2, [r7, #16]
 800d42c:	f8d2 208c 	ldr.w	r2, [r2, #140]	; 0x8c
 800d430:	3220      	adds	r2, #32
 800d432:	6812      	ldr	r2, [r2, #0]
 800d434:	601a      	str	r2, [r3, #0]
      break;
 800d436:	bf00      	nop
  }

  return error;
 800d438:	7dfb      	ldrb	r3, [r7, #23]
}
 800d43a:	4618      	mov	r0, r3
 800d43c:	3718      	adds	r7, #24
 800d43e:	46bd      	mov	sp, r7
 800d440:	bd80      	pop	{r7, pc}

0800d442 <USBH_MSC_SCSI_RequestSense>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_RequestSense(USBH_HandleTypeDef *phost,
                                              uint8_t lun,
                                              SCSI_SenseTypeDef *sense_data)
{
 800d442:	b580      	push	{r7, lr}
 800d444:	b086      	sub	sp, #24
 800d446:	af00      	add	r7, sp, #0
 800d448:	60f8      	str	r0, [r7, #12]
 800d44a:	460b      	mov	r3, r1
 800d44c:	607a      	str	r2, [r7, #4]
 800d44e:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800d450:	2302      	movs	r3, #2
 800d452:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800d454:	68fb      	ldr	r3, [r7, #12]
 800d456:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800d45a:	69db      	ldr	r3, [r3, #28]
 800d45c:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800d45e:	693b      	ldr	r3, [r7, #16]
 800d460:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800d464:	2b01      	cmp	r3, #1
 800d466:	d002      	beq.n	800d46e <USBH_MSC_SCSI_RequestSense+0x2c>
 800d468:	2b02      	cmp	r3, #2
 800d46a:	d03d      	beq.n	800d4e8 <USBH_MSC_SCSI_RequestSense+0xa6>
        sense_data->ascq = MSC_Handle->hbot.pbuf[13];
      }
      break;

    default:
      break;
 800d46c:	e05d      	b.n	800d52a <USBH_MSC_SCSI_RequestSense+0xe8>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_REQUEST_SENSE;
 800d46e:	693b      	ldr	r3, [r7, #16]
 800d470:	220e      	movs	r2, #14
 800d472:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800d474:	693b      	ldr	r3, [r7, #16]
 800d476:	2280      	movs	r2, #128	; 0x80
 800d478:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800d47c:	693b      	ldr	r3, [r7, #16]
 800d47e:	220a      	movs	r2, #10
 800d480:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800d484:	693b      	ldr	r3, [r7, #16]
 800d486:	3363      	adds	r3, #99	; 0x63
 800d488:	2210      	movs	r2, #16
 800d48a:	2100      	movs	r1, #0
 800d48c:	4618      	mov	r0, r3
 800d48e:	f00c fd75 	bl	8019f7c <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_REQUEST_SENSE;
 800d492:	693b      	ldr	r3, [r7, #16]
 800d494:	2203      	movs	r2, #3
 800d496:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[1]  = (lun << 5);
 800d49a:	7afb      	ldrb	r3, [r7, #11]
 800d49c:	015b      	lsls	r3, r3, #5
 800d49e:	b2da      	uxtb	r2, r3
 800d4a0:	693b      	ldr	r3, [r7, #16]
 800d4a2:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
      MSC_Handle->hbot.cbw.field.CB[2]  = 0U;
 800d4a6:	693b      	ldr	r3, [r7, #16]
 800d4a8:	2200      	movs	r2, #0
 800d4aa:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = 0U;
 800d4ae:	693b      	ldr	r3, [r7, #16]
 800d4b0:	2200      	movs	r2, #0
 800d4b2:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = DATA_LEN_REQUEST_SENSE;
 800d4b6:	693b      	ldr	r3, [r7, #16]
 800d4b8:	220e      	movs	r2, #14
 800d4ba:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = 0U;
 800d4be:	693b      	ldr	r3, [r7, #16]
 800d4c0:	2200      	movs	r2, #0
 800d4c2:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800d4c6:	693b      	ldr	r3, [r7, #16]
 800d4c8:	2201      	movs	r2, #1
 800d4ca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800d4ce:	693b      	ldr	r3, [r7, #16]
 800d4d0:	2202      	movs	r2, #2
 800d4d2:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 800d4d6:	693b      	ldr	r3, [r7, #16]
 800d4d8:	f103 0210 	add.w	r2, r3, #16
 800d4dc:	693b      	ldr	r3, [r7, #16]
 800d4de:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 800d4e2:	2301      	movs	r3, #1
 800d4e4:	75fb      	strb	r3, [r7, #23]
      break;
 800d4e6:	e020      	b.n	800d52a <USBH_MSC_SCSI_RequestSense+0xe8>
      error = USBH_MSC_BOT_Process(phost, lun);
 800d4e8:	7afb      	ldrb	r3, [r7, #11]
 800d4ea:	4619      	mov	r1, r3
 800d4ec:	68f8      	ldr	r0, [r7, #12]
 800d4ee:	f7ff fc07 	bl	800cd00 <USBH_MSC_BOT_Process>
 800d4f2:	4603      	mov	r3, r0
 800d4f4:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 800d4f6:	7dfb      	ldrb	r3, [r7, #23]
 800d4f8:	2b00      	cmp	r3, #0
 800d4fa:	d115      	bne.n	800d528 <USBH_MSC_SCSI_RequestSense+0xe6>
        sense_data->key  = MSC_Handle->hbot.pbuf[2] & 0x0FU;
 800d4fc:	693b      	ldr	r3, [r7, #16]
 800d4fe:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d502:	3302      	adds	r3, #2
 800d504:	781b      	ldrb	r3, [r3, #0]
 800d506:	f003 030f 	and.w	r3, r3, #15
 800d50a:	b2da      	uxtb	r2, r3
 800d50c:	687b      	ldr	r3, [r7, #4]
 800d50e:	701a      	strb	r2, [r3, #0]
        sense_data->asc  = MSC_Handle->hbot.pbuf[12];
 800d510:	693b      	ldr	r3, [r7, #16]
 800d512:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d516:	7b1a      	ldrb	r2, [r3, #12]
 800d518:	687b      	ldr	r3, [r7, #4]
 800d51a:	705a      	strb	r2, [r3, #1]
        sense_data->ascq = MSC_Handle->hbot.pbuf[13];
 800d51c:	693b      	ldr	r3, [r7, #16]
 800d51e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d522:	7b5a      	ldrb	r2, [r3, #13]
 800d524:	687b      	ldr	r3, [r7, #4]
 800d526:	709a      	strb	r2, [r3, #2]
      break;
 800d528:	bf00      	nop
  }

  return error;
 800d52a:	7dfb      	ldrb	r3, [r7, #23]
}
 800d52c:	4618      	mov	r0, r3
 800d52e:	3718      	adds	r7, #24
 800d530:	46bd      	mov	sp, r7
 800d532:	bd80      	pop	{r7, pc}

0800d534 <USBH_MSC_SCSI_Write>:
USBH_StatusTypeDef USBH_MSC_SCSI_Write(USBH_HandleTypeDef *phost,
                                       uint8_t lun,
                                       uint32_t address,
                                       uint8_t *pbuf,
                                       uint32_t length)
{
 800d534:	b580      	push	{r7, lr}
 800d536:	b086      	sub	sp, #24
 800d538:	af00      	add	r7, sp, #0
 800d53a:	60f8      	str	r0, [r7, #12]
 800d53c:	607a      	str	r2, [r7, #4]
 800d53e:	603b      	str	r3, [r7, #0]
 800d540:	460b      	mov	r3, r1
 800d542:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800d544:	2302      	movs	r3, #2
 800d546:	75fb      	strb	r3, [r7, #23]

  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800d548:	68fb      	ldr	r3, [r7, #12]
 800d54a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800d54e:	69db      	ldr	r3, [r3, #28]
 800d550:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800d552:	693b      	ldr	r3, [r7, #16]
 800d554:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800d558:	2b01      	cmp	r3, #1
 800d55a:	d002      	beq.n	800d562 <USBH_MSC_SCSI_Write+0x2e>
 800d55c:	2b02      	cmp	r3, #2
 800d55e:	d047      	beq.n	800d5f0 <USBH_MSC_SCSI_Write+0xbc>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 800d560:	e04e      	b.n	800d600 <USBH_MSC_SCSI_Write+0xcc>
      MSC_Handle->hbot.cbw.field.DataTransferLength = length * MSC_Handle->unit[0].capacity.block_size;
 800d562:	693b      	ldr	r3, [r7, #16]
 800d564:	f8b3 3098 	ldrh.w	r3, [r3, #152]	; 0x98
 800d568:	461a      	mov	r2, r3
 800d56a:	6a3b      	ldr	r3, [r7, #32]
 800d56c:	fb03 f202 	mul.w	r2, r3, r2
 800d570:	693b      	ldr	r3, [r7, #16]
 800d572:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_OUT;
 800d574:	693b      	ldr	r3, [r7, #16]
 800d576:	2200      	movs	r2, #0
 800d578:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800d57c:	693b      	ldr	r3, [r7, #16]
 800d57e:	220a      	movs	r2, #10
 800d580:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800d584:	693b      	ldr	r3, [r7, #16]
 800d586:	3363      	adds	r3, #99	; 0x63
 800d588:	2210      	movs	r2, #16
 800d58a:	2100      	movs	r1, #0
 800d58c:	4618      	mov	r0, r3
 800d58e:	f00c fcf5 	bl	8019f7c <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_WRITE10;
 800d592:	693b      	ldr	r3, [r7, #16]
 800d594:	222a      	movs	r2, #42	; 0x2a
 800d596:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[2]  = (((uint8_t *)(void *)&address)[3]);
 800d59a:	79fa      	ldrb	r2, [r7, #7]
 800d59c:	693b      	ldr	r3, [r7, #16]
 800d59e:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = (((uint8_t *)(void *)&address)[2]);
 800d5a2:	79ba      	ldrb	r2, [r7, #6]
 800d5a4:	693b      	ldr	r3, [r7, #16]
 800d5a6:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = (((uint8_t *)(void *)&address)[1]);
 800d5aa:	797a      	ldrb	r2, [r7, #5]
 800d5ac:	693b      	ldr	r3, [r7, #16]
 800d5ae:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = (((uint8_t *)(void *)&address)[0]);
 800d5b2:	1d3b      	adds	r3, r7, #4
 800d5b4:	781a      	ldrb	r2, [r3, #0]
 800d5b6:	693b      	ldr	r3, [r7, #16]
 800d5b8:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.cbw.field.CB[7]  = (((uint8_t *)(void *)&length)[1]) ;
 800d5bc:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800d5c0:	693b      	ldr	r3, [r7, #16]
 800d5c2:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
      MSC_Handle->hbot.cbw.field.CB[8]  = (((uint8_t *)(void *)&length)[0]) ;
 800d5c6:	f107 0320 	add.w	r3, r7, #32
 800d5ca:	781a      	ldrb	r2, [r3, #0]
 800d5cc:	693b      	ldr	r3, [r7, #16]
 800d5ce:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800d5d2:	693b      	ldr	r3, [r7, #16]
 800d5d4:	2201      	movs	r2, #1
 800d5d6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800d5da:	693b      	ldr	r3, [r7, #16]
 800d5dc:	2202      	movs	r2, #2
 800d5de:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = pbuf;
 800d5e2:	693b      	ldr	r3, [r7, #16]
 800d5e4:	683a      	ldr	r2, [r7, #0]
 800d5e6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 800d5ea:	2301      	movs	r3, #1
 800d5ec:	75fb      	strb	r3, [r7, #23]
      break;
 800d5ee:	e007      	b.n	800d600 <USBH_MSC_SCSI_Write+0xcc>
      error = USBH_MSC_BOT_Process(phost, lun);
 800d5f0:	7afb      	ldrb	r3, [r7, #11]
 800d5f2:	4619      	mov	r1, r3
 800d5f4:	68f8      	ldr	r0, [r7, #12]
 800d5f6:	f7ff fb83 	bl	800cd00 <USBH_MSC_BOT_Process>
 800d5fa:	4603      	mov	r3, r0
 800d5fc:	75fb      	strb	r3, [r7, #23]
      break;
 800d5fe:	bf00      	nop
  }

  return error;
 800d600:	7dfb      	ldrb	r3, [r7, #23]
}
 800d602:	4618      	mov	r0, r3
 800d604:	3718      	adds	r7, #24
 800d606:	46bd      	mov	sp, r7
 800d608:	bd80      	pop	{r7, pc}

0800d60a <USBH_MSC_SCSI_Read>:
USBH_StatusTypeDef USBH_MSC_SCSI_Read(USBH_HandleTypeDef *phost,
                                      uint8_t lun,
                                      uint32_t address,
                                      uint8_t *pbuf,
                                      uint32_t length)
{
 800d60a:	b580      	push	{r7, lr}
 800d60c:	b086      	sub	sp, #24
 800d60e:	af00      	add	r7, sp, #0
 800d610:	60f8      	str	r0, [r7, #12]
 800d612:	607a      	str	r2, [r7, #4]
 800d614:	603b      	str	r3, [r7, #0]
 800d616:	460b      	mov	r3, r1
 800d618:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800d61a:	2302      	movs	r3, #2
 800d61c:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800d61e:	68fb      	ldr	r3, [r7, #12]
 800d620:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800d624:	69db      	ldr	r3, [r3, #28]
 800d626:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800d628:	693b      	ldr	r3, [r7, #16]
 800d62a:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800d62e:	2b01      	cmp	r3, #1
 800d630:	d002      	beq.n	800d638 <USBH_MSC_SCSI_Read+0x2e>
 800d632:	2b02      	cmp	r3, #2
 800d634:	d047      	beq.n	800d6c6 <USBH_MSC_SCSI_Read+0xbc>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 800d636:	e04e      	b.n	800d6d6 <USBH_MSC_SCSI_Read+0xcc>
      MSC_Handle->hbot.cbw.field.DataTransferLength = length * MSC_Handle->unit[0].capacity.block_size;
 800d638:	693b      	ldr	r3, [r7, #16]
 800d63a:	f8b3 3098 	ldrh.w	r3, [r3, #152]	; 0x98
 800d63e:	461a      	mov	r2, r3
 800d640:	6a3b      	ldr	r3, [r7, #32]
 800d642:	fb03 f202 	mul.w	r2, r3, r2
 800d646:	693b      	ldr	r3, [r7, #16]
 800d648:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800d64a:	693b      	ldr	r3, [r7, #16]
 800d64c:	2280      	movs	r2, #128	; 0x80
 800d64e:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800d652:	693b      	ldr	r3, [r7, #16]
 800d654:	220a      	movs	r2, #10
 800d656:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800d65a:	693b      	ldr	r3, [r7, #16]
 800d65c:	3363      	adds	r3, #99	; 0x63
 800d65e:	2210      	movs	r2, #16
 800d660:	2100      	movs	r1, #0
 800d662:	4618      	mov	r0, r3
 800d664:	f00c fc8a 	bl	8019f7c <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_READ10;
 800d668:	693b      	ldr	r3, [r7, #16]
 800d66a:	2228      	movs	r2, #40	; 0x28
 800d66c:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[2]  = (((uint8_t *)(void *)&address)[3]);
 800d670:	79fa      	ldrb	r2, [r7, #7]
 800d672:	693b      	ldr	r3, [r7, #16]
 800d674:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = (((uint8_t *)(void *)&address)[2]);
 800d678:	79ba      	ldrb	r2, [r7, #6]
 800d67a:	693b      	ldr	r3, [r7, #16]
 800d67c:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = (((uint8_t *)(void *)&address)[1]);
 800d680:	797a      	ldrb	r2, [r7, #5]
 800d682:	693b      	ldr	r3, [r7, #16]
 800d684:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = (((uint8_t *)(void *)&address)[0]);
 800d688:	1d3b      	adds	r3, r7, #4
 800d68a:	781a      	ldrb	r2, [r3, #0]
 800d68c:	693b      	ldr	r3, [r7, #16]
 800d68e:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.cbw.field.CB[7]  = (((uint8_t *)(void *)&length)[1]) ;
 800d692:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800d696:	693b      	ldr	r3, [r7, #16]
 800d698:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
      MSC_Handle->hbot.cbw.field.CB[8]  = (((uint8_t *)(void *)&length)[0]) ;
 800d69c:	f107 0320 	add.w	r3, r7, #32
 800d6a0:	781a      	ldrb	r2, [r3, #0]
 800d6a2:	693b      	ldr	r3, [r7, #16]
 800d6a4:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800d6a8:	693b      	ldr	r3, [r7, #16]
 800d6aa:	2201      	movs	r2, #1
 800d6ac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800d6b0:	693b      	ldr	r3, [r7, #16]
 800d6b2:	2202      	movs	r2, #2
 800d6b4:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = pbuf;
 800d6b8:	693b      	ldr	r3, [r7, #16]
 800d6ba:	683a      	ldr	r2, [r7, #0]
 800d6bc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 800d6c0:	2301      	movs	r3, #1
 800d6c2:	75fb      	strb	r3, [r7, #23]
      break;
 800d6c4:	e007      	b.n	800d6d6 <USBH_MSC_SCSI_Read+0xcc>
      error = USBH_MSC_BOT_Process(phost, lun);
 800d6c6:	7afb      	ldrb	r3, [r7, #11]
 800d6c8:	4619      	mov	r1, r3
 800d6ca:	68f8      	ldr	r0, [r7, #12]
 800d6cc:	f7ff fb18 	bl	800cd00 <USBH_MSC_BOT_Process>
 800d6d0:	4603      	mov	r3, r0
 800d6d2:	75fb      	strb	r3, [r7, #23]
      break;
 800d6d4:	bf00      	nop
  }

  return error;
 800d6d6:	7dfb      	ldrb	r3, [r7, #23]
}
 800d6d8:	4618      	mov	r0, r3
 800d6da:	3718      	adds	r7, #24
 800d6dc:	46bd      	mov	sp, r7
 800d6de:	bd80      	pop	{r7, pc}

0800d6e0 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                              uint8_t id), uint8_t id)
{
 800d6e0:	b580      	push	{r7, lr}
 800d6e2:	b084      	sub	sp, #16
 800d6e4:	af00      	add	r7, sp, #0
 800d6e6:	60f8      	str	r0, [r7, #12]
 800d6e8:	60b9      	str	r1, [r7, #8]
 800d6ea:	4613      	mov	r3, r2
 800d6ec:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800d6ee:	68fb      	ldr	r3, [r7, #12]
 800d6f0:	2b00      	cmp	r3, #0
 800d6f2:	d10a      	bne.n	800d70a <USBH_Init+0x2a>
  {
    USBH_ErrLog("Invalid Host handle");
 800d6f4:	481c      	ldr	r0, [pc, #112]	; (800d768 <USBH_Init+0x88>)
 800d6f6:	f00c fcf3 	bl	801a0e0 <iprintf>
 800d6fa:	481c      	ldr	r0, [pc, #112]	; (800d76c <USBH_Init+0x8c>)
 800d6fc:	f00c fcf0 	bl	801a0e0 <iprintf>
 800d700:	200a      	movs	r0, #10
 800d702:	f00c fd05 	bl	801a110 <putchar>
    return USBH_FAIL;
 800d706:	2302      	movs	r3, #2
 800d708:	e029      	b.n	800d75e <USBH_Init+0x7e>
  }

  /* Set DRiver ID */
  phost->id = id;
 800d70a:	68fb      	ldr	r3, [r7, #12]
 800d70c:	79fa      	ldrb	r2, [r7, #7]
 800d70e:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800d712:	68fb      	ldr	r3, [r7, #12]
 800d714:	2200      	movs	r2, #0
 800d716:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 800d71a:	68fb      	ldr	r3, [r7, #12]
 800d71c:	2200      	movs	r2, #0
 800d71e:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 800d722:	68f8      	ldr	r0, [r7, #12]
 800d724:	f000 f824 	bl	800d770 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800d728:	68fb      	ldr	r3, [r7, #12]
 800d72a:	2200      	movs	r2, #0
 800d72c:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 800d730:	68fb      	ldr	r3, [r7, #12]
 800d732:	2200      	movs	r2, #0
 800d734:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800d738:	68fb      	ldr	r3, [r7, #12]
 800d73a:	2200      	movs	r2, #0
 800d73c:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800d740:	68fb      	ldr	r3, [r7, #12]
 800d742:	2200      	movs	r2, #0
 800d744:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 800d748:	68bb      	ldr	r3, [r7, #8]
 800d74a:	2b00      	cmp	r3, #0
 800d74c:	d003      	beq.n	800d756 <USBH_Init+0x76>
  {
    phost->pUser = pUsrFunc;
 800d74e:	68fb      	ldr	r3, [r7, #12]
 800d750:	68ba      	ldr	r2, [r7, #8]
 800d752:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 800d756:	68f8      	ldr	r0, [r7, #12]
 800d758:	f00c f9c2 	bl	8019ae0 <USBH_LL_Init>

  return USBH_OK;
 800d75c:	2300      	movs	r3, #0
}
 800d75e:	4618      	mov	r0, r3
 800d760:	3710      	adds	r7, #16
 800d762:	46bd      	mov	sp, r7
 800d764:	bd80      	pop	{r7, pc}
 800d766:	bf00      	nop
 800d768:	0801b484 	.word	0x0801b484
 800d76c:	0801b48c 	.word	0x0801b48c

0800d770 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800d770:	b480      	push	{r7}
 800d772:	b085      	sub	sp, #20
 800d774:	af00      	add	r7, sp, #0
 800d776:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 800d778:	2300      	movs	r3, #0
 800d77a:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800d77c:	2300      	movs	r3, #0
 800d77e:	60fb      	str	r3, [r7, #12]
 800d780:	e009      	b.n	800d796 <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 800d782:	687a      	ldr	r2, [r7, #4]
 800d784:	68fb      	ldr	r3, [r7, #12]
 800d786:	33e0      	adds	r3, #224	; 0xe0
 800d788:	009b      	lsls	r3, r3, #2
 800d78a:	4413      	add	r3, r2
 800d78c:	2200      	movs	r2, #0
 800d78e:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800d790:	68fb      	ldr	r3, [r7, #12]
 800d792:	3301      	adds	r3, #1
 800d794:	60fb      	str	r3, [r7, #12]
 800d796:	68fb      	ldr	r3, [r7, #12]
 800d798:	2b0e      	cmp	r3, #14
 800d79a:	d9f2      	bls.n	800d782 <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800d79c:	2300      	movs	r3, #0
 800d79e:	60fb      	str	r3, [r7, #12]
 800d7a0:	e009      	b.n	800d7b6 <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 800d7a2:	687a      	ldr	r2, [r7, #4]
 800d7a4:	68fb      	ldr	r3, [r7, #12]
 800d7a6:	4413      	add	r3, r2
 800d7a8:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800d7ac:	2200      	movs	r2, #0
 800d7ae:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800d7b0:	68fb      	ldr	r3, [r7, #12]
 800d7b2:	3301      	adds	r3, #1
 800d7b4:	60fb      	str	r3, [r7, #12]
 800d7b6:	68fb      	ldr	r3, [r7, #12]
 800d7b8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d7bc:	d3f1      	bcc.n	800d7a2 <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 800d7be:	687b      	ldr	r3, [r7, #4]
 800d7c0:	2200      	movs	r2, #0
 800d7c2:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800d7c4:	687b      	ldr	r3, [r7, #4]
 800d7c6:	2200      	movs	r2, #0
 800d7c8:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800d7ca:	687b      	ldr	r3, [r7, #4]
 800d7cc:	2201      	movs	r2, #1
 800d7ce:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800d7d0:	687b      	ldr	r3, [r7, #4]
 800d7d2:	2200      	movs	r2, #0
 800d7d4:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 800d7d8:	687b      	ldr	r3, [r7, #4]
 800d7da:	2201      	movs	r2, #1
 800d7dc:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800d7de:	687b      	ldr	r3, [r7, #4]
 800d7e0:	2240      	movs	r2, #64	; 0x40
 800d7e2:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800d7e4:	687b      	ldr	r3, [r7, #4]
 800d7e6:	2200      	movs	r2, #0
 800d7e8:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800d7ea:	687b      	ldr	r3, [r7, #4]
 800d7ec:	2200      	movs	r2, #0
 800d7ee:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = USBH_SPEED_FULL;
 800d7f2:	687b      	ldr	r3, [r7, #4]
 800d7f4:	2201      	movs	r2, #1
 800d7f6:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 800d7fa:	687b      	ldr	r3, [r7, #4]
 800d7fc:	2200      	movs	r2, #0
 800d7fe:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 800d802:	687b      	ldr	r3, [r7, #4]
 800d804:	2200      	movs	r2, #0
 800d806:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 800d80a:	2300      	movs	r3, #0
}
 800d80c:	4618      	mov	r0, r3
 800d80e:	3714      	adds	r7, #20
 800d810:	46bd      	mov	sp, r7
 800d812:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d816:	4770      	bx	lr

0800d818 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800d818:	b580      	push	{r7, lr}
 800d81a:	b084      	sub	sp, #16
 800d81c:	af00      	add	r7, sp, #0
 800d81e:	6078      	str	r0, [r7, #4]
 800d820:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800d822:	2300      	movs	r3, #0
 800d824:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800d826:	683b      	ldr	r3, [r7, #0]
 800d828:	2b00      	cmp	r3, #0
 800d82a:	d01f      	beq.n	800d86c <USBH_RegisterClass+0x54>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800d82c:	687b      	ldr	r3, [r7, #4]
 800d82e:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800d832:	2b00      	cmp	r3, #0
 800d834:	d10e      	bne.n	800d854 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800d836:	687b      	ldr	r3, [r7, #4]
 800d838:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800d83c:	1c59      	adds	r1, r3, #1
 800d83e:	687a      	ldr	r2, [r7, #4]
 800d840:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 800d844:	687a      	ldr	r2, [r7, #4]
 800d846:	33de      	adds	r3, #222	; 0xde
 800d848:	6839      	ldr	r1, [r7, #0]
 800d84a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800d84e:	2300      	movs	r3, #0
 800d850:	73fb      	strb	r3, [r7, #15]
 800d852:	e016      	b.n	800d882 <USBH_RegisterClass+0x6a>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
 800d854:	480d      	ldr	r0, [pc, #52]	; (800d88c <USBH_RegisterClass+0x74>)
 800d856:	f00c fc43 	bl	801a0e0 <iprintf>
 800d85a:	480d      	ldr	r0, [pc, #52]	; (800d890 <USBH_RegisterClass+0x78>)
 800d85c:	f00c fc40 	bl	801a0e0 <iprintf>
 800d860:	200a      	movs	r0, #10
 800d862:	f00c fc55 	bl	801a110 <putchar>
      status = USBH_FAIL;
 800d866:	2302      	movs	r3, #2
 800d868:	73fb      	strb	r3, [r7, #15]
 800d86a:	e00a      	b.n	800d882 <USBH_RegisterClass+0x6a>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
 800d86c:	4807      	ldr	r0, [pc, #28]	; (800d88c <USBH_RegisterClass+0x74>)
 800d86e:	f00c fc37 	bl	801a0e0 <iprintf>
 800d872:	4808      	ldr	r0, [pc, #32]	; (800d894 <USBH_RegisterClass+0x7c>)
 800d874:	f00c fc34 	bl	801a0e0 <iprintf>
 800d878:	200a      	movs	r0, #10
 800d87a:	f00c fc49 	bl	801a110 <putchar>
    status = USBH_FAIL;
 800d87e:	2302      	movs	r3, #2
 800d880:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800d882:	7bfb      	ldrb	r3, [r7, #15]
}
 800d884:	4618      	mov	r0, r3
 800d886:	3710      	adds	r7, #16
 800d888:	46bd      	mov	sp, r7
 800d88a:	bd80      	pop	{r7, pc}
 800d88c:	0801b484 	.word	0x0801b484
 800d890:	0801b4a0 	.word	0x0801b4a0
 800d894:	0801b4bc 	.word	0x0801b4bc

0800d898 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800d898:	b580      	push	{r7, lr}
 800d89a:	b084      	sub	sp, #16
 800d89c:	af00      	add	r7, sp, #0
 800d89e:	6078      	str	r0, [r7, #4]
 800d8a0:	460b      	mov	r3, r1
 800d8a2:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 800d8a4:	2300      	movs	r3, #0
 800d8a6:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800d8a8:	687b      	ldr	r3, [r7, #4]
 800d8aa:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 800d8ae:	78fa      	ldrb	r2, [r7, #3]
 800d8b0:	429a      	cmp	r2, r3
 800d8b2:	d23c      	bcs.n	800d92e <USBH_SelectInterface+0x96>
  {
    phost->device.current_interface = interface;
 800d8b4:	687b      	ldr	r3, [r7, #4]
 800d8b6:	78fa      	ldrb	r2, [r7, #3]
 800d8b8:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
    USBH_UsrLog("Switching to Interface (#%d)", interface);
 800d8bc:	78fb      	ldrb	r3, [r7, #3]
 800d8be:	4619      	mov	r1, r3
 800d8c0:	4823      	ldr	r0, [pc, #140]	; (800d950 <USBH_SelectInterface+0xb8>)
 800d8c2:	f00c fc0d 	bl	801a0e0 <iprintf>
 800d8c6:	200a      	movs	r0, #10
 800d8c8:	f00c fc22 	bl	801a110 <putchar>
    USBH_UsrLog("Class    : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceClass);
 800d8cc:	78fb      	ldrb	r3, [r7, #3]
 800d8ce:	687a      	ldr	r2, [r7, #4]
 800d8d0:	211a      	movs	r1, #26
 800d8d2:	fb01 f303 	mul.w	r3, r1, r3
 800d8d6:	4413      	add	r3, r2
 800d8d8:	f203 3347 	addw	r3, r3, #839	; 0x347
 800d8dc:	781b      	ldrb	r3, [r3, #0]
 800d8de:	4619      	mov	r1, r3
 800d8e0:	481c      	ldr	r0, [pc, #112]	; (800d954 <USBH_SelectInterface+0xbc>)
 800d8e2:	f00c fbfd 	bl	801a0e0 <iprintf>
 800d8e6:	200a      	movs	r0, #10
 800d8e8:	f00c fc12 	bl	801a110 <putchar>
    USBH_UsrLog("SubClass : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceSubClass);
 800d8ec:	78fb      	ldrb	r3, [r7, #3]
 800d8ee:	687a      	ldr	r2, [r7, #4]
 800d8f0:	211a      	movs	r1, #26
 800d8f2:	fb01 f303 	mul.w	r3, r1, r3
 800d8f6:	4413      	add	r3, r2
 800d8f8:	f503 7352 	add.w	r3, r3, #840	; 0x348
 800d8fc:	781b      	ldrb	r3, [r3, #0]
 800d8fe:	4619      	mov	r1, r3
 800d900:	4815      	ldr	r0, [pc, #84]	; (800d958 <USBH_SelectInterface+0xc0>)
 800d902:	f00c fbed 	bl	801a0e0 <iprintf>
 800d906:	200a      	movs	r0, #10
 800d908:	f00c fc02 	bl	801a110 <putchar>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
 800d90c:	78fb      	ldrb	r3, [r7, #3]
 800d90e:	687a      	ldr	r2, [r7, #4]
 800d910:	211a      	movs	r1, #26
 800d912:	fb01 f303 	mul.w	r3, r1, r3
 800d916:	4413      	add	r3, r2
 800d918:	f203 3349 	addw	r3, r3, #841	; 0x349
 800d91c:	781b      	ldrb	r3, [r3, #0]
 800d91e:	4619      	mov	r1, r3
 800d920:	480e      	ldr	r0, [pc, #56]	; (800d95c <USBH_SelectInterface+0xc4>)
 800d922:	f00c fbdd 	bl	801a0e0 <iprintf>
 800d926:	200a      	movs	r0, #10
 800d928:	f00c fbf2 	bl	801a110 <putchar>
 800d92c:	e00a      	b.n	800d944 <USBH_SelectInterface+0xac>
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
 800d92e:	480c      	ldr	r0, [pc, #48]	; (800d960 <USBH_SelectInterface+0xc8>)
 800d930:	f00c fbd6 	bl	801a0e0 <iprintf>
 800d934:	480b      	ldr	r0, [pc, #44]	; (800d964 <USBH_SelectInterface+0xcc>)
 800d936:	f00c fbd3 	bl	801a0e0 <iprintf>
 800d93a:	200a      	movs	r0, #10
 800d93c:	f00c fbe8 	bl	801a110 <putchar>
    status = USBH_FAIL;
 800d940:	2302      	movs	r3, #2
 800d942:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800d944:	7bfb      	ldrb	r3, [r7, #15]
}
 800d946:	4618      	mov	r0, r3
 800d948:	3710      	adds	r7, #16
 800d94a:	46bd      	mov	sp, r7
 800d94c:	bd80      	pop	{r7, pc}
 800d94e:	bf00      	nop
 800d950:	0801b4d4 	.word	0x0801b4d4
 800d954:	0801b4f4 	.word	0x0801b4f4
 800d958:	0801b504 	.word	0x0801b504
 800d95c:	0801b514 	.word	0x0801b514
 800d960:	0801b484 	.word	0x0801b484
 800d964:	0801b524 	.word	0x0801b524

0800d968 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800d968:	b480      	push	{r7}
 800d96a:	b087      	sub	sp, #28
 800d96c:	af00      	add	r7, sp, #0
 800d96e:	6078      	str	r0, [r7, #4]
 800d970:	4608      	mov	r0, r1
 800d972:	4611      	mov	r1, r2
 800d974:	461a      	mov	r2, r3
 800d976:	4603      	mov	r3, r0
 800d978:	70fb      	strb	r3, [r7, #3]
 800d97a:	460b      	mov	r3, r1
 800d97c:	70bb      	strb	r3, [r7, #2]
 800d97e:	4613      	mov	r3, r2
 800d980:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800d982:	2300      	movs	r3, #0
 800d984:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 800d986:	2300      	movs	r3, #0
 800d988:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800d98a:	687b      	ldr	r3, [r7, #4]
 800d98c:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800d990:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800d992:	e025      	b.n	800d9e0 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800d994:	7dfb      	ldrb	r3, [r7, #23]
 800d996:	221a      	movs	r2, #26
 800d998:	fb02 f303 	mul.w	r3, r2, r3
 800d99c:	3308      	adds	r3, #8
 800d99e:	68fa      	ldr	r2, [r7, #12]
 800d9a0:	4413      	add	r3, r2
 800d9a2:	3302      	adds	r3, #2
 800d9a4:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800d9a6:	693b      	ldr	r3, [r7, #16]
 800d9a8:	795b      	ldrb	r3, [r3, #5]
 800d9aa:	78fa      	ldrb	r2, [r7, #3]
 800d9ac:	429a      	cmp	r2, r3
 800d9ae:	d002      	beq.n	800d9b6 <USBH_FindInterface+0x4e>
 800d9b0:	78fb      	ldrb	r3, [r7, #3]
 800d9b2:	2bff      	cmp	r3, #255	; 0xff
 800d9b4:	d111      	bne.n	800d9da <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800d9b6:	693b      	ldr	r3, [r7, #16]
 800d9b8:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800d9ba:	78ba      	ldrb	r2, [r7, #2]
 800d9bc:	429a      	cmp	r2, r3
 800d9be:	d002      	beq.n	800d9c6 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800d9c0:	78bb      	ldrb	r3, [r7, #2]
 800d9c2:	2bff      	cmp	r3, #255	; 0xff
 800d9c4:	d109      	bne.n	800d9da <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800d9c6:	693b      	ldr	r3, [r7, #16]
 800d9c8:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800d9ca:	787a      	ldrb	r2, [r7, #1]
 800d9cc:	429a      	cmp	r2, r3
 800d9ce:	d002      	beq.n	800d9d6 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800d9d0:	787b      	ldrb	r3, [r7, #1]
 800d9d2:	2bff      	cmp	r3, #255	; 0xff
 800d9d4:	d101      	bne.n	800d9da <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800d9d6:	7dfb      	ldrb	r3, [r7, #23]
 800d9d8:	e006      	b.n	800d9e8 <USBH_FindInterface+0x80>
    }
    if_ix++;
 800d9da:	7dfb      	ldrb	r3, [r7, #23]
 800d9dc:	3301      	adds	r3, #1
 800d9de:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800d9e0:	7dfb      	ldrb	r3, [r7, #23]
 800d9e2:	2b01      	cmp	r3, #1
 800d9e4:	d9d6      	bls.n	800d994 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800d9e6:	23ff      	movs	r3, #255	; 0xff
}
 800d9e8:	4618      	mov	r0, r3
 800d9ea:	371c      	adds	r7, #28
 800d9ec:	46bd      	mov	sp, r7
 800d9ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9f2:	4770      	bx	lr

0800d9f4 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 800d9f4:	b580      	push	{r7, lr}
 800d9f6:	b082      	sub	sp, #8
 800d9f8:	af00      	add	r7, sp, #0
 800d9fa:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 800d9fc:	6878      	ldr	r0, [r7, #4]
 800d9fe:	f00c f8ab 	bl	8019b58 <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS(phost, TRUE);
 800da02:	2101      	movs	r1, #1
 800da04:	6878      	ldr	r0, [r7, #4]
 800da06:	f00c f9c4 	bl	8019d92 <USBH_LL_DriverVBUS>

  return USBH_OK;
 800da0a:	2300      	movs	r3, #0
}
 800da0c:	4618      	mov	r0, r3
 800da0e:	3708      	adds	r7, #8
 800da10:	46bd      	mov	sp, r7
 800da12:	bd80      	pop	{r7, pc}

0800da14 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 800da14:	b580      	push	{r7, lr}
 800da16:	b088      	sub	sp, #32
 800da18:	af04      	add	r7, sp, #16
 800da1a:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800da1c:	2302      	movs	r3, #2
 800da1e:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800da20:	2300      	movs	r3, #0
 800da22:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 800da24:	687b      	ldr	r3, [r7, #4]
 800da26:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 800da2a:	b2db      	uxtb	r3, r3
 800da2c:	2b01      	cmp	r3, #1
 800da2e:	d102      	bne.n	800da36 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 800da30:	687b      	ldr	r3, [r7, #4]
 800da32:	2203      	movs	r2, #3
 800da34:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800da36:	687b      	ldr	r3, [r7, #4]
 800da38:	781b      	ldrb	r3, [r3, #0]
 800da3a:	b2db      	uxtb	r3, r3
 800da3c:	2b0b      	cmp	r3, #11
 800da3e:	f200 822b 	bhi.w	800de98 <USBH_Process+0x484>
 800da42:	a201      	add	r2, pc, #4	; (adr r2, 800da48 <USBH_Process+0x34>)
 800da44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800da48:	0800da79 	.word	0x0800da79
 800da4c:	0800dab7 	.word	0x0800dab7
 800da50:	0800db37 	.word	0x0800db37
 800da54:	0800de27 	.word	0x0800de27
 800da58:	0800de99 	.word	0x0800de99
 800da5c:	0800dbdb 	.word	0x0800dbdb
 800da60:	0800dda9 	.word	0x0800dda9
 800da64:	0800dc29 	.word	0x0800dc29
 800da68:	0800dc49 	.word	0x0800dc49
 800da6c:	0800dc75 	.word	0x0800dc75
 800da70:	0800dcaf 	.word	0x0800dcaf
 800da74:	0800de0f 	.word	0x0800de0f
  {
    case HOST_IDLE :

      if (phost->device.is_connected)
 800da78:	687b      	ldr	r3, [r7, #4]
 800da7a:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800da7e:	b2db      	uxtb	r3, r3
 800da80:	2b00      	cmp	r3, #0
 800da82:	f000 820b 	beq.w	800de9c <USBH_Process+0x488>
      {
        USBH_UsrLog("USB Device Connected");
 800da86:	48b9      	ldr	r0, [pc, #740]	; (800dd6c <USBH_Process+0x358>)
 800da88:	f00c fb2a 	bl	801a0e0 <iprintf>
 800da8c:	200a      	movs	r0, #10
 800da8e:	f00c fb3f 	bl	801a110 <putchar>

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800da92:	687b      	ldr	r3, [r7, #4]
 800da94:	2201      	movs	r2, #1
 800da96:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 800da98:	20c8      	movs	r0, #200	; 0xc8
 800da9a:	f00c f9e8 	bl	8019e6e <USBH_Delay>
        USBH_LL_ResetPort(phost);
 800da9e:	6878      	ldr	r0, [r7, #4]
 800daa0:	f00c f8b7 	bl	8019c12 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 800daa4:	687b      	ldr	r3, [r7, #4]
 800daa6:	2200      	movs	r2, #0
 800daa8:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 800daac:	687b      	ldr	r3, [r7, #4]
 800daae:	2200      	movs	r2, #0
 800dab0:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800dab4:	e1f2      	b.n	800de9c <USBH_Process+0x488>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800dab6:	687b      	ldr	r3, [r7, #4]
 800dab8:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 800dabc:	2b01      	cmp	r3, #1
 800dabe:	d10d      	bne.n	800dadc <USBH_Process+0xc8>
      {
        USBH_UsrLog("USB Device Reset Completed");
 800dac0:	48ab      	ldr	r0, [pc, #684]	; (800dd70 <USBH_Process+0x35c>)
 800dac2:	f00c fb0d 	bl	801a0e0 <iprintf>
 800dac6:	200a      	movs	r0, #10
 800dac8:	f00c fb22 	bl	801a110 <putchar>
        phost->device.RstCnt = 0U;
 800dacc:	687b      	ldr	r3, [r7, #4]
 800dace:	2200      	movs	r2, #0
 800dad0:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 800dad4:	687b      	ldr	r3, [r7, #4]
 800dad6:	2202      	movs	r2, #2
 800dad8:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800dada:	e1ec      	b.n	800deb6 <USBH_Process+0x4a2>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 800dadc:	687b      	ldr	r3, [r7, #4]
 800dade:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800dae2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800dae6:	d91a      	bls.n	800db1e <USBH_Process+0x10a>
          phost->device.RstCnt++;
 800dae8:	687b      	ldr	r3, [r7, #4]
 800daea:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800daee:	3301      	adds	r3, #1
 800daf0:	b2da      	uxtb	r2, r3
 800daf2:	687b      	ldr	r3, [r7, #4]
 800daf4:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 800daf8:	687b      	ldr	r3, [r7, #4]
 800dafa:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800dafe:	2b03      	cmp	r3, #3
 800db00:	d909      	bls.n	800db16 <USBH_Process+0x102>
            USBH_UsrLog("USB Reset Failed, Please unplug the Device.");
 800db02:	489c      	ldr	r0, [pc, #624]	; (800dd74 <USBH_Process+0x360>)
 800db04:	f00c faec 	bl	801a0e0 <iprintf>
 800db08:	200a      	movs	r0, #10
 800db0a:	f00c fb01 	bl	801a110 <putchar>
            phost->gState = HOST_ABORT_STATE;
 800db0e:	687b      	ldr	r3, [r7, #4]
 800db10:	220d      	movs	r2, #13
 800db12:	701a      	strb	r2, [r3, #0]
      break;
 800db14:	e1cf      	b.n	800deb6 <USBH_Process+0x4a2>
            phost->gState = HOST_IDLE;
 800db16:	687b      	ldr	r3, [r7, #4]
 800db18:	2200      	movs	r2, #0
 800db1a:	701a      	strb	r2, [r3, #0]
      break;
 800db1c:	e1cb      	b.n	800deb6 <USBH_Process+0x4a2>
          phost->Timeout += 10U;
 800db1e:	687b      	ldr	r3, [r7, #4]
 800db20:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800db24:	f103 020a 	add.w	r2, r3, #10
 800db28:	687b      	ldr	r3, [r7, #4]
 800db2a:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 800db2e:	200a      	movs	r0, #10
 800db30:	f00c f99d 	bl	8019e6e <USBH_Delay>
      break;
 800db34:	e1bf      	b.n	800deb6 <USBH_Process+0x4a2>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 800db36:	687b      	ldr	r3, [r7, #4]
 800db38:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800db3c:	2b00      	cmp	r3, #0
 800db3e:	d005      	beq.n	800db4c <USBH_Process+0x138>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 800db40:	687b      	ldr	r3, [r7, #4]
 800db42:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800db46:	2104      	movs	r1, #4
 800db48:	6878      	ldr	r0, [r7, #4]
 800db4a:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800db4c:	2064      	movs	r0, #100	; 0x64
 800db4e:	f00c f98e 	bl	8019e6e <USBH_Delay>

      phost->device.speed = USBH_LL_GetSpeed(phost);
 800db52:	6878      	ldr	r0, [r7, #4]
 800db54:	f00c f836 	bl	8019bc4 <USBH_LL_GetSpeed>
 800db58:	4603      	mov	r3, r0
 800db5a:	461a      	mov	r2, r3
 800db5c:	687b      	ldr	r3, [r7, #4]
 800db5e:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 800db62:	687b      	ldr	r3, [r7, #4]
 800db64:	2205      	movs	r2, #5
 800db66:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800db68:	2100      	movs	r1, #0
 800db6a:	6878      	ldr	r0, [r7, #4]
 800db6c:	f001 fa77 	bl	800f05e <USBH_AllocPipe>
 800db70:	4603      	mov	r3, r0
 800db72:	461a      	mov	r2, r3
 800db74:	687b      	ldr	r3, [r7, #4]
 800db76:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800db78:	2180      	movs	r1, #128	; 0x80
 800db7a:	6878      	ldr	r0, [r7, #4]
 800db7c:	f001 fa6f 	bl	800f05e <USBH_AllocPipe>
 800db80:	4603      	mov	r3, r0
 800db82:	461a      	mov	r2, r3
 800db84:	687b      	ldr	r3, [r7, #4]
 800db86:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800db88:	687b      	ldr	r3, [r7, #4]
 800db8a:	7919      	ldrb	r1, [r3, #4]
 800db8c:	687b      	ldr	r3, [r7, #4]
 800db8e:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800db92:	687b      	ldr	r3, [r7, #4]
 800db94:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800db98:	687a      	ldr	r2, [r7, #4]
 800db9a:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800db9c:	b292      	uxth	r2, r2
 800db9e:	9202      	str	r2, [sp, #8]
 800dba0:	2200      	movs	r2, #0
 800dba2:	9201      	str	r2, [sp, #4]
 800dba4:	9300      	str	r3, [sp, #0]
 800dba6:	4603      	mov	r3, r0
 800dba8:	2280      	movs	r2, #128	; 0x80
 800dbaa:	6878      	ldr	r0, [r7, #4]
 800dbac:	f001 fa28 	bl	800f000 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800dbb0:	687b      	ldr	r3, [r7, #4]
 800dbb2:	7959      	ldrb	r1, [r3, #5]
 800dbb4:	687b      	ldr	r3, [r7, #4]
 800dbb6:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800dbba:	687b      	ldr	r3, [r7, #4]
 800dbbc:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800dbc0:	687a      	ldr	r2, [r7, #4]
 800dbc2:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800dbc4:	b292      	uxth	r2, r2
 800dbc6:	9202      	str	r2, [sp, #8]
 800dbc8:	2200      	movs	r2, #0
 800dbca:	9201      	str	r2, [sp, #4]
 800dbcc:	9300      	str	r3, [sp, #0]
 800dbce:	4603      	mov	r3, r0
 800dbd0:	2200      	movs	r2, #0
 800dbd2:	6878      	ldr	r0, [r7, #4]
 800dbd4:	f001 fa14 	bl	800f000 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800dbd8:	e16d      	b.n	800deb6 <USBH_Process+0x4a2>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800dbda:	6878      	ldr	r0, [r7, #4]
 800dbdc:	f000 f97a 	bl	800ded4 <USBH_HandleEnum>
 800dbe0:	4603      	mov	r3, r0
 800dbe2:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 800dbe4:	7bbb      	ldrb	r3, [r7, #14]
 800dbe6:	b2db      	uxtb	r3, r3
 800dbe8:	2b00      	cmp	r3, #0
 800dbea:	f040 8159 	bne.w	800dea0 <USBH_Process+0x48c>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");
 800dbee:	4862      	ldr	r0, [pc, #392]	; (800dd78 <USBH_Process+0x364>)
 800dbf0:	f00c fa76 	bl	801a0e0 <iprintf>
 800dbf4:	200a      	movs	r0, #10
 800dbf6:	f00c fa8b 	bl	801a110 <putchar>

        phost->device.current_interface = 0U;
 800dbfa:	687b      	ldr	r3, [r7, #4]
 800dbfc:	2200      	movs	r2, #0
 800dbfe:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800dc02:	687b      	ldr	r3, [r7, #4]
 800dc04:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 800dc08:	2b01      	cmp	r3, #1
 800dc0a:	d109      	bne.n	800dc20 <USBH_Process+0x20c>
        {
          USBH_UsrLog("This device has only 1 configuration.");
 800dc0c:	485b      	ldr	r0, [pc, #364]	; (800dd7c <USBH_Process+0x368>)
 800dc0e:	f00c fa67 	bl	801a0e0 <iprintf>
 800dc12:	200a      	movs	r0, #10
 800dc14:	f00c fa7c 	bl	801a110 <putchar>
          phost->gState = HOST_SET_CONFIGURATION;
 800dc18:	687b      	ldr	r3, [r7, #4]
 800dc1a:	2208      	movs	r2, #8
 800dc1c:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800dc1e:	e13f      	b.n	800dea0 <USBH_Process+0x48c>
          phost->gState = HOST_INPUT;
 800dc20:	687b      	ldr	r3, [r7, #4]
 800dc22:	2207      	movs	r2, #7
 800dc24:	701a      	strb	r2, [r3, #0]
      break;
 800dc26:	e13b      	b.n	800dea0 <USBH_Process+0x48c>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800dc28:	687b      	ldr	r3, [r7, #4]
 800dc2a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800dc2e:	2b00      	cmp	r3, #0
 800dc30:	f000 8138 	beq.w	800dea4 <USBH_Process+0x490>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800dc34:	687b      	ldr	r3, [r7, #4]
 800dc36:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800dc3a:	2101      	movs	r1, #1
 800dc3c:	6878      	ldr	r0, [r7, #4]
 800dc3e:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800dc40:	687b      	ldr	r3, [r7, #4]
 800dc42:	2208      	movs	r2, #8
 800dc44:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800dc46:	e12d      	b.n	800dea4 <USBH_Process+0x490>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800dc48:	687b      	ldr	r3, [r7, #4]
 800dc4a:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 800dc4e:	b29b      	uxth	r3, r3
 800dc50:	4619      	mov	r1, r3
 800dc52:	6878      	ldr	r0, [r7, #4]
 800dc54:	f000 fd4e 	bl	800e6f4 <USBH_SetCfg>
 800dc58:	4603      	mov	r3, r0
 800dc5a:	2b00      	cmp	r3, #0
 800dc5c:	f040 8124 	bne.w	800dea8 <USBH_Process+0x494>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800dc60:	687b      	ldr	r3, [r7, #4]
 800dc62:	2209      	movs	r2, #9
 800dc64:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Default configuration set.");
 800dc66:	4846      	ldr	r0, [pc, #280]	; (800dd80 <USBH_Process+0x36c>)
 800dc68:	f00c fa3a 	bl	801a0e0 <iprintf>
 800dc6c:	200a      	movs	r0, #10
 800dc6e:	f00c fa4f 	bl	801a110 <putchar>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800dc72:	e119      	b.n	800dea8 <USBH_Process+0x494>

    case  HOST_SET_WAKEUP_FEATURE:

      if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 800dc74:	687b      	ldr	r3, [r7, #4]
 800dc76:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 800dc7a:	f003 0320 	and.w	r3, r3, #32
 800dc7e:	2b00      	cmp	r3, #0
 800dc80:	d011      	beq.n	800dca6 <USBH_Process+0x292>
      {
        if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 800dc82:	2101      	movs	r1, #1
 800dc84:	6878      	ldr	r0, [r7, #4]
 800dc86:	f000 fd58 	bl	800e73a <USBH_SetFeature>
 800dc8a:	4603      	mov	r3, r0
 800dc8c:	2b00      	cmp	r3, #0
 800dc8e:	f040 810d 	bne.w	800deac <USBH_Process+0x498>
        {
          USBH_UsrLog("Device remote wakeup enabled");
 800dc92:	483c      	ldr	r0, [pc, #240]	; (800dd84 <USBH_Process+0x370>)
 800dc94:	f00c fa24 	bl	801a0e0 <iprintf>
 800dc98:	200a      	movs	r0, #10
 800dc9a:	f00c fa39 	bl	801a110 <putchar>
          phost->gState = HOST_CHECK_CLASS;
 800dc9e:	687b      	ldr	r3, [r7, #4]
 800dca0:	220a      	movs	r2, #10
 800dca2:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800dca4:	e102      	b.n	800deac <USBH_Process+0x498>
        phost->gState = HOST_CHECK_CLASS;
 800dca6:	687b      	ldr	r3, [r7, #4]
 800dca8:	220a      	movs	r2, #10
 800dcaa:	701a      	strb	r2, [r3, #0]
      break;
 800dcac:	e0fe      	b.n	800deac <USBH_Process+0x498>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 800dcae:	687b      	ldr	r3, [r7, #4]
 800dcb0:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800dcb4:	2b00      	cmp	r3, #0
 800dcb6:	d106      	bne.n	800dcc6 <USBH_Process+0x2b2>
      {
        USBH_UsrLog("No Class has been registered.");
 800dcb8:	4833      	ldr	r0, [pc, #204]	; (800dd88 <USBH_Process+0x374>)
 800dcba:	f00c fa11 	bl	801a0e0 <iprintf>
 800dcbe:	200a      	movs	r0, #10
 800dcc0:	f00c fa26 	bl	801a110 <putchar>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800dcc4:	e0f7      	b.n	800deb6 <USBH_Process+0x4a2>
        phost->pActiveClass = NULL;
 800dcc6:	687b      	ldr	r3, [r7, #4]
 800dcc8:	2200      	movs	r2, #0
 800dcca:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800dcce:	2300      	movs	r3, #0
 800dcd0:	73fb      	strb	r3, [r7, #15]
 800dcd2:	e016      	b.n	800dd02 <USBH_Process+0x2ee>
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800dcd4:	7bfa      	ldrb	r2, [r7, #15]
 800dcd6:	687b      	ldr	r3, [r7, #4]
 800dcd8:	32de      	adds	r2, #222	; 0xde
 800dcda:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dcde:	791a      	ldrb	r2, [r3, #4]
 800dce0:	687b      	ldr	r3, [r7, #4]
 800dce2:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 800dce6:	429a      	cmp	r2, r3
 800dce8:	d108      	bne.n	800dcfc <USBH_Process+0x2e8>
            phost->pActiveClass = phost->pClass[idx];
 800dcea:	7bfa      	ldrb	r2, [r7, #15]
 800dcec:	687b      	ldr	r3, [r7, #4]
 800dcee:	32de      	adds	r2, #222	; 0xde
 800dcf0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800dcf4:	687b      	ldr	r3, [r7, #4]
 800dcf6:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 800dcfa:	e005      	b.n	800dd08 <USBH_Process+0x2f4>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800dcfc:	7bfb      	ldrb	r3, [r7, #15]
 800dcfe:	3301      	adds	r3, #1
 800dd00:	73fb      	strb	r3, [r7, #15]
 800dd02:	7bfb      	ldrb	r3, [r7, #15]
 800dd04:	2b00      	cmp	r3, #0
 800dd06:	d0e5      	beq.n	800dcd4 <USBH_Process+0x2c0>
        if (phost->pActiveClass != NULL)
 800dd08:	687b      	ldr	r3, [r7, #4]
 800dd0a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800dd0e:	2b00      	cmp	r3, #0
 800dd10:	d040      	beq.n	800dd94 <USBH_Process+0x380>
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800dd12:	687b      	ldr	r3, [r7, #4]
 800dd14:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800dd18:	689b      	ldr	r3, [r3, #8]
 800dd1a:	6878      	ldr	r0, [r7, #4]
 800dd1c:	4798      	blx	r3
 800dd1e:	4603      	mov	r3, r0
 800dd20:	2b00      	cmp	r3, #0
 800dd22:	d114      	bne.n	800dd4e <USBH_Process+0x33a>
            phost->gState = HOST_CLASS_REQUEST;
 800dd24:	687b      	ldr	r3, [r7, #4]
 800dd26:	2206      	movs	r2, #6
 800dd28:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);
 800dd2a:	687b      	ldr	r3, [r7, #4]
 800dd2c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800dd30:	681b      	ldr	r3, [r3, #0]
 800dd32:	4619      	mov	r1, r3
 800dd34:	4815      	ldr	r0, [pc, #84]	; (800dd8c <USBH_Process+0x378>)
 800dd36:	f00c f9d3 	bl	801a0e0 <iprintf>
 800dd3a:	200a      	movs	r0, #10
 800dd3c:	f00c f9e8 	bl	801a110 <putchar>
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800dd40:	687b      	ldr	r3, [r7, #4]
 800dd42:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800dd46:	2103      	movs	r1, #3
 800dd48:	6878      	ldr	r0, [r7, #4]
 800dd4a:	4798      	blx	r3
      break;
 800dd4c:	e0b3      	b.n	800deb6 <USBH_Process+0x4a2>
            phost->gState = HOST_ABORT_STATE;
 800dd4e:	687b      	ldr	r3, [r7, #4]
 800dd50:	220d      	movs	r2, #13
 800dd52:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("Device not supporting %s class.", phost->pActiveClass->Name);
 800dd54:	687b      	ldr	r3, [r7, #4]
 800dd56:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800dd5a:	681b      	ldr	r3, [r3, #0]
 800dd5c:	4619      	mov	r1, r3
 800dd5e:	480c      	ldr	r0, [pc, #48]	; (800dd90 <USBH_Process+0x37c>)
 800dd60:	f00c f9be 	bl	801a0e0 <iprintf>
 800dd64:	200a      	movs	r0, #10
 800dd66:	f00c f9d3 	bl	801a110 <putchar>
      break;
 800dd6a:	e0a4      	b.n	800deb6 <USBH_Process+0x4a2>
 800dd6c:	0801b544 	.word	0x0801b544
 800dd70:	0801b55c 	.word	0x0801b55c
 800dd74:	0801b578 	.word	0x0801b578
 800dd78:	0801b5a4 	.word	0x0801b5a4
 800dd7c:	0801b5b8 	.word	0x0801b5b8
 800dd80:	0801b5e0 	.word	0x0801b5e0
 800dd84:	0801b5fc 	.word	0x0801b5fc
 800dd88:	0801b61c 	.word	0x0801b61c
 800dd8c:	0801b63c 	.word	0x0801b63c
 800dd90:	0801b650 	.word	0x0801b650
          phost->gState = HOST_ABORT_STATE;
 800dd94:	687b      	ldr	r3, [r7, #4]
 800dd96:	220d      	movs	r2, #13
 800dd98:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog("No registered class for this device.");
 800dd9a:	4849      	ldr	r0, [pc, #292]	; (800dec0 <USBH_Process+0x4ac>)
 800dd9c:	f00c f9a0 	bl	801a0e0 <iprintf>
 800dda0:	200a      	movs	r0, #10
 800dda2:	f00c f9b5 	bl	801a110 <putchar>
      break;
 800dda6:	e086      	b.n	800deb6 <USBH_Process+0x4a2>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800dda8:	687b      	ldr	r3, [r7, #4]
 800ddaa:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ddae:	2b00      	cmp	r3, #0
 800ddb0:	d020      	beq.n	800ddf4 <USBH_Process+0x3e0>
      {
        status = phost->pActiveClass->Requests(phost);
 800ddb2:	687b      	ldr	r3, [r7, #4]
 800ddb4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ddb8:	691b      	ldr	r3, [r3, #16]
 800ddba:	6878      	ldr	r0, [r7, #4]
 800ddbc:	4798      	blx	r3
 800ddbe:	4603      	mov	r3, r0
 800ddc0:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800ddc2:	7bbb      	ldrb	r3, [r7, #14]
 800ddc4:	b2db      	uxtb	r3, r3
 800ddc6:	2b00      	cmp	r3, #0
 800ddc8:	d103      	bne.n	800ddd2 <USBH_Process+0x3be>
        {
          phost->gState = HOST_CLASS;
 800ddca:	687b      	ldr	r3, [r7, #4]
 800ddcc:	220b      	movs	r2, #11
 800ddce:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800ddd0:	e06e      	b.n	800deb0 <USBH_Process+0x49c>
        else if (status == USBH_FAIL)
 800ddd2:	7bbb      	ldrb	r3, [r7, #14]
 800ddd4:	b2db      	uxtb	r3, r3
 800ddd6:	2b02      	cmp	r3, #2
 800ddd8:	d16a      	bne.n	800deb0 <USBH_Process+0x49c>
          phost->gState = HOST_ABORT_STATE;
 800ddda:	687b      	ldr	r3, [r7, #4]
 800dddc:	220d      	movs	r2, #13
 800ddde:	701a      	strb	r2, [r3, #0]
          USBH_ErrLog("Device not responding Please Unplug.");
 800dde0:	4838      	ldr	r0, [pc, #224]	; (800dec4 <USBH_Process+0x4b0>)
 800dde2:	f00c f97d 	bl	801a0e0 <iprintf>
 800dde6:	4838      	ldr	r0, [pc, #224]	; (800dec8 <USBH_Process+0x4b4>)
 800dde8:	f00c f97a 	bl	801a0e0 <iprintf>
 800ddec:	200a      	movs	r0, #10
 800ddee:	f00c f98f 	bl	801a110 <putchar>
      break;
 800ddf2:	e05d      	b.n	800deb0 <USBH_Process+0x49c>
        phost->gState = HOST_ABORT_STATE;
 800ddf4:	687b      	ldr	r3, [r7, #4]
 800ddf6:	220d      	movs	r2, #13
 800ddf8:	701a      	strb	r2, [r3, #0]
        USBH_ErrLog("Invalid Class Driver.");
 800ddfa:	4832      	ldr	r0, [pc, #200]	; (800dec4 <USBH_Process+0x4b0>)
 800ddfc:	f00c f970 	bl	801a0e0 <iprintf>
 800de00:	4832      	ldr	r0, [pc, #200]	; (800decc <USBH_Process+0x4b8>)
 800de02:	f00c f96d 	bl	801a0e0 <iprintf>
 800de06:	200a      	movs	r0, #10
 800de08:	f00c f982 	bl	801a110 <putchar>
      break;
 800de0c:	e050      	b.n	800deb0 <USBH_Process+0x49c>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 800de0e:	687b      	ldr	r3, [r7, #4]
 800de10:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800de14:	2b00      	cmp	r3, #0
 800de16:	d04d      	beq.n	800deb4 <USBH_Process+0x4a0>
      {
        phost->pActiveClass->BgndProcess(phost);
 800de18:	687b      	ldr	r3, [r7, #4]
 800de1a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800de1e:	695b      	ldr	r3, [r3, #20]
 800de20:	6878      	ldr	r0, [r7, #4]
 800de22:	4798      	blx	r3
      }
      break;
 800de24:	e046      	b.n	800deb4 <USBH_Process+0x4a0>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800de26:	687b      	ldr	r3, [r7, #4]
 800de28:	2200      	movs	r2, #0
 800de2a:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      DeInitStateMachine(phost);
 800de2e:	6878      	ldr	r0, [r7, #4]
 800de30:	f7ff fc9e 	bl	800d770 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800de34:	687b      	ldr	r3, [r7, #4]
 800de36:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800de3a:	2b00      	cmp	r3, #0
 800de3c:	d009      	beq.n	800de52 <USBH_Process+0x43e>
      {
        phost->pActiveClass->DeInit(phost);
 800de3e:	687b      	ldr	r3, [r7, #4]
 800de40:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800de44:	68db      	ldr	r3, [r3, #12]
 800de46:	6878      	ldr	r0, [r7, #4]
 800de48:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800de4a:	687b      	ldr	r3, [r7, #4]
 800de4c:	2200      	movs	r2, #0
 800de4e:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 800de52:	687b      	ldr	r3, [r7, #4]
 800de54:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800de58:	2b00      	cmp	r3, #0
 800de5a:	d005      	beq.n	800de68 <USBH_Process+0x454>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800de5c:	687b      	ldr	r3, [r7, #4]
 800de5e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800de62:	2105      	movs	r1, #5
 800de64:	6878      	ldr	r0, [r7, #4]
 800de66:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");
 800de68:	4819      	ldr	r0, [pc, #100]	; (800ded0 <USBH_Process+0x4bc>)
 800de6a:	f00c f939 	bl	801a0e0 <iprintf>
 800de6e:	200a      	movs	r0, #10
 800de70:	f00c f94e 	bl	801a110 <putchar>

      if (phost->device.is_ReEnumerated == 1U)
 800de74:	687b      	ldr	r3, [r7, #4]
 800de76:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 800de7a:	b2db      	uxtb	r3, r3
 800de7c:	2b01      	cmp	r3, #1
 800de7e:	d107      	bne.n	800de90 <USBH_Process+0x47c>
      {
        phost->device.is_ReEnumerated = 0U;
 800de80:	687b      	ldr	r3, [r7, #4]
 800de82:	2200      	movs	r2, #0
 800de84:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        USBH_Start(phost);
 800de88:	6878      	ldr	r0, [r7, #4]
 800de8a:	f7ff fdb3 	bl	800d9f4 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800de8e:	e012      	b.n	800deb6 <USBH_Process+0x4a2>
        USBH_LL_Start(phost);
 800de90:	6878      	ldr	r0, [r7, #4]
 800de92:	f00b fe61 	bl	8019b58 <USBH_LL_Start>
      break;
 800de96:	e00e      	b.n	800deb6 <USBH_Process+0x4a2>

    case HOST_ABORT_STATE:
    default :
      break;
 800de98:	bf00      	nop
 800de9a:	e00c      	b.n	800deb6 <USBH_Process+0x4a2>
      break;
 800de9c:	bf00      	nop
 800de9e:	e00a      	b.n	800deb6 <USBH_Process+0x4a2>
      break;
 800dea0:	bf00      	nop
 800dea2:	e008      	b.n	800deb6 <USBH_Process+0x4a2>
    break;
 800dea4:	bf00      	nop
 800dea6:	e006      	b.n	800deb6 <USBH_Process+0x4a2>
      break;
 800dea8:	bf00      	nop
 800deaa:	e004      	b.n	800deb6 <USBH_Process+0x4a2>
      break;
 800deac:	bf00      	nop
 800deae:	e002      	b.n	800deb6 <USBH_Process+0x4a2>
      break;
 800deb0:	bf00      	nop
 800deb2:	e000      	b.n	800deb6 <USBH_Process+0x4a2>
      break;
 800deb4:	bf00      	nop
  }
  return USBH_OK;
 800deb6:	2300      	movs	r3, #0
}
 800deb8:	4618      	mov	r0, r3
 800deba:	3710      	adds	r7, #16
 800debc:	46bd      	mov	sp, r7
 800debe:	bd80      	pop	{r7, pc}
 800dec0:	0801b670 	.word	0x0801b670
 800dec4:	0801b484 	.word	0x0801b484
 800dec8:	0801b698 	.word	0x0801b698
 800decc:	0801b6c0 	.word	0x0801b6c0
 800ded0:	0801b6d8 	.word	0x0801b6d8

0800ded4 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800ded4:	b580      	push	{r7, lr}
 800ded6:	b088      	sub	sp, #32
 800ded8:	af04      	add	r7, sp, #16
 800deda:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800dedc:	2301      	movs	r3, #1
 800dede:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 800dee0:	2301      	movs	r3, #1
 800dee2:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 800dee4:	687b      	ldr	r3, [r7, #4]
 800dee6:	785b      	ldrb	r3, [r3, #1]
 800dee8:	2b07      	cmp	r3, #7
 800deea:	f200 8280 	bhi.w	800e3ee <USBH_HandleEnum+0x51a>
 800deee:	a201      	add	r2, pc, #4	; (adr r2, 800def4 <USBH_HandleEnum+0x20>)
 800def0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800def4:	0800df15 	.word	0x0800df15
 800def8:	0800dff1 	.word	0x0800dff1
 800defc:	0800e0a1 	.word	0x0800e0a1
 800df00:	0800e161 	.word	0x0800e161
 800df04:	0800e1e9 	.word	0x0800e1e9
 800df08:	0800e29d 	.word	0x0800e29d
 800df0c:	0800e311 	.word	0x0800e311
 800df10:	0800e383 	.word	0x0800e383
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 800df14:	2108      	movs	r1, #8
 800df16:	6878      	ldr	r0, [r7, #4]
 800df18:	f000 fb1c 	bl	800e554 <USBH_Get_DevDesc>
 800df1c:	4603      	mov	r3, r0
 800df1e:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800df20:	7bbb      	ldrb	r3, [r7, #14]
 800df22:	2b00      	cmp	r3, #0
 800df24:	d130      	bne.n	800df88 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800df26:	687b      	ldr	r3, [r7, #4]
 800df28:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 800df2c:	687b      	ldr	r3, [r7, #4]
 800df2e:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800df30:	687b      	ldr	r3, [r7, #4]
 800df32:	2201      	movs	r2, #1
 800df34:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800df36:	687b      	ldr	r3, [r7, #4]
 800df38:	7919      	ldrb	r1, [r3, #4]
 800df3a:	687b      	ldr	r3, [r7, #4]
 800df3c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800df40:	687b      	ldr	r3, [r7, #4]
 800df42:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800df46:	687a      	ldr	r2, [r7, #4]
 800df48:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800df4a:	b292      	uxth	r2, r2
 800df4c:	9202      	str	r2, [sp, #8]
 800df4e:	2200      	movs	r2, #0
 800df50:	9201      	str	r2, [sp, #4]
 800df52:	9300      	str	r3, [sp, #0]
 800df54:	4603      	mov	r3, r0
 800df56:	2280      	movs	r2, #128	; 0x80
 800df58:	6878      	ldr	r0, [r7, #4]
 800df5a:	f001 f851 	bl	800f000 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800df5e:	687b      	ldr	r3, [r7, #4]
 800df60:	7959      	ldrb	r1, [r3, #5]
 800df62:	687b      	ldr	r3, [r7, #4]
 800df64:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800df68:	687b      	ldr	r3, [r7, #4]
 800df6a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800df6e:	687a      	ldr	r2, [r7, #4]
 800df70:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800df72:	b292      	uxth	r2, r2
 800df74:	9202      	str	r2, [sp, #8]
 800df76:	2200      	movs	r2, #0
 800df78:	9201      	str	r2, [sp, #4]
 800df7a:	9300      	str	r3, [sp, #0]
 800df7c:	4603      	mov	r3, r0
 800df7e:	2200      	movs	r2, #0
 800df80:	6878      	ldr	r0, [r7, #4]
 800df82:	f001 f83d 	bl	800f000 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800df86:	e234      	b.n	800e3f2 <USBH_HandleEnum+0x51e>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800df88:	7bbb      	ldrb	r3, [r7, #14]
 800df8a:	2b03      	cmp	r3, #3
 800df8c:	f040 8231 	bne.w	800e3f2 <USBH_HandleEnum+0x51e>
        USBH_ErrLog("Control error: Get Device Descriptor request failed");
 800df90:	48b9      	ldr	r0, [pc, #740]	; (800e278 <USBH_HandleEnum+0x3a4>)
 800df92:	f00c f8a5 	bl	801a0e0 <iprintf>
 800df96:	48b9      	ldr	r0, [pc, #740]	; (800e27c <USBH_HandleEnum+0x3a8>)
 800df98:	f00c f8a2 	bl	801a0e0 <iprintf>
 800df9c:	200a      	movs	r0, #10
 800df9e:	f00c f8b7 	bl	801a110 <putchar>
        phost->device.EnumCnt++;
 800dfa2:	687b      	ldr	r3, [r7, #4]
 800dfa4:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800dfa8:	3301      	adds	r3, #1
 800dfaa:	b2da      	uxtb	r2, r3
 800dfac:	687b      	ldr	r3, [r7, #4]
 800dfae:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800dfb2:	687b      	ldr	r3, [r7, #4]
 800dfb4:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800dfb8:	2b03      	cmp	r3, #3
 800dfba:	d909      	bls.n	800dfd0 <USBH_HandleEnum+0xfc>
          USBH_UsrLog("Control error, Device not Responding Please unplug the Device.");
 800dfbc:	48b0      	ldr	r0, [pc, #704]	; (800e280 <USBH_HandleEnum+0x3ac>)
 800dfbe:	f00c f88f 	bl	801a0e0 <iprintf>
 800dfc2:	200a      	movs	r0, #10
 800dfc4:	f00c f8a4 	bl	801a110 <putchar>
          phost->gState = HOST_ABORT_STATE;
 800dfc8:	687b      	ldr	r3, [r7, #4]
 800dfca:	220d      	movs	r2, #13
 800dfcc:	701a      	strb	r2, [r3, #0]
      break;
 800dfce:	e210      	b.n	800e3f2 <USBH_HandleEnum+0x51e>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800dfd0:	687b      	ldr	r3, [r7, #4]
 800dfd2:	795b      	ldrb	r3, [r3, #5]
 800dfd4:	4619      	mov	r1, r3
 800dfd6:	6878      	ldr	r0, [r7, #4]
 800dfd8:	f001 f862 	bl	800f0a0 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800dfdc:	687b      	ldr	r3, [r7, #4]
 800dfde:	791b      	ldrb	r3, [r3, #4]
 800dfe0:	4619      	mov	r1, r3
 800dfe2:	6878      	ldr	r0, [r7, #4]
 800dfe4:	f001 f85c 	bl	800f0a0 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800dfe8:	687b      	ldr	r3, [r7, #4]
 800dfea:	2200      	movs	r2, #0
 800dfec:	701a      	strb	r2, [r3, #0]
      break;
 800dfee:	e200      	b.n	800e3f2 <USBH_HandleEnum+0x51e>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800dff0:	2112      	movs	r1, #18
 800dff2:	6878      	ldr	r0, [r7, #4]
 800dff4:	f000 faae 	bl	800e554 <USBH_Get_DevDesc>
 800dff8:	4603      	mov	r3, r0
 800dffa:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800dffc:	7bbb      	ldrb	r3, [r7, #14]
 800dffe:	2b00      	cmp	r3, #0
 800e000:	d117      	bne.n	800e032 <USBH_HandleEnum+0x15e>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
 800e002:	687b      	ldr	r3, [r7, #4]
 800e004:	f8b3 3330 	ldrh.w	r3, [r3, #816]	; 0x330
 800e008:	4619      	mov	r1, r3
 800e00a:	489e      	ldr	r0, [pc, #632]	; (800e284 <USBH_HandleEnum+0x3b0>)
 800e00c:	f00c f868 	bl	801a0e0 <iprintf>
 800e010:	200a      	movs	r0, #10
 800e012:	f00c f87d 	bl	801a110 <putchar>
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);
 800e016:	687b      	ldr	r3, [r7, #4]
 800e018:	f8b3 332e 	ldrh.w	r3, [r3, #814]	; 0x32e
 800e01c:	4619      	mov	r1, r3
 800e01e:	489a      	ldr	r0, [pc, #616]	; (800e288 <USBH_HandleEnum+0x3b4>)
 800e020:	f00c f85e 	bl	801a0e0 <iprintf>
 800e024:	200a      	movs	r0, #10
 800e026:	f00c f873 	bl	801a110 <putchar>

        phost->EnumState = ENUM_SET_ADDR;
 800e02a:	687b      	ldr	r3, [r7, #4]
 800e02c:	2202      	movs	r2, #2
 800e02e:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800e030:	e1e1      	b.n	800e3f6 <USBH_HandleEnum+0x522>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800e032:	7bbb      	ldrb	r3, [r7, #14]
 800e034:	2b03      	cmp	r3, #3
 800e036:	f040 81de 	bne.w	800e3f6 <USBH_HandleEnum+0x522>
        USBH_ErrLog("Control error: Get Full Device Descriptor request failed");
 800e03a:	488f      	ldr	r0, [pc, #572]	; (800e278 <USBH_HandleEnum+0x3a4>)
 800e03c:	f00c f850 	bl	801a0e0 <iprintf>
 800e040:	4892      	ldr	r0, [pc, #584]	; (800e28c <USBH_HandleEnum+0x3b8>)
 800e042:	f00c f84d 	bl	801a0e0 <iprintf>
 800e046:	200a      	movs	r0, #10
 800e048:	f00c f862 	bl	801a110 <putchar>
        phost->device.EnumCnt++;
 800e04c:	687b      	ldr	r3, [r7, #4]
 800e04e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800e052:	3301      	adds	r3, #1
 800e054:	b2da      	uxtb	r2, r3
 800e056:	687b      	ldr	r3, [r7, #4]
 800e058:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800e05c:	687b      	ldr	r3, [r7, #4]
 800e05e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800e062:	2b03      	cmp	r3, #3
 800e064:	d909      	bls.n	800e07a <USBH_HandleEnum+0x1a6>
          USBH_UsrLog("Control error, Device not Responding Please unplug the Device.");
 800e066:	4886      	ldr	r0, [pc, #536]	; (800e280 <USBH_HandleEnum+0x3ac>)
 800e068:	f00c f83a 	bl	801a0e0 <iprintf>
 800e06c:	200a      	movs	r0, #10
 800e06e:	f00c f84f 	bl	801a110 <putchar>
          phost->gState = HOST_ABORT_STATE;
 800e072:	687b      	ldr	r3, [r7, #4]
 800e074:	220d      	movs	r2, #13
 800e076:	701a      	strb	r2, [r3, #0]
      break;
 800e078:	e1bd      	b.n	800e3f6 <USBH_HandleEnum+0x522>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800e07a:	687b      	ldr	r3, [r7, #4]
 800e07c:	795b      	ldrb	r3, [r3, #5]
 800e07e:	4619      	mov	r1, r3
 800e080:	6878      	ldr	r0, [r7, #4]
 800e082:	f001 f80d 	bl	800f0a0 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800e086:	687b      	ldr	r3, [r7, #4]
 800e088:	791b      	ldrb	r3, [r3, #4]
 800e08a:	4619      	mov	r1, r3
 800e08c:	6878      	ldr	r0, [r7, #4]
 800e08e:	f001 f807 	bl	800f0a0 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800e092:	687b      	ldr	r3, [r7, #4]
 800e094:	2200      	movs	r2, #0
 800e096:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800e098:	687b      	ldr	r3, [r7, #4]
 800e09a:	2200      	movs	r2, #0
 800e09c:	701a      	strb	r2, [r3, #0]
      break;
 800e09e:	e1aa      	b.n	800e3f6 <USBH_HandleEnum+0x522>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800e0a0:	2101      	movs	r1, #1
 800e0a2:	6878      	ldr	r0, [r7, #4]
 800e0a4:	f000 fb02 	bl	800e6ac <USBH_SetAddress>
 800e0a8:	4603      	mov	r3, r0
 800e0aa:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800e0ac:	7bbb      	ldrb	r3, [r7, #14]
 800e0ae:	2b00      	cmp	r3, #0
 800e0b0:	d13c      	bne.n	800e12c <USBH_HandleEnum+0x258>
      {
        USBH_Delay(2U);
 800e0b2:	2002      	movs	r0, #2
 800e0b4:	f00b fedb 	bl	8019e6e <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 800e0b8:	687b      	ldr	r3, [r7, #4]
 800e0ba:	2201      	movs	r2, #1
 800e0bc:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
 800e0c0:	687b      	ldr	r3, [r7, #4]
 800e0c2:	f893 331c 	ldrb.w	r3, [r3, #796]	; 0x31c
 800e0c6:	4619      	mov	r1, r3
 800e0c8:	4871      	ldr	r0, [pc, #452]	; (800e290 <USBH_HandleEnum+0x3bc>)
 800e0ca:	f00c f809 	bl	801a0e0 <iprintf>
 800e0ce:	200a      	movs	r0, #10
 800e0d0:	f00c f81e 	bl	801a110 <putchar>
        phost->EnumState = ENUM_GET_CFG_DESC;
 800e0d4:	687b      	ldr	r3, [r7, #4]
 800e0d6:	2203      	movs	r2, #3
 800e0d8:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800e0da:	687b      	ldr	r3, [r7, #4]
 800e0dc:	7919      	ldrb	r1, [r3, #4]
 800e0de:	687b      	ldr	r3, [r7, #4]
 800e0e0:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800e0e4:	687b      	ldr	r3, [r7, #4]
 800e0e6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800e0ea:	687a      	ldr	r2, [r7, #4]
 800e0ec:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800e0ee:	b292      	uxth	r2, r2
 800e0f0:	9202      	str	r2, [sp, #8]
 800e0f2:	2200      	movs	r2, #0
 800e0f4:	9201      	str	r2, [sp, #4]
 800e0f6:	9300      	str	r3, [sp, #0]
 800e0f8:	4603      	mov	r3, r0
 800e0fa:	2280      	movs	r2, #128	; 0x80
 800e0fc:	6878      	ldr	r0, [r7, #4]
 800e0fe:	f000 ff7f 	bl	800f000 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800e102:	687b      	ldr	r3, [r7, #4]
 800e104:	7959      	ldrb	r1, [r3, #5]
 800e106:	687b      	ldr	r3, [r7, #4]
 800e108:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800e10c:	687b      	ldr	r3, [r7, #4]
 800e10e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800e112:	687a      	ldr	r2, [r7, #4]
 800e114:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800e116:	b292      	uxth	r2, r2
 800e118:	9202      	str	r2, [sp, #8]
 800e11a:	2200      	movs	r2, #0
 800e11c:	9201      	str	r2, [sp, #4]
 800e11e:	9300      	str	r3, [sp, #0]
 800e120:	4603      	mov	r3, r0
 800e122:	2200      	movs	r2, #0
 800e124:	6878      	ldr	r0, [r7, #4]
 800e126:	f000 ff6b 	bl	800f000 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800e12a:	e166      	b.n	800e3fa <USBH_HandleEnum+0x526>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800e12c:	7bbb      	ldrb	r3, [r7, #14]
 800e12e:	2b03      	cmp	r3, #3
 800e130:	f040 8163 	bne.w	800e3fa <USBH_HandleEnum+0x526>
        USBH_ErrLog("Control error: Device Set Address request failed");
 800e134:	4850      	ldr	r0, [pc, #320]	; (800e278 <USBH_HandleEnum+0x3a4>)
 800e136:	f00b ffd3 	bl	801a0e0 <iprintf>
 800e13a:	4856      	ldr	r0, [pc, #344]	; (800e294 <USBH_HandleEnum+0x3c0>)
 800e13c:	f00b ffd0 	bl	801a0e0 <iprintf>
 800e140:	200a      	movs	r0, #10
 800e142:	f00b ffe5 	bl	801a110 <putchar>
        USBH_UsrLog("Control error, Device not Responding Please unplug the Device.");
 800e146:	484e      	ldr	r0, [pc, #312]	; (800e280 <USBH_HandleEnum+0x3ac>)
 800e148:	f00b ffca 	bl	801a0e0 <iprintf>
 800e14c:	200a      	movs	r0, #10
 800e14e:	f00b ffdf 	bl	801a110 <putchar>
        phost->gState = HOST_ABORT_STATE;
 800e152:	687b      	ldr	r3, [r7, #4]
 800e154:	220d      	movs	r2, #13
 800e156:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800e158:	687b      	ldr	r3, [r7, #4]
 800e15a:	2200      	movs	r2, #0
 800e15c:	705a      	strb	r2, [r3, #1]
      break;
 800e15e:	e14c      	b.n	800e3fa <USBH_HandleEnum+0x526>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800e160:	2109      	movs	r1, #9
 800e162:	6878      	ldr	r0, [r7, #4]
 800e164:	f000 fa1e 	bl	800e5a4 <USBH_Get_CfgDesc>
 800e168:	4603      	mov	r3, r0
 800e16a:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800e16c:	7bbb      	ldrb	r3, [r7, #14]
 800e16e:	2b00      	cmp	r3, #0
 800e170:	d103      	bne.n	800e17a <USBH_HandleEnum+0x2a6>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800e172:	687b      	ldr	r3, [r7, #4]
 800e174:	2204      	movs	r2, #4
 800e176:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800e178:	e141      	b.n	800e3fe <USBH_HandleEnum+0x52a>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800e17a:	7bbb      	ldrb	r3, [r7, #14]
 800e17c:	2b03      	cmp	r3, #3
 800e17e:	f040 813e 	bne.w	800e3fe <USBH_HandleEnum+0x52a>
        USBH_ErrLog("Control error: Get Device configuration descriptor request failed");
 800e182:	483d      	ldr	r0, [pc, #244]	; (800e278 <USBH_HandleEnum+0x3a4>)
 800e184:	f00b ffac 	bl	801a0e0 <iprintf>
 800e188:	4843      	ldr	r0, [pc, #268]	; (800e298 <USBH_HandleEnum+0x3c4>)
 800e18a:	f00b ffa9 	bl	801a0e0 <iprintf>
 800e18e:	200a      	movs	r0, #10
 800e190:	f00b ffbe 	bl	801a110 <putchar>
        phost->device.EnumCnt++;
 800e194:	687b      	ldr	r3, [r7, #4]
 800e196:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800e19a:	3301      	adds	r3, #1
 800e19c:	b2da      	uxtb	r2, r3
 800e19e:	687b      	ldr	r3, [r7, #4]
 800e1a0:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800e1a4:	687b      	ldr	r3, [r7, #4]
 800e1a6:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800e1aa:	2b03      	cmp	r3, #3
 800e1ac:	d909      	bls.n	800e1c2 <USBH_HandleEnum+0x2ee>
          USBH_UsrLog("Control error, Device not Responding Please unplug the Device.");
 800e1ae:	4834      	ldr	r0, [pc, #208]	; (800e280 <USBH_HandleEnum+0x3ac>)
 800e1b0:	f00b ff96 	bl	801a0e0 <iprintf>
 800e1b4:	200a      	movs	r0, #10
 800e1b6:	f00b ffab 	bl	801a110 <putchar>
          phost->gState = HOST_ABORT_STATE;
 800e1ba:	687b      	ldr	r3, [r7, #4]
 800e1bc:	220d      	movs	r2, #13
 800e1be:	701a      	strb	r2, [r3, #0]
      break;
 800e1c0:	e11d      	b.n	800e3fe <USBH_HandleEnum+0x52a>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800e1c2:	687b      	ldr	r3, [r7, #4]
 800e1c4:	795b      	ldrb	r3, [r3, #5]
 800e1c6:	4619      	mov	r1, r3
 800e1c8:	6878      	ldr	r0, [r7, #4]
 800e1ca:	f000 ff69 	bl	800f0a0 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800e1ce:	687b      	ldr	r3, [r7, #4]
 800e1d0:	791b      	ldrb	r3, [r3, #4]
 800e1d2:	4619      	mov	r1, r3
 800e1d4:	6878      	ldr	r0, [r7, #4]
 800e1d6:	f000 ff63 	bl	800f0a0 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800e1da:	687b      	ldr	r3, [r7, #4]
 800e1dc:	2200      	movs	r2, #0
 800e1de:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800e1e0:	687b      	ldr	r3, [r7, #4]
 800e1e2:	2200      	movs	r2, #0
 800e1e4:	701a      	strb	r2, [r3, #0]
      break;
 800e1e6:	e10a      	b.n	800e3fe <USBH_HandleEnum+0x52a>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800e1e8:	687b      	ldr	r3, [r7, #4]
 800e1ea:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 800e1ee:	4619      	mov	r1, r3
 800e1f0:	6878      	ldr	r0, [r7, #4]
 800e1f2:	f000 f9d7 	bl	800e5a4 <USBH_Get_CfgDesc>
 800e1f6:	4603      	mov	r3, r0
 800e1f8:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800e1fa:	7bbb      	ldrb	r3, [r7, #14]
 800e1fc:	2b00      	cmp	r3, #0
 800e1fe:	d103      	bne.n	800e208 <USBH_HandleEnum+0x334>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800e200:	687b      	ldr	r3, [r7, #4]
 800e202:	2205      	movs	r2, #5
 800e204:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800e206:	e0fc      	b.n	800e402 <USBH_HandleEnum+0x52e>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800e208:	7bbb      	ldrb	r3, [r7, #14]
 800e20a:	2b03      	cmp	r3, #3
 800e20c:	f040 80f9 	bne.w	800e402 <USBH_HandleEnum+0x52e>
        USBH_ErrLog("Control error: Get Device configuration descriptor request failed");
 800e210:	4819      	ldr	r0, [pc, #100]	; (800e278 <USBH_HandleEnum+0x3a4>)
 800e212:	f00b ff65 	bl	801a0e0 <iprintf>
 800e216:	4820      	ldr	r0, [pc, #128]	; (800e298 <USBH_HandleEnum+0x3c4>)
 800e218:	f00b ff62 	bl	801a0e0 <iprintf>
 800e21c:	200a      	movs	r0, #10
 800e21e:	f00b ff77 	bl	801a110 <putchar>
        phost->device.EnumCnt++;
 800e222:	687b      	ldr	r3, [r7, #4]
 800e224:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800e228:	3301      	adds	r3, #1
 800e22a:	b2da      	uxtb	r2, r3
 800e22c:	687b      	ldr	r3, [r7, #4]
 800e22e:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800e232:	687b      	ldr	r3, [r7, #4]
 800e234:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800e238:	2b03      	cmp	r3, #3
 800e23a:	d909      	bls.n	800e250 <USBH_HandleEnum+0x37c>
          USBH_UsrLog("Control error, Device not Responding Please unplug the Device.");
 800e23c:	4810      	ldr	r0, [pc, #64]	; (800e280 <USBH_HandleEnum+0x3ac>)
 800e23e:	f00b ff4f 	bl	801a0e0 <iprintf>
 800e242:	200a      	movs	r0, #10
 800e244:	f00b ff64 	bl	801a110 <putchar>
          phost->gState = HOST_ABORT_STATE;
 800e248:	687b      	ldr	r3, [r7, #4]
 800e24a:	220d      	movs	r2, #13
 800e24c:	701a      	strb	r2, [r3, #0]
      break;
 800e24e:	e0d8      	b.n	800e402 <USBH_HandleEnum+0x52e>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800e250:	687b      	ldr	r3, [r7, #4]
 800e252:	795b      	ldrb	r3, [r3, #5]
 800e254:	4619      	mov	r1, r3
 800e256:	6878      	ldr	r0, [r7, #4]
 800e258:	f000 ff22 	bl	800f0a0 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800e25c:	687b      	ldr	r3, [r7, #4]
 800e25e:	791b      	ldrb	r3, [r3, #4]
 800e260:	4619      	mov	r1, r3
 800e262:	6878      	ldr	r0, [r7, #4]
 800e264:	f000 ff1c 	bl	800f0a0 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800e268:	687b      	ldr	r3, [r7, #4]
 800e26a:	2200      	movs	r2, #0
 800e26c:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800e26e:	687b      	ldr	r3, [r7, #4]
 800e270:	2200      	movs	r2, #0
 800e272:	701a      	strb	r2, [r3, #0]
      break;
 800e274:	e0c5      	b.n	800e402 <USBH_HandleEnum+0x52e>
 800e276:	bf00      	nop
 800e278:	0801b484 	.word	0x0801b484
 800e27c:	0801b6f0 	.word	0x0801b6f0
 800e280:	0801b724 	.word	0x0801b724
 800e284:	0801b764 	.word	0x0801b764
 800e288:	0801b770 	.word	0x0801b770
 800e28c:	0801b77c 	.word	0x0801b77c
 800e290:	0801b7b8 	.word	0x0801b7b8
 800e294:	0801b7d0 	.word	0x0801b7d0
 800e298:	0801b804 	.word	0x0801b804

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800e29c:	687b      	ldr	r3, [r7, #4]
 800e29e:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 800e2a2:	2b00      	cmp	r3, #0
 800e2a4:	d02a      	beq.n	800e2fc <USBH_HandleEnum+0x428>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800e2a6:	687b      	ldr	r3, [r7, #4]
 800e2a8:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 800e2ac:	687b      	ldr	r3, [r7, #4]
 800e2ae:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800e2b2:	23ff      	movs	r3, #255	; 0xff
 800e2b4:	6878      	ldr	r0, [r7, #4]
 800e2b6:	f000 f999 	bl	800e5ec <USBH_Get_StringDesc>
 800e2ba:	4603      	mov	r3, r0
 800e2bc:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800e2be:	7bbb      	ldrb	r3, [r7, #14]
 800e2c0:	2b00      	cmp	r3, #0
 800e2c2:	d10d      	bne.n	800e2e0 <USBH_HandleEnum+0x40c>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
 800e2c4:	687b      	ldr	r3, [r7, #4]
 800e2c6:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800e2ca:	4619      	mov	r1, r3
 800e2cc:	4853      	ldr	r0, [pc, #332]	; (800e41c <USBH_HandleEnum+0x548>)
 800e2ce:	f00b ff07 	bl	801a0e0 <iprintf>
 800e2d2:	200a      	movs	r0, #10
 800e2d4:	f00b ff1c 	bl	801a110 <putchar>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800e2d8:	687b      	ldr	r3, [r7, #4]
 800e2da:	2206      	movs	r2, #6
 800e2dc:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800e2de:	e092      	b.n	800e406 <USBH_HandleEnum+0x532>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800e2e0:	7bbb      	ldrb	r3, [r7, #14]
 800e2e2:	2b03      	cmp	r3, #3
 800e2e4:	f040 808f 	bne.w	800e406 <USBH_HandleEnum+0x532>
          USBH_UsrLog("Manufacturer : N/A");
 800e2e8:	484d      	ldr	r0, [pc, #308]	; (800e420 <USBH_HandleEnum+0x54c>)
 800e2ea:	f00b fef9 	bl	801a0e0 <iprintf>
 800e2ee:	200a      	movs	r0, #10
 800e2f0:	f00b ff0e 	bl	801a110 <putchar>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800e2f4:	687b      	ldr	r3, [r7, #4]
 800e2f6:	2206      	movs	r2, #6
 800e2f8:	705a      	strb	r2, [r3, #1]
      break;
 800e2fa:	e084      	b.n	800e406 <USBH_HandleEnum+0x532>
        USBH_UsrLog("Manufacturer : N/A");
 800e2fc:	4848      	ldr	r0, [pc, #288]	; (800e420 <USBH_HandleEnum+0x54c>)
 800e2fe:	f00b feef 	bl	801a0e0 <iprintf>
 800e302:	200a      	movs	r0, #10
 800e304:	f00b ff04 	bl	801a110 <putchar>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800e308:	687b      	ldr	r3, [r7, #4]
 800e30a:	2206      	movs	r2, #6
 800e30c:	705a      	strb	r2, [r3, #1]
      break;
 800e30e:	e07a      	b.n	800e406 <USBH_HandleEnum+0x532>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800e310:	687b      	ldr	r3, [r7, #4]
 800e312:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 800e316:	2b00      	cmp	r3, #0
 800e318:	d029      	beq.n	800e36e <USBH_HandleEnum+0x49a>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800e31a:	687b      	ldr	r3, [r7, #4]
 800e31c:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 800e320:	687b      	ldr	r3, [r7, #4]
 800e322:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800e326:	23ff      	movs	r3, #255	; 0xff
 800e328:	6878      	ldr	r0, [r7, #4]
 800e32a:	f000 f95f 	bl	800e5ec <USBH_Get_StringDesc>
 800e32e:	4603      	mov	r3, r0
 800e330:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800e332:	7bbb      	ldrb	r3, [r7, #14]
 800e334:	2b00      	cmp	r3, #0
 800e336:	d10d      	bne.n	800e354 <USBH_HandleEnum+0x480>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
 800e338:	687b      	ldr	r3, [r7, #4]
 800e33a:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800e33e:	4619      	mov	r1, r3
 800e340:	4838      	ldr	r0, [pc, #224]	; (800e424 <USBH_HandleEnum+0x550>)
 800e342:	f00b fecd 	bl	801a0e0 <iprintf>
 800e346:	200a      	movs	r0, #10
 800e348:	f00b fee2 	bl	801a110 <putchar>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800e34c:	687b      	ldr	r3, [r7, #4]
 800e34e:	2207      	movs	r2, #7
 800e350:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800e352:	e05a      	b.n	800e40a <USBH_HandleEnum+0x536>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800e354:	7bbb      	ldrb	r3, [r7, #14]
 800e356:	2b03      	cmp	r3, #3
 800e358:	d157      	bne.n	800e40a <USBH_HandleEnum+0x536>
          USBH_UsrLog("Product : N/A");
 800e35a:	4833      	ldr	r0, [pc, #204]	; (800e428 <USBH_HandleEnum+0x554>)
 800e35c:	f00b fec0 	bl	801a0e0 <iprintf>
 800e360:	200a      	movs	r0, #10
 800e362:	f00b fed5 	bl	801a110 <putchar>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800e366:	687b      	ldr	r3, [r7, #4]
 800e368:	2207      	movs	r2, #7
 800e36a:	705a      	strb	r2, [r3, #1]
      break;
 800e36c:	e04d      	b.n	800e40a <USBH_HandleEnum+0x536>
        USBH_UsrLog("Product : N/A");
 800e36e:	482e      	ldr	r0, [pc, #184]	; (800e428 <USBH_HandleEnum+0x554>)
 800e370:	f00b feb6 	bl	801a0e0 <iprintf>
 800e374:	200a      	movs	r0, #10
 800e376:	f00b fecb 	bl	801a110 <putchar>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800e37a:	687b      	ldr	r3, [r7, #4]
 800e37c:	2207      	movs	r2, #7
 800e37e:	705a      	strb	r2, [r3, #1]
      break;
 800e380:	e043      	b.n	800e40a <USBH_HandleEnum+0x536>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800e382:	687b      	ldr	r3, [r7, #4]
 800e384:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 800e388:	2b00      	cmp	r3, #0
 800e38a:	d027      	beq.n	800e3dc <USBH_HandleEnum+0x508>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800e38c:	687b      	ldr	r3, [r7, #4]
 800e38e:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 800e392:	687b      	ldr	r3, [r7, #4]
 800e394:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800e398:	23ff      	movs	r3, #255	; 0xff
 800e39a:	6878      	ldr	r0, [r7, #4]
 800e39c:	f000 f926 	bl	800e5ec <USBH_Get_StringDesc>
 800e3a0:	4603      	mov	r3, r0
 800e3a2:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800e3a4:	7bbb      	ldrb	r3, [r7, #14]
 800e3a6:	2b00      	cmp	r3, #0
 800e3a8:	d10c      	bne.n	800e3c4 <USBH_HandleEnum+0x4f0>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
 800e3aa:	687b      	ldr	r3, [r7, #4]
 800e3ac:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800e3b0:	4619      	mov	r1, r3
 800e3b2:	481e      	ldr	r0, [pc, #120]	; (800e42c <USBH_HandleEnum+0x558>)
 800e3b4:	f00b fe94 	bl	801a0e0 <iprintf>
 800e3b8:	200a      	movs	r0, #10
 800e3ba:	f00b fea9 	bl	801a110 <putchar>
          Status = USBH_OK;
 800e3be:	2300      	movs	r3, #0
 800e3c0:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800e3c2:	e024      	b.n	800e40e <USBH_HandleEnum+0x53a>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800e3c4:	7bbb      	ldrb	r3, [r7, #14]
 800e3c6:	2b03      	cmp	r3, #3
 800e3c8:	d121      	bne.n	800e40e <USBH_HandleEnum+0x53a>
          USBH_UsrLog("Serial Number : N/A");
 800e3ca:	4819      	ldr	r0, [pc, #100]	; (800e430 <USBH_HandleEnum+0x55c>)
 800e3cc:	f00b fe88 	bl	801a0e0 <iprintf>
 800e3d0:	200a      	movs	r0, #10
 800e3d2:	f00b fe9d 	bl	801a110 <putchar>
          Status = USBH_OK;
 800e3d6:	2300      	movs	r3, #0
 800e3d8:	73fb      	strb	r3, [r7, #15]
      break;
 800e3da:	e018      	b.n	800e40e <USBH_HandleEnum+0x53a>
        USBH_UsrLog("Serial Number : N/A");
 800e3dc:	4814      	ldr	r0, [pc, #80]	; (800e430 <USBH_HandleEnum+0x55c>)
 800e3de:	f00b fe7f 	bl	801a0e0 <iprintf>
 800e3e2:	200a      	movs	r0, #10
 800e3e4:	f00b fe94 	bl	801a110 <putchar>
        Status = USBH_OK;
 800e3e8:	2300      	movs	r3, #0
 800e3ea:	73fb      	strb	r3, [r7, #15]
      break;
 800e3ec:	e00f      	b.n	800e40e <USBH_HandleEnum+0x53a>

    default:
      break;
 800e3ee:	bf00      	nop
 800e3f0:	e00e      	b.n	800e410 <USBH_HandleEnum+0x53c>
      break;
 800e3f2:	bf00      	nop
 800e3f4:	e00c      	b.n	800e410 <USBH_HandleEnum+0x53c>
      break;
 800e3f6:	bf00      	nop
 800e3f8:	e00a      	b.n	800e410 <USBH_HandleEnum+0x53c>
      break;
 800e3fa:	bf00      	nop
 800e3fc:	e008      	b.n	800e410 <USBH_HandleEnum+0x53c>
      break;
 800e3fe:	bf00      	nop
 800e400:	e006      	b.n	800e410 <USBH_HandleEnum+0x53c>
      break;
 800e402:	bf00      	nop
 800e404:	e004      	b.n	800e410 <USBH_HandleEnum+0x53c>
      break;
 800e406:	bf00      	nop
 800e408:	e002      	b.n	800e410 <USBH_HandleEnum+0x53c>
      break;
 800e40a:	bf00      	nop
 800e40c:	e000      	b.n	800e410 <USBH_HandleEnum+0x53c>
      break;
 800e40e:	bf00      	nop
  }
  return Status;
 800e410:	7bfb      	ldrb	r3, [r7, #15]
}
 800e412:	4618      	mov	r0, r3
 800e414:	3710      	adds	r7, #16
 800e416:	46bd      	mov	sp, r7
 800e418:	bd80      	pop	{r7, pc}
 800e41a:	bf00      	nop
 800e41c:	0801b848 	.word	0x0801b848
 800e420:	0801b85c 	.word	0x0801b85c
 800e424:	0801b870 	.word	0x0801b870
 800e428:	0801b880 	.word	0x0801b880
 800e42c:	0801b890 	.word	0x0801b890
 800e430:	0801b8a4 	.word	0x0801b8a4

0800e434 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800e434:	b480      	push	{r7}
 800e436:	b083      	sub	sp, #12
 800e438:	af00      	add	r7, sp, #0
 800e43a:	6078      	str	r0, [r7, #4]
 800e43c:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800e43e:	687b      	ldr	r3, [r7, #4]
 800e440:	683a      	ldr	r2, [r7, #0]
 800e442:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 800e446:	bf00      	nop
 800e448:	370c      	adds	r7, #12
 800e44a:	46bd      	mov	sp, r7
 800e44c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e450:	4770      	bx	lr

0800e452 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800e452:	b580      	push	{r7, lr}
 800e454:	b082      	sub	sp, #8
 800e456:	af00      	add	r7, sp, #0
 800e458:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800e45a:	687b      	ldr	r3, [r7, #4]
 800e45c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800e460:	1c5a      	adds	r2, r3, #1
 800e462:	687b      	ldr	r3, [r7, #4]
 800e464:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 800e468:	6878      	ldr	r0, [r7, #4]
 800e46a:	f000 f804 	bl	800e476 <USBH_HandleSof>
}
 800e46e:	bf00      	nop
 800e470:	3708      	adds	r7, #8
 800e472:	46bd      	mov	sp, r7
 800e474:	bd80      	pop	{r7, pc}

0800e476 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800e476:	b580      	push	{r7, lr}
 800e478:	b082      	sub	sp, #8
 800e47a:	af00      	add	r7, sp, #0
 800e47c:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800e47e:	687b      	ldr	r3, [r7, #4]
 800e480:	781b      	ldrb	r3, [r3, #0]
 800e482:	b2db      	uxtb	r3, r3
 800e484:	2b0b      	cmp	r3, #11
 800e486:	d10a      	bne.n	800e49e <USBH_HandleSof+0x28>
 800e488:	687b      	ldr	r3, [r7, #4]
 800e48a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800e48e:	2b00      	cmp	r3, #0
 800e490:	d005      	beq.n	800e49e <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800e492:	687b      	ldr	r3, [r7, #4]
 800e494:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800e498:	699b      	ldr	r3, [r3, #24]
 800e49a:	6878      	ldr	r0, [r7, #4]
 800e49c:	4798      	blx	r3
  }
}
 800e49e:	bf00      	nop
 800e4a0:	3708      	adds	r7, #8
 800e4a2:	46bd      	mov	sp, r7
 800e4a4:	bd80      	pop	{r7, pc}

0800e4a6 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800e4a6:	b480      	push	{r7}
 800e4a8:	b083      	sub	sp, #12
 800e4aa:	af00      	add	r7, sp, #0
 800e4ac:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800e4ae:	687b      	ldr	r3, [r7, #4]
 800e4b0:	2201      	movs	r2, #1
 800e4b2:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return;
 800e4b6:	bf00      	nop
}
 800e4b8:	370c      	adds	r7, #12
 800e4ba:	46bd      	mov	sp, r7
 800e4bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4c0:	4770      	bx	lr

0800e4c2 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800e4c2:	b480      	push	{r7}
 800e4c4:	b083      	sub	sp, #12
 800e4c6:	af00      	add	r7, sp, #0
 800e4c8:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800e4ca:	687b      	ldr	r3, [r7, #4]
 800e4cc:	2200      	movs	r2, #0
 800e4ce:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 800e4d2:	bf00      	nop
}
 800e4d4:	370c      	adds	r7, #12
 800e4d6:	46bd      	mov	sp, r7
 800e4d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4dc:	4770      	bx	lr

0800e4de <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800e4de:	b480      	push	{r7}
 800e4e0:	b083      	sub	sp, #12
 800e4e2:	af00      	add	r7, sp, #0
 800e4e4:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800e4e6:	687b      	ldr	r3, [r7, #4]
 800e4e8:	2201      	movs	r2, #1
 800e4ea:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800e4ee:	687b      	ldr	r3, [r7, #4]
 800e4f0:	2200      	movs	r2, #0
 800e4f2:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800e4f6:	687b      	ldr	r3, [r7, #4]
 800e4f8:	2200      	movs	r2, #0
 800e4fa:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800e4fe:	2300      	movs	r3, #0
}
 800e500:	4618      	mov	r0, r3
 800e502:	370c      	adds	r7, #12
 800e504:	46bd      	mov	sp, r7
 800e506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e50a:	4770      	bx	lr

0800e50c <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800e50c:	b580      	push	{r7, lr}
 800e50e:	b082      	sub	sp, #8
 800e510:	af00      	add	r7, sp, #0
 800e512:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800e514:	687b      	ldr	r3, [r7, #4]
 800e516:	2201      	movs	r2, #1
 800e518:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 800e51c:	687b      	ldr	r3, [r7, #4]
 800e51e:	2200      	movs	r2, #0
 800e520:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 800e524:	687b      	ldr	r3, [r7, #4]
 800e526:	2200      	movs	r2, #0
 800e528:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  USBH_LL_Stop(phost);
 800e52c:	6878      	ldr	r0, [r7, #4]
 800e52e:	f00b fb2e 	bl	8019b8e <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe(phost, phost->Control.pipe_in);
 800e532:	687b      	ldr	r3, [r7, #4]
 800e534:	791b      	ldrb	r3, [r3, #4]
 800e536:	4619      	mov	r1, r3
 800e538:	6878      	ldr	r0, [r7, #4]
 800e53a:	f000 fdb1 	bl	800f0a0 <USBH_FreePipe>
  USBH_FreePipe(phost, phost->Control.pipe_out);
 800e53e:	687b      	ldr	r3, [r7, #4]
 800e540:	795b      	ldrb	r3, [r3, #5]
 800e542:	4619      	mov	r1, r3
 800e544:	6878      	ldr	r0, [r7, #4]
 800e546:	f000 fdab 	bl	800f0a0 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800e54a:	2300      	movs	r3, #0
}
 800e54c:	4618      	mov	r0, r3
 800e54e:	3708      	adds	r7, #8
 800e550:	46bd      	mov	sp, r7
 800e552:	bd80      	pop	{r7, pc}

0800e554 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 800e554:	b580      	push	{r7, lr}
 800e556:	b086      	sub	sp, #24
 800e558:	af02      	add	r7, sp, #8
 800e55a:	6078      	str	r0, [r7, #4]
 800e55c:	460b      	mov	r3, r1
 800e55e:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_DEVICE, phost->device.Data,
 800e560:	687b      	ldr	r3, [r7, #4]
 800e562:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 800e566:	78fb      	ldrb	r3, [r7, #3]
 800e568:	b29b      	uxth	r3, r3
 800e56a:	9300      	str	r3, [sp, #0]
 800e56c:	4613      	mov	r3, r2
 800e56e:	f44f 7280 	mov.w	r2, #256	; 0x100
 800e572:	2100      	movs	r1, #0
 800e574:	6878      	ldr	r0, [r7, #4]
 800e576:	f000 f864 	bl	800e642 <USBH_GetDescriptor>
 800e57a:	4603      	mov	r3, r0
 800e57c:	73fb      	strb	r3, [r7, #15]
 800e57e:	7bfb      	ldrb	r3, [r7, #15]
 800e580:	2b00      	cmp	r3, #0
 800e582:	d10a      	bne.n	800e59a <USBH_Get_DevDesc+0x46>
                                   (uint16_t)length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 800e584:	687b      	ldr	r3, [r7, #4]
 800e586:	f203 3026 	addw	r0, r3, #806	; 0x326
 800e58a:	687b      	ldr	r3, [r7, #4]
 800e58c:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800e590:	78fa      	ldrb	r2, [r7, #3]
 800e592:	b292      	uxth	r2, r2
 800e594:	4619      	mov	r1, r3
 800e596:	f000 f918 	bl	800e7ca <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 800e59a:	7bfb      	ldrb	r3, [r7, #15]
}
 800e59c:	4618      	mov	r0, r3
 800e59e:	3710      	adds	r7, #16
 800e5a0:	46bd      	mov	sp, r7
 800e5a2:	bd80      	pop	{r7, pc}

0800e5a4 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 800e5a4:	b580      	push	{r7, lr}
 800e5a6:	b086      	sub	sp, #24
 800e5a8:	af02      	add	r7, sp, #8
 800e5aa:	6078      	str	r0, [r7, #4]
 800e5ac:	460b      	mov	r3, r1
 800e5ae:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;;
 800e5b0:	687b      	ldr	r3, [r7, #4]
 800e5b2:	331c      	adds	r3, #28
 800e5b4:	60fb      	str	r3, [r7, #12]

  if ((status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800e5b6:	887b      	ldrh	r3, [r7, #2]
 800e5b8:	9300      	str	r3, [sp, #0]
 800e5ba:	68fb      	ldr	r3, [r7, #12]
 800e5bc:	f44f 7200 	mov.w	r2, #512	; 0x200
 800e5c0:	2100      	movs	r1, #0
 800e5c2:	6878      	ldr	r0, [r7, #4]
 800e5c4:	f000 f83d 	bl	800e642 <USBH_GetDescriptor>
 800e5c8:	4603      	mov	r3, r0
 800e5ca:	72fb      	strb	r3, [r7, #11]
 800e5cc:	7afb      	ldrb	r3, [r7, #11]
 800e5ce:	2b00      	cmp	r3, #0
 800e5d0:	d107      	bne.n	800e5e2 <USBH_Get_CfgDesc+0x3e>
                                   USB_DESC_CONFIGURATION, pData, length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseCfgDesc(&phost->device.CfgDesc, pData, length);
 800e5d2:	687b      	ldr	r3, [r7, #4]
 800e5d4:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800e5d8:	887a      	ldrh	r2, [r7, #2]
 800e5da:	68f9      	ldr	r1, [r7, #12]
 800e5dc:	4618      	mov	r0, r3
 800e5de:	f000 f964 	bl	800e8aa <USBH_ParseCfgDesc>
  }

  return status;
 800e5e2:	7afb      	ldrb	r3, [r7, #11]
}
 800e5e4:	4618      	mov	r0, r3
 800e5e6:	3710      	adds	r7, #16
 800e5e8:	46bd      	mov	sp, r7
 800e5ea:	bd80      	pop	{r7, pc}

0800e5ec <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 800e5ec:	b580      	push	{r7, lr}
 800e5ee:	b088      	sub	sp, #32
 800e5f0:	af02      	add	r7, sp, #8
 800e5f2:	60f8      	str	r0, [r7, #12]
 800e5f4:	607a      	str	r2, [r7, #4]
 800e5f6:	461a      	mov	r2, r3
 800e5f8:	460b      	mov	r3, r1
 800e5fa:	72fb      	strb	r3, [r7, #11]
 800e5fc:	4613      	mov	r3, r2
 800e5fe:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
 800e600:	7afb      	ldrb	r3, [r7, #11]
 800e602:	b29b      	uxth	r3, r3
 800e604:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800e608:	b29a      	uxth	r2, r3
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_STRING | string_index,
                                   phost->device.Data, length)) == USBH_OK)
 800e60a:	68fb      	ldr	r3, [r7, #12]
 800e60c:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 800e610:	893b      	ldrh	r3, [r7, #8]
 800e612:	9300      	str	r3, [sp, #0]
 800e614:	460b      	mov	r3, r1
 800e616:	2100      	movs	r1, #0
 800e618:	68f8      	ldr	r0, [r7, #12]
 800e61a:	f000 f812 	bl	800e642 <USBH_GetDescriptor>
 800e61e:	4603      	mov	r3, r0
 800e620:	75fb      	strb	r3, [r7, #23]
 800e622:	7dfb      	ldrb	r3, [r7, #23]
 800e624:	2b00      	cmp	r3, #0
 800e626:	d107      	bne.n	800e638 <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800e628:	68fb      	ldr	r3, [r7, #12]
 800e62a:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800e62e:	893a      	ldrh	r2, [r7, #8]
 800e630:	6879      	ldr	r1, [r7, #4]
 800e632:	4618      	mov	r0, r3
 800e634:	f000 fa37 	bl	800eaa6 <USBH_ParseStringDesc>
  }

  return status;
 800e638:	7dfb      	ldrb	r3, [r7, #23]
}
 800e63a:	4618      	mov	r0, r3
 800e63c:	3718      	adds	r7, #24
 800e63e:	46bd      	mov	sp, r7
 800e640:	bd80      	pop	{r7, pc}

0800e642 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 800e642:	b580      	push	{r7, lr}
 800e644:	b084      	sub	sp, #16
 800e646:	af00      	add	r7, sp, #0
 800e648:	60f8      	str	r0, [r7, #12]
 800e64a:	607b      	str	r3, [r7, #4]
 800e64c:	460b      	mov	r3, r1
 800e64e:	72fb      	strb	r3, [r7, #11]
 800e650:	4613      	mov	r3, r2
 800e652:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800e654:	68fb      	ldr	r3, [r7, #12]
 800e656:	789b      	ldrb	r3, [r3, #2]
 800e658:	2b01      	cmp	r3, #1
 800e65a:	d11c      	bne.n	800e696 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800e65c:	7afb      	ldrb	r3, [r7, #11]
 800e65e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800e662:	b2da      	uxtb	r2, r3
 800e664:	68fb      	ldr	r3, [r7, #12]
 800e666:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800e668:	68fb      	ldr	r3, [r7, #12]
 800e66a:	2206      	movs	r2, #6
 800e66c:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800e66e:	68fb      	ldr	r3, [r7, #12]
 800e670:	893a      	ldrh	r2, [r7, #8]
 800e672:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800e674:	893b      	ldrh	r3, [r7, #8]
 800e676:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800e67a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800e67e:	d104      	bne.n	800e68a <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800e680:	68fb      	ldr	r3, [r7, #12]
 800e682:	f240 4209 	movw	r2, #1033	; 0x409
 800e686:	829a      	strh	r2, [r3, #20]
 800e688:	e002      	b.n	800e690 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800e68a:	68fb      	ldr	r3, [r7, #12]
 800e68c:	2200      	movs	r2, #0
 800e68e:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800e690:	68fb      	ldr	r3, [r7, #12]
 800e692:	8b3a      	ldrh	r2, [r7, #24]
 800e694:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800e696:	8b3b      	ldrh	r3, [r7, #24]
 800e698:	461a      	mov	r2, r3
 800e69a:	6879      	ldr	r1, [r7, #4]
 800e69c:	68f8      	ldr	r0, [r7, #12]
 800e69e:	f000 fa50 	bl	800eb42 <USBH_CtlReq>
 800e6a2:	4603      	mov	r3, r0
}
 800e6a4:	4618      	mov	r0, r3
 800e6a6:	3710      	adds	r7, #16
 800e6a8:	46bd      	mov	sp, r7
 800e6aa:	bd80      	pop	{r7, pc}

0800e6ac <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800e6ac:	b580      	push	{r7, lr}
 800e6ae:	b082      	sub	sp, #8
 800e6b0:	af00      	add	r7, sp, #0
 800e6b2:	6078      	str	r0, [r7, #4]
 800e6b4:	460b      	mov	r3, r1
 800e6b6:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800e6b8:	687b      	ldr	r3, [r7, #4]
 800e6ba:	789b      	ldrb	r3, [r3, #2]
 800e6bc:	2b01      	cmp	r3, #1
 800e6be:	d10f      	bne.n	800e6e0 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800e6c0:	687b      	ldr	r3, [r7, #4]
 800e6c2:	2200      	movs	r2, #0
 800e6c4:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800e6c6:	687b      	ldr	r3, [r7, #4]
 800e6c8:	2205      	movs	r2, #5
 800e6ca:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800e6cc:	78fb      	ldrb	r3, [r7, #3]
 800e6ce:	b29a      	uxth	r2, r3
 800e6d0:	687b      	ldr	r3, [r7, #4]
 800e6d2:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800e6d4:	687b      	ldr	r3, [r7, #4]
 800e6d6:	2200      	movs	r2, #0
 800e6d8:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800e6da:	687b      	ldr	r3, [r7, #4]
 800e6dc:	2200      	movs	r2, #0
 800e6de:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800e6e0:	2200      	movs	r2, #0
 800e6e2:	2100      	movs	r1, #0
 800e6e4:	6878      	ldr	r0, [r7, #4]
 800e6e6:	f000 fa2c 	bl	800eb42 <USBH_CtlReq>
 800e6ea:	4603      	mov	r3, r0
}
 800e6ec:	4618      	mov	r0, r3
 800e6ee:	3708      	adds	r7, #8
 800e6f0:	46bd      	mov	sp, r7
 800e6f2:	bd80      	pop	{r7, pc}

0800e6f4 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800e6f4:	b580      	push	{r7, lr}
 800e6f6:	b082      	sub	sp, #8
 800e6f8:	af00      	add	r7, sp, #0
 800e6fa:	6078      	str	r0, [r7, #4]
 800e6fc:	460b      	mov	r3, r1
 800e6fe:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800e700:	687b      	ldr	r3, [r7, #4]
 800e702:	789b      	ldrb	r3, [r3, #2]
 800e704:	2b01      	cmp	r3, #1
 800e706:	d10e      	bne.n	800e726 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800e708:	687b      	ldr	r3, [r7, #4]
 800e70a:	2200      	movs	r2, #0
 800e70c:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800e70e:	687b      	ldr	r3, [r7, #4]
 800e710:	2209      	movs	r2, #9
 800e712:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800e714:	687b      	ldr	r3, [r7, #4]
 800e716:	887a      	ldrh	r2, [r7, #2]
 800e718:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800e71a:	687b      	ldr	r3, [r7, #4]
 800e71c:	2200      	movs	r2, #0
 800e71e:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800e720:	687b      	ldr	r3, [r7, #4]
 800e722:	2200      	movs	r2, #0
 800e724:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800e726:	2200      	movs	r2, #0
 800e728:	2100      	movs	r1, #0
 800e72a:	6878      	ldr	r0, [r7, #4]
 800e72c:	f000 fa09 	bl	800eb42 <USBH_CtlReq>
 800e730:	4603      	mov	r3, r0
}
 800e732:	4618      	mov	r0, r3
 800e734:	3708      	adds	r7, #8
 800e736:	46bd      	mov	sp, r7
 800e738:	bd80      	pop	{r7, pc}

0800e73a <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
*/
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800e73a:	b580      	push	{r7, lr}
 800e73c:	b082      	sub	sp, #8
 800e73e:	af00      	add	r7, sp, #0
 800e740:	6078      	str	r0, [r7, #4]
 800e742:	460b      	mov	r3, r1
 800e744:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800e746:	687b      	ldr	r3, [r7, #4]
 800e748:	789b      	ldrb	r3, [r3, #2]
 800e74a:	2b01      	cmp	r3, #1
 800e74c:	d10f      	bne.n	800e76e <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800e74e:	687b      	ldr	r3, [r7, #4]
 800e750:	2200      	movs	r2, #0
 800e752:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800e754:	687b      	ldr	r3, [r7, #4]
 800e756:	2203      	movs	r2, #3
 800e758:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800e75a:	78fb      	ldrb	r3, [r7, #3]
 800e75c:	b29a      	uxth	r2, r3
 800e75e:	687b      	ldr	r3, [r7, #4]
 800e760:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800e762:	687b      	ldr	r3, [r7, #4]
 800e764:	2200      	movs	r2, #0
 800e766:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800e768:	687b      	ldr	r3, [r7, #4]
 800e76a:	2200      	movs	r2, #0
 800e76c:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800e76e:	2200      	movs	r2, #0
 800e770:	2100      	movs	r1, #0
 800e772:	6878      	ldr	r0, [r7, #4]
 800e774:	f000 f9e5 	bl	800eb42 <USBH_CtlReq>
 800e778:	4603      	mov	r3, r0
}
 800e77a:	4618      	mov	r0, r3
 800e77c:	3708      	adds	r7, #8
 800e77e:	46bd      	mov	sp, r7
 800e780:	bd80      	pop	{r7, pc}

0800e782 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800e782:	b580      	push	{r7, lr}
 800e784:	b082      	sub	sp, #8
 800e786:	af00      	add	r7, sp, #0
 800e788:	6078      	str	r0, [r7, #4]
 800e78a:	460b      	mov	r3, r1
 800e78c:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800e78e:	687b      	ldr	r3, [r7, #4]
 800e790:	789b      	ldrb	r3, [r3, #2]
 800e792:	2b01      	cmp	r3, #1
 800e794:	d10f      	bne.n	800e7b6 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800e796:	687b      	ldr	r3, [r7, #4]
 800e798:	2202      	movs	r2, #2
 800e79a:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800e79c:	687b      	ldr	r3, [r7, #4]
 800e79e:	2201      	movs	r2, #1
 800e7a0:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800e7a2:	687b      	ldr	r3, [r7, #4]
 800e7a4:	2200      	movs	r2, #0
 800e7a6:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800e7a8:	78fb      	ldrb	r3, [r7, #3]
 800e7aa:	b29a      	uxth	r2, r3
 800e7ac:	687b      	ldr	r3, [r7, #4]
 800e7ae:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800e7b0:	687b      	ldr	r3, [r7, #4]
 800e7b2:	2200      	movs	r2, #0
 800e7b4:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U, 0U);
 800e7b6:	2200      	movs	r2, #0
 800e7b8:	2100      	movs	r1, #0
 800e7ba:	6878      	ldr	r0, [r7, #4]
 800e7bc:	f000 f9c1 	bl	800eb42 <USBH_CtlReq>
 800e7c0:	4603      	mov	r3, r0
}
 800e7c2:	4618      	mov	r0, r3
 800e7c4:	3708      	adds	r7, #8
 800e7c6:	46bd      	mov	sp, r7
 800e7c8:	bd80      	pop	{r7, pc}

0800e7ca <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 800e7ca:	b480      	push	{r7}
 800e7cc:	b085      	sub	sp, #20
 800e7ce:	af00      	add	r7, sp, #0
 800e7d0:	60f8      	str	r0, [r7, #12]
 800e7d2:	60b9      	str	r1, [r7, #8]
 800e7d4:	4613      	mov	r3, r2
 800e7d6:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 800e7d8:	68bb      	ldr	r3, [r7, #8]
 800e7da:	781a      	ldrb	r2, [r3, #0]
 800e7dc:	68fb      	ldr	r3, [r7, #12]
 800e7de:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 800e7e0:	68bb      	ldr	r3, [r7, #8]
 800e7e2:	785a      	ldrb	r2, [r3, #1]
 800e7e4:	68fb      	ldr	r3, [r7, #12]
 800e7e6:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 800e7e8:	68bb      	ldr	r3, [r7, #8]
 800e7ea:	3302      	adds	r3, #2
 800e7ec:	781b      	ldrb	r3, [r3, #0]
 800e7ee:	b29a      	uxth	r2, r3
 800e7f0:	68bb      	ldr	r3, [r7, #8]
 800e7f2:	3303      	adds	r3, #3
 800e7f4:	781b      	ldrb	r3, [r3, #0]
 800e7f6:	b29b      	uxth	r3, r3
 800e7f8:	021b      	lsls	r3, r3, #8
 800e7fa:	b29b      	uxth	r3, r3
 800e7fc:	4313      	orrs	r3, r2
 800e7fe:	b29a      	uxth	r2, r3
 800e800:	68fb      	ldr	r3, [r7, #12]
 800e802:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 800e804:	68bb      	ldr	r3, [r7, #8]
 800e806:	791a      	ldrb	r2, [r3, #4]
 800e808:	68fb      	ldr	r3, [r7, #12]
 800e80a:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 800e80c:	68bb      	ldr	r3, [r7, #8]
 800e80e:	795a      	ldrb	r2, [r3, #5]
 800e810:	68fb      	ldr	r3, [r7, #12]
 800e812:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 800e814:	68bb      	ldr	r3, [r7, #8]
 800e816:	799a      	ldrb	r2, [r3, #6]
 800e818:	68fb      	ldr	r3, [r7, #12]
 800e81a:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 800e81c:	68bb      	ldr	r3, [r7, #8]
 800e81e:	79da      	ldrb	r2, [r3, #7]
 800e820:	68fb      	ldr	r3, [r7, #12]
 800e822:	71da      	strb	r2, [r3, #7]

  if (length > 8U)
 800e824:	88fb      	ldrh	r3, [r7, #6]
 800e826:	2b08      	cmp	r3, #8
 800e828:	d939      	bls.n	800e89e <USBH_ParseDevDesc+0xd4>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 800e82a:	68bb      	ldr	r3, [r7, #8]
 800e82c:	3308      	adds	r3, #8
 800e82e:	781b      	ldrb	r3, [r3, #0]
 800e830:	b29a      	uxth	r2, r3
 800e832:	68bb      	ldr	r3, [r7, #8]
 800e834:	3309      	adds	r3, #9
 800e836:	781b      	ldrb	r3, [r3, #0]
 800e838:	b29b      	uxth	r3, r3
 800e83a:	021b      	lsls	r3, r3, #8
 800e83c:	b29b      	uxth	r3, r3
 800e83e:	4313      	orrs	r3, r2
 800e840:	b29a      	uxth	r2, r3
 800e842:	68fb      	ldr	r3, [r7, #12]
 800e844:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 800e846:	68bb      	ldr	r3, [r7, #8]
 800e848:	330a      	adds	r3, #10
 800e84a:	781b      	ldrb	r3, [r3, #0]
 800e84c:	b29a      	uxth	r2, r3
 800e84e:	68bb      	ldr	r3, [r7, #8]
 800e850:	330b      	adds	r3, #11
 800e852:	781b      	ldrb	r3, [r3, #0]
 800e854:	b29b      	uxth	r3, r3
 800e856:	021b      	lsls	r3, r3, #8
 800e858:	b29b      	uxth	r3, r3
 800e85a:	4313      	orrs	r3, r2
 800e85c:	b29a      	uxth	r2, r3
 800e85e:	68fb      	ldr	r3, [r7, #12]
 800e860:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 800e862:	68bb      	ldr	r3, [r7, #8]
 800e864:	330c      	adds	r3, #12
 800e866:	781b      	ldrb	r3, [r3, #0]
 800e868:	b29a      	uxth	r2, r3
 800e86a:	68bb      	ldr	r3, [r7, #8]
 800e86c:	330d      	adds	r3, #13
 800e86e:	781b      	ldrb	r3, [r3, #0]
 800e870:	b29b      	uxth	r3, r3
 800e872:	021b      	lsls	r3, r3, #8
 800e874:	b29b      	uxth	r3, r3
 800e876:	4313      	orrs	r3, r2
 800e878:	b29a      	uxth	r2, r3
 800e87a:	68fb      	ldr	r3, [r7, #12]
 800e87c:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 800e87e:	68bb      	ldr	r3, [r7, #8]
 800e880:	7b9a      	ldrb	r2, [r3, #14]
 800e882:	68fb      	ldr	r3, [r7, #12]
 800e884:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 800e886:	68bb      	ldr	r3, [r7, #8]
 800e888:	7bda      	ldrb	r2, [r3, #15]
 800e88a:	68fb      	ldr	r3, [r7, #12]
 800e88c:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 800e88e:	68bb      	ldr	r3, [r7, #8]
 800e890:	7c1a      	ldrb	r2, [r3, #16]
 800e892:	68fb      	ldr	r3, [r7, #12]
 800e894:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 800e896:	68bb      	ldr	r3, [r7, #8]
 800e898:	7c5a      	ldrb	r2, [r3, #17]
 800e89a:	68fb      	ldr	r3, [r7, #12]
 800e89c:	745a      	strb	r2, [r3, #17]
  }
}
 800e89e:	bf00      	nop
 800e8a0:	3714      	adds	r7, #20
 800e8a2:	46bd      	mov	sp, r7
 800e8a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8a8:	4770      	bx	lr

0800e8aa <USBH_ParseCfgDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseCfgDesc(USBH_CfgDescTypeDef *cfg_desc, uint8_t *buf,
                              uint16_t length)
{
 800e8aa:	b580      	push	{r7, lr}
 800e8ac:	b08a      	sub	sp, #40	; 0x28
 800e8ae:	af00      	add	r7, sp, #0
 800e8b0:	60f8      	str	r0, [r7, #12]
 800e8b2:	60b9      	str	r1, [r7, #8]
 800e8b4:	4613      	mov	r3, r2
 800e8b6:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 800e8b8:	68bb      	ldr	r3, [r7, #8]
 800e8ba:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800e8bc:	2300      	movs	r3, #0
 800e8be:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t                      ep_ix = 0U;
 800e8c2:	2300      	movs	r3, #0
 800e8c4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 800e8c8:	68bb      	ldr	r3, [r7, #8]
 800e8ca:	627b      	str	r3, [r7, #36]	; 0x24

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 800e8cc:	68bb      	ldr	r3, [r7, #8]
 800e8ce:	781a      	ldrb	r2, [r3, #0]
 800e8d0:	68fb      	ldr	r3, [r7, #12]
 800e8d2:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 800e8d4:	68bb      	ldr	r3, [r7, #8]
 800e8d6:	785a      	ldrb	r2, [r3, #1]
 800e8d8:	68fb      	ldr	r3, [r7, #12]
 800e8da:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16(buf + 2);
 800e8dc:	68bb      	ldr	r3, [r7, #8]
 800e8de:	3302      	adds	r3, #2
 800e8e0:	781b      	ldrb	r3, [r3, #0]
 800e8e2:	b29a      	uxth	r2, r3
 800e8e4:	68bb      	ldr	r3, [r7, #8]
 800e8e6:	3303      	adds	r3, #3
 800e8e8:	781b      	ldrb	r3, [r3, #0]
 800e8ea:	b29b      	uxth	r3, r3
 800e8ec:	021b      	lsls	r3, r3, #8
 800e8ee:	b29b      	uxth	r3, r3
 800e8f0:	4313      	orrs	r3, r2
 800e8f2:	b29a      	uxth	r2, r3
 800e8f4:	68fb      	ldr	r3, [r7, #12]
 800e8f6:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 800e8f8:	68bb      	ldr	r3, [r7, #8]
 800e8fa:	791a      	ldrb	r2, [r3, #4]
 800e8fc:	68fb      	ldr	r3, [r7, #12]
 800e8fe:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 800e900:	68bb      	ldr	r3, [r7, #8]
 800e902:	795a      	ldrb	r2, [r3, #5]
 800e904:	68fb      	ldr	r3, [r7, #12]
 800e906:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 800e908:	68bb      	ldr	r3, [r7, #8]
 800e90a:	799a      	ldrb	r2, [r3, #6]
 800e90c:	68fb      	ldr	r3, [r7, #12]
 800e90e:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 800e910:	68bb      	ldr	r3, [r7, #8]
 800e912:	79da      	ldrb	r2, [r3, #7]
 800e914:	68fb      	ldr	r3, [r7, #12]
 800e916:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 800e918:	68bb      	ldr	r3, [r7, #8]
 800e91a:	7a1a      	ldrb	r2, [r3, #8]
 800e91c:	68fb      	ldr	r3, [r7, #12]
 800e91e:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800e920:	88fb      	ldrh	r3, [r7, #6]
 800e922:	2b09      	cmp	r3, #9
 800e924:	d95f      	bls.n	800e9e6 <USBH_ParseCfgDesc+0x13c>
  {
    ptr = USB_LEN_CFG_DESC;
 800e926:	2309      	movs	r3, #9
 800e928:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 800e92a:	2300      	movs	r3, #0
 800e92c:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800e92e:	e051      	b.n	800e9d4 <USBH_ParseCfgDesc+0x12a>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800e930:	f107 0316 	add.w	r3, r7, #22
 800e934:	4619      	mov	r1, r3
 800e936:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800e938:	f000 f8e8 	bl	800eb0c <USBH_GetNextDesc>
 800e93c:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 800e93e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e940:	785b      	ldrb	r3, [r3, #1]
 800e942:	2b04      	cmp	r3, #4
 800e944:	d146      	bne.n	800e9d4 <USBH_ParseCfgDesc+0x12a>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 800e946:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e94a:	221a      	movs	r2, #26
 800e94c:	fb02 f303 	mul.w	r3, r2, r3
 800e950:	3308      	adds	r3, #8
 800e952:	68fa      	ldr	r2, [r7, #12]
 800e954:	4413      	add	r3, r2
 800e956:	3302      	adds	r3, #2
 800e958:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800e95a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800e95c:	69f8      	ldr	r0, [r7, #28]
 800e95e:	f000 f846 	bl	800e9ee <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800e962:	2300      	movs	r3, #0
 800e964:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;
 800e968:	2300      	movs	r3, #0
 800e96a:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800e96c:	e022      	b.n	800e9b4 <USBH_ParseCfgDesc+0x10a>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800e96e:	f107 0316 	add.w	r3, r7, #22
 800e972:	4619      	mov	r1, r3
 800e974:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800e976:	f000 f8c9 	bl	800eb0c <USBH_GetNextDesc>
 800e97a:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 800e97c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e97e:	785b      	ldrb	r3, [r3, #1]
 800e980:	2b05      	cmp	r3, #5
 800e982:	d117      	bne.n	800e9b4 <USBH_ParseCfgDesc+0x10a>
          {
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800e984:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e988:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800e98c:	3201      	adds	r2, #1
 800e98e:	00d2      	lsls	r2, r2, #3
 800e990:	211a      	movs	r1, #26
 800e992:	fb01 f303 	mul.w	r3, r1, r3
 800e996:	4413      	add	r3, r2
 800e998:	3308      	adds	r3, #8
 800e99a:	68fa      	ldr	r2, [r7, #12]
 800e99c:	4413      	add	r3, r2
 800e99e:	3304      	adds	r3, #4
 800e9a0:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc(pep, (uint8_t *)(void *)pdesc);
 800e9a2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800e9a4:	69b8      	ldr	r0, [r7, #24]
 800e9a6:	f000 f851 	bl	800ea4c <USBH_ParseEPDesc>
            ep_ix++;
 800e9aa:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800e9ae:	3301      	adds	r3, #1
 800e9b0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800e9b4:	69fb      	ldr	r3, [r7, #28]
 800e9b6:	791b      	ldrb	r3, [r3, #4]
 800e9b8:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800e9bc:	429a      	cmp	r2, r3
 800e9be:	d204      	bcs.n	800e9ca <USBH_ParseCfgDesc+0x120>
 800e9c0:	68fb      	ldr	r3, [r7, #12]
 800e9c2:	885a      	ldrh	r2, [r3, #2]
 800e9c4:	8afb      	ldrh	r3, [r7, #22]
 800e9c6:	429a      	cmp	r2, r3
 800e9c8:	d8d1      	bhi.n	800e96e <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 800e9ca:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e9ce:	3301      	adds	r3, #1
 800e9d0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800e9d4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e9d8:	2b01      	cmp	r3, #1
 800e9da:	d804      	bhi.n	800e9e6 <USBH_ParseCfgDesc+0x13c>
 800e9dc:	68fb      	ldr	r3, [r7, #12]
 800e9de:	885a      	ldrh	r2, [r3, #2]
 800e9e0:	8afb      	ldrh	r3, [r7, #22]
 800e9e2:	429a      	cmp	r2, r3
 800e9e4:	d8a4      	bhi.n	800e930 <USBH_ParseCfgDesc+0x86>
      }
    }
  }
}
 800e9e6:	bf00      	nop
 800e9e8:	3728      	adds	r7, #40	; 0x28
 800e9ea:	46bd      	mov	sp, r7
 800e9ec:	bd80      	pop	{r7, pc}

0800e9ee <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 800e9ee:	b480      	push	{r7}
 800e9f0:	b083      	sub	sp, #12
 800e9f2:	af00      	add	r7, sp, #0
 800e9f4:	6078      	str	r0, [r7, #4]
 800e9f6:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 800e9f8:	683b      	ldr	r3, [r7, #0]
 800e9fa:	781a      	ldrb	r2, [r3, #0]
 800e9fc:	687b      	ldr	r3, [r7, #4]
 800e9fe:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 800ea00:	683b      	ldr	r3, [r7, #0]
 800ea02:	785a      	ldrb	r2, [r3, #1]
 800ea04:	687b      	ldr	r3, [r7, #4]
 800ea06:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 800ea08:	683b      	ldr	r3, [r7, #0]
 800ea0a:	789a      	ldrb	r2, [r3, #2]
 800ea0c:	687b      	ldr	r3, [r7, #4]
 800ea0e:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 800ea10:	683b      	ldr	r3, [r7, #0]
 800ea12:	78da      	ldrb	r2, [r3, #3]
 800ea14:	687b      	ldr	r3, [r7, #4]
 800ea16:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 800ea18:	683b      	ldr	r3, [r7, #0]
 800ea1a:	791a      	ldrb	r2, [r3, #4]
 800ea1c:	687b      	ldr	r3, [r7, #4]
 800ea1e:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 800ea20:	683b      	ldr	r3, [r7, #0]
 800ea22:	795a      	ldrb	r2, [r3, #5]
 800ea24:	687b      	ldr	r3, [r7, #4]
 800ea26:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 800ea28:	683b      	ldr	r3, [r7, #0]
 800ea2a:	799a      	ldrb	r2, [r3, #6]
 800ea2c:	687b      	ldr	r3, [r7, #4]
 800ea2e:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 800ea30:	683b      	ldr	r3, [r7, #0]
 800ea32:	79da      	ldrb	r2, [r3, #7]
 800ea34:	687b      	ldr	r3, [r7, #4]
 800ea36:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 800ea38:	683b      	ldr	r3, [r7, #0]
 800ea3a:	7a1a      	ldrb	r2, [r3, #8]
 800ea3c:	687b      	ldr	r3, [r7, #4]
 800ea3e:	721a      	strb	r2, [r3, #8]
}
 800ea40:	bf00      	nop
 800ea42:	370c      	adds	r7, #12
 800ea44:	46bd      	mov	sp, r7
 800ea46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea4a:	4770      	bx	lr

0800ea4c <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc(USBH_EpDescTypeDef  *ep_descriptor,
                              uint8_t *buf)
{
 800ea4c:	b480      	push	{r7}
 800ea4e:	b083      	sub	sp, #12
 800ea50:	af00      	add	r7, sp, #0
 800ea52:	6078      	str	r0, [r7, #4]
 800ea54:	6039      	str	r1, [r7, #0]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 800ea56:	683b      	ldr	r3, [r7, #0]
 800ea58:	781a      	ldrb	r2, [r3, #0]
 800ea5a:	687b      	ldr	r3, [r7, #4]
 800ea5c:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 800ea5e:	683b      	ldr	r3, [r7, #0]
 800ea60:	785a      	ldrb	r2, [r3, #1]
 800ea62:	687b      	ldr	r3, [r7, #4]
 800ea64:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 800ea66:	683b      	ldr	r3, [r7, #0]
 800ea68:	789a      	ldrb	r2, [r3, #2]
 800ea6a:	687b      	ldr	r3, [r7, #4]
 800ea6c:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 800ea6e:	683b      	ldr	r3, [r7, #0]
 800ea70:	78da      	ldrb	r2, [r3, #3]
 800ea72:	687b      	ldr	r3, [r7, #4]
 800ea74:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 800ea76:	683b      	ldr	r3, [r7, #0]
 800ea78:	3304      	adds	r3, #4
 800ea7a:	781b      	ldrb	r3, [r3, #0]
 800ea7c:	b29a      	uxth	r2, r3
 800ea7e:	683b      	ldr	r3, [r7, #0]
 800ea80:	3305      	adds	r3, #5
 800ea82:	781b      	ldrb	r3, [r3, #0]
 800ea84:	b29b      	uxth	r3, r3
 800ea86:	021b      	lsls	r3, r3, #8
 800ea88:	b29b      	uxth	r3, r3
 800ea8a:	4313      	orrs	r3, r2
 800ea8c:	b29a      	uxth	r2, r3
 800ea8e:	687b      	ldr	r3, [r7, #4]
 800ea90:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 800ea92:	683b      	ldr	r3, [r7, #0]
 800ea94:	799a      	ldrb	r2, [r3, #6]
 800ea96:	687b      	ldr	r3, [r7, #4]
 800ea98:	719a      	strb	r2, [r3, #6]
}
 800ea9a:	bf00      	nop
 800ea9c:	370c      	adds	r7, #12
 800ea9e:	46bd      	mov	sp, r7
 800eaa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaa4:	4770      	bx	lr

0800eaa6 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800eaa6:	b480      	push	{r7}
 800eaa8:	b087      	sub	sp, #28
 800eaaa:	af00      	add	r7, sp, #0
 800eaac:	60f8      	str	r0, [r7, #12]
 800eaae:	60b9      	str	r1, [r7, #8]
 800eab0:	4613      	mov	r3, r2
 800eab2:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800eab4:	68fb      	ldr	r3, [r7, #12]
 800eab6:	3301      	adds	r3, #1
 800eab8:	781b      	ldrb	r3, [r3, #0]
 800eaba:	2b03      	cmp	r3, #3
 800eabc:	d120      	bne.n	800eb00 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800eabe:	68fb      	ldr	r3, [r7, #12]
 800eac0:	781b      	ldrb	r3, [r3, #0]
 800eac2:	1e9a      	subs	r2, r3, #2
 800eac4:	88fb      	ldrh	r3, [r7, #6]
 800eac6:	4293      	cmp	r3, r2
 800eac8:	bf28      	it	cs
 800eaca:	4613      	movcs	r3, r2
 800eacc:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800eace:	68fb      	ldr	r3, [r7, #12]
 800ead0:	3302      	adds	r3, #2
 800ead2:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800ead4:	2300      	movs	r3, #0
 800ead6:	82fb      	strh	r3, [r7, #22]
 800ead8:	e00b      	b.n	800eaf2 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800eada:	8afb      	ldrh	r3, [r7, #22]
 800eadc:	68fa      	ldr	r2, [r7, #12]
 800eade:	4413      	add	r3, r2
 800eae0:	781a      	ldrb	r2, [r3, #0]
 800eae2:	68bb      	ldr	r3, [r7, #8]
 800eae4:	701a      	strb	r2, [r3, #0]
      pdest++;
 800eae6:	68bb      	ldr	r3, [r7, #8]
 800eae8:	3301      	adds	r3, #1
 800eaea:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800eaec:	8afb      	ldrh	r3, [r7, #22]
 800eaee:	3302      	adds	r3, #2
 800eaf0:	82fb      	strh	r3, [r7, #22]
 800eaf2:	8afa      	ldrh	r2, [r7, #22]
 800eaf4:	8abb      	ldrh	r3, [r7, #20]
 800eaf6:	429a      	cmp	r2, r3
 800eaf8:	d3ef      	bcc.n	800eada <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800eafa:	68bb      	ldr	r3, [r7, #8]
 800eafc:	2200      	movs	r2, #0
 800eafe:	701a      	strb	r2, [r3, #0]
  }
}
 800eb00:	bf00      	nop
 800eb02:	371c      	adds	r7, #28
 800eb04:	46bd      	mov	sp, r7
 800eb06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb0a:	4770      	bx	lr

0800eb0c <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 800eb0c:	b480      	push	{r7}
 800eb0e:	b085      	sub	sp, #20
 800eb10:	af00      	add	r7, sp, #0
 800eb12:	6078      	str	r0, [r7, #4]
 800eb14:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800eb16:	683b      	ldr	r3, [r7, #0]
 800eb18:	881a      	ldrh	r2, [r3, #0]
 800eb1a:	687b      	ldr	r3, [r7, #4]
 800eb1c:	781b      	ldrb	r3, [r3, #0]
 800eb1e:	b29b      	uxth	r3, r3
 800eb20:	4413      	add	r3, r2
 800eb22:	b29a      	uxth	r2, r3
 800eb24:	683b      	ldr	r3, [r7, #0]
 800eb26:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800eb28:	687b      	ldr	r3, [r7, #4]
 800eb2a:	781b      	ldrb	r3, [r3, #0]
 800eb2c:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800eb2e:	687b      	ldr	r3, [r7, #4]
 800eb30:	4413      	add	r3, r2
 800eb32:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800eb34:	68fb      	ldr	r3, [r7, #12]
}
 800eb36:	4618      	mov	r0, r3
 800eb38:	3714      	adds	r7, #20
 800eb3a:	46bd      	mov	sp, r7
 800eb3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb40:	4770      	bx	lr

0800eb42 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800eb42:	b580      	push	{r7, lr}
 800eb44:	b086      	sub	sp, #24
 800eb46:	af00      	add	r7, sp, #0
 800eb48:	60f8      	str	r0, [r7, #12]
 800eb4a:	60b9      	str	r1, [r7, #8]
 800eb4c:	4613      	mov	r3, r2
 800eb4e:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800eb50:	2301      	movs	r3, #1
 800eb52:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800eb54:	68fb      	ldr	r3, [r7, #12]
 800eb56:	789b      	ldrb	r3, [r3, #2]
 800eb58:	2b01      	cmp	r3, #1
 800eb5a:	d002      	beq.n	800eb62 <USBH_CtlReq+0x20>
 800eb5c:	2b02      	cmp	r3, #2
 800eb5e:	d00f      	beq.n	800eb80 <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 800eb60:	e027      	b.n	800ebb2 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800eb62:	68fb      	ldr	r3, [r7, #12]
 800eb64:	68ba      	ldr	r2, [r7, #8]
 800eb66:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800eb68:	68fb      	ldr	r3, [r7, #12]
 800eb6a:	88fa      	ldrh	r2, [r7, #6]
 800eb6c:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800eb6e:	68fb      	ldr	r3, [r7, #12]
 800eb70:	2201      	movs	r2, #1
 800eb72:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800eb74:	68fb      	ldr	r3, [r7, #12]
 800eb76:	2202      	movs	r2, #2
 800eb78:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800eb7a:	2301      	movs	r3, #1
 800eb7c:	75fb      	strb	r3, [r7, #23]
      break;
 800eb7e:	e018      	b.n	800ebb2 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800eb80:	68f8      	ldr	r0, [r7, #12]
 800eb82:	f000 f81b 	bl	800ebbc <USBH_HandleControl>
 800eb86:	4603      	mov	r3, r0
 800eb88:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800eb8a:	7dfb      	ldrb	r3, [r7, #23]
 800eb8c:	2b00      	cmp	r3, #0
 800eb8e:	d002      	beq.n	800eb96 <USBH_CtlReq+0x54>
 800eb90:	7dfb      	ldrb	r3, [r7, #23]
 800eb92:	2b03      	cmp	r3, #3
 800eb94:	d106      	bne.n	800eba4 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800eb96:	68fb      	ldr	r3, [r7, #12]
 800eb98:	2201      	movs	r2, #1
 800eb9a:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800eb9c:	68fb      	ldr	r3, [r7, #12]
 800eb9e:	2200      	movs	r2, #0
 800eba0:	761a      	strb	r2, [r3, #24]
      break;
 800eba2:	e005      	b.n	800ebb0 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800eba4:	7dfb      	ldrb	r3, [r7, #23]
 800eba6:	2b02      	cmp	r3, #2
 800eba8:	d102      	bne.n	800ebb0 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800ebaa:	68fb      	ldr	r3, [r7, #12]
 800ebac:	2201      	movs	r2, #1
 800ebae:	709a      	strb	r2, [r3, #2]
      break;
 800ebb0:	bf00      	nop
  }
  return status;
 800ebb2:	7dfb      	ldrb	r3, [r7, #23]
}
 800ebb4:	4618      	mov	r0, r3
 800ebb6:	3718      	adds	r7, #24
 800ebb8:	46bd      	mov	sp, r7
 800ebba:	bd80      	pop	{r7, pc}

0800ebbc <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800ebbc:	b580      	push	{r7, lr}
 800ebbe:	b086      	sub	sp, #24
 800ebc0:	af02      	add	r7, sp, #8
 800ebc2:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800ebc4:	2301      	movs	r3, #1
 800ebc6:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800ebc8:	2300      	movs	r3, #0
 800ebca:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800ebcc:	687b      	ldr	r3, [r7, #4]
 800ebce:	7e1b      	ldrb	r3, [r3, #24]
 800ebd0:	3b01      	subs	r3, #1
 800ebd2:	2b0a      	cmp	r3, #10
 800ebd4:	f200 815f 	bhi.w	800ee96 <USBH_HandleControl+0x2da>
 800ebd8:	a201      	add	r2, pc, #4	; (adr r2, 800ebe0 <USBH_HandleControl+0x24>)
 800ebda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ebde:	bf00      	nop
 800ebe0:	0800ec0d 	.word	0x0800ec0d
 800ebe4:	0800ec27 	.word	0x0800ec27
 800ebe8:	0800ec91 	.word	0x0800ec91
 800ebec:	0800ecb7 	.word	0x0800ecb7
 800ebf0:	0800ecef 	.word	0x0800ecef
 800ebf4:	0800ed19 	.word	0x0800ed19
 800ebf8:	0800ed6b 	.word	0x0800ed6b
 800ebfc:	0800ed8d 	.word	0x0800ed8d
 800ec00:	0800edc9 	.word	0x0800edc9
 800ec04:	0800edef 	.word	0x0800edef
 800ec08:	0800ee2d 	.word	0x0800ee2d
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800ec0c:	687b      	ldr	r3, [r7, #4]
 800ec0e:	f103 0110 	add.w	r1, r3, #16
 800ec12:	687b      	ldr	r3, [r7, #4]
 800ec14:	795b      	ldrb	r3, [r3, #5]
 800ec16:	461a      	mov	r2, r3
 800ec18:	6878      	ldr	r0, [r7, #4]
 800ec1a:	f000 f951 	bl	800eec0 <USBH_CtlSendSetup>
                        phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800ec1e:	687b      	ldr	r3, [r7, #4]
 800ec20:	2202      	movs	r2, #2
 800ec22:	761a      	strb	r2, [r3, #24]
      break;
 800ec24:	e142      	b.n	800eeac <USBH_HandleControl+0x2f0>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800ec26:	687b      	ldr	r3, [r7, #4]
 800ec28:	795b      	ldrb	r3, [r3, #5]
 800ec2a:	4619      	mov	r1, r3
 800ec2c:	6878      	ldr	r0, [r7, #4]
 800ec2e:	f00b f89d 	bl	8019d6c <USBH_LL_GetURBState>
 800ec32:	4603      	mov	r3, r0
 800ec34:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800ec36:	7bbb      	ldrb	r3, [r7, #14]
 800ec38:	2b01      	cmp	r3, #1
 800ec3a:	d11e      	bne.n	800ec7a <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800ec3c:	687b      	ldr	r3, [r7, #4]
 800ec3e:	7c1b      	ldrb	r3, [r3, #16]
 800ec40:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800ec44:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800ec46:	687b      	ldr	r3, [r7, #4]
 800ec48:	8adb      	ldrh	r3, [r3, #22]
 800ec4a:	2b00      	cmp	r3, #0
 800ec4c:	d00a      	beq.n	800ec64 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800ec4e:	7b7b      	ldrb	r3, [r7, #13]
 800ec50:	2b80      	cmp	r3, #128	; 0x80
 800ec52:	d103      	bne.n	800ec5c <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800ec54:	687b      	ldr	r3, [r7, #4]
 800ec56:	2203      	movs	r2, #3
 800ec58:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800ec5a:	e11e      	b.n	800ee9a <USBH_HandleControl+0x2de>
            phost->Control.state = CTRL_DATA_OUT;
 800ec5c:	687b      	ldr	r3, [r7, #4]
 800ec5e:	2205      	movs	r2, #5
 800ec60:	761a      	strb	r2, [r3, #24]
      break;
 800ec62:	e11a      	b.n	800ee9a <USBH_HandleControl+0x2de>
          if (direction == USB_D2H)
 800ec64:	7b7b      	ldrb	r3, [r7, #13]
 800ec66:	2b80      	cmp	r3, #128	; 0x80
 800ec68:	d103      	bne.n	800ec72 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800ec6a:	687b      	ldr	r3, [r7, #4]
 800ec6c:	2209      	movs	r2, #9
 800ec6e:	761a      	strb	r2, [r3, #24]
      break;
 800ec70:	e113      	b.n	800ee9a <USBH_HandleControl+0x2de>
            phost->Control.state = CTRL_STATUS_IN;
 800ec72:	687b      	ldr	r3, [r7, #4]
 800ec74:	2207      	movs	r2, #7
 800ec76:	761a      	strb	r2, [r3, #24]
      break;
 800ec78:	e10f      	b.n	800ee9a <USBH_HandleControl+0x2de>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800ec7a:	7bbb      	ldrb	r3, [r7, #14]
 800ec7c:	2b04      	cmp	r3, #4
 800ec7e:	d003      	beq.n	800ec88 <USBH_HandleControl+0xcc>
 800ec80:	7bbb      	ldrb	r3, [r7, #14]
 800ec82:	2b02      	cmp	r3, #2
 800ec84:	f040 8109 	bne.w	800ee9a <USBH_HandleControl+0x2de>
          phost->Control.state = CTRL_ERROR;
 800ec88:	687b      	ldr	r3, [r7, #4]
 800ec8a:	220b      	movs	r2, #11
 800ec8c:	761a      	strb	r2, [r3, #24]
      break;
 800ec8e:	e104      	b.n	800ee9a <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800ec90:	687b      	ldr	r3, [r7, #4]
 800ec92:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800ec96:	b29a      	uxth	r2, r3
 800ec98:	687b      	ldr	r3, [r7, #4]
 800ec9a:	81da      	strh	r2, [r3, #14]
      USBH_CtlReceiveData(phost, phost->Control.buff, phost->Control.length,
 800ec9c:	687b      	ldr	r3, [r7, #4]
 800ec9e:	6899      	ldr	r1, [r3, #8]
 800eca0:	687b      	ldr	r3, [r7, #4]
 800eca2:	899a      	ldrh	r2, [r3, #12]
 800eca4:	687b      	ldr	r3, [r7, #4]
 800eca6:	791b      	ldrb	r3, [r3, #4]
 800eca8:	6878      	ldr	r0, [r7, #4]
 800ecaa:	f000 f948 	bl	800ef3e <USBH_CtlReceiveData>
                          phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800ecae:	687b      	ldr	r3, [r7, #4]
 800ecb0:	2204      	movs	r2, #4
 800ecb2:	761a      	strb	r2, [r3, #24]
      break;
 800ecb4:	e0fa      	b.n	800eeac <USBH_HandleControl+0x2f0>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800ecb6:	687b      	ldr	r3, [r7, #4]
 800ecb8:	791b      	ldrb	r3, [r3, #4]
 800ecba:	4619      	mov	r1, r3
 800ecbc:	6878      	ldr	r0, [r7, #4]
 800ecbe:	f00b f855 	bl	8019d6c <USBH_LL_GetURBState>
 800ecc2:	4603      	mov	r3, r0
 800ecc4:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800ecc6:	7bbb      	ldrb	r3, [r7, #14]
 800ecc8:	2b01      	cmp	r3, #1
 800ecca:	d102      	bne.n	800ecd2 <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800eccc:	687b      	ldr	r3, [r7, #4]
 800ecce:	2209      	movs	r2, #9
 800ecd0:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 800ecd2:	7bbb      	ldrb	r3, [r7, #14]
 800ecd4:	2b05      	cmp	r3, #5
 800ecd6:	d102      	bne.n	800ecde <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 800ecd8:	2303      	movs	r3, #3
 800ecda:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800ecdc:	e0df      	b.n	800ee9e <USBH_HandleControl+0x2e2>
        if (URB_Status == USBH_URB_ERROR)
 800ecde:	7bbb      	ldrb	r3, [r7, #14]
 800ece0:	2b04      	cmp	r3, #4
 800ece2:	f040 80dc 	bne.w	800ee9e <USBH_HandleControl+0x2e2>
          phost->Control.state = CTRL_ERROR;
 800ece6:	687b      	ldr	r3, [r7, #4]
 800ece8:	220b      	movs	r2, #11
 800ecea:	761a      	strb	r2, [r3, #24]
      break;
 800ecec:	e0d7      	b.n	800ee9e <USBH_HandleControl+0x2e2>

    case CTRL_DATA_OUT:

      USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800ecee:	687b      	ldr	r3, [r7, #4]
 800ecf0:	6899      	ldr	r1, [r3, #8]
 800ecf2:	687b      	ldr	r3, [r7, #4]
 800ecf4:	899a      	ldrh	r2, [r3, #12]
 800ecf6:	687b      	ldr	r3, [r7, #4]
 800ecf8:	795b      	ldrb	r3, [r3, #5]
 800ecfa:	2001      	movs	r0, #1
 800ecfc:	9000      	str	r0, [sp, #0]
 800ecfe:	6878      	ldr	r0, [r7, #4]
 800ed00:	f000 f8f8 	bl	800eef4 <USBH_CtlSendData>
                       phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800ed04:	687b      	ldr	r3, [r7, #4]
 800ed06:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800ed0a:	b29a      	uxth	r2, r3
 800ed0c:	687b      	ldr	r3, [r7, #4]
 800ed0e:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800ed10:	687b      	ldr	r3, [r7, #4]
 800ed12:	2206      	movs	r2, #6
 800ed14:	761a      	strb	r2, [r3, #24]
      break;
 800ed16:	e0c9      	b.n	800eeac <USBH_HandleControl+0x2f0>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800ed18:	687b      	ldr	r3, [r7, #4]
 800ed1a:	795b      	ldrb	r3, [r3, #5]
 800ed1c:	4619      	mov	r1, r3
 800ed1e:	6878      	ldr	r0, [r7, #4]
 800ed20:	f00b f824 	bl	8019d6c <USBH_LL_GetURBState>
 800ed24:	4603      	mov	r3, r0
 800ed26:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800ed28:	7bbb      	ldrb	r3, [r7, #14]
 800ed2a:	2b01      	cmp	r3, #1
 800ed2c:	d103      	bne.n	800ed36 <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800ed2e:	687b      	ldr	r3, [r7, #4]
 800ed30:	2207      	movs	r2, #7
 800ed32:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800ed34:	e0b5      	b.n	800eea2 <USBH_HandleControl+0x2e6>
      else if (URB_Status == USBH_URB_STALL)
 800ed36:	7bbb      	ldrb	r3, [r7, #14]
 800ed38:	2b05      	cmp	r3, #5
 800ed3a:	d105      	bne.n	800ed48 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 800ed3c:	687b      	ldr	r3, [r7, #4]
 800ed3e:	220c      	movs	r2, #12
 800ed40:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800ed42:	2303      	movs	r3, #3
 800ed44:	73fb      	strb	r3, [r7, #15]
      break;
 800ed46:	e0ac      	b.n	800eea2 <USBH_HandleControl+0x2e6>
      else if (URB_Status == USBH_URB_NOTREADY)
 800ed48:	7bbb      	ldrb	r3, [r7, #14]
 800ed4a:	2b02      	cmp	r3, #2
 800ed4c:	d103      	bne.n	800ed56 <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 800ed4e:	687b      	ldr	r3, [r7, #4]
 800ed50:	2205      	movs	r2, #5
 800ed52:	761a      	strb	r2, [r3, #24]
      break;
 800ed54:	e0a5      	b.n	800eea2 <USBH_HandleControl+0x2e6>
        if (URB_Status == USBH_URB_ERROR)
 800ed56:	7bbb      	ldrb	r3, [r7, #14]
 800ed58:	2b04      	cmp	r3, #4
 800ed5a:	f040 80a2 	bne.w	800eea2 <USBH_HandleControl+0x2e6>
          phost->Control.state = CTRL_ERROR;
 800ed5e:	687b      	ldr	r3, [r7, #4]
 800ed60:	220b      	movs	r2, #11
 800ed62:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800ed64:	2302      	movs	r3, #2
 800ed66:	73fb      	strb	r3, [r7, #15]
      break;
 800ed68:	e09b      	b.n	800eea2 <USBH_HandleControl+0x2e6>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      USBH_CtlReceiveData(phost, 0U, 0U, phost->Control.pipe_in);
 800ed6a:	687b      	ldr	r3, [r7, #4]
 800ed6c:	791b      	ldrb	r3, [r3, #4]
 800ed6e:	2200      	movs	r2, #0
 800ed70:	2100      	movs	r1, #0
 800ed72:	6878      	ldr	r0, [r7, #4]
 800ed74:	f000 f8e3 	bl	800ef3e <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800ed78:	687b      	ldr	r3, [r7, #4]
 800ed7a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800ed7e:	b29a      	uxth	r2, r3
 800ed80:	687b      	ldr	r3, [r7, #4]
 800ed82:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800ed84:	687b      	ldr	r3, [r7, #4]
 800ed86:	2208      	movs	r2, #8
 800ed88:	761a      	strb	r2, [r3, #24]

      break;
 800ed8a:	e08f      	b.n	800eeac <USBH_HandleControl+0x2f0>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800ed8c:	687b      	ldr	r3, [r7, #4]
 800ed8e:	791b      	ldrb	r3, [r3, #4]
 800ed90:	4619      	mov	r1, r3
 800ed92:	6878      	ldr	r0, [r7, #4]
 800ed94:	f00a ffea 	bl	8019d6c <USBH_LL_GetURBState>
 800ed98:	4603      	mov	r3, r0
 800ed9a:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800ed9c:	7bbb      	ldrb	r3, [r7, #14]
 800ed9e:	2b01      	cmp	r3, #1
 800eda0:	d105      	bne.n	800edae <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800eda2:	687b      	ldr	r3, [r7, #4]
 800eda4:	220d      	movs	r2, #13
 800eda6:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800eda8:	2300      	movs	r3, #0
 800edaa:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800edac:	e07b      	b.n	800eea6 <USBH_HandleControl+0x2ea>
      else if (URB_Status == USBH_URB_ERROR)
 800edae:	7bbb      	ldrb	r3, [r7, #14]
 800edb0:	2b04      	cmp	r3, #4
 800edb2:	d103      	bne.n	800edbc <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 800edb4:	687b      	ldr	r3, [r7, #4]
 800edb6:	220b      	movs	r2, #11
 800edb8:	761a      	strb	r2, [r3, #24]
      break;
 800edba:	e074      	b.n	800eea6 <USBH_HandleControl+0x2ea>
        if (URB_Status == USBH_URB_STALL)
 800edbc:	7bbb      	ldrb	r3, [r7, #14]
 800edbe:	2b05      	cmp	r3, #5
 800edc0:	d171      	bne.n	800eea6 <USBH_HandleControl+0x2ea>
          status = USBH_NOT_SUPPORTED;
 800edc2:	2303      	movs	r3, #3
 800edc4:	73fb      	strb	r3, [r7, #15]
      break;
 800edc6:	e06e      	b.n	800eea6 <USBH_HandleControl+0x2ea>

    case CTRL_STATUS_OUT:
      USBH_CtlSendData(phost, 0U, 0U, phost->Control.pipe_out, 1U);
 800edc8:	687b      	ldr	r3, [r7, #4]
 800edca:	795b      	ldrb	r3, [r3, #5]
 800edcc:	2201      	movs	r2, #1
 800edce:	9200      	str	r2, [sp, #0]
 800edd0:	2200      	movs	r2, #0
 800edd2:	2100      	movs	r1, #0
 800edd4:	6878      	ldr	r0, [r7, #4]
 800edd6:	f000 f88d 	bl	800eef4 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800edda:	687b      	ldr	r3, [r7, #4]
 800eddc:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800ede0:	b29a      	uxth	r2, r3
 800ede2:	687b      	ldr	r3, [r7, #4]
 800ede4:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800ede6:	687b      	ldr	r3, [r7, #4]
 800ede8:	220a      	movs	r2, #10
 800edea:	761a      	strb	r2, [r3, #24]
      break;
 800edec:	e05e      	b.n	800eeac <USBH_HandleControl+0x2f0>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800edee:	687b      	ldr	r3, [r7, #4]
 800edf0:	795b      	ldrb	r3, [r3, #5]
 800edf2:	4619      	mov	r1, r3
 800edf4:	6878      	ldr	r0, [r7, #4]
 800edf6:	f00a ffb9 	bl	8019d6c <USBH_LL_GetURBState>
 800edfa:	4603      	mov	r3, r0
 800edfc:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800edfe:	7bbb      	ldrb	r3, [r7, #14]
 800ee00:	2b01      	cmp	r3, #1
 800ee02:	d105      	bne.n	800ee10 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 800ee04:	2300      	movs	r3, #0
 800ee06:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800ee08:	687b      	ldr	r3, [r7, #4]
 800ee0a:	220d      	movs	r2, #13
 800ee0c:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800ee0e:	e04c      	b.n	800eeaa <USBH_HandleControl+0x2ee>
      else if (URB_Status == USBH_URB_NOTREADY)
 800ee10:	7bbb      	ldrb	r3, [r7, #14]
 800ee12:	2b02      	cmp	r3, #2
 800ee14:	d103      	bne.n	800ee1e <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 800ee16:	687b      	ldr	r3, [r7, #4]
 800ee18:	2209      	movs	r2, #9
 800ee1a:	761a      	strb	r2, [r3, #24]
      break;
 800ee1c:	e045      	b.n	800eeaa <USBH_HandleControl+0x2ee>
        if (URB_Status == USBH_URB_ERROR)
 800ee1e:	7bbb      	ldrb	r3, [r7, #14]
 800ee20:	2b04      	cmp	r3, #4
 800ee22:	d142      	bne.n	800eeaa <USBH_HandleControl+0x2ee>
          phost->Control.state = CTRL_ERROR;
 800ee24:	687b      	ldr	r3, [r7, #4]
 800ee26:	220b      	movs	r2, #11
 800ee28:	761a      	strb	r2, [r3, #24]
      break;
 800ee2a:	e03e      	b.n	800eeaa <USBH_HandleControl+0x2ee>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800ee2c:	687b      	ldr	r3, [r7, #4]
 800ee2e:	7e5b      	ldrb	r3, [r3, #25]
 800ee30:	3301      	adds	r3, #1
 800ee32:	b2da      	uxtb	r2, r3
 800ee34:	687b      	ldr	r3, [r7, #4]
 800ee36:	765a      	strb	r2, [r3, #25]
 800ee38:	687b      	ldr	r3, [r7, #4]
 800ee3a:	7e5b      	ldrb	r3, [r3, #25]
 800ee3c:	2b02      	cmp	r3, #2
 800ee3e:	d806      	bhi.n	800ee4e <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800ee40:	687b      	ldr	r3, [r7, #4]
 800ee42:	2201      	movs	r2, #1
 800ee44:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800ee46:	687b      	ldr	r3, [r7, #4]
 800ee48:	2201      	movs	r2, #1
 800ee4a:	709a      	strb	r2, [r3, #2]
        USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800ee4c:	e02e      	b.n	800eeac <USBH_HandleControl+0x2f0>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800ee4e:	687b      	ldr	r3, [r7, #4]
 800ee50:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800ee54:	2106      	movs	r1, #6
 800ee56:	6878      	ldr	r0, [r7, #4]
 800ee58:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800ee5a:	687b      	ldr	r3, [r7, #4]
 800ee5c:	2200      	movs	r2, #0
 800ee5e:	765a      	strb	r2, [r3, #25]
        USBH_ErrLog("Control error: Device not responding");
 800ee60:	4815      	ldr	r0, [pc, #84]	; (800eeb8 <USBH_HandleControl+0x2fc>)
 800ee62:	f00b f93d 	bl	801a0e0 <iprintf>
 800ee66:	4815      	ldr	r0, [pc, #84]	; (800eebc <USBH_HandleControl+0x300>)
 800ee68:	f00b f93a 	bl	801a0e0 <iprintf>
 800ee6c:	200a      	movs	r0, #10
 800ee6e:	f00b f94f 	bl	801a110 <putchar>
        USBH_FreePipe(phost, phost->Control.pipe_out);
 800ee72:	687b      	ldr	r3, [r7, #4]
 800ee74:	795b      	ldrb	r3, [r3, #5]
 800ee76:	4619      	mov	r1, r3
 800ee78:	6878      	ldr	r0, [r7, #4]
 800ee7a:	f000 f911 	bl	800f0a0 <USBH_FreePipe>
        USBH_FreePipe(phost, phost->Control.pipe_in);
 800ee7e:	687b      	ldr	r3, [r7, #4]
 800ee80:	791b      	ldrb	r3, [r3, #4]
 800ee82:	4619      	mov	r1, r3
 800ee84:	6878      	ldr	r0, [r7, #4]
 800ee86:	f000 f90b 	bl	800f0a0 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800ee8a:	687b      	ldr	r3, [r7, #4]
 800ee8c:	2200      	movs	r2, #0
 800ee8e:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800ee90:	2302      	movs	r3, #2
 800ee92:	73fb      	strb	r3, [r7, #15]
      break;
 800ee94:	e00a      	b.n	800eeac <USBH_HandleControl+0x2f0>

    default:
      break;
 800ee96:	bf00      	nop
 800ee98:	e008      	b.n	800eeac <USBH_HandleControl+0x2f0>
      break;
 800ee9a:	bf00      	nop
 800ee9c:	e006      	b.n	800eeac <USBH_HandleControl+0x2f0>
      break;
 800ee9e:	bf00      	nop
 800eea0:	e004      	b.n	800eeac <USBH_HandleControl+0x2f0>
      break;
 800eea2:	bf00      	nop
 800eea4:	e002      	b.n	800eeac <USBH_HandleControl+0x2f0>
      break;
 800eea6:	bf00      	nop
 800eea8:	e000      	b.n	800eeac <USBH_HandleControl+0x2f0>
      break;
 800eeaa:	bf00      	nop
  }

  return status;
 800eeac:	7bfb      	ldrb	r3, [r7, #15]
}
 800eeae:	4618      	mov	r0, r3
 800eeb0:	3710      	adds	r7, #16
 800eeb2:	46bd      	mov	sp, r7
 800eeb4:	bd80      	pop	{r7, pc}
 800eeb6:	bf00      	nop
 800eeb8:	0801b8b8 	.word	0x0801b8b8
 800eebc:	0801b8c0 	.word	0x0801b8c0

0800eec0 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800eec0:	b580      	push	{r7, lr}
 800eec2:	b088      	sub	sp, #32
 800eec4:	af04      	add	r7, sp, #16
 800eec6:	60f8      	str	r0, [r7, #12]
 800eec8:	60b9      	str	r1, [r7, #8]
 800eeca:	4613      	mov	r3, r2
 800eecc:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800eece:	79f9      	ldrb	r1, [r7, #7]
 800eed0:	2300      	movs	r3, #0
 800eed2:	9303      	str	r3, [sp, #12]
 800eed4:	2308      	movs	r3, #8
 800eed6:	9302      	str	r3, [sp, #8]
 800eed8:	68bb      	ldr	r3, [r7, #8]
 800eeda:	9301      	str	r3, [sp, #4]
 800eedc:	2300      	movs	r3, #0
 800eede:	9300      	str	r3, [sp, #0]
 800eee0:	2300      	movs	r3, #0
 800eee2:	2200      	movs	r2, #0
 800eee4:	68f8      	ldr	r0, [r7, #12]
 800eee6:	f00a ff10 	bl	8019d0a <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_SETUP,       /* Type setup       */
                    buff,                 /* data buffer      */
                    USBH_SETUP_PKT_SIZE,  /* data length      */
                    0U);
  return USBH_OK;
 800eeea:	2300      	movs	r3, #0
}
 800eeec:	4618      	mov	r0, r3
 800eeee:	3710      	adds	r7, #16
 800eef0:	46bd      	mov	sp, r7
 800eef2:	bd80      	pop	{r7, pc}

0800eef4 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800eef4:	b580      	push	{r7, lr}
 800eef6:	b088      	sub	sp, #32
 800eef8:	af04      	add	r7, sp, #16
 800eefa:	60f8      	str	r0, [r7, #12]
 800eefc:	60b9      	str	r1, [r7, #8]
 800eefe:	4611      	mov	r1, r2
 800ef00:	461a      	mov	r2, r3
 800ef02:	460b      	mov	r3, r1
 800ef04:	80fb      	strh	r3, [r7, #6]
 800ef06:	4613      	mov	r3, r2
 800ef08:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800ef0a:	68fb      	ldr	r3, [r7, #12]
 800ef0c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800ef10:	2b00      	cmp	r3, #0
 800ef12:	d001      	beq.n	800ef18 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800ef14:	2300      	movs	r3, #0
 800ef16:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800ef18:	7979      	ldrb	r1, [r7, #5]
 800ef1a:	7e3b      	ldrb	r3, [r7, #24]
 800ef1c:	9303      	str	r3, [sp, #12]
 800ef1e:	88fb      	ldrh	r3, [r7, #6]
 800ef20:	9302      	str	r3, [sp, #8]
 800ef22:	68bb      	ldr	r3, [r7, #8]
 800ef24:	9301      	str	r3, [sp, #4]
 800ef26:	2301      	movs	r3, #1
 800ef28:	9300      	str	r3, [sp, #0]
 800ef2a:	2300      	movs	r3, #0
 800ef2c:	2200      	movs	r2, #0
 800ef2e:	68f8      	ldr	r0, [r7, #12]
 800ef30:	f00a feeb 	bl	8019d0a <USBH_LL_SubmitURB>
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800ef34:	2300      	movs	r3, #0
}
 800ef36:	4618      	mov	r0, r3
 800ef38:	3710      	adds	r7, #16
 800ef3a:	46bd      	mov	sp, r7
 800ef3c:	bd80      	pop	{r7, pc}

0800ef3e <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800ef3e:	b580      	push	{r7, lr}
 800ef40:	b088      	sub	sp, #32
 800ef42:	af04      	add	r7, sp, #16
 800ef44:	60f8      	str	r0, [r7, #12]
 800ef46:	60b9      	str	r1, [r7, #8]
 800ef48:	4611      	mov	r1, r2
 800ef4a:	461a      	mov	r2, r3
 800ef4c:	460b      	mov	r3, r1
 800ef4e:	80fb      	strh	r3, [r7, #6]
 800ef50:	4613      	mov	r3, r2
 800ef52:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800ef54:	7979      	ldrb	r1, [r7, #5]
 800ef56:	2300      	movs	r3, #0
 800ef58:	9303      	str	r3, [sp, #12]
 800ef5a:	88fb      	ldrh	r3, [r7, #6]
 800ef5c:	9302      	str	r3, [sp, #8]
 800ef5e:	68bb      	ldr	r3, [r7, #8]
 800ef60:	9301      	str	r3, [sp, #4]
 800ef62:	2301      	movs	r3, #1
 800ef64:	9300      	str	r3, [sp, #0]
 800ef66:	2300      	movs	r3, #0
 800ef68:	2201      	movs	r2, #1
 800ef6a:	68f8      	ldr	r0, [r7, #12]
 800ef6c:	f00a fecd 	bl	8019d0a <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 800ef70:	2300      	movs	r3, #0

}
 800ef72:	4618      	mov	r0, r3
 800ef74:	3710      	adds	r7, #16
 800ef76:	46bd      	mov	sp, r7
 800ef78:	bd80      	pop	{r7, pc}

0800ef7a <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800ef7a:	b580      	push	{r7, lr}
 800ef7c:	b088      	sub	sp, #32
 800ef7e:	af04      	add	r7, sp, #16
 800ef80:	60f8      	str	r0, [r7, #12]
 800ef82:	60b9      	str	r1, [r7, #8]
 800ef84:	4611      	mov	r1, r2
 800ef86:	461a      	mov	r2, r3
 800ef88:	460b      	mov	r3, r1
 800ef8a:	80fb      	strh	r3, [r7, #6]
 800ef8c:	4613      	mov	r3, r2
 800ef8e:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800ef90:	68fb      	ldr	r3, [r7, #12]
 800ef92:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800ef96:	2b00      	cmp	r3, #0
 800ef98:	d001      	beq.n	800ef9e <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800ef9a:	2300      	movs	r3, #0
 800ef9c:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800ef9e:	7979      	ldrb	r1, [r7, #5]
 800efa0:	7e3b      	ldrb	r3, [r7, #24]
 800efa2:	9303      	str	r3, [sp, #12]
 800efa4:	88fb      	ldrh	r3, [r7, #6]
 800efa6:	9302      	str	r3, [sp, #8]
 800efa8:	68bb      	ldr	r3, [r7, #8]
 800efaa:	9301      	str	r3, [sp, #4]
 800efac:	2301      	movs	r3, #1
 800efae:	9300      	str	r3, [sp, #0]
 800efb0:	2302      	movs	r3, #2
 800efb2:	2200      	movs	r2, #0
 800efb4:	68f8      	ldr	r0, [r7, #12]
 800efb6:	f00a fea8 	bl	8019d0a <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800efba:	2300      	movs	r3, #0
}
 800efbc:	4618      	mov	r0, r3
 800efbe:	3710      	adds	r7, #16
 800efc0:	46bd      	mov	sp, r7
 800efc2:	bd80      	pop	{r7, pc}

0800efc4 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800efc4:	b580      	push	{r7, lr}
 800efc6:	b088      	sub	sp, #32
 800efc8:	af04      	add	r7, sp, #16
 800efca:	60f8      	str	r0, [r7, #12]
 800efcc:	60b9      	str	r1, [r7, #8]
 800efce:	4611      	mov	r1, r2
 800efd0:	461a      	mov	r2, r3
 800efd2:	460b      	mov	r3, r1
 800efd4:	80fb      	strh	r3, [r7, #6]
 800efd6:	4613      	mov	r3, r2
 800efd8:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800efda:	7979      	ldrb	r1, [r7, #5]
 800efdc:	2300      	movs	r3, #0
 800efde:	9303      	str	r3, [sp, #12]
 800efe0:	88fb      	ldrh	r3, [r7, #6]
 800efe2:	9302      	str	r3, [sp, #8]
 800efe4:	68bb      	ldr	r3, [r7, #8]
 800efe6:	9301      	str	r3, [sp, #4]
 800efe8:	2301      	movs	r3, #1
 800efea:	9300      	str	r3, [sp, #0]
 800efec:	2302      	movs	r3, #2
 800efee:	2201      	movs	r2, #1
 800eff0:	68f8      	ldr	r0, [r7, #12]
 800eff2:	f00a fe8a 	bl	8019d0a <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 800eff6:	2300      	movs	r3, #0
}
 800eff8:	4618      	mov	r0, r3
 800effa:	3710      	adds	r7, #16
 800effc:	46bd      	mov	sp, r7
 800effe:	bd80      	pop	{r7, pc}

0800f000 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800f000:	b580      	push	{r7, lr}
 800f002:	b086      	sub	sp, #24
 800f004:	af04      	add	r7, sp, #16
 800f006:	6078      	str	r0, [r7, #4]
 800f008:	4608      	mov	r0, r1
 800f00a:	4611      	mov	r1, r2
 800f00c:	461a      	mov	r2, r3
 800f00e:	4603      	mov	r3, r0
 800f010:	70fb      	strb	r3, [r7, #3]
 800f012:	460b      	mov	r3, r1
 800f014:	70bb      	strb	r3, [r7, #2]
 800f016:	4613      	mov	r3, r2
 800f018:	707b      	strb	r3, [r7, #1]
  USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800f01a:	7878      	ldrb	r0, [r7, #1]
 800f01c:	78ba      	ldrb	r2, [r7, #2]
 800f01e:	78f9      	ldrb	r1, [r7, #3]
 800f020:	8b3b      	ldrh	r3, [r7, #24]
 800f022:	9302      	str	r3, [sp, #8]
 800f024:	7d3b      	ldrb	r3, [r7, #20]
 800f026:	9301      	str	r3, [sp, #4]
 800f028:	7c3b      	ldrb	r3, [r7, #16]
 800f02a:	9300      	str	r3, [sp, #0]
 800f02c:	4603      	mov	r3, r0
 800f02e:	6878      	ldr	r0, [r7, #4]
 800f030:	f00a fe1d 	bl	8019c6e <USBH_LL_OpenPipe>

  return USBH_OK;
 800f034:	2300      	movs	r3, #0
}
 800f036:	4618      	mov	r0, r3
 800f038:	3708      	adds	r7, #8
 800f03a:	46bd      	mov	sp, r7
 800f03c:	bd80      	pop	{r7, pc}

0800f03e <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800f03e:	b580      	push	{r7, lr}
 800f040:	b082      	sub	sp, #8
 800f042:	af00      	add	r7, sp, #0
 800f044:	6078      	str	r0, [r7, #4]
 800f046:	460b      	mov	r3, r1
 800f048:	70fb      	strb	r3, [r7, #3]
  USBH_LL_ClosePipe(phost, pipe_num);
 800f04a:	78fb      	ldrb	r3, [r7, #3]
 800f04c:	4619      	mov	r1, r3
 800f04e:	6878      	ldr	r0, [r7, #4]
 800f050:	f00a fe3c 	bl	8019ccc <USBH_LL_ClosePipe>

  return USBH_OK;
 800f054:	2300      	movs	r3, #0
}
 800f056:	4618      	mov	r0, r3
 800f058:	3708      	adds	r7, #8
 800f05a:	46bd      	mov	sp, r7
 800f05c:	bd80      	pop	{r7, pc}

0800f05e <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800f05e:	b580      	push	{r7, lr}
 800f060:	b084      	sub	sp, #16
 800f062:	af00      	add	r7, sp, #0
 800f064:	6078      	str	r0, [r7, #4]
 800f066:	460b      	mov	r3, r1
 800f068:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800f06a:	6878      	ldr	r0, [r7, #4]
 800f06c:	f000 f836 	bl	800f0dc <USBH_GetFreePipe>
 800f070:	4603      	mov	r3, r0
 800f072:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800f074:	89fb      	ldrh	r3, [r7, #14]
 800f076:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800f07a:	4293      	cmp	r3, r2
 800f07c:	d00a      	beq.n	800f094 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = 0x8000U | ep_addr;
 800f07e:	78fa      	ldrb	r2, [r7, #3]
 800f080:	89fb      	ldrh	r3, [r7, #14]
 800f082:	f003 030f 	and.w	r3, r3, #15
 800f086:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800f08a:	6879      	ldr	r1, [r7, #4]
 800f08c:	33e0      	adds	r3, #224	; 0xe0
 800f08e:	009b      	lsls	r3, r3, #2
 800f090:	440b      	add	r3, r1
 800f092:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800f094:	89fb      	ldrh	r3, [r7, #14]
 800f096:	b2db      	uxtb	r3, r3
}
 800f098:	4618      	mov	r0, r3
 800f09a:	3710      	adds	r7, #16
 800f09c:	46bd      	mov	sp, r7
 800f09e:	bd80      	pop	{r7, pc}

0800f0a0 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800f0a0:	b480      	push	{r7}
 800f0a2:	b083      	sub	sp, #12
 800f0a4:	af00      	add	r7, sp, #0
 800f0a6:	6078      	str	r0, [r7, #4]
 800f0a8:	460b      	mov	r3, r1
 800f0aa:	70fb      	strb	r3, [r7, #3]
  if (idx < 11U)
 800f0ac:	78fb      	ldrb	r3, [r7, #3]
 800f0ae:	2b0a      	cmp	r3, #10
 800f0b0:	d80d      	bhi.n	800f0ce <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800f0b2:	78fb      	ldrb	r3, [r7, #3]
 800f0b4:	687a      	ldr	r2, [r7, #4]
 800f0b6:	33e0      	adds	r3, #224	; 0xe0
 800f0b8:	009b      	lsls	r3, r3, #2
 800f0ba:	4413      	add	r3, r2
 800f0bc:	685a      	ldr	r2, [r3, #4]
 800f0be:	78fb      	ldrb	r3, [r7, #3]
 800f0c0:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800f0c4:	6879      	ldr	r1, [r7, #4]
 800f0c6:	33e0      	adds	r3, #224	; 0xe0
 800f0c8:	009b      	lsls	r3, r3, #2
 800f0ca:	440b      	add	r3, r1
 800f0cc:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800f0ce:	2300      	movs	r3, #0
}
 800f0d0:	4618      	mov	r0, r3
 800f0d2:	370c      	adds	r7, #12
 800f0d4:	46bd      	mov	sp, r7
 800f0d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0da:	4770      	bx	lr

0800f0dc <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800f0dc:	b480      	push	{r7}
 800f0de:	b085      	sub	sp, #20
 800f0e0:	af00      	add	r7, sp, #0
 800f0e2:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800f0e4:	2300      	movs	r3, #0
 800f0e6:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 800f0e8:	2300      	movs	r3, #0
 800f0ea:	73fb      	strb	r3, [r7, #15]
 800f0ec:	e00f      	b.n	800f10e <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800f0ee:	7bfb      	ldrb	r3, [r7, #15]
 800f0f0:	687a      	ldr	r2, [r7, #4]
 800f0f2:	33e0      	adds	r3, #224	; 0xe0
 800f0f4:	009b      	lsls	r3, r3, #2
 800f0f6:	4413      	add	r3, r2
 800f0f8:	685b      	ldr	r3, [r3, #4]
 800f0fa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800f0fe:	2b00      	cmp	r3, #0
 800f100:	d102      	bne.n	800f108 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800f102:	7bfb      	ldrb	r3, [r7, #15]
 800f104:	b29b      	uxth	r3, r3
 800f106:	e007      	b.n	800f118 <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < 11U ; idx++)
 800f108:	7bfb      	ldrb	r3, [r7, #15]
 800f10a:	3301      	adds	r3, #1
 800f10c:	73fb      	strb	r3, [r7, #15]
 800f10e:	7bfb      	ldrb	r3, [r7, #15]
 800f110:	2b0a      	cmp	r3, #10
 800f112:	d9ec      	bls.n	800f0ee <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800f114:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800f118:	4618      	mov	r0, r3
 800f11a:	3714      	adds	r7, #20
 800f11c:	46bd      	mov	sp, r7
 800f11e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f122:	4770      	bx	lr

0800f124 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800f124:	b480      	push	{r7}
 800f126:	b087      	sub	sp, #28
 800f128:	af00      	add	r7, sp, #0
 800f12a:	60f8      	str	r0, [r7, #12]
 800f12c:	60b9      	str	r1, [r7, #8]
 800f12e:	4613      	mov	r3, r2
 800f130:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800f132:	2301      	movs	r3, #1
 800f134:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800f136:	2300      	movs	r3, #0
 800f138:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800f13a:	4b1f      	ldr	r3, [pc, #124]	; (800f1b8 <FATFS_LinkDriverEx+0x94>)
 800f13c:	7a5b      	ldrb	r3, [r3, #9]
 800f13e:	b2db      	uxtb	r3, r3
 800f140:	2b00      	cmp	r3, #0
 800f142:	d131      	bne.n	800f1a8 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800f144:	4b1c      	ldr	r3, [pc, #112]	; (800f1b8 <FATFS_LinkDriverEx+0x94>)
 800f146:	7a5b      	ldrb	r3, [r3, #9]
 800f148:	b2db      	uxtb	r3, r3
 800f14a:	461a      	mov	r2, r3
 800f14c:	4b1a      	ldr	r3, [pc, #104]	; (800f1b8 <FATFS_LinkDriverEx+0x94>)
 800f14e:	2100      	movs	r1, #0
 800f150:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800f152:	4b19      	ldr	r3, [pc, #100]	; (800f1b8 <FATFS_LinkDriverEx+0x94>)
 800f154:	7a5b      	ldrb	r3, [r3, #9]
 800f156:	b2db      	uxtb	r3, r3
 800f158:	4a17      	ldr	r2, [pc, #92]	; (800f1b8 <FATFS_LinkDriverEx+0x94>)
 800f15a:	009b      	lsls	r3, r3, #2
 800f15c:	4413      	add	r3, r2
 800f15e:	68fa      	ldr	r2, [r7, #12]
 800f160:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800f162:	4b15      	ldr	r3, [pc, #84]	; (800f1b8 <FATFS_LinkDriverEx+0x94>)
 800f164:	7a5b      	ldrb	r3, [r3, #9]
 800f166:	b2db      	uxtb	r3, r3
 800f168:	461a      	mov	r2, r3
 800f16a:	4b13      	ldr	r3, [pc, #76]	; (800f1b8 <FATFS_LinkDriverEx+0x94>)
 800f16c:	4413      	add	r3, r2
 800f16e:	79fa      	ldrb	r2, [r7, #7]
 800f170:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800f172:	4b11      	ldr	r3, [pc, #68]	; (800f1b8 <FATFS_LinkDriverEx+0x94>)
 800f174:	7a5b      	ldrb	r3, [r3, #9]
 800f176:	b2db      	uxtb	r3, r3
 800f178:	1c5a      	adds	r2, r3, #1
 800f17a:	b2d1      	uxtb	r1, r2
 800f17c:	4a0e      	ldr	r2, [pc, #56]	; (800f1b8 <FATFS_LinkDriverEx+0x94>)
 800f17e:	7251      	strb	r1, [r2, #9]
 800f180:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800f182:	7dbb      	ldrb	r3, [r7, #22]
 800f184:	3330      	adds	r3, #48	; 0x30
 800f186:	b2da      	uxtb	r2, r3
 800f188:	68bb      	ldr	r3, [r7, #8]
 800f18a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800f18c:	68bb      	ldr	r3, [r7, #8]
 800f18e:	3301      	adds	r3, #1
 800f190:	223a      	movs	r2, #58	; 0x3a
 800f192:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800f194:	68bb      	ldr	r3, [r7, #8]
 800f196:	3302      	adds	r3, #2
 800f198:	222f      	movs	r2, #47	; 0x2f
 800f19a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800f19c:	68bb      	ldr	r3, [r7, #8]
 800f19e:	3303      	adds	r3, #3
 800f1a0:	2200      	movs	r2, #0
 800f1a2:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800f1a4:	2300      	movs	r3, #0
 800f1a6:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800f1a8:	7dfb      	ldrb	r3, [r7, #23]
}
 800f1aa:	4618      	mov	r0, r3
 800f1ac:	371c      	adds	r7, #28
 800f1ae:	46bd      	mov	sp, r7
 800f1b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1b4:	4770      	bx	lr
 800f1b6:	bf00      	nop
 800f1b8:	2000090c 	.word	0x2000090c

0800f1bc <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800f1bc:	b580      	push	{r7, lr}
 800f1be:	b082      	sub	sp, #8
 800f1c0:	af00      	add	r7, sp, #0
 800f1c2:	6078      	str	r0, [r7, #4]
 800f1c4:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800f1c6:	2200      	movs	r2, #0
 800f1c8:	6839      	ldr	r1, [r7, #0]
 800f1ca:	6878      	ldr	r0, [r7, #4]
 800f1cc:	f7ff ffaa 	bl	800f124 <FATFS_LinkDriverEx>
 800f1d0:	4603      	mov	r3, r0
}
 800f1d2:	4618      	mov	r0, r3
 800f1d4:	3708      	adds	r7, #8
 800f1d6:	46bd      	mov	sp, r7
 800f1d8:	bd80      	pop	{r7, pc}

0800f1da <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 800f1da:	b480      	push	{r7}
 800f1dc:	b083      	sub	sp, #12
 800f1de:	af00      	add	r7, sp, #0
 800f1e0:	4603      	mov	r3, r0
 800f1e2:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 800f1e4:	88fb      	ldrh	r3, [r7, #6]
 800f1e6:	021b      	lsls	r3, r3, #8
 800f1e8:	b21a      	sxth	r2, r3
 800f1ea:	88fb      	ldrh	r3, [r7, #6]
 800f1ec:	0a1b      	lsrs	r3, r3, #8
 800f1ee:	b29b      	uxth	r3, r3
 800f1f0:	b21b      	sxth	r3, r3
 800f1f2:	4313      	orrs	r3, r2
 800f1f4:	b21b      	sxth	r3, r3
 800f1f6:	b29b      	uxth	r3, r3
}
 800f1f8:	4618      	mov	r0, r3
 800f1fa:	370c      	adds	r7, #12
 800f1fc:	46bd      	mov	sp, r7
 800f1fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f202:	4770      	bx	lr

0800f204 <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 800f204:	b480      	push	{r7}
 800f206:	b083      	sub	sp, #12
 800f208:	af00      	add	r7, sp, #0
 800f20a:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 800f20c:	687b      	ldr	r3, [r7, #4]
 800f20e:	061a      	lsls	r2, r3, #24
 800f210:	687b      	ldr	r3, [r7, #4]
 800f212:	021b      	lsls	r3, r3, #8
 800f214:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800f218:	431a      	orrs	r2, r3
 800f21a:	687b      	ldr	r3, [r7, #4]
 800f21c:	0a1b      	lsrs	r3, r3, #8
 800f21e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800f222:	431a      	orrs	r2, r3
 800f224:	687b      	ldr	r3, [r7, #4]
 800f226:	0e1b      	lsrs	r3, r3, #24
 800f228:	4313      	orrs	r3, r2
}
 800f22a:	4618      	mov	r0, r3
 800f22c:	370c      	adds	r7, #12
 800f22e:	46bd      	mov	sp, r7
 800f230:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f234:	4770      	bx	lr

0800f236 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 800f236:	b580      	push	{r7, lr}
 800f238:	b082      	sub	sp, #8
 800f23a:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 800f23c:	2300      	movs	r3, #0
 800f23e:	607b      	str	r3, [r7, #4]
  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
#endif /* !NO_SYS */
  mem_init();
 800f240:	f000 f8d8 	bl	800f3f4 <mem_init>
  memp_init();
 800f244:	f000 fbea 	bl	800fa1c <memp_init>
  pbuf_init();
  netif_init();
 800f248:	f000 fca2 	bl	800fb90 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 800f24c:	f007 feba 	bl	8016fc4 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 800f250:	f001 fda6 	bl	8010da0 <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 800f254:	f007 fe2c 	bl	8016eb0 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 800f258:	bf00      	nop
 800f25a:	3708      	adds	r7, #8
 800f25c:	46bd      	mov	sp, r7
 800f25e:	bd80      	pop	{r7, pc}

0800f260 <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 800f260:	b480      	push	{r7}
 800f262:	b083      	sub	sp, #12
 800f264:	af00      	add	r7, sp, #0
 800f266:	4603      	mov	r3, r0
 800f268:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 800f26a:	4b05      	ldr	r3, [pc, #20]	; (800f280 <ptr_to_mem+0x20>)
 800f26c:	681a      	ldr	r2, [r3, #0]
 800f26e:	88fb      	ldrh	r3, [r7, #6]
 800f270:	4413      	add	r3, r2
}
 800f272:	4618      	mov	r0, r3
 800f274:	370c      	adds	r7, #12
 800f276:	46bd      	mov	sp, r7
 800f278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f27c:	4770      	bx	lr
 800f27e:	bf00      	nop
 800f280:	20000918 	.word	0x20000918

0800f284 <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 800f284:	b480      	push	{r7}
 800f286:	b083      	sub	sp, #12
 800f288:	af00      	add	r7, sp, #0
 800f28a:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 800f28c:	4b05      	ldr	r3, [pc, #20]	; (800f2a4 <mem_to_ptr+0x20>)
 800f28e:	681b      	ldr	r3, [r3, #0]
 800f290:	687a      	ldr	r2, [r7, #4]
 800f292:	1ad3      	subs	r3, r2, r3
 800f294:	b29b      	uxth	r3, r3
}
 800f296:	4618      	mov	r0, r3
 800f298:	370c      	adds	r7, #12
 800f29a:	46bd      	mov	sp, r7
 800f29c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2a0:	4770      	bx	lr
 800f2a2:	bf00      	nop
 800f2a4:	20000918 	.word	0x20000918

0800f2a8 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 800f2a8:	b590      	push	{r4, r7, lr}
 800f2aa:	b085      	sub	sp, #20
 800f2ac:	af00      	add	r7, sp, #0
 800f2ae:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800f2b0:	4b47      	ldr	r3, [pc, #284]	; (800f3d0 <plug_holes+0x128>)
 800f2b2:	681b      	ldr	r3, [r3, #0]
 800f2b4:	687a      	ldr	r2, [r7, #4]
 800f2b6:	429a      	cmp	r2, r3
 800f2b8:	d206      	bcs.n	800f2c8 <plug_holes+0x20>
 800f2ba:	4b46      	ldr	r3, [pc, #280]	; (800f3d4 <plug_holes+0x12c>)
 800f2bc:	f240 12df 	movw	r2, #479	; 0x1df
 800f2c0:	4945      	ldr	r1, [pc, #276]	; (800f3d8 <plug_holes+0x130>)
 800f2c2:	4846      	ldr	r0, [pc, #280]	; (800f3dc <plug_holes+0x134>)
 800f2c4:	f00a ff0c 	bl	801a0e0 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 800f2c8:	4b45      	ldr	r3, [pc, #276]	; (800f3e0 <plug_holes+0x138>)
 800f2ca:	681b      	ldr	r3, [r3, #0]
 800f2cc:	687a      	ldr	r2, [r7, #4]
 800f2ce:	429a      	cmp	r2, r3
 800f2d0:	d306      	bcc.n	800f2e0 <plug_holes+0x38>
 800f2d2:	4b40      	ldr	r3, [pc, #256]	; (800f3d4 <plug_holes+0x12c>)
 800f2d4:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800f2d8:	4942      	ldr	r1, [pc, #264]	; (800f3e4 <plug_holes+0x13c>)
 800f2da:	4840      	ldr	r0, [pc, #256]	; (800f3dc <plug_holes+0x134>)
 800f2dc:	f00a ff00 	bl	801a0e0 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 800f2e0:	687b      	ldr	r3, [r7, #4]
 800f2e2:	791b      	ldrb	r3, [r3, #4]
 800f2e4:	2b00      	cmp	r3, #0
 800f2e6:	d006      	beq.n	800f2f6 <plug_holes+0x4e>
 800f2e8:	4b3a      	ldr	r3, [pc, #232]	; (800f3d4 <plug_holes+0x12c>)
 800f2ea:	f240 12e1 	movw	r2, #481	; 0x1e1
 800f2ee:	493e      	ldr	r1, [pc, #248]	; (800f3e8 <plug_holes+0x140>)
 800f2f0:	483a      	ldr	r0, [pc, #232]	; (800f3dc <plug_holes+0x134>)
 800f2f2:	f00a fef5 	bl	801a0e0 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 800f2f6:	687b      	ldr	r3, [r7, #4]
 800f2f8:	881b      	ldrh	r3, [r3, #0]
 800f2fa:	f644 32c8 	movw	r2, #19400	; 0x4bc8
 800f2fe:	4293      	cmp	r3, r2
 800f300:	d906      	bls.n	800f310 <plug_holes+0x68>
 800f302:	4b34      	ldr	r3, [pc, #208]	; (800f3d4 <plug_holes+0x12c>)
 800f304:	f44f 72f2 	mov.w	r2, #484	; 0x1e4
 800f308:	4938      	ldr	r1, [pc, #224]	; (800f3ec <plug_holes+0x144>)
 800f30a:	4834      	ldr	r0, [pc, #208]	; (800f3dc <plug_holes+0x134>)
 800f30c:	f00a fee8 	bl	801a0e0 <iprintf>

  nmem = ptr_to_mem(mem->next);
 800f310:	687b      	ldr	r3, [r7, #4]
 800f312:	881b      	ldrh	r3, [r3, #0]
 800f314:	4618      	mov	r0, r3
 800f316:	f7ff ffa3 	bl	800f260 <ptr_to_mem>
 800f31a:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 800f31c:	687a      	ldr	r2, [r7, #4]
 800f31e:	68fb      	ldr	r3, [r7, #12]
 800f320:	429a      	cmp	r2, r3
 800f322:	d025      	beq.n	800f370 <plug_holes+0xc8>
 800f324:	68fb      	ldr	r3, [r7, #12]
 800f326:	791b      	ldrb	r3, [r3, #4]
 800f328:	2b00      	cmp	r3, #0
 800f32a:	d121      	bne.n	800f370 <plug_holes+0xc8>
 800f32c:	4b2c      	ldr	r3, [pc, #176]	; (800f3e0 <plug_holes+0x138>)
 800f32e:	681b      	ldr	r3, [r3, #0]
 800f330:	68fa      	ldr	r2, [r7, #12]
 800f332:	429a      	cmp	r2, r3
 800f334:	d01c      	beq.n	800f370 <plug_holes+0xc8>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 800f336:	4b2e      	ldr	r3, [pc, #184]	; (800f3f0 <plug_holes+0x148>)
 800f338:	681b      	ldr	r3, [r3, #0]
 800f33a:	68fa      	ldr	r2, [r7, #12]
 800f33c:	429a      	cmp	r2, r3
 800f33e:	d102      	bne.n	800f346 <plug_holes+0x9e>
      lfree = mem;
 800f340:	4a2b      	ldr	r2, [pc, #172]	; (800f3f0 <plug_holes+0x148>)
 800f342:	687b      	ldr	r3, [r7, #4]
 800f344:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 800f346:	68fb      	ldr	r3, [r7, #12]
 800f348:	881a      	ldrh	r2, [r3, #0]
 800f34a:	687b      	ldr	r3, [r7, #4]
 800f34c:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 800f34e:	68fb      	ldr	r3, [r7, #12]
 800f350:	881b      	ldrh	r3, [r3, #0]
 800f352:	f644 32c8 	movw	r2, #19400	; 0x4bc8
 800f356:	4293      	cmp	r3, r2
 800f358:	d00a      	beq.n	800f370 <plug_holes+0xc8>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 800f35a:	68fb      	ldr	r3, [r7, #12]
 800f35c:	881b      	ldrh	r3, [r3, #0]
 800f35e:	4618      	mov	r0, r3
 800f360:	f7ff ff7e 	bl	800f260 <ptr_to_mem>
 800f364:	4604      	mov	r4, r0
 800f366:	6878      	ldr	r0, [r7, #4]
 800f368:	f7ff ff8c 	bl	800f284 <mem_to_ptr>
 800f36c:	4603      	mov	r3, r0
 800f36e:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 800f370:	687b      	ldr	r3, [r7, #4]
 800f372:	885b      	ldrh	r3, [r3, #2]
 800f374:	4618      	mov	r0, r3
 800f376:	f7ff ff73 	bl	800f260 <ptr_to_mem>
 800f37a:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 800f37c:	68ba      	ldr	r2, [r7, #8]
 800f37e:	687b      	ldr	r3, [r7, #4]
 800f380:	429a      	cmp	r2, r3
 800f382:	d020      	beq.n	800f3c6 <plug_holes+0x11e>
 800f384:	68bb      	ldr	r3, [r7, #8]
 800f386:	791b      	ldrb	r3, [r3, #4]
 800f388:	2b00      	cmp	r3, #0
 800f38a:	d11c      	bne.n	800f3c6 <plug_holes+0x11e>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 800f38c:	4b18      	ldr	r3, [pc, #96]	; (800f3f0 <plug_holes+0x148>)
 800f38e:	681b      	ldr	r3, [r3, #0]
 800f390:	687a      	ldr	r2, [r7, #4]
 800f392:	429a      	cmp	r2, r3
 800f394:	d102      	bne.n	800f39c <plug_holes+0xf4>
      lfree = pmem;
 800f396:	4a16      	ldr	r2, [pc, #88]	; (800f3f0 <plug_holes+0x148>)
 800f398:	68bb      	ldr	r3, [r7, #8]
 800f39a:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 800f39c:	687b      	ldr	r3, [r7, #4]
 800f39e:	881a      	ldrh	r2, [r3, #0]
 800f3a0:	68bb      	ldr	r3, [r7, #8]
 800f3a2:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 800f3a4:	687b      	ldr	r3, [r7, #4]
 800f3a6:	881b      	ldrh	r3, [r3, #0]
 800f3a8:	f644 32c8 	movw	r2, #19400	; 0x4bc8
 800f3ac:	4293      	cmp	r3, r2
 800f3ae:	d00a      	beq.n	800f3c6 <plug_holes+0x11e>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 800f3b0:	687b      	ldr	r3, [r7, #4]
 800f3b2:	881b      	ldrh	r3, [r3, #0]
 800f3b4:	4618      	mov	r0, r3
 800f3b6:	f7ff ff53 	bl	800f260 <ptr_to_mem>
 800f3ba:	4604      	mov	r4, r0
 800f3bc:	68b8      	ldr	r0, [r7, #8]
 800f3be:	f7ff ff61 	bl	800f284 <mem_to_ptr>
 800f3c2:	4603      	mov	r3, r0
 800f3c4:	8063      	strh	r3, [r4, #2]
    }
  }
}
 800f3c6:	bf00      	nop
 800f3c8:	3714      	adds	r7, #20
 800f3ca:	46bd      	mov	sp, r7
 800f3cc:	bd90      	pop	{r4, r7, pc}
 800f3ce:	bf00      	nop
 800f3d0:	20000918 	.word	0x20000918
 800f3d4:	0801b8e8 	.word	0x0801b8e8
 800f3d8:	0801b918 	.word	0x0801b918
 800f3dc:	0801b930 	.word	0x0801b930
 800f3e0:	2000091c 	.word	0x2000091c
 800f3e4:	0801b958 	.word	0x0801b958
 800f3e8:	0801b974 	.word	0x0801b974
 800f3ec:	0801b990 	.word	0x0801b990
 800f3f0:	20000920 	.word	0x20000920

0800f3f4 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 800f3f4:	b580      	push	{r7, lr}
 800f3f6:	b082      	sub	sp, #8
 800f3f8:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800f3fa:	4b18      	ldr	r3, [pc, #96]	; (800f45c <mem_init+0x68>)
 800f3fc:	3303      	adds	r3, #3
 800f3fe:	f023 0303 	bic.w	r3, r3, #3
 800f402:	461a      	mov	r2, r3
 800f404:	4b16      	ldr	r3, [pc, #88]	; (800f460 <mem_init+0x6c>)
 800f406:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 800f408:	4b15      	ldr	r3, [pc, #84]	; (800f460 <mem_init+0x6c>)
 800f40a:	681b      	ldr	r3, [r3, #0]
 800f40c:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 800f40e:	687b      	ldr	r3, [r7, #4]
 800f410:	f644 32c8 	movw	r2, #19400	; 0x4bc8
 800f414:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 800f416:	687b      	ldr	r3, [r7, #4]
 800f418:	2200      	movs	r2, #0
 800f41a:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 800f41c:	687b      	ldr	r3, [r7, #4]
 800f41e:	2200      	movs	r2, #0
 800f420:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 800f422:	f644 30c8 	movw	r0, #19400	; 0x4bc8
 800f426:	f7ff ff1b 	bl	800f260 <ptr_to_mem>
 800f42a:	4603      	mov	r3, r0
 800f42c:	4a0d      	ldr	r2, [pc, #52]	; (800f464 <mem_init+0x70>)
 800f42e:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 800f430:	4b0c      	ldr	r3, [pc, #48]	; (800f464 <mem_init+0x70>)
 800f432:	681b      	ldr	r3, [r3, #0]
 800f434:	2201      	movs	r2, #1
 800f436:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 800f438:	4b0a      	ldr	r3, [pc, #40]	; (800f464 <mem_init+0x70>)
 800f43a:	681b      	ldr	r3, [r3, #0]
 800f43c:	f644 32c8 	movw	r2, #19400	; 0x4bc8
 800f440:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 800f442:	4b08      	ldr	r3, [pc, #32]	; (800f464 <mem_init+0x70>)
 800f444:	681b      	ldr	r3, [r3, #0]
 800f446:	f644 32c8 	movw	r2, #19400	; 0x4bc8
 800f44a:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 800f44c:	4b04      	ldr	r3, [pc, #16]	; (800f460 <mem_init+0x6c>)
 800f44e:	681b      	ldr	r3, [r3, #0]
 800f450:	4a05      	ldr	r2, [pc, #20]	; (800f468 <mem_init+0x74>)
 800f452:	6013      	str	r3, [r2, #0]
  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
    LWIP_ASSERT("failed to create mem_mutex", 0);
  }
}
 800f454:	bf00      	nop
 800f456:	3708      	adds	r7, #8
 800f458:	46bd      	mov	sp, r7
 800f45a:	bd80      	pop	{r7, pc}
 800f45c:	2000ec94 	.word	0x2000ec94
 800f460:	20000918 	.word	0x20000918
 800f464:	2000091c 	.word	0x2000091c
 800f468:	20000920 	.word	0x20000920

0800f46c <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 800f46c:	b580      	push	{r7, lr}
 800f46e:	b086      	sub	sp, #24
 800f470:	af00      	add	r7, sp, #0
 800f472:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 800f474:	6878      	ldr	r0, [r7, #4]
 800f476:	f7ff ff05 	bl	800f284 <mem_to_ptr>
 800f47a:	4603      	mov	r3, r0
 800f47c:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 800f47e:	687b      	ldr	r3, [r7, #4]
 800f480:	881b      	ldrh	r3, [r3, #0]
 800f482:	4618      	mov	r0, r3
 800f484:	f7ff feec 	bl	800f260 <ptr_to_mem>
 800f488:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 800f48a:	687b      	ldr	r3, [r7, #4]
 800f48c:	885b      	ldrh	r3, [r3, #2]
 800f48e:	4618      	mov	r0, r3
 800f490:	f7ff fee6 	bl	800f260 <ptr_to_mem>
 800f494:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800f496:	687b      	ldr	r3, [r7, #4]
 800f498:	881b      	ldrh	r3, [r3, #0]
 800f49a:	f644 32c8 	movw	r2, #19400	; 0x4bc8
 800f49e:	4293      	cmp	r3, r2
 800f4a0:	d819      	bhi.n	800f4d6 <mem_link_valid+0x6a>
 800f4a2:	687b      	ldr	r3, [r7, #4]
 800f4a4:	885b      	ldrh	r3, [r3, #2]
 800f4a6:	f644 32c8 	movw	r2, #19400	; 0x4bc8
 800f4aa:	4293      	cmp	r3, r2
 800f4ac:	d813      	bhi.n	800f4d6 <mem_link_valid+0x6a>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800f4ae:	687b      	ldr	r3, [r7, #4]
 800f4b0:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800f4b2:	8afa      	ldrh	r2, [r7, #22]
 800f4b4:	429a      	cmp	r2, r3
 800f4b6:	d004      	beq.n	800f4c2 <mem_link_valid+0x56>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800f4b8:	68fb      	ldr	r3, [r7, #12]
 800f4ba:	881b      	ldrh	r3, [r3, #0]
 800f4bc:	8afa      	ldrh	r2, [r7, #22]
 800f4be:	429a      	cmp	r2, r3
 800f4c0:	d109      	bne.n	800f4d6 <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800f4c2:	4b08      	ldr	r3, [pc, #32]	; (800f4e4 <mem_link_valid+0x78>)
 800f4c4:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800f4c6:	693a      	ldr	r2, [r7, #16]
 800f4c8:	429a      	cmp	r2, r3
 800f4ca:	d006      	beq.n	800f4da <mem_link_valid+0x6e>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800f4cc:	693b      	ldr	r3, [r7, #16]
 800f4ce:	885b      	ldrh	r3, [r3, #2]
 800f4d0:	8afa      	ldrh	r2, [r7, #22]
 800f4d2:	429a      	cmp	r2, r3
 800f4d4:	d001      	beq.n	800f4da <mem_link_valid+0x6e>
    return 0;
 800f4d6:	2300      	movs	r3, #0
 800f4d8:	e000      	b.n	800f4dc <mem_link_valid+0x70>
  }
  return 1;
 800f4da:	2301      	movs	r3, #1
}
 800f4dc:	4618      	mov	r0, r3
 800f4de:	3718      	adds	r7, #24
 800f4e0:	46bd      	mov	sp, r7
 800f4e2:	bd80      	pop	{r7, pc}
 800f4e4:	2000091c 	.word	0x2000091c

0800f4e8 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 800f4e8:	b580      	push	{r7, lr}
 800f4ea:	b084      	sub	sp, #16
 800f4ec:	af00      	add	r7, sp, #0
 800f4ee:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 800f4f0:	687b      	ldr	r3, [r7, #4]
 800f4f2:	2b00      	cmp	r3, #0
 800f4f4:	d04c      	beq.n	800f590 <mem_free+0xa8>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 800f4f6:	687b      	ldr	r3, [r7, #4]
 800f4f8:	f003 0303 	and.w	r3, r3, #3
 800f4fc:	2b00      	cmp	r3, #0
 800f4fe:	d007      	beq.n	800f510 <mem_free+0x28>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 800f500:	4b25      	ldr	r3, [pc, #148]	; (800f598 <mem_free+0xb0>)
 800f502:	f240 2273 	movw	r2, #627	; 0x273
 800f506:	4925      	ldr	r1, [pc, #148]	; (800f59c <mem_free+0xb4>)
 800f508:	4825      	ldr	r0, [pc, #148]	; (800f5a0 <mem_free+0xb8>)
 800f50a:	f00a fde9 	bl	801a0e0 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800f50e:	e040      	b.n	800f592 <mem_free+0xaa>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800f510:	687b      	ldr	r3, [r7, #4]
 800f512:	3b08      	subs	r3, #8
 800f514:	60fb      	str	r3, [r7, #12]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 800f516:	4b23      	ldr	r3, [pc, #140]	; (800f5a4 <mem_free+0xbc>)
 800f518:	681b      	ldr	r3, [r3, #0]
 800f51a:	68fa      	ldr	r2, [r7, #12]
 800f51c:	429a      	cmp	r2, r3
 800f51e:	d306      	bcc.n	800f52e <mem_free+0x46>
 800f520:	687b      	ldr	r3, [r7, #4]
 800f522:	f103 020c 	add.w	r2, r3, #12
 800f526:	4b20      	ldr	r3, [pc, #128]	; (800f5a8 <mem_free+0xc0>)
 800f528:	681b      	ldr	r3, [r3, #0]
 800f52a:	429a      	cmp	r2, r3
 800f52c:	d907      	bls.n	800f53e <mem_free+0x56>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 800f52e:	4b1a      	ldr	r3, [pc, #104]	; (800f598 <mem_free+0xb0>)
 800f530:	f240 227f 	movw	r2, #639	; 0x27f
 800f534:	491d      	ldr	r1, [pc, #116]	; (800f5ac <mem_free+0xc4>)
 800f536:	481a      	ldr	r0, [pc, #104]	; (800f5a0 <mem_free+0xb8>)
 800f538:	f00a fdd2 	bl	801a0e0 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800f53c:	e029      	b.n	800f592 <mem_free+0xaa>
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
  /* mem has to be in a used state */
  if (!mem->used) {
 800f53e:	68fb      	ldr	r3, [r7, #12]
 800f540:	791b      	ldrb	r3, [r3, #4]
 800f542:	2b00      	cmp	r3, #0
 800f544:	d107      	bne.n	800f556 <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 800f546:	4b14      	ldr	r3, [pc, #80]	; (800f598 <mem_free+0xb0>)
 800f548:	f44f 7223 	mov.w	r2, #652	; 0x28c
 800f54c:	4918      	ldr	r1, [pc, #96]	; (800f5b0 <mem_free+0xc8>)
 800f54e:	4814      	ldr	r0, [pc, #80]	; (800f5a0 <mem_free+0xb8>)
 800f550:	f00a fdc6 	bl	801a0e0 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800f554:	e01d      	b.n	800f592 <mem_free+0xaa>
  }

  if (!mem_link_valid(mem)) {
 800f556:	68f8      	ldr	r0, [r7, #12]
 800f558:	f7ff ff88 	bl	800f46c <mem_link_valid>
 800f55c:	4603      	mov	r3, r0
 800f55e:	2b00      	cmp	r3, #0
 800f560:	d107      	bne.n	800f572 <mem_free+0x8a>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 800f562:	4b0d      	ldr	r3, [pc, #52]	; (800f598 <mem_free+0xb0>)
 800f564:	f240 2295 	movw	r2, #661	; 0x295
 800f568:	4912      	ldr	r1, [pc, #72]	; (800f5b4 <mem_free+0xcc>)
 800f56a:	480d      	ldr	r0, [pc, #52]	; (800f5a0 <mem_free+0xb8>)
 800f56c:	f00a fdb8 	bl	801a0e0 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800f570:	e00f      	b.n	800f592 <mem_free+0xaa>
  }

  /* mem is now unused. */
  mem->used = 0;
 800f572:	68fb      	ldr	r3, [r7, #12]
 800f574:	2200      	movs	r2, #0
 800f576:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 800f578:	4b0f      	ldr	r3, [pc, #60]	; (800f5b8 <mem_free+0xd0>)
 800f57a:	681b      	ldr	r3, [r3, #0]
 800f57c:	68fa      	ldr	r2, [r7, #12]
 800f57e:	429a      	cmp	r2, r3
 800f580:	d202      	bcs.n	800f588 <mem_free+0xa0>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 800f582:	4a0d      	ldr	r2, [pc, #52]	; (800f5b8 <mem_free+0xd0>)
 800f584:	68fb      	ldr	r3, [r7, #12]
 800f586:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 800f588:	68f8      	ldr	r0, [r7, #12]
 800f58a:	f7ff fe8d 	bl	800f2a8 <plug_holes>
 800f58e:	e000      	b.n	800f592 <mem_free+0xaa>
    return;
 800f590:	bf00      	nop
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
}
 800f592:	3710      	adds	r7, #16
 800f594:	46bd      	mov	sp, r7
 800f596:	bd80      	pop	{r7, pc}
 800f598:	0801b8e8 	.word	0x0801b8e8
 800f59c:	0801b9bc 	.word	0x0801b9bc
 800f5a0:	0801b930 	.word	0x0801b930
 800f5a4:	20000918 	.word	0x20000918
 800f5a8:	2000091c 	.word	0x2000091c
 800f5ac:	0801b9e0 	.word	0x0801b9e0
 800f5b0:	0801b9fc 	.word	0x0801b9fc
 800f5b4:	0801ba24 	.word	0x0801ba24
 800f5b8:	20000920 	.word	0x20000920

0800f5bc <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 800f5bc:	b580      	push	{r7, lr}
 800f5be:	b088      	sub	sp, #32
 800f5c0:	af00      	add	r7, sp, #0
 800f5c2:	6078      	str	r0, [r7, #4]
 800f5c4:	460b      	mov	r3, r1
 800f5c6:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 800f5c8:	887b      	ldrh	r3, [r7, #2]
 800f5ca:	3303      	adds	r3, #3
 800f5cc:	b29b      	uxth	r3, r3
 800f5ce:	f023 0303 	bic.w	r3, r3, #3
 800f5d2:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 800f5d4:	8bfb      	ldrh	r3, [r7, #30]
 800f5d6:	2b0b      	cmp	r3, #11
 800f5d8:	d801      	bhi.n	800f5de <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 800f5da:	230c      	movs	r3, #12
 800f5dc:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 800f5de:	8bfb      	ldrh	r3, [r7, #30]
 800f5e0:	f644 32c8 	movw	r2, #19400	; 0x4bc8
 800f5e4:	4293      	cmp	r3, r2
 800f5e6:	d803      	bhi.n	800f5f0 <mem_trim+0x34>
 800f5e8:	8bfa      	ldrh	r2, [r7, #30]
 800f5ea:	887b      	ldrh	r3, [r7, #2]
 800f5ec:	429a      	cmp	r2, r3
 800f5ee:	d201      	bcs.n	800f5f4 <mem_trim+0x38>
    return NULL;
 800f5f0:	2300      	movs	r3, #0
 800f5f2:	e0d0      	b.n	800f796 <mem_trim+0x1da>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800f5f4:	4b6a      	ldr	r3, [pc, #424]	; (800f7a0 <mem_trim+0x1e4>)
 800f5f6:	681b      	ldr	r3, [r3, #0]
 800f5f8:	687a      	ldr	r2, [r7, #4]
 800f5fa:	429a      	cmp	r2, r3
 800f5fc:	d304      	bcc.n	800f608 <mem_trim+0x4c>
 800f5fe:	4b69      	ldr	r3, [pc, #420]	; (800f7a4 <mem_trim+0x1e8>)
 800f600:	681b      	ldr	r3, [r3, #0]
 800f602:	687a      	ldr	r2, [r7, #4]
 800f604:	429a      	cmp	r2, r3
 800f606:	d306      	bcc.n	800f616 <mem_trim+0x5a>
 800f608:	4b67      	ldr	r3, [pc, #412]	; (800f7a8 <mem_trim+0x1ec>)
 800f60a:	f240 22d1 	movw	r2, #721	; 0x2d1
 800f60e:	4967      	ldr	r1, [pc, #412]	; (800f7ac <mem_trim+0x1f0>)
 800f610:	4867      	ldr	r0, [pc, #412]	; (800f7b0 <mem_trim+0x1f4>)
 800f612:	f00a fd65 	bl	801a0e0 <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800f616:	4b62      	ldr	r3, [pc, #392]	; (800f7a0 <mem_trim+0x1e4>)
 800f618:	681b      	ldr	r3, [r3, #0]
 800f61a:	687a      	ldr	r2, [r7, #4]
 800f61c:	429a      	cmp	r2, r3
 800f61e:	d304      	bcc.n	800f62a <mem_trim+0x6e>
 800f620:	4b60      	ldr	r3, [pc, #384]	; (800f7a4 <mem_trim+0x1e8>)
 800f622:	681b      	ldr	r3, [r3, #0]
 800f624:	687a      	ldr	r2, [r7, #4]
 800f626:	429a      	cmp	r2, r3
 800f628:	d301      	bcc.n	800f62e <mem_trim+0x72>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return rmem;
 800f62a:	687b      	ldr	r3, [r7, #4]
 800f62c:	e0b3      	b.n	800f796 <mem_trim+0x1da>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800f62e:	687b      	ldr	r3, [r7, #4]
 800f630:	3b08      	subs	r3, #8
 800f632:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 800f634:	69b8      	ldr	r0, [r7, #24]
 800f636:	f7ff fe25 	bl	800f284 <mem_to_ptr>
 800f63a:	4603      	mov	r3, r0
 800f63c:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 800f63e:	69bb      	ldr	r3, [r7, #24]
 800f640:	881a      	ldrh	r2, [r3, #0]
 800f642:	8afb      	ldrh	r3, [r7, #22]
 800f644:	1ad3      	subs	r3, r2, r3
 800f646:	b29b      	uxth	r3, r3
 800f648:	3b08      	subs	r3, #8
 800f64a:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 800f64c:	8bfa      	ldrh	r2, [r7, #30]
 800f64e:	8abb      	ldrh	r3, [r7, #20]
 800f650:	429a      	cmp	r2, r3
 800f652:	d906      	bls.n	800f662 <mem_trim+0xa6>
 800f654:	4b54      	ldr	r3, [pc, #336]	; (800f7a8 <mem_trim+0x1ec>)
 800f656:	f44f 7239 	mov.w	r2, #740	; 0x2e4
 800f65a:	4956      	ldr	r1, [pc, #344]	; (800f7b4 <mem_trim+0x1f8>)
 800f65c:	4854      	ldr	r0, [pc, #336]	; (800f7b0 <mem_trim+0x1f4>)
 800f65e:	f00a fd3f 	bl	801a0e0 <iprintf>
  if (newsize > size) {
 800f662:	8bfa      	ldrh	r2, [r7, #30]
 800f664:	8abb      	ldrh	r3, [r7, #20]
 800f666:	429a      	cmp	r2, r3
 800f668:	d901      	bls.n	800f66e <mem_trim+0xb2>
    /* not supported */
    return NULL;
 800f66a:	2300      	movs	r3, #0
 800f66c:	e093      	b.n	800f796 <mem_trim+0x1da>
  }
  if (newsize == size) {
 800f66e:	8bfa      	ldrh	r2, [r7, #30]
 800f670:	8abb      	ldrh	r3, [r7, #20]
 800f672:	429a      	cmp	r2, r3
 800f674:	d101      	bne.n	800f67a <mem_trim+0xbe>
    /* No change in size, simply return */
    return rmem;
 800f676:	687b      	ldr	r3, [r7, #4]
 800f678:	e08d      	b.n	800f796 <mem_trim+0x1da>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();

  mem2 = ptr_to_mem(mem->next);
 800f67a:	69bb      	ldr	r3, [r7, #24]
 800f67c:	881b      	ldrh	r3, [r3, #0]
 800f67e:	4618      	mov	r0, r3
 800f680:	f7ff fdee 	bl	800f260 <ptr_to_mem>
 800f684:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 800f686:	693b      	ldr	r3, [r7, #16]
 800f688:	791b      	ldrb	r3, [r3, #4]
 800f68a:	2b00      	cmp	r3, #0
 800f68c:	d141      	bne.n	800f712 <mem_trim+0x156>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800f68e:	69bb      	ldr	r3, [r7, #24]
 800f690:	881b      	ldrh	r3, [r3, #0]
 800f692:	f644 32c8 	movw	r2, #19400	; 0x4bc8
 800f696:	4293      	cmp	r3, r2
 800f698:	d106      	bne.n	800f6a8 <mem_trim+0xec>
 800f69a:	4b43      	ldr	r3, [pc, #268]	; (800f7a8 <mem_trim+0x1ec>)
 800f69c:	f240 22f5 	movw	r2, #757	; 0x2f5
 800f6a0:	4945      	ldr	r1, [pc, #276]	; (800f7b8 <mem_trim+0x1fc>)
 800f6a2:	4843      	ldr	r0, [pc, #268]	; (800f7b0 <mem_trim+0x1f4>)
 800f6a4:	f00a fd1c 	bl	801a0e0 <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 800f6a8:	693b      	ldr	r3, [r7, #16]
 800f6aa:	881b      	ldrh	r3, [r3, #0]
 800f6ac:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800f6ae:	8afa      	ldrh	r2, [r7, #22]
 800f6b0:	8bfb      	ldrh	r3, [r7, #30]
 800f6b2:	4413      	add	r3, r2
 800f6b4:	b29b      	uxth	r3, r3
 800f6b6:	3308      	adds	r3, #8
 800f6b8:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 800f6ba:	4b40      	ldr	r3, [pc, #256]	; (800f7bc <mem_trim+0x200>)
 800f6bc:	681b      	ldr	r3, [r3, #0]
 800f6be:	693a      	ldr	r2, [r7, #16]
 800f6c0:	429a      	cmp	r2, r3
 800f6c2:	d106      	bne.n	800f6d2 <mem_trim+0x116>
      lfree = ptr_to_mem(ptr2);
 800f6c4:	89fb      	ldrh	r3, [r7, #14]
 800f6c6:	4618      	mov	r0, r3
 800f6c8:	f7ff fdca 	bl	800f260 <ptr_to_mem>
 800f6cc:	4603      	mov	r3, r0
 800f6ce:	4a3b      	ldr	r2, [pc, #236]	; (800f7bc <mem_trim+0x200>)
 800f6d0:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 800f6d2:	89fb      	ldrh	r3, [r7, #14]
 800f6d4:	4618      	mov	r0, r3
 800f6d6:	f7ff fdc3 	bl	800f260 <ptr_to_mem>
 800f6da:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 800f6dc:	693b      	ldr	r3, [r7, #16]
 800f6de:	2200      	movs	r2, #0
 800f6e0:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 800f6e2:	693b      	ldr	r3, [r7, #16]
 800f6e4:	89ba      	ldrh	r2, [r7, #12]
 800f6e6:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 800f6e8:	693b      	ldr	r3, [r7, #16]
 800f6ea:	8afa      	ldrh	r2, [r7, #22]
 800f6ec:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 800f6ee:	69bb      	ldr	r3, [r7, #24]
 800f6f0:	89fa      	ldrh	r2, [r7, #14]
 800f6f2:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800f6f4:	693b      	ldr	r3, [r7, #16]
 800f6f6:	881b      	ldrh	r3, [r3, #0]
 800f6f8:	f644 32c8 	movw	r2, #19400	; 0x4bc8
 800f6fc:	4293      	cmp	r3, r2
 800f6fe:	d049      	beq.n	800f794 <mem_trim+0x1d8>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800f700:	693b      	ldr	r3, [r7, #16]
 800f702:	881b      	ldrh	r3, [r3, #0]
 800f704:	4618      	mov	r0, r3
 800f706:	f7ff fdab 	bl	800f260 <ptr_to_mem>
 800f70a:	4602      	mov	r2, r0
 800f70c:	89fb      	ldrh	r3, [r7, #14]
 800f70e:	8053      	strh	r3, [r2, #2]
 800f710:	e040      	b.n	800f794 <mem_trim+0x1d8>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 800f712:	8bfb      	ldrh	r3, [r7, #30]
 800f714:	f103 0214 	add.w	r2, r3, #20
 800f718:	8abb      	ldrh	r3, [r7, #20]
 800f71a:	429a      	cmp	r2, r3
 800f71c:	d83a      	bhi.n	800f794 <mem_trim+0x1d8>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800f71e:	8afa      	ldrh	r2, [r7, #22]
 800f720:	8bfb      	ldrh	r3, [r7, #30]
 800f722:	4413      	add	r3, r2
 800f724:	b29b      	uxth	r3, r3
 800f726:	3308      	adds	r3, #8
 800f728:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800f72a:	69bb      	ldr	r3, [r7, #24]
 800f72c:	881b      	ldrh	r3, [r3, #0]
 800f72e:	f644 32c8 	movw	r2, #19400	; 0x4bc8
 800f732:	4293      	cmp	r3, r2
 800f734:	d106      	bne.n	800f744 <mem_trim+0x188>
 800f736:	4b1c      	ldr	r3, [pc, #112]	; (800f7a8 <mem_trim+0x1ec>)
 800f738:	f240 3216 	movw	r2, #790	; 0x316
 800f73c:	491e      	ldr	r1, [pc, #120]	; (800f7b8 <mem_trim+0x1fc>)
 800f73e:	481c      	ldr	r0, [pc, #112]	; (800f7b0 <mem_trim+0x1f4>)
 800f740:	f00a fcce 	bl	801a0e0 <iprintf>
    mem2 = ptr_to_mem(ptr2);
 800f744:	89fb      	ldrh	r3, [r7, #14]
 800f746:	4618      	mov	r0, r3
 800f748:	f7ff fd8a 	bl	800f260 <ptr_to_mem>
 800f74c:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 800f74e:	4b1b      	ldr	r3, [pc, #108]	; (800f7bc <mem_trim+0x200>)
 800f750:	681b      	ldr	r3, [r3, #0]
 800f752:	693a      	ldr	r2, [r7, #16]
 800f754:	429a      	cmp	r2, r3
 800f756:	d202      	bcs.n	800f75e <mem_trim+0x1a2>
      lfree = mem2;
 800f758:	4a18      	ldr	r2, [pc, #96]	; (800f7bc <mem_trim+0x200>)
 800f75a:	693b      	ldr	r3, [r7, #16]
 800f75c:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 800f75e:	693b      	ldr	r3, [r7, #16]
 800f760:	2200      	movs	r2, #0
 800f762:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 800f764:	69bb      	ldr	r3, [r7, #24]
 800f766:	881a      	ldrh	r2, [r3, #0]
 800f768:	693b      	ldr	r3, [r7, #16]
 800f76a:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 800f76c:	693b      	ldr	r3, [r7, #16]
 800f76e:	8afa      	ldrh	r2, [r7, #22]
 800f770:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 800f772:	69bb      	ldr	r3, [r7, #24]
 800f774:	89fa      	ldrh	r2, [r7, #14]
 800f776:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800f778:	693b      	ldr	r3, [r7, #16]
 800f77a:	881b      	ldrh	r3, [r3, #0]
 800f77c:	f644 32c8 	movw	r2, #19400	; 0x4bc8
 800f780:	4293      	cmp	r3, r2
 800f782:	d007      	beq.n	800f794 <mem_trim+0x1d8>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800f784:	693b      	ldr	r3, [r7, #16]
 800f786:	881b      	ldrh	r3, [r3, #0]
 800f788:	4618      	mov	r0, r3
 800f78a:	f7ff fd69 	bl	800f260 <ptr_to_mem>
 800f78e:	4602      	mov	r2, r0
 800f790:	89fb      	ldrh	r3, [r7, #14]
 800f792:	8053      	strh	r3, [r2, #2]
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
  return rmem;
 800f794:	687b      	ldr	r3, [r7, #4]
}
 800f796:	4618      	mov	r0, r3
 800f798:	3720      	adds	r7, #32
 800f79a:	46bd      	mov	sp, r7
 800f79c:	bd80      	pop	{r7, pc}
 800f79e:	bf00      	nop
 800f7a0:	20000918 	.word	0x20000918
 800f7a4:	2000091c 	.word	0x2000091c
 800f7a8:	0801b8e8 	.word	0x0801b8e8
 800f7ac:	0801ba58 	.word	0x0801ba58
 800f7b0:	0801b930 	.word	0x0801b930
 800f7b4:	0801ba70 	.word	0x0801ba70
 800f7b8:	0801ba90 	.word	0x0801ba90
 800f7bc:	20000920 	.word	0x20000920

0800f7c0 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 800f7c0:	b580      	push	{r7, lr}
 800f7c2:	b088      	sub	sp, #32
 800f7c4:	af00      	add	r7, sp, #0
 800f7c6:	4603      	mov	r3, r0
 800f7c8:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 800f7ca:	88fb      	ldrh	r3, [r7, #6]
 800f7cc:	2b00      	cmp	r3, #0
 800f7ce:	d101      	bne.n	800f7d4 <mem_malloc+0x14>
    return NULL;
 800f7d0:	2300      	movs	r3, #0
 800f7d2:	e0dd      	b.n	800f990 <mem_malloc+0x1d0>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 800f7d4:	88fb      	ldrh	r3, [r7, #6]
 800f7d6:	3303      	adds	r3, #3
 800f7d8:	b29b      	uxth	r3, r3
 800f7da:	f023 0303 	bic.w	r3, r3, #3
 800f7de:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 800f7e0:	8bbb      	ldrh	r3, [r7, #28]
 800f7e2:	2b0b      	cmp	r3, #11
 800f7e4:	d801      	bhi.n	800f7ea <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 800f7e6:	230c      	movs	r3, #12
 800f7e8:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 800f7ea:	8bbb      	ldrh	r3, [r7, #28]
 800f7ec:	f644 32c8 	movw	r2, #19400	; 0x4bc8
 800f7f0:	4293      	cmp	r3, r2
 800f7f2:	d803      	bhi.n	800f7fc <mem_malloc+0x3c>
 800f7f4:	8bba      	ldrh	r2, [r7, #28]
 800f7f6:	88fb      	ldrh	r3, [r7, #6]
 800f7f8:	429a      	cmp	r2, r3
 800f7fa:	d201      	bcs.n	800f800 <mem_malloc+0x40>
    return NULL;
 800f7fc:	2300      	movs	r3, #0
 800f7fe:	e0c7      	b.n	800f990 <mem_malloc+0x1d0>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800f800:	4b65      	ldr	r3, [pc, #404]	; (800f998 <mem_malloc+0x1d8>)
 800f802:	681b      	ldr	r3, [r3, #0]
 800f804:	4618      	mov	r0, r3
 800f806:	f7ff fd3d 	bl	800f284 <mem_to_ptr>
 800f80a:	4603      	mov	r3, r0
 800f80c:	83fb      	strh	r3, [r7, #30]
 800f80e:	e0b6      	b.n	800f97e <mem_malloc+0x1be>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 800f810:	8bfb      	ldrh	r3, [r7, #30]
 800f812:	4618      	mov	r0, r3
 800f814:	f7ff fd24 	bl	800f260 <ptr_to_mem>
 800f818:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 800f81a:	697b      	ldr	r3, [r7, #20]
 800f81c:	791b      	ldrb	r3, [r3, #4]
 800f81e:	2b00      	cmp	r3, #0
 800f820:	f040 80a6 	bne.w	800f970 <mem_malloc+0x1b0>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800f824:	697b      	ldr	r3, [r7, #20]
 800f826:	881b      	ldrh	r3, [r3, #0]
 800f828:	461a      	mov	r2, r3
 800f82a:	8bfb      	ldrh	r3, [r7, #30]
 800f82c:	1ad3      	subs	r3, r2, r3
 800f82e:	f1a3 0208 	sub.w	r2, r3, #8
 800f832:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 800f834:	429a      	cmp	r2, r3
 800f836:	f0c0 809b 	bcc.w	800f970 <mem_malloc+0x1b0>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 800f83a:	697b      	ldr	r3, [r7, #20]
 800f83c:	881b      	ldrh	r3, [r3, #0]
 800f83e:	461a      	mov	r2, r3
 800f840:	8bfb      	ldrh	r3, [r7, #30]
 800f842:	1ad3      	subs	r3, r2, r3
 800f844:	f1a3 0208 	sub.w	r2, r3, #8
 800f848:	8bbb      	ldrh	r3, [r7, #28]
 800f84a:	3314      	adds	r3, #20
 800f84c:	429a      	cmp	r2, r3
 800f84e:	d335      	bcc.n	800f8bc <mem_malloc+0xfc>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 800f850:	8bfa      	ldrh	r2, [r7, #30]
 800f852:	8bbb      	ldrh	r3, [r7, #28]
 800f854:	4413      	add	r3, r2
 800f856:	b29b      	uxth	r3, r3
 800f858:	3308      	adds	r3, #8
 800f85a:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 800f85c:	8a7b      	ldrh	r3, [r7, #18]
 800f85e:	f644 32c8 	movw	r2, #19400	; 0x4bc8
 800f862:	4293      	cmp	r3, r2
 800f864:	d106      	bne.n	800f874 <mem_malloc+0xb4>
 800f866:	4b4d      	ldr	r3, [pc, #308]	; (800f99c <mem_malloc+0x1dc>)
 800f868:	f240 3287 	movw	r2, #903	; 0x387
 800f86c:	494c      	ldr	r1, [pc, #304]	; (800f9a0 <mem_malloc+0x1e0>)
 800f86e:	484d      	ldr	r0, [pc, #308]	; (800f9a4 <mem_malloc+0x1e4>)
 800f870:	f00a fc36 	bl	801a0e0 <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 800f874:	8a7b      	ldrh	r3, [r7, #18]
 800f876:	4618      	mov	r0, r3
 800f878:	f7ff fcf2 	bl	800f260 <ptr_to_mem>
 800f87c:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 800f87e:	68fb      	ldr	r3, [r7, #12]
 800f880:	2200      	movs	r2, #0
 800f882:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 800f884:	697b      	ldr	r3, [r7, #20]
 800f886:	881a      	ldrh	r2, [r3, #0]
 800f888:	68fb      	ldr	r3, [r7, #12]
 800f88a:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 800f88c:	68fb      	ldr	r3, [r7, #12]
 800f88e:	8bfa      	ldrh	r2, [r7, #30]
 800f890:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 800f892:	697b      	ldr	r3, [r7, #20]
 800f894:	8a7a      	ldrh	r2, [r7, #18]
 800f896:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 800f898:	697b      	ldr	r3, [r7, #20]
 800f89a:	2201      	movs	r2, #1
 800f89c:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 800f89e:	68fb      	ldr	r3, [r7, #12]
 800f8a0:	881b      	ldrh	r3, [r3, #0]
 800f8a2:	f644 32c8 	movw	r2, #19400	; 0x4bc8
 800f8a6:	4293      	cmp	r3, r2
 800f8a8:	d00b      	beq.n	800f8c2 <mem_malloc+0x102>
            ptr_to_mem(mem2->next)->prev = ptr2;
 800f8aa:	68fb      	ldr	r3, [r7, #12]
 800f8ac:	881b      	ldrh	r3, [r3, #0]
 800f8ae:	4618      	mov	r0, r3
 800f8b0:	f7ff fcd6 	bl	800f260 <ptr_to_mem>
 800f8b4:	4602      	mov	r2, r0
 800f8b6:	8a7b      	ldrh	r3, [r7, #18]
 800f8b8:	8053      	strh	r3, [r2, #2]
 800f8ba:	e002      	b.n	800f8c2 <mem_malloc+0x102>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 800f8bc:	697b      	ldr	r3, [r7, #20]
 800f8be:	2201      	movs	r2, #1
 800f8c0:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 800f8c2:	4b35      	ldr	r3, [pc, #212]	; (800f998 <mem_malloc+0x1d8>)
 800f8c4:	681b      	ldr	r3, [r3, #0]
 800f8c6:	697a      	ldr	r2, [r7, #20]
 800f8c8:	429a      	cmp	r2, r3
 800f8ca:	d127      	bne.n	800f91c <mem_malloc+0x15c>
          struct mem *cur = lfree;
 800f8cc:	4b32      	ldr	r3, [pc, #200]	; (800f998 <mem_malloc+0x1d8>)
 800f8ce:	681b      	ldr	r3, [r3, #0]
 800f8d0:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 800f8d2:	e005      	b.n	800f8e0 <mem_malloc+0x120>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 800f8d4:	69bb      	ldr	r3, [r7, #24]
 800f8d6:	881b      	ldrh	r3, [r3, #0]
 800f8d8:	4618      	mov	r0, r3
 800f8da:	f7ff fcc1 	bl	800f260 <ptr_to_mem>
 800f8de:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 800f8e0:	69bb      	ldr	r3, [r7, #24]
 800f8e2:	791b      	ldrb	r3, [r3, #4]
 800f8e4:	2b00      	cmp	r3, #0
 800f8e6:	d004      	beq.n	800f8f2 <mem_malloc+0x132>
 800f8e8:	4b2f      	ldr	r3, [pc, #188]	; (800f9a8 <mem_malloc+0x1e8>)
 800f8ea:	681b      	ldr	r3, [r3, #0]
 800f8ec:	69ba      	ldr	r2, [r7, #24]
 800f8ee:	429a      	cmp	r2, r3
 800f8f0:	d1f0      	bne.n	800f8d4 <mem_malloc+0x114>
          }
          lfree = cur;
 800f8f2:	4a29      	ldr	r2, [pc, #164]	; (800f998 <mem_malloc+0x1d8>)
 800f8f4:	69bb      	ldr	r3, [r7, #24]
 800f8f6:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 800f8f8:	4b27      	ldr	r3, [pc, #156]	; (800f998 <mem_malloc+0x1d8>)
 800f8fa:	681a      	ldr	r2, [r3, #0]
 800f8fc:	4b2a      	ldr	r3, [pc, #168]	; (800f9a8 <mem_malloc+0x1e8>)
 800f8fe:	681b      	ldr	r3, [r3, #0]
 800f900:	429a      	cmp	r2, r3
 800f902:	d00b      	beq.n	800f91c <mem_malloc+0x15c>
 800f904:	4b24      	ldr	r3, [pc, #144]	; (800f998 <mem_malloc+0x1d8>)
 800f906:	681b      	ldr	r3, [r3, #0]
 800f908:	791b      	ldrb	r3, [r3, #4]
 800f90a:	2b00      	cmp	r3, #0
 800f90c:	d006      	beq.n	800f91c <mem_malloc+0x15c>
 800f90e:	4b23      	ldr	r3, [pc, #140]	; (800f99c <mem_malloc+0x1dc>)
 800f910:	f240 32b5 	movw	r2, #949	; 0x3b5
 800f914:	4925      	ldr	r1, [pc, #148]	; (800f9ac <mem_malloc+0x1ec>)
 800f916:	4823      	ldr	r0, [pc, #140]	; (800f9a4 <mem_malloc+0x1e4>)
 800f918:	f00a fbe2 	bl	801a0e0 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800f91c:	8bba      	ldrh	r2, [r7, #28]
 800f91e:	697b      	ldr	r3, [r7, #20]
 800f920:	4413      	add	r3, r2
 800f922:	3308      	adds	r3, #8
 800f924:	4a20      	ldr	r2, [pc, #128]	; (800f9a8 <mem_malloc+0x1e8>)
 800f926:	6812      	ldr	r2, [r2, #0]
 800f928:	4293      	cmp	r3, r2
 800f92a:	d906      	bls.n	800f93a <mem_malloc+0x17a>
 800f92c:	4b1b      	ldr	r3, [pc, #108]	; (800f99c <mem_malloc+0x1dc>)
 800f92e:	f240 32b9 	movw	r2, #953	; 0x3b9
 800f932:	491f      	ldr	r1, [pc, #124]	; (800f9b0 <mem_malloc+0x1f0>)
 800f934:	481b      	ldr	r0, [pc, #108]	; (800f9a4 <mem_malloc+0x1e4>)
 800f936:	f00a fbd3 	bl	801a0e0 <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 800f93a:	697b      	ldr	r3, [r7, #20]
 800f93c:	f003 0303 	and.w	r3, r3, #3
 800f940:	2b00      	cmp	r3, #0
 800f942:	d006      	beq.n	800f952 <mem_malloc+0x192>
 800f944:	4b15      	ldr	r3, [pc, #84]	; (800f99c <mem_malloc+0x1dc>)
 800f946:	f240 32bb 	movw	r2, #955	; 0x3bb
 800f94a:	491a      	ldr	r1, [pc, #104]	; (800f9b4 <mem_malloc+0x1f4>)
 800f94c:	4815      	ldr	r0, [pc, #84]	; (800f9a4 <mem_malloc+0x1e4>)
 800f94e:	f00a fbc7 	bl	801a0e0 <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 800f952:	697b      	ldr	r3, [r7, #20]
 800f954:	f003 0303 	and.w	r3, r3, #3
 800f958:	2b00      	cmp	r3, #0
 800f95a:	d006      	beq.n	800f96a <mem_malloc+0x1aa>
 800f95c:	4b0f      	ldr	r3, [pc, #60]	; (800f99c <mem_malloc+0x1dc>)
 800f95e:	f240 32bd 	movw	r2, #957	; 0x3bd
 800f962:	4915      	ldr	r1, [pc, #84]	; (800f9b8 <mem_malloc+0x1f8>)
 800f964:	480f      	ldr	r0, [pc, #60]	; (800f9a4 <mem_malloc+0x1e4>)
 800f966:	f00a fbbb 	bl	801a0e0 <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 800f96a:	697b      	ldr	r3, [r7, #20]
 800f96c:	3308      	adds	r3, #8
 800f96e:	e00f      	b.n	800f990 <mem_malloc+0x1d0>
         ptr = ptr_to_mem(ptr)->next) {
 800f970:	8bfb      	ldrh	r3, [r7, #30]
 800f972:	4618      	mov	r0, r3
 800f974:	f7ff fc74 	bl	800f260 <ptr_to_mem>
 800f978:	4603      	mov	r3, r0
 800f97a:	881b      	ldrh	r3, [r3, #0]
 800f97c:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800f97e:	8bfa      	ldrh	r2, [r7, #30]
 800f980:	8bbb      	ldrh	r3, [r7, #28]
 800f982:	f5c3 4397 	rsb	r3, r3, #19328	; 0x4b80
 800f986:	3348      	adds	r3, #72	; 0x48
 800f988:	429a      	cmp	r2, r3
 800f98a:	f4ff af41 	bcc.w	800f810 <mem_malloc+0x50>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 800f98e:	2300      	movs	r3, #0
}
 800f990:	4618      	mov	r0, r3
 800f992:	3720      	adds	r7, #32
 800f994:	46bd      	mov	sp, r7
 800f996:	bd80      	pop	{r7, pc}
 800f998:	20000920 	.word	0x20000920
 800f99c:	0801b8e8 	.word	0x0801b8e8
 800f9a0:	0801ba90 	.word	0x0801ba90
 800f9a4:	0801b930 	.word	0x0801b930
 800f9a8:	2000091c 	.word	0x2000091c
 800f9ac:	0801baa4 	.word	0x0801baa4
 800f9b0:	0801bac0 	.word	0x0801bac0
 800f9b4:	0801baf0 	.word	0x0801baf0
 800f9b8:	0801bb20 	.word	0x0801bb20

0800f9bc <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 800f9bc:	b480      	push	{r7}
 800f9be:	b085      	sub	sp, #20
 800f9c0:	af00      	add	r7, sp, #0
 800f9c2:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 800f9c4:	687b      	ldr	r3, [r7, #4]
 800f9c6:	689b      	ldr	r3, [r3, #8]
 800f9c8:	2200      	movs	r2, #0
 800f9ca:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 800f9cc:	687b      	ldr	r3, [r7, #4]
 800f9ce:	685b      	ldr	r3, [r3, #4]
 800f9d0:	3303      	adds	r3, #3
 800f9d2:	f023 0303 	bic.w	r3, r3, #3
 800f9d6:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 800f9d8:	2300      	movs	r3, #0
 800f9da:	60fb      	str	r3, [r7, #12]
 800f9dc:	e011      	b.n	800fa02 <memp_init_pool+0x46>
    memp->next = *desc->tab;
 800f9de:	687b      	ldr	r3, [r7, #4]
 800f9e0:	689b      	ldr	r3, [r3, #8]
 800f9e2:	681a      	ldr	r2, [r3, #0]
 800f9e4:	68bb      	ldr	r3, [r7, #8]
 800f9e6:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 800f9e8:	687b      	ldr	r3, [r7, #4]
 800f9ea:	689b      	ldr	r3, [r3, #8]
 800f9ec:	68ba      	ldr	r2, [r7, #8]
 800f9ee:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800f9f0:	687b      	ldr	r3, [r7, #4]
 800f9f2:	881b      	ldrh	r3, [r3, #0]
 800f9f4:	461a      	mov	r2, r3
 800f9f6:	68bb      	ldr	r3, [r7, #8]
 800f9f8:	4413      	add	r3, r2
 800f9fa:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 800f9fc:	68fb      	ldr	r3, [r7, #12]
 800f9fe:	3301      	adds	r3, #1
 800fa00:	60fb      	str	r3, [r7, #12]
 800fa02:	687b      	ldr	r3, [r7, #4]
 800fa04:	885b      	ldrh	r3, [r3, #2]
 800fa06:	461a      	mov	r2, r3
 800fa08:	68fb      	ldr	r3, [r7, #12]
 800fa0a:	4293      	cmp	r3, r2
 800fa0c:	dbe7      	blt.n	800f9de <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 800fa0e:	bf00      	nop
 800fa10:	bf00      	nop
 800fa12:	3714      	adds	r7, #20
 800fa14:	46bd      	mov	sp, r7
 800fa16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa1a:	4770      	bx	lr

0800fa1c <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 800fa1c:	b580      	push	{r7, lr}
 800fa1e:	b082      	sub	sp, #8
 800fa20:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800fa22:	2300      	movs	r3, #0
 800fa24:	80fb      	strh	r3, [r7, #6]
 800fa26:	e009      	b.n	800fa3c <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 800fa28:	88fb      	ldrh	r3, [r7, #6]
 800fa2a:	4a08      	ldr	r2, [pc, #32]	; (800fa4c <memp_init+0x30>)
 800fa2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800fa30:	4618      	mov	r0, r3
 800fa32:	f7ff ffc3 	bl	800f9bc <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800fa36:	88fb      	ldrh	r3, [r7, #6]
 800fa38:	3301      	adds	r3, #1
 800fa3a:	80fb      	strh	r3, [r7, #6]
 800fa3c:	88fb      	ldrh	r3, [r7, #6]
 800fa3e:	2b08      	cmp	r3, #8
 800fa40:	d9f2      	bls.n	800fa28 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 800fa42:	bf00      	nop
 800fa44:	bf00      	nop
 800fa46:	3708      	adds	r7, #8
 800fa48:	46bd      	mov	sp, r7
 800fa4a:	bd80      	pop	{r7, pc}
 800fa4c:	08094cd8 	.word	0x08094cd8

0800fa50 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 800fa50:	b580      	push	{r7, lr}
 800fa52:	b084      	sub	sp, #16
 800fa54:	af00      	add	r7, sp, #0
 800fa56:	6078      	str	r0, [r7, #4]
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);

  memp = *desc->tab;
 800fa58:	687b      	ldr	r3, [r7, #4]
 800fa5a:	689b      	ldr	r3, [r3, #8]
 800fa5c:	681b      	ldr	r3, [r3, #0]
 800fa5e:	60fb      	str	r3, [r7, #12]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 800fa60:	68fb      	ldr	r3, [r7, #12]
 800fa62:	2b00      	cmp	r3, #0
 800fa64:	d012      	beq.n	800fa8c <do_memp_malloc_pool+0x3c>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 800fa66:	687b      	ldr	r3, [r7, #4]
 800fa68:	689b      	ldr	r3, [r3, #8]
 800fa6a:	68fa      	ldr	r2, [r7, #12]
 800fa6c:	6812      	ldr	r2, [r2, #0]
 800fa6e:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 800fa70:	68fb      	ldr	r3, [r7, #12]
 800fa72:	f003 0303 	and.w	r3, r3, #3
 800fa76:	2b00      	cmp	r3, #0
 800fa78:	d006      	beq.n	800fa88 <do_memp_malloc_pool+0x38>
 800fa7a:	4b07      	ldr	r3, [pc, #28]	; (800fa98 <do_memp_malloc_pool+0x48>)
 800fa7c:	f44f 728c 	mov.w	r2, #280	; 0x118
 800fa80:	4906      	ldr	r1, [pc, #24]	; (800fa9c <do_memp_malloc_pool+0x4c>)
 800fa82:	4807      	ldr	r0, [pc, #28]	; (800faa0 <do_memp_malloc_pool+0x50>)
 800fa84:	f00a fb2c 	bl	801a0e0 <iprintf>
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 800fa88:	68fb      	ldr	r3, [r7, #12]
 800fa8a:	e000      	b.n	800fa8e <do_memp_malloc_pool+0x3e>
#endif
    SYS_ARCH_UNPROTECT(old_level);
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 800fa8c:	2300      	movs	r3, #0
}
 800fa8e:	4618      	mov	r0, r3
 800fa90:	3710      	adds	r7, #16
 800fa92:	46bd      	mov	sp, r7
 800fa94:	bd80      	pop	{r7, pc}
 800fa96:	bf00      	nop
 800fa98:	0801bb44 	.word	0x0801bb44
 800fa9c:	0801bb74 	.word	0x0801bb74
 800faa0:	0801bb98 	.word	0x0801bb98

0800faa4 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 800faa4:	b580      	push	{r7, lr}
 800faa6:	b084      	sub	sp, #16
 800faa8:	af00      	add	r7, sp, #0
 800faaa:	4603      	mov	r3, r0
 800faac:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800faae:	79fb      	ldrb	r3, [r7, #7]
 800fab0:	2b08      	cmp	r3, #8
 800fab2:	d908      	bls.n	800fac6 <memp_malloc+0x22>
 800fab4:	4b0a      	ldr	r3, [pc, #40]	; (800fae0 <memp_malloc+0x3c>)
 800fab6:	f240 1257 	movw	r2, #343	; 0x157
 800faba:	490a      	ldr	r1, [pc, #40]	; (800fae4 <memp_malloc+0x40>)
 800fabc:	480a      	ldr	r0, [pc, #40]	; (800fae8 <memp_malloc+0x44>)
 800fabe:	f00a fb0f 	bl	801a0e0 <iprintf>
 800fac2:	2300      	movs	r3, #0
 800fac4:	e008      	b.n	800fad8 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 800fac6:	79fb      	ldrb	r3, [r7, #7]
 800fac8:	4a08      	ldr	r2, [pc, #32]	; (800faec <memp_malloc+0x48>)
 800faca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800face:	4618      	mov	r0, r3
 800fad0:	f7ff ffbe 	bl	800fa50 <do_memp_malloc_pool>
 800fad4:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 800fad6:	68fb      	ldr	r3, [r7, #12]
}
 800fad8:	4618      	mov	r0, r3
 800fada:	3710      	adds	r7, #16
 800fadc:	46bd      	mov	sp, r7
 800fade:	bd80      	pop	{r7, pc}
 800fae0:	0801bb44 	.word	0x0801bb44
 800fae4:	0801bbd4 	.word	0x0801bbd4
 800fae8:	0801bb98 	.word	0x0801bb98
 800faec:	08094cd8 	.word	0x08094cd8

0800faf0 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 800faf0:	b580      	push	{r7, lr}
 800faf2:	b084      	sub	sp, #16
 800faf4:	af00      	add	r7, sp, #0
 800faf6:	6078      	str	r0, [r7, #4]
 800faf8:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 800fafa:	683b      	ldr	r3, [r7, #0]
 800fafc:	f003 0303 	and.w	r3, r3, #3
 800fb00:	2b00      	cmp	r3, #0
 800fb02:	d006      	beq.n	800fb12 <do_memp_free_pool+0x22>
 800fb04:	4b0a      	ldr	r3, [pc, #40]	; (800fb30 <do_memp_free_pool+0x40>)
 800fb06:	f44f 72b6 	mov.w	r2, #364	; 0x16c
 800fb0a:	490a      	ldr	r1, [pc, #40]	; (800fb34 <do_memp_free_pool+0x44>)
 800fb0c:	480a      	ldr	r0, [pc, #40]	; (800fb38 <do_memp_free_pool+0x48>)
 800fb0e:	f00a fae7 	bl	801a0e0 <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 800fb12:	683b      	ldr	r3, [r7, #0]
 800fb14:	60fb      	str	r3, [r7, #12]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 800fb16:	687b      	ldr	r3, [r7, #4]
 800fb18:	689b      	ldr	r3, [r3, #8]
 800fb1a:	681a      	ldr	r2, [r3, #0]
 800fb1c:	68fb      	ldr	r3, [r7, #12]
 800fb1e:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 800fb20:	687b      	ldr	r3, [r7, #4]
 800fb22:	689b      	ldr	r3, [r3, #8]
 800fb24:	68fa      	ldr	r2, [r7, #12]
 800fb26:	601a      	str	r2, [r3, #0]
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
#endif /* !MEMP_MEM_MALLOC */
}
 800fb28:	bf00      	nop
 800fb2a:	3710      	adds	r7, #16
 800fb2c:	46bd      	mov	sp, r7
 800fb2e:	bd80      	pop	{r7, pc}
 800fb30:	0801bb44 	.word	0x0801bb44
 800fb34:	0801bbf4 	.word	0x0801bbf4
 800fb38:	0801bb98 	.word	0x0801bb98

0800fb3c <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 800fb3c:	b580      	push	{r7, lr}
 800fb3e:	b082      	sub	sp, #8
 800fb40:	af00      	add	r7, sp, #0
 800fb42:	4603      	mov	r3, r0
 800fb44:	6039      	str	r1, [r7, #0]
 800fb46:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 800fb48:	79fb      	ldrb	r3, [r7, #7]
 800fb4a:	2b08      	cmp	r3, #8
 800fb4c:	d907      	bls.n	800fb5e <memp_free+0x22>
 800fb4e:	4b0c      	ldr	r3, [pc, #48]	; (800fb80 <memp_free+0x44>)
 800fb50:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 800fb54:	490b      	ldr	r1, [pc, #44]	; (800fb84 <memp_free+0x48>)
 800fb56:	480c      	ldr	r0, [pc, #48]	; (800fb88 <memp_free+0x4c>)
 800fb58:	f00a fac2 	bl	801a0e0 <iprintf>
 800fb5c:	e00c      	b.n	800fb78 <memp_free+0x3c>

  if (mem == NULL) {
 800fb5e:	683b      	ldr	r3, [r7, #0]
 800fb60:	2b00      	cmp	r3, #0
 800fb62:	d008      	beq.n	800fb76 <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 800fb64:	79fb      	ldrb	r3, [r7, #7]
 800fb66:	4a09      	ldr	r2, [pc, #36]	; (800fb8c <memp_free+0x50>)
 800fb68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800fb6c:	6839      	ldr	r1, [r7, #0]
 800fb6e:	4618      	mov	r0, r3
 800fb70:	f7ff ffbe 	bl	800faf0 <do_memp_free_pool>
 800fb74:	e000      	b.n	800fb78 <memp_free+0x3c>
    return;
 800fb76:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 800fb78:	3708      	adds	r7, #8
 800fb7a:	46bd      	mov	sp, r7
 800fb7c:	bd80      	pop	{r7, pc}
 800fb7e:	bf00      	nop
 800fb80:	0801bb44 	.word	0x0801bb44
 800fb84:	0801bc14 	.word	0x0801bc14
 800fb88:	0801bb98 	.word	0x0801bb98
 800fb8c:	08094cd8 	.word	0x08094cd8

0800fb90 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 800fb90:	b480      	push	{r7}
 800fb92:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 800fb94:	bf00      	nop
 800fb96:	46bd      	mov	sp, r7
 800fb98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb9c:	4770      	bx	lr
	...

0800fba0 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 800fba0:	b580      	push	{r7, lr}
 800fba2:	b086      	sub	sp, #24
 800fba4:	af00      	add	r7, sp, #0
 800fba6:	60f8      	str	r0, [r7, #12]
 800fba8:	60b9      	str	r1, [r7, #8]
 800fbaa:	607a      	str	r2, [r7, #4]
 800fbac:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 800fbae:	68fb      	ldr	r3, [r7, #12]
 800fbb0:	2b00      	cmp	r3, #0
 800fbb2:	d108      	bne.n	800fbc6 <netif_add+0x26>
 800fbb4:	4b57      	ldr	r3, [pc, #348]	; (800fd14 <netif_add+0x174>)
 800fbb6:	f240 1227 	movw	r2, #295	; 0x127
 800fbba:	4957      	ldr	r1, [pc, #348]	; (800fd18 <netif_add+0x178>)
 800fbbc:	4857      	ldr	r0, [pc, #348]	; (800fd1c <netif_add+0x17c>)
 800fbbe:	f00a fa8f 	bl	801a0e0 <iprintf>
 800fbc2:	2300      	movs	r3, #0
 800fbc4:	e0a2      	b.n	800fd0c <netif_add+0x16c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 800fbc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fbc8:	2b00      	cmp	r3, #0
 800fbca:	d108      	bne.n	800fbde <netif_add+0x3e>
 800fbcc:	4b51      	ldr	r3, [pc, #324]	; (800fd14 <netif_add+0x174>)
 800fbce:	f44f 7294 	mov.w	r2, #296	; 0x128
 800fbd2:	4953      	ldr	r1, [pc, #332]	; (800fd20 <netif_add+0x180>)
 800fbd4:	4851      	ldr	r0, [pc, #324]	; (800fd1c <netif_add+0x17c>)
 800fbd6:	f00a fa83 	bl	801a0e0 <iprintf>
 800fbda:	2300      	movs	r3, #0
 800fbdc:	e096      	b.n	800fd0c <netif_add+0x16c>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 800fbde:	68bb      	ldr	r3, [r7, #8]
 800fbe0:	2b00      	cmp	r3, #0
 800fbe2:	d101      	bne.n	800fbe8 <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 800fbe4:	4b4f      	ldr	r3, [pc, #316]	; (800fd24 <netif_add+0x184>)
 800fbe6:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800fbe8:	687b      	ldr	r3, [r7, #4]
 800fbea:	2b00      	cmp	r3, #0
 800fbec:	d101      	bne.n	800fbf2 <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 800fbee:	4b4d      	ldr	r3, [pc, #308]	; (800fd24 <netif_add+0x184>)
 800fbf0:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800fbf2:	683b      	ldr	r3, [r7, #0]
 800fbf4:	2b00      	cmp	r3, #0
 800fbf6:	d101      	bne.n	800fbfc <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 800fbf8:	4b4a      	ldr	r3, [pc, #296]	; (800fd24 <netif_add+0x184>)
 800fbfa:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 800fbfc:	68fb      	ldr	r3, [r7, #12]
 800fbfe:	2200      	movs	r2, #0
 800fc00:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 800fc02:	68fb      	ldr	r3, [r7, #12]
 800fc04:	2200      	movs	r2, #0
 800fc06:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 800fc08:	68fb      	ldr	r3, [r7, #12]
 800fc0a:	2200      	movs	r2, #0
 800fc0c:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 800fc0e:	68fb      	ldr	r3, [r7, #12]
 800fc10:	4a45      	ldr	r2, [pc, #276]	; (800fd28 <netif_add+0x188>)
 800fc12:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 800fc14:	68fb      	ldr	r3, [r7, #12]
 800fc16:	2200      	movs	r2, #0
 800fc18:	849a      	strh	r2, [r3, #36]	; 0x24
  netif->flags = 0;
 800fc1a:	68fb      	ldr	r3, [r7, #12]
 800fc1c:	2200      	movs	r2, #0
 800fc1e:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 800fc22:	68fb      	ldr	r3, [r7, #12]
 800fc24:	2200      	movs	r2, #0
 800fc26:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 800fc28:	68fb      	ldr	r3, [r7, #12]
 800fc2a:	6a3a      	ldr	r2, [r7, #32]
 800fc2c:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 800fc2e:	4b3f      	ldr	r3, [pc, #252]	; (800fd2c <netif_add+0x18c>)
 800fc30:	781a      	ldrb	r2, [r3, #0]
 800fc32:	68fb      	ldr	r3, [r7, #12]
 800fc34:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  netif->input = input;
 800fc38:	68fb      	ldr	r3, [r7, #12]
 800fc3a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800fc3c:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 800fc3e:	683b      	ldr	r3, [r7, #0]
 800fc40:	687a      	ldr	r2, [r7, #4]
 800fc42:	68b9      	ldr	r1, [r7, #8]
 800fc44:	68f8      	ldr	r0, [r7, #12]
 800fc46:	f000 f913 	bl	800fe70 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 800fc4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc4c:	68f8      	ldr	r0, [r7, #12]
 800fc4e:	4798      	blx	r3
 800fc50:	4603      	mov	r3, r0
 800fc52:	2b00      	cmp	r3, #0
 800fc54:	d001      	beq.n	800fc5a <netif_add+0xba>
    return NULL;
 800fc56:	2300      	movs	r3, #0
 800fc58:	e058      	b.n	800fd0c <netif_add+0x16c>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 800fc5a:	68fb      	ldr	r3, [r7, #12]
 800fc5c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800fc60:	2bff      	cmp	r3, #255	; 0xff
 800fc62:	d103      	bne.n	800fc6c <netif_add+0xcc>
        netif->num = 0;
 800fc64:	68fb      	ldr	r3, [r7, #12]
 800fc66:	2200      	movs	r2, #0
 800fc68:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      }
      num_netifs = 0;
 800fc6c:	2300      	movs	r3, #0
 800fc6e:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800fc70:	4b2f      	ldr	r3, [pc, #188]	; (800fd30 <netif_add+0x190>)
 800fc72:	681b      	ldr	r3, [r3, #0]
 800fc74:	617b      	str	r3, [r7, #20]
 800fc76:	e02b      	b.n	800fcd0 <netif_add+0x130>
        LWIP_ASSERT("netif already added", netif2 != netif);
 800fc78:	697a      	ldr	r2, [r7, #20]
 800fc7a:	68fb      	ldr	r3, [r7, #12]
 800fc7c:	429a      	cmp	r2, r3
 800fc7e:	d106      	bne.n	800fc8e <netif_add+0xee>
 800fc80:	4b24      	ldr	r3, [pc, #144]	; (800fd14 <netif_add+0x174>)
 800fc82:	f240 128b 	movw	r2, #395	; 0x18b
 800fc86:	492b      	ldr	r1, [pc, #172]	; (800fd34 <netif_add+0x194>)
 800fc88:	4824      	ldr	r0, [pc, #144]	; (800fd1c <netif_add+0x17c>)
 800fc8a:	f00a fa29 	bl	801a0e0 <iprintf>
        num_netifs++;
 800fc8e:	693b      	ldr	r3, [r7, #16]
 800fc90:	3301      	adds	r3, #1
 800fc92:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 800fc94:	693b      	ldr	r3, [r7, #16]
 800fc96:	2bff      	cmp	r3, #255	; 0xff
 800fc98:	dd06      	ble.n	800fca8 <netif_add+0x108>
 800fc9a:	4b1e      	ldr	r3, [pc, #120]	; (800fd14 <netif_add+0x174>)
 800fc9c:	f240 128d 	movw	r2, #397	; 0x18d
 800fca0:	4925      	ldr	r1, [pc, #148]	; (800fd38 <netif_add+0x198>)
 800fca2:	481e      	ldr	r0, [pc, #120]	; (800fd1c <netif_add+0x17c>)
 800fca4:	f00a fa1c 	bl	801a0e0 <iprintf>
        if (netif2->num == netif->num) {
 800fca8:	697b      	ldr	r3, [r7, #20]
 800fcaa:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 800fcae:	68fb      	ldr	r3, [r7, #12]
 800fcb0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800fcb4:	429a      	cmp	r2, r3
 800fcb6:	d108      	bne.n	800fcca <netif_add+0x12a>
          netif->num++;
 800fcb8:	68fb      	ldr	r3, [r7, #12]
 800fcba:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800fcbe:	3301      	adds	r3, #1
 800fcc0:	b2da      	uxtb	r2, r3
 800fcc2:	68fb      	ldr	r3, [r7, #12]
 800fcc4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
          break;
 800fcc8:	e005      	b.n	800fcd6 <netif_add+0x136>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800fcca:	697b      	ldr	r3, [r7, #20]
 800fccc:	681b      	ldr	r3, [r3, #0]
 800fcce:	617b      	str	r3, [r7, #20]
 800fcd0:	697b      	ldr	r3, [r7, #20]
 800fcd2:	2b00      	cmp	r3, #0
 800fcd4:	d1d0      	bne.n	800fc78 <netif_add+0xd8>
        }
      }
    } while (netif2 != NULL);
 800fcd6:	697b      	ldr	r3, [r7, #20]
 800fcd8:	2b00      	cmp	r3, #0
 800fcda:	d1be      	bne.n	800fc5a <netif_add+0xba>
  }
  if (netif->num == 254) {
 800fcdc:	68fb      	ldr	r3, [r7, #12]
 800fcde:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800fce2:	2bfe      	cmp	r3, #254	; 0xfe
 800fce4:	d103      	bne.n	800fcee <netif_add+0x14e>
    netif_num = 0;
 800fce6:	4b11      	ldr	r3, [pc, #68]	; (800fd2c <netif_add+0x18c>)
 800fce8:	2200      	movs	r2, #0
 800fcea:	701a      	strb	r2, [r3, #0]
 800fcec:	e006      	b.n	800fcfc <netif_add+0x15c>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 800fcee:	68fb      	ldr	r3, [r7, #12]
 800fcf0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800fcf4:	3301      	adds	r3, #1
 800fcf6:	b2da      	uxtb	r2, r3
 800fcf8:	4b0c      	ldr	r3, [pc, #48]	; (800fd2c <netif_add+0x18c>)
 800fcfa:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 800fcfc:	4b0c      	ldr	r3, [pc, #48]	; (800fd30 <netif_add+0x190>)
 800fcfe:	681a      	ldr	r2, [r3, #0]
 800fd00:	68fb      	ldr	r3, [r7, #12]
 800fd02:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 800fd04:	4a0a      	ldr	r2, [pc, #40]	; (800fd30 <netif_add+0x190>)
 800fd06:	68fb      	ldr	r3, [r7, #12]
 800fd08:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 800fd0a:	68fb      	ldr	r3, [r7, #12]
}
 800fd0c:	4618      	mov	r0, r3
 800fd0e:	3718      	adds	r7, #24
 800fd10:	46bd      	mov	sp, r7
 800fd12:	bd80      	pop	{r7, pc}
 800fd14:	0801bc30 	.word	0x0801bc30
 800fd18:	0801bcc4 	.word	0x0801bcc4
 800fd1c:	0801bc80 	.word	0x0801bc80
 800fd20:	0801bce0 	.word	0x0801bce0
 800fd24:	08094d3c 	.word	0x08094d3c
 800fd28:	08010083 	.word	0x08010083
 800fd2c:	20000948 	.word	0x20000948
 800fd30:	2001bc78 	.word	0x2001bc78
 800fd34:	0801bd04 	.word	0x0801bd04
 800fd38:	0801bd18 	.word	0x0801bd18

0800fd3c <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 800fd3c:	b580      	push	{r7, lr}
 800fd3e:	b082      	sub	sp, #8
 800fd40:	af00      	add	r7, sp, #0
 800fd42:	6078      	str	r0, [r7, #4]
 800fd44:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 800fd46:	6839      	ldr	r1, [r7, #0]
 800fd48:	6878      	ldr	r0, [r7, #4]
 800fd4a:	f002 fd83 	bl	8012854 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 800fd4e:	6839      	ldr	r1, [r7, #0]
 800fd50:	6878      	ldr	r0, [r7, #4]
 800fd52:	f007 fac1 	bl	80172d8 <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 800fd56:	bf00      	nop
 800fd58:	3708      	adds	r7, #8
 800fd5a:	46bd      	mov	sp, r7
 800fd5c:	bd80      	pop	{r7, pc}
	...

0800fd60 <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 800fd60:	b580      	push	{r7, lr}
 800fd62:	b086      	sub	sp, #24
 800fd64:	af00      	add	r7, sp, #0
 800fd66:	60f8      	str	r0, [r7, #12]
 800fd68:	60b9      	str	r1, [r7, #8]
 800fd6a:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 800fd6c:	68bb      	ldr	r3, [r7, #8]
 800fd6e:	2b00      	cmp	r3, #0
 800fd70:	d106      	bne.n	800fd80 <netif_do_set_ipaddr+0x20>
 800fd72:	4b1d      	ldr	r3, [pc, #116]	; (800fde8 <netif_do_set_ipaddr+0x88>)
 800fd74:	f240 12cb 	movw	r2, #459	; 0x1cb
 800fd78:	491c      	ldr	r1, [pc, #112]	; (800fdec <netif_do_set_ipaddr+0x8c>)
 800fd7a:	481d      	ldr	r0, [pc, #116]	; (800fdf0 <netif_do_set_ipaddr+0x90>)
 800fd7c:	f00a f9b0 	bl	801a0e0 <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 800fd80:	687b      	ldr	r3, [r7, #4]
 800fd82:	2b00      	cmp	r3, #0
 800fd84:	d106      	bne.n	800fd94 <netif_do_set_ipaddr+0x34>
 800fd86:	4b18      	ldr	r3, [pc, #96]	; (800fde8 <netif_do_set_ipaddr+0x88>)
 800fd88:	f44f 72e6 	mov.w	r2, #460	; 0x1cc
 800fd8c:	4917      	ldr	r1, [pc, #92]	; (800fdec <netif_do_set_ipaddr+0x8c>)
 800fd8e:	4818      	ldr	r0, [pc, #96]	; (800fdf0 <netif_do_set_ipaddr+0x90>)
 800fd90:	f00a f9a6 	bl	801a0e0 <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 800fd94:	68bb      	ldr	r3, [r7, #8]
 800fd96:	681a      	ldr	r2, [r3, #0]
 800fd98:	68fb      	ldr	r3, [r7, #12]
 800fd9a:	3304      	adds	r3, #4
 800fd9c:	681b      	ldr	r3, [r3, #0]
 800fd9e:	429a      	cmp	r2, r3
 800fda0:	d01c      	beq.n	800fddc <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 800fda2:	68bb      	ldr	r3, [r7, #8]
 800fda4:	681b      	ldr	r3, [r3, #0]
 800fda6:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 800fda8:	68fb      	ldr	r3, [r7, #12]
 800fdaa:	3304      	adds	r3, #4
 800fdac:	681a      	ldr	r2, [r3, #0]
 800fdae:	687b      	ldr	r3, [r7, #4]
 800fdb0:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 800fdb2:	f107 0314 	add.w	r3, r7, #20
 800fdb6:	4619      	mov	r1, r3
 800fdb8:	6878      	ldr	r0, [r7, #4]
 800fdba:	f7ff ffbf 	bl	800fd3c <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 800fdbe:	68bb      	ldr	r3, [r7, #8]
 800fdc0:	2b00      	cmp	r3, #0
 800fdc2:	d002      	beq.n	800fdca <netif_do_set_ipaddr+0x6a>
 800fdc4:	68bb      	ldr	r3, [r7, #8]
 800fdc6:	681b      	ldr	r3, [r3, #0]
 800fdc8:	e000      	b.n	800fdcc <netif_do_set_ipaddr+0x6c>
 800fdca:	2300      	movs	r3, #0
 800fdcc:	68fa      	ldr	r2, [r7, #12]
 800fdce:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 800fdd0:	2101      	movs	r1, #1
 800fdd2:	68f8      	ldr	r0, [r7, #12]
 800fdd4:	f000 f8d2 	bl	800ff7c <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 800fdd8:	2301      	movs	r3, #1
 800fdda:	e000      	b.n	800fdde <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 800fddc:	2300      	movs	r3, #0
}
 800fdde:	4618      	mov	r0, r3
 800fde0:	3718      	adds	r7, #24
 800fde2:	46bd      	mov	sp, r7
 800fde4:	bd80      	pop	{r7, pc}
 800fde6:	bf00      	nop
 800fde8:	0801bc30 	.word	0x0801bc30
 800fdec:	0801bd48 	.word	0x0801bd48
 800fdf0:	0801bc80 	.word	0x0801bc80

0800fdf4 <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 800fdf4:	b480      	push	{r7}
 800fdf6:	b085      	sub	sp, #20
 800fdf8:	af00      	add	r7, sp, #0
 800fdfa:	60f8      	str	r0, [r7, #12]
 800fdfc:	60b9      	str	r1, [r7, #8]
 800fdfe:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 800fe00:	68bb      	ldr	r3, [r7, #8]
 800fe02:	681a      	ldr	r2, [r3, #0]
 800fe04:	68fb      	ldr	r3, [r7, #12]
 800fe06:	3308      	adds	r3, #8
 800fe08:	681b      	ldr	r3, [r3, #0]
 800fe0a:	429a      	cmp	r2, r3
 800fe0c:	d00a      	beq.n	800fe24 <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 800fe0e:	68bb      	ldr	r3, [r7, #8]
 800fe10:	2b00      	cmp	r3, #0
 800fe12:	d002      	beq.n	800fe1a <netif_do_set_netmask+0x26>
 800fe14:	68bb      	ldr	r3, [r7, #8]
 800fe16:	681b      	ldr	r3, [r3, #0]
 800fe18:	e000      	b.n	800fe1c <netif_do_set_netmask+0x28>
 800fe1a:	2300      	movs	r3, #0
 800fe1c:	68fa      	ldr	r2, [r7, #12]
 800fe1e:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 800fe20:	2301      	movs	r3, #1
 800fe22:	e000      	b.n	800fe26 <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 800fe24:	2300      	movs	r3, #0
}
 800fe26:	4618      	mov	r0, r3
 800fe28:	3714      	adds	r7, #20
 800fe2a:	46bd      	mov	sp, r7
 800fe2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe30:	4770      	bx	lr

0800fe32 <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 800fe32:	b480      	push	{r7}
 800fe34:	b085      	sub	sp, #20
 800fe36:	af00      	add	r7, sp, #0
 800fe38:	60f8      	str	r0, [r7, #12]
 800fe3a:	60b9      	str	r1, [r7, #8]
 800fe3c:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 800fe3e:	68bb      	ldr	r3, [r7, #8]
 800fe40:	681a      	ldr	r2, [r3, #0]
 800fe42:	68fb      	ldr	r3, [r7, #12]
 800fe44:	330c      	adds	r3, #12
 800fe46:	681b      	ldr	r3, [r3, #0]
 800fe48:	429a      	cmp	r2, r3
 800fe4a:	d00a      	beq.n	800fe62 <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 800fe4c:	68bb      	ldr	r3, [r7, #8]
 800fe4e:	2b00      	cmp	r3, #0
 800fe50:	d002      	beq.n	800fe58 <netif_do_set_gw+0x26>
 800fe52:	68bb      	ldr	r3, [r7, #8]
 800fe54:	681b      	ldr	r3, [r3, #0]
 800fe56:	e000      	b.n	800fe5a <netif_do_set_gw+0x28>
 800fe58:	2300      	movs	r3, #0
 800fe5a:	68fa      	ldr	r2, [r7, #12]
 800fe5c:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 800fe5e:	2301      	movs	r3, #1
 800fe60:	e000      	b.n	800fe64 <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 800fe62:	2300      	movs	r3, #0
}
 800fe64:	4618      	mov	r0, r3
 800fe66:	3714      	adds	r7, #20
 800fe68:	46bd      	mov	sp, r7
 800fe6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe6e:	4770      	bx	lr

0800fe70 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 800fe70:	b580      	push	{r7, lr}
 800fe72:	b088      	sub	sp, #32
 800fe74:	af00      	add	r7, sp, #0
 800fe76:	60f8      	str	r0, [r7, #12]
 800fe78:	60b9      	str	r1, [r7, #8]
 800fe7a:	607a      	str	r2, [r7, #4]
 800fe7c:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 800fe7e:	2300      	movs	r3, #0
 800fe80:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 800fe82:	2300      	movs	r3, #0
 800fe84:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 800fe86:	68bb      	ldr	r3, [r7, #8]
 800fe88:	2b00      	cmp	r3, #0
 800fe8a:	d101      	bne.n	800fe90 <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 800fe8c:	4b1c      	ldr	r3, [pc, #112]	; (800ff00 <netif_set_addr+0x90>)
 800fe8e:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800fe90:	687b      	ldr	r3, [r7, #4]
 800fe92:	2b00      	cmp	r3, #0
 800fe94:	d101      	bne.n	800fe9a <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 800fe96:	4b1a      	ldr	r3, [pc, #104]	; (800ff00 <netif_set_addr+0x90>)
 800fe98:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800fe9a:	683b      	ldr	r3, [r7, #0]
 800fe9c:	2b00      	cmp	r3, #0
 800fe9e:	d101      	bne.n	800fea4 <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 800fea0:	4b17      	ldr	r3, [pc, #92]	; (800ff00 <netif_set_addr+0x90>)
 800fea2:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 800fea4:	68bb      	ldr	r3, [r7, #8]
 800fea6:	2b00      	cmp	r3, #0
 800fea8:	d003      	beq.n	800feb2 <netif_set_addr+0x42>
 800feaa:	68bb      	ldr	r3, [r7, #8]
 800feac:	681b      	ldr	r3, [r3, #0]
 800feae:	2b00      	cmp	r3, #0
 800feb0:	d101      	bne.n	800feb6 <netif_set_addr+0x46>
 800feb2:	2301      	movs	r3, #1
 800feb4:	e000      	b.n	800feb8 <netif_set_addr+0x48>
 800feb6:	2300      	movs	r3, #0
 800feb8:	617b      	str	r3, [r7, #20]
  if (remove) {
 800feba:	697b      	ldr	r3, [r7, #20]
 800febc:	2b00      	cmp	r3, #0
 800febe:	d006      	beq.n	800fece <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800fec0:	f107 0310 	add.w	r3, r7, #16
 800fec4:	461a      	mov	r2, r3
 800fec6:	68b9      	ldr	r1, [r7, #8]
 800fec8:	68f8      	ldr	r0, [r7, #12]
 800feca:	f7ff ff49 	bl	800fd60 <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 800fece:	69fa      	ldr	r2, [r7, #28]
 800fed0:	6879      	ldr	r1, [r7, #4]
 800fed2:	68f8      	ldr	r0, [r7, #12]
 800fed4:	f7ff ff8e 	bl	800fdf4 <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 800fed8:	69ba      	ldr	r2, [r7, #24]
 800feda:	6839      	ldr	r1, [r7, #0]
 800fedc:	68f8      	ldr	r0, [r7, #12]
 800fede:	f7ff ffa8 	bl	800fe32 <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 800fee2:	697b      	ldr	r3, [r7, #20]
 800fee4:	2b00      	cmp	r3, #0
 800fee6:	d106      	bne.n	800fef6 <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800fee8:	f107 0310 	add.w	r3, r7, #16
 800feec:	461a      	mov	r2, r3
 800feee:	68b9      	ldr	r1, [r7, #8]
 800fef0:	68f8      	ldr	r0, [r7, #12]
 800fef2:	f7ff ff35 	bl	800fd60 <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 800fef6:	bf00      	nop
 800fef8:	3720      	adds	r7, #32
 800fefa:	46bd      	mov	sp, r7
 800fefc:	bd80      	pop	{r7, pc}
 800fefe:	bf00      	nop
 800ff00:	08094d3c 	.word	0x08094d3c

0800ff04 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 800ff04:	b480      	push	{r7}
 800ff06:	b083      	sub	sp, #12
 800ff08:	af00      	add	r7, sp, #0
 800ff0a:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 800ff0c:	4a04      	ldr	r2, [pc, #16]	; (800ff20 <netif_set_default+0x1c>)
 800ff0e:	687b      	ldr	r3, [r7, #4]
 800ff10:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 800ff12:	bf00      	nop
 800ff14:	370c      	adds	r7, #12
 800ff16:	46bd      	mov	sp, r7
 800ff18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff1c:	4770      	bx	lr
 800ff1e:	bf00      	nop
 800ff20:	2001bc7c 	.word	0x2001bc7c

0800ff24 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 800ff24:	b580      	push	{r7, lr}
 800ff26:	b082      	sub	sp, #8
 800ff28:	af00      	add	r7, sp, #0
 800ff2a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 800ff2c:	687b      	ldr	r3, [r7, #4]
 800ff2e:	2b00      	cmp	r3, #0
 800ff30:	d107      	bne.n	800ff42 <netif_set_up+0x1e>
 800ff32:	4b0f      	ldr	r3, [pc, #60]	; (800ff70 <netif_set_up+0x4c>)
 800ff34:	f44f 7254 	mov.w	r2, #848	; 0x350
 800ff38:	490e      	ldr	r1, [pc, #56]	; (800ff74 <netif_set_up+0x50>)
 800ff3a:	480f      	ldr	r0, [pc, #60]	; (800ff78 <netif_set_up+0x54>)
 800ff3c:	f00a f8d0 	bl	801a0e0 <iprintf>
 800ff40:	e013      	b.n	800ff6a <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 800ff42:	687b      	ldr	r3, [r7, #4]
 800ff44:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800ff48:	f003 0301 	and.w	r3, r3, #1
 800ff4c:	2b00      	cmp	r3, #0
 800ff4e:	d10c      	bne.n	800ff6a <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 800ff50:	687b      	ldr	r3, [r7, #4]
 800ff52:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800ff56:	f043 0301 	orr.w	r3, r3, #1
 800ff5a:	b2da      	uxtb	r2, r3
 800ff5c:	687b      	ldr	r3, [r7, #4]
 800ff5e:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800ff62:	2103      	movs	r1, #3
 800ff64:	6878      	ldr	r0, [r7, #4]
 800ff66:	f000 f809 	bl	800ff7c <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 800ff6a:	3708      	adds	r7, #8
 800ff6c:	46bd      	mov	sp, r7
 800ff6e:	bd80      	pop	{r7, pc}
 800ff70:	0801bc30 	.word	0x0801bc30
 800ff74:	0801bdb8 	.word	0x0801bdb8
 800ff78:	0801bc80 	.word	0x0801bc80

0800ff7c <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 800ff7c:	b580      	push	{r7, lr}
 800ff7e:	b082      	sub	sp, #8
 800ff80:	af00      	add	r7, sp, #0
 800ff82:	6078      	str	r0, [r7, #4]
 800ff84:	460b      	mov	r3, r1
 800ff86:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 800ff88:	687b      	ldr	r3, [r7, #4]
 800ff8a:	2b00      	cmp	r3, #0
 800ff8c:	d106      	bne.n	800ff9c <netif_issue_reports+0x20>
 800ff8e:	4b18      	ldr	r3, [pc, #96]	; (800fff0 <netif_issue_reports+0x74>)
 800ff90:	f240 326d 	movw	r2, #877	; 0x36d
 800ff94:	4917      	ldr	r1, [pc, #92]	; (800fff4 <netif_issue_reports+0x78>)
 800ff96:	4818      	ldr	r0, [pc, #96]	; (800fff8 <netif_issue_reports+0x7c>)
 800ff98:	f00a f8a2 	bl	801a0e0 <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800ff9c:	687b      	ldr	r3, [r7, #4]
 800ff9e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800ffa2:	f003 0304 	and.w	r3, r3, #4
 800ffa6:	2b00      	cmp	r3, #0
 800ffa8:	d01e      	beq.n	800ffe8 <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 800ffaa:	687b      	ldr	r3, [r7, #4]
 800ffac:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800ffb0:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800ffb4:	2b00      	cmp	r3, #0
 800ffb6:	d017      	beq.n	800ffe8 <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800ffb8:	78fb      	ldrb	r3, [r7, #3]
 800ffba:	f003 0301 	and.w	r3, r3, #1
 800ffbe:	2b00      	cmp	r3, #0
 800ffc0:	d013      	beq.n	800ffea <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800ffc2:	687b      	ldr	r3, [r7, #4]
 800ffc4:	3304      	adds	r3, #4
 800ffc6:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800ffc8:	2b00      	cmp	r3, #0
 800ffca:	d00e      	beq.n	800ffea <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 800ffcc:	687b      	ldr	r3, [r7, #4]
 800ffce:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800ffd2:	f003 0308 	and.w	r3, r3, #8
 800ffd6:	2b00      	cmp	r3, #0
 800ffd8:	d007      	beq.n	800ffea <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 800ffda:	687b      	ldr	r3, [r7, #4]
 800ffdc:	3304      	adds	r3, #4
 800ffde:	4619      	mov	r1, r3
 800ffe0:	6878      	ldr	r0, [r7, #4]
 800ffe2:	f008 f8e3 	bl	80181ac <etharp_request>
 800ffe6:	e000      	b.n	800ffea <netif_issue_reports+0x6e>
    return;
 800ffe8:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 800ffea:	3708      	adds	r7, #8
 800ffec:	46bd      	mov	sp, r7
 800ffee:	bd80      	pop	{r7, pc}
 800fff0:	0801bc30 	.word	0x0801bc30
 800fff4:	0801bdd4 	.word	0x0801bdd4
 800fff8:	0801bc80 	.word	0x0801bc80

0800fffc <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 800fffc:	b580      	push	{r7, lr}
 800fffe:	b082      	sub	sp, #8
 8010000:	af00      	add	r7, sp, #0
 8010002:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 8010004:	687b      	ldr	r3, [r7, #4]
 8010006:	2b00      	cmp	r3, #0
 8010008:	d107      	bne.n	801001a <netif_set_down+0x1e>
 801000a:	4b12      	ldr	r3, [pc, #72]	; (8010054 <netif_set_down+0x58>)
 801000c:	f240 329b 	movw	r2, #923	; 0x39b
 8010010:	4911      	ldr	r1, [pc, #68]	; (8010058 <netif_set_down+0x5c>)
 8010012:	4812      	ldr	r0, [pc, #72]	; (801005c <netif_set_down+0x60>)
 8010014:	f00a f864 	bl	801a0e0 <iprintf>
 8010018:	e019      	b.n	801004e <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 801001a:	687b      	ldr	r3, [r7, #4]
 801001c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8010020:	f003 0301 	and.w	r3, r3, #1
 8010024:	2b00      	cmp	r3, #0
 8010026:	d012      	beq.n	801004e <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 8010028:	687b      	ldr	r3, [r7, #4]
 801002a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801002e:	f023 0301 	bic.w	r3, r3, #1
 8010032:	b2da      	uxtb	r2, r3
 8010034:	687b      	ldr	r3, [r7, #4]
 8010036:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 801003a:	687b      	ldr	r3, [r7, #4]
 801003c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8010040:	f003 0308 	and.w	r3, r3, #8
 8010044:	2b00      	cmp	r3, #0
 8010046:	d002      	beq.n	801004e <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 8010048:	6878      	ldr	r0, [r7, #4]
 801004a:	f007 fc6d 	bl	8017928 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 801004e:	3708      	adds	r7, #8
 8010050:	46bd      	mov	sp, r7
 8010052:	bd80      	pop	{r7, pc}
 8010054:	0801bc30 	.word	0x0801bc30
 8010058:	0801bdf8 	.word	0x0801bdf8
 801005c:	0801bc80 	.word	0x0801bc80

08010060 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 8010060:	b480      	push	{r7}
 8010062:	b083      	sub	sp, #12
 8010064:	af00      	add	r7, sp, #0
 8010066:	6078      	str	r0, [r7, #4]
 8010068:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 801006a:	687b      	ldr	r3, [r7, #4]
 801006c:	2b00      	cmp	r3, #0
 801006e:	d002      	beq.n	8010076 <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 8010070:	687b      	ldr	r3, [r7, #4]
 8010072:	683a      	ldr	r2, [r7, #0]
 8010074:	61da      	str	r2, [r3, #28]
  }
}
 8010076:	bf00      	nop
 8010078:	370c      	adds	r7, #12
 801007a:	46bd      	mov	sp, r7
 801007c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010080:	4770      	bx	lr

08010082 <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 8010082:	b480      	push	{r7}
 8010084:	b085      	sub	sp, #20
 8010086:	af00      	add	r7, sp, #0
 8010088:	60f8      	str	r0, [r7, #12]
 801008a:	60b9      	str	r1, [r7, #8]
 801008c:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 801008e:	f06f 030b 	mvn.w	r3, #11
}
 8010092:	4618      	mov	r0, r3
 8010094:	3714      	adds	r7, #20
 8010096:	46bd      	mov	sp, r7
 8010098:	f85d 7b04 	ldr.w	r7, [sp], #4
 801009c:	4770      	bx	lr
	...

080100a0 <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 80100a0:	b480      	push	{r7}
 80100a2:	b085      	sub	sp, #20
 80100a4:	af00      	add	r7, sp, #0
 80100a6:	4603      	mov	r3, r0
 80100a8:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 80100aa:	79fb      	ldrb	r3, [r7, #7]
 80100ac:	2b00      	cmp	r3, #0
 80100ae:	d013      	beq.n	80100d8 <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 80100b0:	4b0d      	ldr	r3, [pc, #52]	; (80100e8 <netif_get_by_index+0x48>)
 80100b2:	681b      	ldr	r3, [r3, #0]
 80100b4:	60fb      	str	r3, [r7, #12]
 80100b6:	e00c      	b.n	80100d2 <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 80100b8:	68fb      	ldr	r3, [r7, #12]
 80100ba:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80100be:	3301      	adds	r3, #1
 80100c0:	b2db      	uxtb	r3, r3
 80100c2:	79fa      	ldrb	r2, [r7, #7]
 80100c4:	429a      	cmp	r2, r3
 80100c6:	d101      	bne.n	80100cc <netif_get_by_index+0x2c>
        return netif; /* found! */
 80100c8:	68fb      	ldr	r3, [r7, #12]
 80100ca:	e006      	b.n	80100da <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 80100cc:	68fb      	ldr	r3, [r7, #12]
 80100ce:	681b      	ldr	r3, [r3, #0]
 80100d0:	60fb      	str	r3, [r7, #12]
 80100d2:	68fb      	ldr	r3, [r7, #12]
 80100d4:	2b00      	cmp	r3, #0
 80100d6:	d1ef      	bne.n	80100b8 <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 80100d8:	2300      	movs	r3, #0
}
 80100da:	4618      	mov	r0, r3
 80100dc:	3714      	adds	r7, #20
 80100de:	46bd      	mov	sp, r7
 80100e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100e4:	4770      	bx	lr
 80100e6:	bf00      	nop
 80100e8:	2001bc78 	.word	0x2001bc78

080100ec <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 80100ec:	b580      	push	{r7, lr}
 80100ee:	b082      	sub	sp, #8
 80100f0:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 80100f2:	4b0c      	ldr	r3, [pc, #48]	; (8010124 <pbuf_free_ooseq+0x38>)
 80100f4:	2200      	movs	r2, #0
 80100f6:	701a      	strb	r2, [r3, #0]

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 80100f8:	4b0b      	ldr	r3, [pc, #44]	; (8010128 <pbuf_free_ooseq+0x3c>)
 80100fa:	681b      	ldr	r3, [r3, #0]
 80100fc:	607b      	str	r3, [r7, #4]
 80100fe:	e00a      	b.n	8010116 <pbuf_free_ooseq+0x2a>
    if (pcb->ooseq != NULL) {
 8010100:	687b      	ldr	r3, [r7, #4]
 8010102:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010104:	2b00      	cmp	r3, #0
 8010106:	d003      	beq.n	8010110 <pbuf_free_ooseq+0x24>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 8010108:	6878      	ldr	r0, [r7, #4]
 801010a:	f002 fbe1 	bl	80128d0 <tcp_free_ooseq>
      return;
 801010e:	e005      	b.n	801011c <pbuf_free_ooseq+0x30>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8010110:	687b      	ldr	r3, [r7, #4]
 8010112:	68db      	ldr	r3, [r3, #12]
 8010114:	607b      	str	r3, [r7, #4]
 8010116:	687b      	ldr	r3, [r7, #4]
 8010118:	2b00      	cmp	r3, #0
 801011a:	d1f1      	bne.n	8010100 <pbuf_free_ooseq+0x14>
    }
  }
}
 801011c:	3708      	adds	r7, #8
 801011e:	46bd      	mov	sp, r7
 8010120:	bd80      	pop	{r7, pc}
 8010122:	bf00      	nop
 8010124:	2001bc80 	.word	0x2001bc80
 8010128:	2001bc88 	.word	0x2001bc88

0801012c <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 801012c:	b480      	push	{r7}
 801012e:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
 8010130:	4b03      	ldr	r3, [pc, #12]	; (8010140 <pbuf_pool_is_empty+0x14>)
 8010132:	2201      	movs	r2, #1
 8010134:	701a      	strb	r2, [r3, #0]
  if (!queued) {
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 8010136:	bf00      	nop
 8010138:	46bd      	mov	sp, r7
 801013a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801013e:	4770      	bx	lr
 8010140:	2001bc80 	.word	0x2001bc80

08010144 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 8010144:	b480      	push	{r7}
 8010146:	b085      	sub	sp, #20
 8010148:	af00      	add	r7, sp, #0
 801014a:	60f8      	str	r0, [r7, #12]
 801014c:	60b9      	str	r1, [r7, #8]
 801014e:	4611      	mov	r1, r2
 8010150:	461a      	mov	r2, r3
 8010152:	460b      	mov	r3, r1
 8010154:	80fb      	strh	r3, [r7, #6]
 8010156:	4613      	mov	r3, r2
 8010158:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 801015a:	68fb      	ldr	r3, [r7, #12]
 801015c:	2200      	movs	r2, #0
 801015e:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 8010160:	68fb      	ldr	r3, [r7, #12]
 8010162:	68ba      	ldr	r2, [r7, #8]
 8010164:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 8010166:	68fb      	ldr	r3, [r7, #12]
 8010168:	88fa      	ldrh	r2, [r7, #6]
 801016a:	811a      	strh	r2, [r3, #8]
  p->len = len;
 801016c:	68fb      	ldr	r3, [r7, #12]
 801016e:	88ba      	ldrh	r2, [r7, #4]
 8010170:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 8010172:	8b3b      	ldrh	r3, [r7, #24]
 8010174:	b2da      	uxtb	r2, r3
 8010176:	68fb      	ldr	r3, [r7, #12]
 8010178:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 801017a:	68fb      	ldr	r3, [r7, #12]
 801017c:	7f3a      	ldrb	r2, [r7, #28]
 801017e:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 8010180:	68fb      	ldr	r3, [r7, #12]
 8010182:	2201      	movs	r2, #1
 8010184:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 8010186:	68fb      	ldr	r3, [r7, #12]
 8010188:	2200      	movs	r2, #0
 801018a:	73da      	strb	r2, [r3, #15]
}
 801018c:	bf00      	nop
 801018e:	3714      	adds	r7, #20
 8010190:	46bd      	mov	sp, r7
 8010192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010196:	4770      	bx	lr

08010198 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 8010198:	b580      	push	{r7, lr}
 801019a:	b08c      	sub	sp, #48	; 0x30
 801019c:	af02      	add	r7, sp, #8
 801019e:	4603      	mov	r3, r0
 80101a0:	71fb      	strb	r3, [r7, #7]
 80101a2:	460b      	mov	r3, r1
 80101a4:	80bb      	strh	r3, [r7, #4]
 80101a6:	4613      	mov	r3, r2
 80101a8:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 80101aa:	79fb      	ldrb	r3, [r7, #7]
 80101ac:	847b      	strh	r3, [r7, #34]	; 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 80101ae:	887b      	ldrh	r3, [r7, #2]
 80101b0:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 80101b4:	d07f      	beq.n	80102b6 <pbuf_alloc+0x11e>
 80101b6:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 80101ba:	f300 80c8 	bgt.w	801034e <pbuf_alloc+0x1b6>
 80101be:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 80101c2:	d010      	beq.n	80101e6 <pbuf_alloc+0x4e>
 80101c4:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 80101c8:	f300 80c1 	bgt.w	801034e <pbuf_alloc+0x1b6>
 80101cc:	2b01      	cmp	r3, #1
 80101ce:	d002      	beq.n	80101d6 <pbuf_alloc+0x3e>
 80101d0:	2b41      	cmp	r3, #65	; 0x41
 80101d2:	f040 80bc 	bne.w	801034e <pbuf_alloc+0x1b6>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 80101d6:	887a      	ldrh	r2, [r7, #2]
 80101d8:	88bb      	ldrh	r3, [r7, #4]
 80101da:	4619      	mov	r1, r3
 80101dc:	2000      	movs	r0, #0
 80101de:	f000 f8d1 	bl	8010384 <pbuf_alloc_reference>
 80101e2:	6278      	str	r0, [r7, #36]	; 0x24
      break;
 80101e4:	e0bd      	b.n	8010362 <pbuf_alloc+0x1ca>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 80101e6:	2300      	movs	r3, #0
 80101e8:	627b      	str	r3, [r7, #36]	; 0x24
      last = NULL;
 80101ea:	2300      	movs	r3, #0
 80101ec:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 80101ee:	88bb      	ldrh	r3, [r7, #4]
 80101f0:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 80101f2:	2008      	movs	r0, #8
 80101f4:	f7ff fc56 	bl	800faa4 <memp_malloc>
 80101f8:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 80101fa:	693b      	ldr	r3, [r7, #16]
 80101fc:	2b00      	cmp	r3, #0
 80101fe:	d109      	bne.n	8010214 <pbuf_alloc+0x7c>
          PBUF_POOL_IS_EMPTY();
 8010200:	f7ff ff94 	bl	801012c <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 8010204:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010206:	2b00      	cmp	r3, #0
 8010208:	d002      	beq.n	8010210 <pbuf_alloc+0x78>
            pbuf_free(p);
 801020a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801020c:	f000 faa8 	bl	8010760 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 8010210:	2300      	movs	r3, #0
 8010212:	e0a7      	b.n	8010364 <pbuf_alloc+0x1cc>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 8010214:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8010216:	3303      	adds	r3, #3
 8010218:	b29b      	uxth	r3, r3
 801021a:	f023 0303 	bic.w	r3, r3, #3
 801021e:	b29b      	uxth	r3, r3
 8010220:	f5c3 7373 	rsb	r3, r3, #972	; 0x3cc
 8010224:	b29b      	uxth	r3, r3
 8010226:	8b7a      	ldrh	r2, [r7, #26]
 8010228:	4293      	cmp	r3, r2
 801022a:	bf28      	it	cs
 801022c:	4613      	movcs	r3, r2
 801022e:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 8010230:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8010232:	3310      	adds	r3, #16
 8010234:	693a      	ldr	r2, [r7, #16]
 8010236:	4413      	add	r3, r2
 8010238:	3303      	adds	r3, #3
 801023a:	f023 0303 	bic.w	r3, r3, #3
 801023e:	4618      	mov	r0, r3
 8010240:	89f9      	ldrh	r1, [r7, #14]
 8010242:	8b7a      	ldrh	r2, [r7, #26]
 8010244:	2300      	movs	r3, #0
 8010246:	9301      	str	r3, [sp, #4]
 8010248:	887b      	ldrh	r3, [r7, #2]
 801024a:	9300      	str	r3, [sp, #0]
 801024c:	460b      	mov	r3, r1
 801024e:	4601      	mov	r1, r0
 8010250:	6938      	ldr	r0, [r7, #16]
 8010252:	f7ff ff77 	bl	8010144 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 8010256:	693b      	ldr	r3, [r7, #16]
 8010258:	685b      	ldr	r3, [r3, #4]
 801025a:	f003 0303 	and.w	r3, r3, #3
 801025e:	2b00      	cmp	r3, #0
 8010260:	d006      	beq.n	8010270 <pbuf_alloc+0xd8>
 8010262:	4b42      	ldr	r3, [pc, #264]	; (801036c <pbuf_alloc+0x1d4>)
 8010264:	f44f 7280 	mov.w	r2, #256	; 0x100
 8010268:	4941      	ldr	r1, [pc, #260]	; (8010370 <pbuf_alloc+0x1d8>)
 801026a:	4842      	ldr	r0, [pc, #264]	; (8010374 <pbuf_alloc+0x1dc>)
 801026c:	f009 ff38 	bl	801a0e0 <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 8010270:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8010272:	3303      	adds	r3, #3
 8010274:	f023 0303 	bic.w	r3, r3, #3
 8010278:	f5b3 7f73 	cmp.w	r3, #972	; 0x3cc
 801027c:	d106      	bne.n	801028c <pbuf_alloc+0xf4>
 801027e:	4b3b      	ldr	r3, [pc, #236]	; (801036c <pbuf_alloc+0x1d4>)
 8010280:	f44f 7281 	mov.w	r2, #258	; 0x102
 8010284:	493c      	ldr	r1, [pc, #240]	; (8010378 <pbuf_alloc+0x1e0>)
 8010286:	483b      	ldr	r0, [pc, #236]	; (8010374 <pbuf_alloc+0x1dc>)
 8010288:	f009 ff2a 	bl	801a0e0 <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 801028c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801028e:	2b00      	cmp	r3, #0
 8010290:	d102      	bne.n	8010298 <pbuf_alloc+0x100>
          /* allocated head of pbuf chain (into p) */
          p = q;
 8010292:	693b      	ldr	r3, [r7, #16]
 8010294:	627b      	str	r3, [r7, #36]	; 0x24
 8010296:	e002      	b.n	801029e <pbuf_alloc+0x106>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 8010298:	69fb      	ldr	r3, [r7, #28]
 801029a:	693a      	ldr	r2, [r7, #16]
 801029c:	601a      	str	r2, [r3, #0]
        }
        last = q;
 801029e:	693b      	ldr	r3, [r7, #16]
 80102a0:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 80102a2:	8b7a      	ldrh	r2, [r7, #26]
 80102a4:	89fb      	ldrh	r3, [r7, #14]
 80102a6:	1ad3      	subs	r3, r2, r3
 80102a8:	837b      	strh	r3, [r7, #26]
        offset = 0;
 80102aa:	2300      	movs	r3, #0
 80102ac:	847b      	strh	r3, [r7, #34]	; 0x22
      } while (rem_len > 0);
 80102ae:	8b7b      	ldrh	r3, [r7, #26]
 80102b0:	2b00      	cmp	r3, #0
 80102b2:	d19e      	bne.n	80101f2 <pbuf_alloc+0x5a>
      break;
 80102b4:	e055      	b.n	8010362 <pbuf_alloc+0x1ca>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 80102b6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80102b8:	3303      	adds	r3, #3
 80102ba:	b29b      	uxth	r3, r3
 80102bc:	f023 0303 	bic.w	r3, r3, #3
 80102c0:	b29a      	uxth	r2, r3
 80102c2:	88bb      	ldrh	r3, [r7, #4]
 80102c4:	3303      	adds	r3, #3
 80102c6:	b29b      	uxth	r3, r3
 80102c8:	f023 0303 	bic.w	r3, r3, #3
 80102cc:	b29b      	uxth	r3, r3
 80102ce:	4413      	add	r3, r2
 80102d0:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 80102d2:	8b3b      	ldrh	r3, [r7, #24]
 80102d4:	3310      	adds	r3, #16
 80102d6:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 80102d8:	8b3a      	ldrh	r2, [r7, #24]
 80102da:	88bb      	ldrh	r3, [r7, #4]
 80102dc:	3303      	adds	r3, #3
 80102de:	f023 0303 	bic.w	r3, r3, #3
 80102e2:	429a      	cmp	r2, r3
 80102e4:	d306      	bcc.n	80102f4 <pbuf_alloc+0x15c>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 80102e6:	8afa      	ldrh	r2, [r7, #22]
 80102e8:	88bb      	ldrh	r3, [r7, #4]
 80102ea:	3303      	adds	r3, #3
 80102ec:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 80102f0:	429a      	cmp	r2, r3
 80102f2:	d201      	bcs.n	80102f8 <pbuf_alloc+0x160>
        return NULL;
 80102f4:	2300      	movs	r3, #0
 80102f6:	e035      	b.n	8010364 <pbuf_alloc+0x1cc>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 80102f8:	8afb      	ldrh	r3, [r7, #22]
 80102fa:	4618      	mov	r0, r3
 80102fc:	f7ff fa60 	bl	800f7c0 <mem_malloc>
 8010300:	6278      	str	r0, [r7, #36]	; 0x24
      if (p == NULL) {
 8010302:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010304:	2b00      	cmp	r3, #0
 8010306:	d101      	bne.n	801030c <pbuf_alloc+0x174>
        return NULL;
 8010308:	2300      	movs	r3, #0
 801030a:	e02b      	b.n	8010364 <pbuf_alloc+0x1cc>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 801030c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801030e:	3310      	adds	r3, #16
 8010310:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010312:	4413      	add	r3, r2
 8010314:	3303      	adds	r3, #3
 8010316:	f023 0303 	bic.w	r3, r3, #3
 801031a:	4618      	mov	r0, r3
 801031c:	88b9      	ldrh	r1, [r7, #4]
 801031e:	88ba      	ldrh	r2, [r7, #4]
 8010320:	2300      	movs	r3, #0
 8010322:	9301      	str	r3, [sp, #4]
 8010324:	887b      	ldrh	r3, [r7, #2]
 8010326:	9300      	str	r3, [sp, #0]
 8010328:	460b      	mov	r3, r1
 801032a:	4601      	mov	r1, r0
 801032c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801032e:	f7ff ff09 	bl	8010144 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 8010332:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010334:	685b      	ldr	r3, [r3, #4]
 8010336:	f003 0303 	and.w	r3, r3, #3
 801033a:	2b00      	cmp	r3, #0
 801033c:	d010      	beq.n	8010360 <pbuf_alloc+0x1c8>
 801033e:	4b0b      	ldr	r3, [pc, #44]	; (801036c <pbuf_alloc+0x1d4>)
 8010340:	f44f 7291 	mov.w	r2, #290	; 0x122
 8010344:	490d      	ldr	r1, [pc, #52]	; (801037c <pbuf_alloc+0x1e4>)
 8010346:	480b      	ldr	r0, [pc, #44]	; (8010374 <pbuf_alloc+0x1dc>)
 8010348:	f009 feca 	bl	801a0e0 <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 801034c:	e008      	b.n	8010360 <pbuf_alloc+0x1c8>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 801034e:	4b07      	ldr	r3, [pc, #28]	; (801036c <pbuf_alloc+0x1d4>)
 8010350:	f240 1227 	movw	r2, #295	; 0x127
 8010354:	490a      	ldr	r1, [pc, #40]	; (8010380 <pbuf_alloc+0x1e8>)
 8010356:	4807      	ldr	r0, [pc, #28]	; (8010374 <pbuf_alloc+0x1dc>)
 8010358:	f009 fec2 	bl	801a0e0 <iprintf>
      return NULL;
 801035c:	2300      	movs	r3, #0
 801035e:	e001      	b.n	8010364 <pbuf_alloc+0x1cc>
      break;
 8010360:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 8010362:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8010364:	4618      	mov	r0, r3
 8010366:	3728      	adds	r7, #40	; 0x28
 8010368:	46bd      	mov	sp, r7
 801036a:	bd80      	pop	{r7, pc}
 801036c:	0801be60 	.word	0x0801be60
 8010370:	0801be90 	.word	0x0801be90
 8010374:	0801bec0 	.word	0x0801bec0
 8010378:	0801bee8 	.word	0x0801bee8
 801037c:	0801bf1c 	.word	0x0801bf1c
 8010380:	0801bf48 	.word	0x0801bf48

08010384 <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 8010384:	b580      	push	{r7, lr}
 8010386:	b086      	sub	sp, #24
 8010388:	af02      	add	r7, sp, #8
 801038a:	6078      	str	r0, [r7, #4]
 801038c:	460b      	mov	r3, r1
 801038e:	807b      	strh	r3, [r7, #2]
 8010390:	4613      	mov	r3, r2
 8010392:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 8010394:	883b      	ldrh	r3, [r7, #0]
 8010396:	2b41      	cmp	r3, #65	; 0x41
 8010398:	d009      	beq.n	80103ae <pbuf_alloc_reference+0x2a>
 801039a:	883b      	ldrh	r3, [r7, #0]
 801039c:	2b01      	cmp	r3, #1
 801039e:	d006      	beq.n	80103ae <pbuf_alloc_reference+0x2a>
 80103a0:	4b0f      	ldr	r3, [pc, #60]	; (80103e0 <pbuf_alloc_reference+0x5c>)
 80103a2:	f44f 72a5 	mov.w	r2, #330	; 0x14a
 80103a6:	490f      	ldr	r1, [pc, #60]	; (80103e4 <pbuf_alloc_reference+0x60>)
 80103a8:	480f      	ldr	r0, [pc, #60]	; (80103e8 <pbuf_alloc_reference+0x64>)
 80103aa:	f009 fe99 	bl	801a0e0 <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 80103ae:	2007      	movs	r0, #7
 80103b0:	f7ff fb78 	bl	800faa4 <memp_malloc>
 80103b4:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 80103b6:	68fb      	ldr	r3, [r7, #12]
 80103b8:	2b00      	cmp	r3, #0
 80103ba:	d101      	bne.n	80103c0 <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 80103bc:	2300      	movs	r3, #0
 80103be:	e00b      	b.n	80103d8 <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 80103c0:	8879      	ldrh	r1, [r7, #2]
 80103c2:	887a      	ldrh	r2, [r7, #2]
 80103c4:	2300      	movs	r3, #0
 80103c6:	9301      	str	r3, [sp, #4]
 80103c8:	883b      	ldrh	r3, [r7, #0]
 80103ca:	9300      	str	r3, [sp, #0]
 80103cc:	460b      	mov	r3, r1
 80103ce:	6879      	ldr	r1, [r7, #4]
 80103d0:	68f8      	ldr	r0, [r7, #12]
 80103d2:	f7ff feb7 	bl	8010144 <pbuf_init_alloced_pbuf>
  return p;
 80103d6:	68fb      	ldr	r3, [r7, #12]
}
 80103d8:	4618      	mov	r0, r3
 80103da:	3710      	adds	r7, #16
 80103dc:	46bd      	mov	sp, r7
 80103de:	bd80      	pop	{r7, pc}
 80103e0:	0801be60 	.word	0x0801be60
 80103e4:	0801bf64 	.word	0x0801bf64
 80103e8:	0801bec0 	.word	0x0801bec0

080103ec <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 80103ec:	b580      	push	{r7, lr}
 80103ee:	b088      	sub	sp, #32
 80103f0:	af02      	add	r7, sp, #8
 80103f2:	607b      	str	r3, [r7, #4]
 80103f4:	4603      	mov	r3, r0
 80103f6:	73fb      	strb	r3, [r7, #15]
 80103f8:	460b      	mov	r3, r1
 80103fa:	81bb      	strh	r3, [r7, #12]
 80103fc:	4613      	mov	r3, r2
 80103fe:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 8010400:	7bfb      	ldrb	r3, [r7, #15]
 8010402:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 8010404:	8a7b      	ldrh	r3, [r7, #18]
 8010406:	3303      	adds	r3, #3
 8010408:	f023 0203 	bic.w	r2, r3, #3
 801040c:	89bb      	ldrh	r3, [r7, #12]
 801040e:	441a      	add	r2, r3
 8010410:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010412:	429a      	cmp	r2, r3
 8010414:	d901      	bls.n	801041a <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 8010416:	2300      	movs	r3, #0
 8010418:	e018      	b.n	801044c <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 801041a:	6a3b      	ldr	r3, [r7, #32]
 801041c:	2b00      	cmp	r3, #0
 801041e:	d007      	beq.n	8010430 <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 8010420:	8a7b      	ldrh	r3, [r7, #18]
 8010422:	3303      	adds	r3, #3
 8010424:	f023 0303 	bic.w	r3, r3, #3
 8010428:	6a3a      	ldr	r2, [r7, #32]
 801042a:	4413      	add	r3, r2
 801042c:	617b      	str	r3, [r7, #20]
 801042e:	e001      	b.n	8010434 <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 8010430:	2300      	movs	r3, #0
 8010432:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 8010434:	6878      	ldr	r0, [r7, #4]
 8010436:	89b9      	ldrh	r1, [r7, #12]
 8010438:	89ba      	ldrh	r2, [r7, #12]
 801043a:	2302      	movs	r3, #2
 801043c:	9301      	str	r3, [sp, #4]
 801043e:	897b      	ldrh	r3, [r7, #10]
 8010440:	9300      	str	r3, [sp, #0]
 8010442:	460b      	mov	r3, r1
 8010444:	6979      	ldr	r1, [r7, #20]
 8010446:	f7ff fe7d 	bl	8010144 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 801044a:	687b      	ldr	r3, [r7, #4]
}
 801044c:	4618      	mov	r0, r3
 801044e:	3718      	adds	r7, #24
 8010450:	46bd      	mov	sp, r7
 8010452:	bd80      	pop	{r7, pc}

08010454 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 8010454:	b580      	push	{r7, lr}
 8010456:	b084      	sub	sp, #16
 8010458:	af00      	add	r7, sp, #0
 801045a:	6078      	str	r0, [r7, #4]
 801045c:	460b      	mov	r3, r1
 801045e:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 8010460:	687b      	ldr	r3, [r7, #4]
 8010462:	2b00      	cmp	r3, #0
 8010464:	d106      	bne.n	8010474 <pbuf_realloc+0x20>
 8010466:	4b3a      	ldr	r3, [pc, #232]	; (8010550 <pbuf_realloc+0xfc>)
 8010468:	f44f 72cc 	mov.w	r2, #408	; 0x198
 801046c:	4939      	ldr	r1, [pc, #228]	; (8010554 <pbuf_realloc+0x100>)
 801046e:	483a      	ldr	r0, [pc, #232]	; (8010558 <pbuf_realloc+0x104>)
 8010470:	f009 fe36 	bl	801a0e0 <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 8010474:	687b      	ldr	r3, [r7, #4]
 8010476:	891b      	ldrh	r3, [r3, #8]
 8010478:	887a      	ldrh	r2, [r7, #2]
 801047a:	429a      	cmp	r2, r3
 801047c:	d263      	bcs.n	8010546 <pbuf_realloc+0xf2>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 801047e:	687b      	ldr	r3, [r7, #4]
 8010480:	891a      	ldrh	r2, [r3, #8]
 8010482:	887b      	ldrh	r3, [r7, #2]
 8010484:	1ad3      	subs	r3, r2, r3
 8010486:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 8010488:	887b      	ldrh	r3, [r7, #2]
 801048a:	817b      	strh	r3, [r7, #10]
  q = p;
 801048c:	687b      	ldr	r3, [r7, #4]
 801048e:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 8010490:	e018      	b.n	80104c4 <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 8010492:	68fb      	ldr	r3, [r7, #12]
 8010494:	895b      	ldrh	r3, [r3, #10]
 8010496:	897a      	ldrh	r2, [r7, #10]
 8010498:	1ad3      	subs	r3, r2, r3
 801049a:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 801049c:	68fb      	ldr	r3, [r7, #12]
 801049e:	891a      	ldrh	r2, [r3, #8]
 80104a0:	893b      	ldrh	r3, [r7, #8]
 80104a2:	1ad3      	subs	r3, r2, r3
 80104a4:	b29a      	uxth	r2, r3
 80104a6:	68fb      	ldr	r3, [r7, #12]
 80104a8:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 80104aa:	68fb      	ldr	r3, [r7, #12]
 80104ac:	681b      	ldr	r3, [r3, #0]
 80104ae:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 80104b0:	68fb      	ldr	r3, [r7, #12]
 80104b2:	2b00      	cmp	r3, #0
 80104b4:	d106      	bne.n	80104c4 <pbuf_realloc+0x70>
 80104b6:	4b26      	ldr	r3, [pc, #152]	; (8010550 <pbuf_realloc+0xfc>)
 80104b8:	f240 12af 	movw	r2, #431	; 0x1af
 80104bc:	4927      	ldr	r1, [pc, #156]	; (801055c <pbuf_realloc+0x108>)
 80104be:	4826      	ldr	r0, [pc, #152]	; (8010558 <pbuf_realloc+0x104>)
 80104c0:	f009 fe0e 	bl	801a0e0 <iprintf>
  while (rem_len > q->len) {
 80104c4:	68fb      	ldr	r3, [r7, #12]
 80104c6:	895b      	ldrh	r3, [r3, #10]
 80104c8:	897a      	ldrh	r2, [r7, #10]
 80104ca:	429a      	cmp	r2, r3
 80104cc:	d8e1      	bhi.n	8010492 <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 80104ce:	68fb      	ldr	r3, [r7, #12]
 80104d0:	7b1b      	ldrb	r3, [r3, #12]
 80104d2:	f003 030f 	and.w	r3, r3, #15
 80104d6:	2b00      	cmp	r3, #0
 80104d8:	d121      	bne.n	801051e <pbuf_realloc+0xca>
 80104da:	68fb      	ldr	r3, [r7, #12]
 80104dc:	895b      	ldrh	r3, [r3, #10]
 80104de:	897a      	ldrh	r2, [r7, #10]
 80104e0:	429a      	cmp	r2, r3
 80104e2:	d01c      	beq.n	801051e <pbuf_realloc+0xca>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 80104e4:	68fb      	ldr	r3, [r7, #12]
 80104e6:	7b5b      	ldrb	r3, [r3, #13]
 80104e8:	f003 0302 	and.w	r3, r3, #2
 80104ec:	2b00      	cmp	r3, #0
 80104ee:	d116      	bne.n	801051e <pbuf_realloc+0xca>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 80104f0:	68fb      	ldr	r3, [r7, #12]
 80104f2:	685a      	ldr	r2, [r3, #4]
 80104f4:	68fb      	ldr	r3, [r7, #12]
 80104f6:	1ad3      	subs	r3, r2, r3
 80104f8:	b29a      	uxth	r2, r3
 80104fa:	897b      	ldrh	r3, [r7, #10]
 80104fc:	4413      	add	r3, r2
 80104fe:	b29b      	uxth	r3, r3
 8010500:	4619      	mov	r1, r3
 8010502:	68f8      	ldr	r0, [r7, #12]
 8010504:	f7ff f85a 	bl	800f5bc <mem_trim>
 8010508:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 801050a:	68fb      	ldr	r3, [r7, #12]
 801050c:	2b00      	cmp	r3, #0
 801050e:	d106      	bne.n	801051e <pbuf_realloc+0xca>
 8010510:	4b0f      	ldr	r3, [pc, #60]	; (8010550 <pbuf_realloc+0xfc>)
 8010512:	f240 12bd 	movw	r2, #445	; 0x1bd
 8010516:	4912      	ldr	r1, [pc, #72]	; (8010560 <pbuf_realloc+0x10c>)
 8010518:	480f      	ldr	r0, [pc, #60]	; (8010558 <pbuf_realloc+0x104>)
 801051a:	f009 fde1 	bl	801a0e0 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 801051e:	68fb      	ldr	r3, [r7, #12]
 8010520:	897a      	ldrh	r2, [r7, #10]
 8010522:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 8010524:	68fb      	ldr	r3, [r7, #12]
 8010526:	895a      	ldrh	r2, [r3, #10]
 8010528:	68fb      	ldr	r3, [r7, #12]
 801052a:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 801052c:	68fb      	ldr	r3, [r7, #12]
 801052e:	681b      	ldr	r3, [r3, #0]
 8010530:	2b00      	cmp	r3, #0
 8010532:	d004      	beq.n	801053e <pbuf_realloc+0xea>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 8010534:	68fb      	ldr	r3, [r7, #12]
 8010536:	681b      	ldr	r3, [r3, #0]
 8010538:	4618      	mov	r0, r3
 801053a:	f000 f911 	bl	8010760 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 801053e:	68fb      	ldr	r3, [r7, #12]
 8010540:	2200      	movs	r2, #0
 8010542:	601a      	str	r2, [r3, #0]
 8010544:	e000      	b.n	8010548 <pbuf_realloc+0xf4>
    return;
 8010546:	bf00      	nop

}
 8010548:	3710      	adds	r7, #16
 801054a:	46bd      	mov	sp, r7
 801054c:	bd80      	pop	{r7, pc}
 801054e:	bf00      	nop
 8010550:	0801be60 	.word	0x0801be60
 8010554:	0801bf78 	.word	0x0801bf78
 8010558:	0801bec0 	.word	0x0801bec0
 801055c:	0801bf90 	.word	0x0801bf90
 8010560:	0801bfa8 	.word	0x0801bfa8

08010564 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 8010564:	b580      	push	{r7, lr}
 8010566:	b086      	sub	sp, #24
 8010568:	af00      	add	r7, sp, #0
 801056a:	60f8      	str	r0, [r7, #12]
 801056c:	60b9      	str	r1, [r7, #8]
 801056e:	4613      	mov	r3, r2
 8010570:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 8010572:	68fb      	ldr	r3, [r7, #12]
 8010574:	2b00      	cmp	r3, #0
 8010576:	d106      	bne.n	8010586 <pbuf_add_header_impl+0x22>
 8010578:	4b2b      	ldr	r3, [pc, #172]	; (8010628 <pbuf_add_header_impl+0xc4>)
 801057a:	f240 12df 	movw	r2, #479	; 0x1df
 801057e:	492b      	ldr	r1, [pc, #172]	; (801062c <pbuf_add_header_impl+0xc8>)
 8010580:	482b      	ldr	r0, [pc, #172]	; (8010630 <pbuf_add_header_impl+0xcc>)
 8010582:	f009 fdad 	bl	801a0e0 <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 8010586:	68fb      	ldr	r3, [r7, #12]
 8010588:	2b00      	cmp	r3, #0
 801058a:	d003      	beq.n	8010594 <pbuf_add_header_impl+0x30>
 801058c:	68bb      	ldr	r3, [r7, #8]
 801058e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010592:	d301      	bcc.n	8010598 <pbuf_add_header_impl+0x34>
    return 1;
 8010594:	2301      	movs	r3, #1
 8010596:	e043      	b.n	8010620 <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 8010598:	68bb      	ldr	r3, [r7, #8]
 801059a:	2b00      	cmp	r3, #0
 801059c:	d101      	bne.n	80105a2 <pbuf_add_header_impl+0x3e>
    return 0;
 801059e:	2300      	movs	r3, #0
 80105a0:	e03e      	b.n	8010620 <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 80105a2:	68bb      	ldr	r3, [r7, #8]
 80105a4:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 80105a6:	68fb      	ldr	r3, [r7, #12]
 80105a8:	891a      	ldrh	r2, [r3, #8]
 80105aa:	8a7b      	ldrh	r3, [r7, #18]
 80105ac:	4413      	add	r3, r2
 80105ae:	b29b      	uxth	r3, r3
 80105b0:	8a7a      	ldrh	r2, [r7, #18]
 80105b2:	429a      	cmp	r2, r3
 80105b4:	d901      	bls.n	80105ba <pbuf_add_header_impl+0x56>
    return 1;
 80105b6:	2301      	movs	r3, #1
 80105b8:	e032      	b.n	8010620 <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 80105ba:	68fb      	ldr	r3, [r7, #12]
 80105bc:	7b1b      	ldrb	r3, [r3, #12]
 80105be:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 80105c0:	8a3b      	ldrh	r3, [r7, #16]
 80105c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80105c6:	2b00      	cmp	r3, #0
 80105c8:	d00c      	beq.n	80105e4 <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 80105ca:	68fb      	ldr	r3, [r7, #12]
 80105cc:	685a      	ldr	r2, [r3, #4]
 80105ce:	68bb      	ldr	r3, [r7, #8]
 80105d0:	425b      	negs	r3, r3
 80105d2:	4413      	add	r3, r2
 80105d4:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 80105d6:	68fb      	ldr	r3, [r7, #12]
 80105d8:	3310      	adds	r3, #16
 80105da:	697a      	ldr	r2, [r7, #20]
 80105dc:	429a      	cmp	r2, r3
 80105de:	d20d      	bcs.n	80105fc <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 80105e0:	2301      	movs	r3, #1
 80105e2:	e01d      	b.n	8010620 <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 80105e4:	79fb      	ldrb	r3, [r7, #7]
 80105e6:	2b00      	cmp	r3, #0
 80105e8:	d006      	beq.n	80105f8 <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 80105ea:	68fb      	ldr	r3, [r7, #12]
 80105ec:	685a      	ldr	r2, [r3, #4]
 80105ee:	68bb      	ldr	r3, [r7, #8]
 80105f0:	425b      	negs	r3, r3
 80105f2:	4413      	add	r3, r2
 80105f4:	617b      	str	r3, [r7, #20]
 80105f6:	e001      	b.n	80105fc <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 80105f8:	2301      	movs	r3, #1
 80105fa:	e011      	b.n	8010620 <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 80105fc:	68fb      	ldr	r3, [r7, #12]
 80105fe:	697a      	ldr	r2, [r7, #20]
 8010600:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 8010602:	68fb      	ldr	r3, [r7, #12]
 8010604:	895a      	ldrh	r2, [r3, #10]
 8010606:	8a7b      	ldrh	r3, [r7, #18]
 8010608:	4413      	add	r3, r2
 801060a:	b29a      	uxth	r2, r3
 801060c:	68fb      	ldr	r3, [r7, #12]
 801060e:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 8010610:	68fb      	ldr	r3, [r7, #12]
 8010612:	891a      	ldrh	r2, [r3, #8]
 8010614:	8a7b      	ldrh	r3, [r7, #18]
 8010616:	4413      	add	r3, r2
 8010618:	b29a      	uxth	r2, r3
 801061a:	68fb      	ldr	r3, [r7, #12]
 801061c:	811a      	strh	r2, [r3, #8]


  return 0;
 801061e:	2300      	movs	r3, #0
}
 8010620:	4618      	mov	r0, r3
 8010622:	3718      	adds	r7, #24
 8010624:	46bd      	mov	sp, r7
 8010626:	bd80      	pop	{r7, pc}
 8010628:	0801be60 	.word	0x0801be60
 801062c:	0801bfc4 	.word	0x0801bfc4
 8010630:	0801bec0 	.word	0x0801bec0

08010634 <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 8010634:	b580      	push	{r7, lr}
 8010636:	b082      	sub	sp, #8
 8010638:	af00      	add	r7, sp, #0
 801063a:	6078      	str	r0, [r7, #4]
 801063c:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 801063e:	2200      	movs	r2, #0
 8010640:	6839      	ldr	r1, [r7, #0]
 8010642:	6878      	ldr	r0, [r7, #4]
 8010644:	f7ff ff8e 	bl	8010564 <pbuf_add_header_impl>
 8010648:	4603      	mov	r3, r0
}
 801064a:	4618      	mov	r0, r3
 801064c:	3708      	adds	r7, #8
 801064e:	46bd      	mov	sp, r7
 8010650:	bd80      	pop	{r7, pc}
	...

08010654 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 8010654:	b580      	push	{r7, lr}
 8010656:	b084      	sub	sp, #16
 8010658:	af00      	add	r7, sp, #0
 801065a:	6078      	str	r0, [r7, #4]
 801065c:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 801065e:	687b      	ldr	r3, [r7, #4]
 8010660:	2b00      	cmp	r3, #0
 8010662:	d106      	bne.n	8010672 <pbuf_remove_header+0x1e>
 8010664:	4b20      	ldr	r3, [pc, #128]	; (80106e8 <pbuf_remove_header+0x94>)
 8010666:	f240 224b 	movw	r2, #587	; 0x24b
 801066a:	4920      	ldr	r1, [pc, #128]	; (80106ec <pbuf_remove_header+0x98>)
 801066c:	4820      	ldr	r0, [pc, #128]	; (80106f0 <pbuf_remove_header+0x9c>)
 801066e:	f009 fd37 	bl	801a0e0 <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 8010672:	687b      	ldr	r3, [r7, #4]
 8010674:	2b00      	cmp	r3, #0
 8010676:	d003      	beq.n	8010680 <pbuf_remove_header+0x2c>
 8010678:	683b      	ldr	r3, [r7, #0]
 801067a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801067e:	d301      	bcc.n	8010684 <pbuf_remove_header+0x30>
    return 1;
 8010680:	2301      	movs	r3, #1
 8010682:	e02c      	b.n	80106de <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 8010684:	683b      	ldr	r3, [r7, #0]
 8010686:	2b00      	cmp	r3, #0
 8010688:	d101      	bne.n	801068e <pbuf_remove_header+0x3a>
    return 0;
 801068a:	2300      	movs	r3, #0
 801068c:	e027      	b.n	80106de <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 801068e:	683b      	ldr	r3, [r7, #0]
 8010690:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 8010692:	687b      	ldr	r3, [r7, #4]
 8010694:	895b      	ldrh	r3, [r3, #10]
 8010696:	89fa      	ldrh	r2, [r7, #14]
 8010698:	429a      	cmp	r2, r3
 801069a:	d908      	bls.n	80106ae <pbuf_remove_header+0x5a>
 801069c:	4b12      	ldr	r3, [pc, #72]	; (80106e8 <pbuf_remove_header+0x94>)
 801069e:	f240 2255 	movw	r2, #597	; 0x255
 80106a2:	4914      	ldr	r1, [pc, #80]	; (80106f4 <pbuf_remove_header+0xa0>)
 80106a4:	4812      	ldr	r0, [pc, #72]	; (80106f0 <pbuf_remove_header+0x9c>)
 80106a6:	f009 fd1b 	bl	801a0e0 <iprintf>
 80106aa:	2301      	movs	r3, #1
 80106ac:	e017      	b.n	80106de <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 80106ae:	687b      	ldr	r3, [r7, #4]
 80106b0:	685b      	ldr	r3, [r3, #4]
 80106b2:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 80106b4:	687b      	ldr	r3, [r7, #4]
 80106b6:	685a      	ldr	r2, [r3, #4]
 80106b8:	683b      	ldr	r3, [r7, #0]
 80106ba:	441a      	add	r2, r3
 80106bc:	687b      	ldr	r3, [r7, #4]
 80106be:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 80106c0:	687b      	ldr	r3, [r7, #4]
 80106c2:	895a      	ldrh	r2, [r3, #10]
 80106c4:	89fb      	ldrh	r3, [r7, #14]
 80106c6:	1ad3      	subs	r3, r2, r3
 80106c8:	b29a      	uxth	r2, r3
 80106ca:	687b      	ldr	r3, [r7, #4]
 80106cc:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 80106ce:	687b      	ldr	r3, [r7, #4]
 80106d0:	891a      	ldrh	r2, [r3, #8]
 80106d2:	89fb      	ldrh	r3, [r7, #14]
 80106d4:	1ad3      	subs	r3, r2, r3
 80106d6:	b29a      	uxth	r2, r3
 80106d8:	687b      	ldr	r3, [r7, #4]
 80106da:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 80106dc:	2300      	movs	r3, #0
}
 80106de:	4618      	mov	r0, r3
 80106e0:	3710      	adds	r7, #16
 80106e2:	46bd      	mov	sp, r7
 80106e4:	bd80      	pop	{r7, pc}
 80106e6:	bf00      	nop
 80106e8:	0801be60 	.word	0x0801be60
 80106ec:	0801bfc4 	.word	0x0801bfc4
 80106f0:	0801bec0 	.word	0x0801bec0
 80106f4:	0801bfd0 	.word	0x0801bfd0

080106f8 <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 80106f8:	b580      	push	{r7, lr}
 80106fa:	b082      	sub	sp, #8
 80106fc:	af00      	add	r7, sp, #0
 80106fe:	6078      	str	r0, [r7, #4]
 8010700:	460b      	mov	r3, r1
 8010702:	807b      	strh	r3, [r7, #2]
 8010704:	4613      	mov	r3, r2
 8010706:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 8010708:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 801070c:	2b00      	cmp	r3, #0
 801070e:	da08      	bge.n	8010722 <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 8010710:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8010714:	425b      	negs	r3, r3
 8010716:	4619      	mov	r1, r3
 8010718:	6878      	ldr	r0, [r7, #4]
 801071a:	f7ff ff9b 	bl	8010654 <pbuf_remove_header>
 801071e:	4603      	mov	r3, r0
 8010720:	e007      	b.n	8010732 <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 8010722:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8010726:	787a      	ldrb	r2, [r7, #1]
 8010728:	4619      	mov	r1, r3
 801072a:	6878      	ldr	r0, [r7, #4]
 801072c:	f7ff ff1a 	bl	8010564 <pbuf_add_header_impl>
 8010730:	4603      	mov	r3, r0
  }
}
 8010732:	4618      	mov	r0, r3
 8010734:	3708      	adds	r7, #8
 8010736:	46bd      	mov	sp, r7
 8010738:	bd80      	pop	{r7, pc}

0801073a <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 801073a:	b580      	push	{r7, lr}
 801073c:	b082      	sub	sp, #8
 801073e:	af00      	add	r7, sp, #0
 8010740:	6078      	str	r0, [r7, #4]
 8010742:	460b      	mov	r3, r1
 8010744:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 8010746:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 801074a:	2201      	movs	r2, #1
 801074c:	4619      	mov	r1, r3
 801074e:	6878      	ldr	r0, [r7, #4]
 8010750:	f7ff ffd2 	bl	80106f8 <pbuf_header_impl>
 8010754:	4603      	mov	r3, r0
}
 8010756:	4618      	mov	r0, r3
 8010758:	3708      	adds	r7, #8
 801075a:	46bd      	mov	sp, r7
 801075c:	bd80      	pop	{r7, pc}
	...

08010760 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 8010760:	b580      	push	{r7, lr}
 8010762:	b086      	sub	sp, #24
 8010764:	af00      	add	r7, sp, #0
 8010766:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 8010768:	687b      	ldr	r3, [r7, #4]
 801076a:	2b00      	cmp	r3, #0
 801076c:	d10b      	bne.n	8010786 <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 801076e:	687b      	ldr	r3, [r7, #4]
 8010770:	2b00      	cmp	r3, #0
 8010772:	d106      	bne.n	8010782 <pbuf_free+0x22>
 8010774:	4b38      	ldr	r3, [pc, #224]	; (8010858 <pbuf_free+0xf8>)
 8010776:	f44f 7237 	mov.w	r2, #732	; 0x2dc
 801077a:	4938      	ldr	r1, [pc, #224]	; (801085c <pbuf_free+0xfc>)
 801077c:	4838      	ldr	r0, [pc, #224]	; (8010860 <pbuf_free+0x100>)
 801077e:	f009 fcaf 	bl	801a0e0 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 8010782:	2300      	movs	r3, #0
 8010784:	e063      	b.n	801084e <pbuf_free+0xee>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 8010786:	2300      	movs	r3, #0
 8010788:	75fb      	strb	r3, [r7, #23]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 801078a:	e05c      	b.n	8010846 <pbuf_free+0xe6>
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 801078c:	687b      	ldr	r3, [r7, #4]
 801078e:	7b9b      	ldrb	r3, [r3, #14]
 8010790:	2b00      	cmp	r3, #0
 8010792:	d106      	bne.n	80107a2 <pbuf_free+0x42>
 8010794:	4b30      	ldr	r3, [pc, #192]	; (8010858 <pbuf_free+0xf8>)
 8010796:	f240 22f1 	movw	r2, #753	; 0x2f1
 801079a:	4932      	ldr	r1, [pc, #200]	; (8010864 <pbuf_free+0x104>)
 801079c:	4830      	ldr	r0, [pc, #192]	; (8010860 <pbuf_free+0x100>)
 801079e:	f009 fc9f 	bl	801a0e0 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 80107a2:	687b      	ldr	r3, [r7, #4]
 80107a4:	7b9b      	ldrb	r3, [r3, #14]
 80107a6:	3b01      	subs	r3, #1
 80107a8:	b2da      	uxtb	r2, r3
 80107aa:	687b      	ldr	r3, [r7, #4]
 80107ac:	739a      	strb	r2, [r3, #14]
 80107ae:	687b      	ldr	r3, [r7, #4]
 80107b0:	7b9b      	ldrb	r3, [r3, #14]
 80107b2:	75bb      	strb	r3, [r7, #22]
    SYS_ARCH_UNPROTECT(old_level);
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 80107b4:	7dbb      	ldrb	r3, [r7, #22]
 80107b6:	2b00      	cmp	r3, #0
 80107b8:	d143      	bne.n	8010842 <pbuf_free+0xe2>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 80107ba:	687b      	ldr	r3, [r7, #4]
 80107bc:	681b      	ldr	r3, [r3, #0]
 80107be:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 80107c0:	687b      	ldr	r3, [r7, #4]
 80107c2:	7b1b      	ldrb	r3, [r3, #12]
 80107c4:	f003 030f 	and.w	r3, r3, #15
 80107c8:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 80107ca:	687b      	ldr	r3, [r7, #4]
 80107cc:	7b5b      	ldrb	r3, [r3, #13]
 80107ce:	f003 0302 	and.w	r3, r3, #2
 80107d2:	2b00      	cmp	r3, #0
 80107d4:	d011      	beq.n	80107fa <pbuf_free+0x9a>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 80107d6:	687b      	ldr	r3, [r7, #4]
 80107d8:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 80107da:	68bb      	ldr	r3, [r7, #8]
 80107dc:	691b      	ldr	r3, [r3, #16]
 80107de:	2b00      	cmp	r3, #0
 80107e0:	d106      	bne.n	80107f0 <pbuf_free+0x90>
 80107e2:	4b1d      	ldr	r3, [pc, #116]	; (8010858 <pbuf_free+0xf8>)
 80107e4:	f240 22ff 	movw	r2, #767	; 0x2ff
 80107e8:	491f      	ldr	r1, [pc, #124]	; (8010868 <pbuf_free+0x108>)
 80107ea:	481d      	ldr	r0, [pc, #116]	; (8010860 <pbuf_free+0x100>)
 80107ec:	f009 fc78 	bl	801a0e0 <iprintf>
        pc->custom_free_function(p);
 80107f0:	68bb      	ldr	r3, [r7, #8]
 80107f2:	691b      	ldr	r3, [r3, #16]
 80107f4:	6878      	ldr	r0, [r7, #4]
 80107f6:	4798      	blx	r3
 80107f8:	e01d      	b.n	8010836 <pbuf_free+0xd6>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 80107fa:	7bfb      	ldrb	r3, [r7, #15]
 80107fc:	2b02      	cmp	r3, #2
 80107fe:	d104      	bne.n	801080a <pbuf_free+0xaa>
          memp_free(MEMP_PBUF_POOL, p);
 8010800:	6879      	ldr	r1, [r7, #4]
 8010802:	2008      	movs	r0, #8
 8010804:	f7ff f99a 	bl	800fb3c <memp_free>
 8010808:	e015      	b.n	8010836 <pbuf_free+0xd6>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 801080a:	7bfb      	ldrb	r3, [r7, #15]
 801080c:	2b01      	cmp	r3, #1
 801080e:	d104      	bne.n	801081a <pbuf_free+0xba>
          memp_free(MEMP_PBUF, p);
 8010810:	6879      	ldr	r1, [r7, #4]
 8010812:	2007      	movs	r0, #7
 8010814:	f7ff f992 	bl	800fb3c <memp_free>
 8010818:	e00d      	b.n	8010836 <pbuf_free+0xd6>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 801081a:	7bfb      	ldrb	r3, [r7, #15]
 801081c:	2b00      	cmp	r3, #0
 801081e:	d103      	bne.n	8010828 <pbuf_free+0xc8>
          mem_free(p);
 8010820:	6878      	ldr	r0, [r7, #4]
 8010822:	f7fe fe61 	bl	800f4e8 <mem_free>
 8010826:	e006      	b.n	8010836 <pbuf_free+0xd6>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 8010828:	4b0b      	ldr	r3, [pc, #44]	; (8010858 <pbuf_free+0xf8>)
 801082a:	f240 320f 	movw	r2, #783	; 0x30f
 801082e:	490f      	ldr	r1, [pc, #60]	; (801086c <pbuf_free+0x10c>)
 8010830:	480b      	ldr	r0, [pc, #44]	; (8010860 <pbuf_free+0x100>)
 8010832:	f009 fc55 	bl	801a0e0 <iprintf>
        }
      }
      count++;
 8010836:	7dfb      	ldrb	r3, [r7, #23]
 8010838:	3301      	adds	r3, #1
 801083a:	75fb      	strb	r3, [r7, #23]
      /* proceed to next pbuf */
      p = q;
 801083c:	693b      	ldr	r3, [r7, #16]
 801083e:	607b      	str	r3, [r7, #4]
 8010840:	e001      	b.n	8010846 <pbuf_free+0xe6>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 8010842:	2300      	movs	r3, #0
 8010844:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8010846:	687b      	ldr	r3, [r7, #4]
 8010848:	2b00      	cmp	r3, #0
 801084a:	d19f      	bne.n	801078c <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 801084c:	7dfb      	ldrb	r3, [r7, #23]
}
 801084e:	4618      	mov	r0, r3
 8010850:	3718      	adds	r7, #24
 8010852:	46bd      	mov	sp, r7
 8010854:	bd80      	pop	{r7, pc}
 8010856:	bf00      	nop
 8010858:	0801be60 	.word	0x0801be60
 801085c:	0801bfc4 	.word	0x0801bfc4
 8010860:	0801bec0 	.word	0x0801bec0
 8010864:	0801bff0 	.word	0x0801bff0
 8010868:	0801c008 	.word	0x0801c008
 801086c:	0801c02c 	.word	0x0801c02c

08010870 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 8010870:	b480      	push	{r7}
 8010872:	b085      	sub	sp, #20
 8010874:	af00      	add	r7, sp, #0
 8010876:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 8010878:	2300      	movs	r3, #0
 801087a:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 801087c:	e005      	b.n	801088a <pbuf_clen+0x1a>
    ++len;
 801087e:	89fb      	ldrh	r3, [r7, #14]
 8010880:	3301      	adds	r3, #1
 8010882:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 8010884:	687b      	ldr	r3, [r7, #4]
 8010886:	681b      	ldr	r3, [r3, #0]
 8010888:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 801088a:	687b      	ldr	r3, [r7, #4]
 801088c:	2b00      	cmp	r3, #0
 801088e:	d1f6      	bne.n	801087e <pbuf_clen+0xe>
  }
  return len;
 8010890:	89fb      	ldrh	r3, [r7, #14]
}
 8010892:	4618      	mov	r0, r3
 8010894:	3714      	adds	r7, #20
 8010896:	46bd      	mov	sp, r7
 8010898:	f85d 7b04 	ldr.w	r7, [sp], #4
 801089c:	4770      	bx	lr
	...

080108a0 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 80108a0:	b580      	push	{r7, lr}
 80108a2:	b082      	sub	sp, #8
 80108a4:	af00      	add	r7, sp, #0
 80108a6:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 80108a8:	687b      	ldr	r3, [r7, #4]
 80108aa:	2b00      	cmp	r3, #0
 80108ac:	d010      	beq.n	80108d0 <pbuf_ref+0x30>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 80108ae:	687b      	ldr	r3, [r7, #4]
 80108b0:	7b9b      	ldrb	r3, [r3, #14]
 80108b2:	3301      	adds	r3, #1
 80108b4:	b2da      	uxtb	r2, r3
 80108b6:	687b      	ldr	r3, [r7, #4]
 80108b8:	739a      	strb	r2, [r3, #14]
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 80108ba:	687b      	ldr	r3, [r7, #4]
 80108bc:	7b9b      	ldrb	r3, [r3, #14]
 80108be:	2b00      	cmp	r3, #0
 80108c0:	d106      	bne.n	80108d0 <pbuf_ref+0x30>
 80108c2:	4b05      	ldr	r3, [pc, #20]	; (80108d8 <pbuf_ref+0x38>)
 80108c4:	f240 3242 	movw	r2, #834	; 0x342
 80108c8:	4904      	ldr	r1, [pc, #16]	; (80108dc <pbuf_ref+0x3c>)
 80108ca:	4805      	ldr	r0, [pc, #20]	; (80108e0 <pbuf_ref+0x40>)
 80108cc:	f009 fc08 	bl	801a0e0 <iprintf>
  }
}
 80108d0:	bf00      	nop
 80108d2:	3708      	adds	r7, #8
 80108d4:	46bd      	mov	sp, r7
 80108d6:	bd80      	pop	{r7, pc}
 80108d8:	0801be60 	.word	0x0801be60
 80108dc:	0801c040 	.word	0x0801c040
 80108e0:	0801bec0 	.word	0x0801bec0

080108e4 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 80108e4:	b580      	push	{r7, lr}
 80108e6:	b084      	sub	sp, #16
 80108e8:	af00      	add	r7, sp, #0
 80108ea:	6078      	str	r0, [r7, #4]
 80108ec:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 80108ee:	687b      	ldr	r3, [r7, #4]
 80108f0:	2b00      	cmp	r3, #0
 80108f2:	d002      	beq.n	80108fa <pbuf_cat+0x16>
 80108f4:	683b      	ldr	r3, [r7, #0]
 80108f6:	2b00      	cmp	r3, #0
 80108f8:	d107      	bne.n	801090a <pbuf_cat+0x26>
 80108fa:	4b20      	ldr	r3, [pc, #128]	; (801097c <pbuf_cat+0x98>)
 80108fc:	f240 3259 	movw	r2, #857	; 0x359
 8010900:	491f      	ldr	r1, [pc, #124]	; (8010980 <pbuf_cat+0x9c>)
 8010902:	4820      	ldr	r0, [pc, #128]	; (8010984 <pbuf_cat+0xa0>)
 8010904:	f009 fbec 	bl	801a0e0 <iprintf>
 8010908:	e034      	b.n	8010974 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 801090a:	687b      	ldr	r3, [r7, #4]
 801090c:	60fb      	str	r3, [r7, #12]
 801090e:	e00a      	b.n	8010926 <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8010910:	68fb      	ldr	r3, [r7, #12]
 8010912:	891a      	ldrh	r2, [r3, #8]
 8010914:	683b      	ldr	r3, [r7, #0]
 8010916:	891b      	ldrh	r3, [r3, #8]
 8010918:	4413      	add	r3, r2
 801091a:	b29a      	uxth	r2, r3
 801091c:	68fb      	ldr	r3, [r7, #12]
 801091e:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 8010920:	68fb      	ldr	r3, [r7, #12]
 8010922:	681b      	ldr	r3, [r3, #0]
 8010924:	60fb      	str	r3, [r7, #12]
 8010926:	68fb      	ldr	r3, [r7, #12]
 8010928:	681b      	ldr	r3, [r3, #0]
 801092a:	2b00      	cmp	r3, #0
 801092c:	d1f0      	bne.n	8010910 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 801092e:	68fb      	ldr	r3, [r7, #12]
 8010930:	891a      	ldrh	r2, [r3, #8]
 8010932:	68fb      	ldr	r3, [r7, #12]
 8010934:	895b      	ldrh	r3, [r3, #10]
 8010936:	429a      	cmp	r2, r3
 8010938:	d006      	beq.n	8010948 <pbuf_cat+0x64>
 801093a:	4b10      	ldr	r3, [pc, #64]	; (801097c <pbuf_cat+0x98>)
 801093c:	f240 3262 	movw	r2, #866	; 0x362
 8010940:	4911      	ldr	r1, [pc, #68]	; (8010988 <pbuf_cat+0xa4>)
 8010942:	4810      	ldr	r0, [pc, #64]	; (8010984 <pbuf_cat+0xa0>)
 8010944:	f009 fbcc 	bl	801a0e0 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 8010948:	68fb      	ldr	r3, [r7, #12]
 801094a:	681b      	ldr	r3, [r3, #0]
 801094c:	2b00      	cmp	r3, #0
 801094e:	d006      	beq.n	801095e <pbuf_cat+0x7a>
 8010950:	4b0a      	ldr	r3, [pc, #40]	; (801097c <pbuf_cat+0x98>)
 8010952:	f240 3263 	movw	r2, #867	; 0x363
 8010956:	490d      	ldr	r1, [pc, #52]	; (801098c <pbuf_cat+0xa8>)
 8010958:	480a      	ldr	r0, [pc, #40]	; (8010984 <pbuf_cat+0xa0>)
 801095a:	f009 fbc1 	bl	801a0e0 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 801095e:	68fb      	ldr	r3, [r7, #12]
 8010960:	891a      	ldrh	r2, [r3, #8]
 8010962:	683b      	ldr	r3, [r7, #0]
 8010964:	891b      	ldrh	r3, [r3, #8]
 8010966:	4413      	add	r3, r2
 8010968:	b29a      	uxth	r2, r3
 801096a:	68fb      	ldr	r3, [r7, #12]
 801096c:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 801096e:	68fb      	ldr	r3, [r7, #12]
 8010970:	683a      	ldr	r2, [r7, #0]
 8010972:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 8010974:	3710      	adds	r7, #16
 8010976:	46bd      	mov	sp, r7
 8010978:	bd80      	pop	{r7, pc}
 801097a:	bf00      	nop
 801097c:	0801be60 	.word	0x0801be60
 8010980:	0801c054 	.word	0x0801c054
 8010984:	0801bec0 	.word	0x0801bec0
 8010988:	0801c08c 	.word	0x0801c08c
 801098c:	0801c0bc 	.word	0x0801c0bc

08010990 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 8010990:	b580      	push	{r7, lr}
 8010992:	b086      	sub	sp, #24
 8010994:	af00      	add	r7, sp, #0
 8010996:	6078      	str	r0, [r7, #4]
 8010998:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 801099a:	2300      	movs	r3, #0
 801099c:	617b      	str	r3, [r7, #20]
 801099e:	2300      	movs	r3, #0
 80109a0:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 80109a2:	687b      	ldr	r3, [r7, #4]
 80109a4:	2b00      	cmp	r3, #0
 80109a6:	d008      	beq.n	80109ba <pbuf_copy+0x2a>
 80109a8:	683b      	ldr	r3, [r7, #0]
 80109aa:	2b00      	cmp	r3, #0
 80109ac:	d005      	beq.n	80109ba <pbuf_copy+0x2a>
 80109ae:	687b      	ldr	r3, [r7, #4]
 80109b0:	891a      	ldrh	r2, [r3, #8]
 80109b2:	683b      	ldr	r3, [r7, #0]
 80109b4:	891b      	ldrh	r3, [r3, #8]
 80109b6:	429a      	cmp	r2, r3
 80109b8:	d209      	bcs.n	80109ce <pbuf_copy+0x3e>
 80109ba:	4b57      	ldr	r3, [pc, #348]	; (8010b18 <pbuf_copy+0x188>)
 80109bc:	f240 32c9 	movw	r2, #969	; 0x3c9
 80109c0:	4956      	ldr	r1, [pc, #344]	; (8010b1c <pbuf_copy+0x18c>)
 80109c2:	4857      	ldr	r0, [pc, #348]	; (8010b20 <pbuf_copy+0x190>)
 80109c4:	f009 fb8c 	bl	801a0e0 <iprintf>
 80109c8:	f06f 030f 	mvn.w	r3, #15
 80109cc:	e09f      	b.n	8010b0e <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 80109ce:	687b      	ldr	r3, [r7, #4]
 80109d0:	895b      	ldrh	r3, [r3, #10]
 80109d2:	461a      	mov	r2, r3
 80109d4:	697b      	ldr	r3, [r7, #20]
 80109d6:	1ad2      	subs	r2, r2, r3
 80109d8:	683b      	ldr	r3, [r7, #0]
 80109da:	895b      	ldrh	r3, [r3, #10]
 80109dc:	4619      	mov	r1, r3
 80109de:	693b      	ldr	r3, [r7, #16]
 80109e0:	1acb      	subs	r3, r1, r3
 80109e2:	429a      	cmp	r2, r3
 80109e4:	d306      	bcc.n	80109f4 <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 80109e6:	683b      	ldr	r3, [r7, #0]
 80109e8:	895b      	ldrh	r3, [r3, #10]
 80109ea:	461a      	mov	r2, r3
 80109ec:	693b      	ldr	r3, [r7, #16]
 80109ee:	1ad3      	subs	r3, r2, r3
 80109f0:	60fb      	str	r3, [r7, #12]
 80109f2:	e005      	b.n	8010a00 <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 80109f4:	687b      	ldr	r3, [r7, #4]
 80109f6:	895b      	ldrh	r3, [r3, #10]
 80109f8:	461a      	mov	r2, r3
 80109fa:	697b      	ldr	r3, [r7, #20]
 80109fc:	1ad3      	subs	r3, r2, r3
 80109fe:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 8010a00:	687b      	ldr	r3, [r7, #4]
 8010a02:	685a      	ldr	r2, [r3, #4]
 8010a04:	697b      	ldr	r3, [r7, #20]
 8010a06:	18d0      	adds	r0, r2, r3
 8010a08:	683b      	ldr	r3, [r7, #0]
 8010a0a:	685a      	ldr	r2, [r3, #4]
 8010a0c:	693b      	ldr	r3, [r7, #16]
 8010a0e:	4413      	add	r3, r2
 8010a10:	68fa      	ldr	r2, [r7, #12]
 8010a12:	4619      	mov	r1, r3
 8010a14:	f009 faa4 	bl	8019f60 <memcpy>
    offset_to += len;
 8010a18:	697a      	ldr	r2, [r7, #20]
 8010a1a:	68fb      	ldr	r3, [r7, #12]
 8010a1c:	4413      	add	r3, r2
 8010a1e:	617b      	str	r3, [r7, #20]
    offset_from += len;
 8010a20:	693a      	ldr	r2, [r7, #16]
 8010a22:	68fb      	ldr	r3, [r7, #12]
 8010a24:	4413      	add	r3, r2
 8010a26:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 8010a28:	687b      	ldr	r3, [r7, #4]
 8010a2a:	895b      	ldrh	r3, [r3, #10]
 8010a2c:	461a      	mov	r2, r3
 8010a2e:	697b      	ldr	r3, [r7, #20]
 8010a30:	4293      	cmp	r3, r2
 8010a32:	d906      	bls.n	8010a42 <pbuf_copy+0xb2>
 8010a34:	4b38      	ldr	r3, [pc, #224]	; (8010b18 <pbuf_copy+0x188>)
 8010a36:	f240 32d9 	movw	r2, #985	; 0x3d9
 8010a3a:	493a      	ldr	r1, [pc, #232]	; (8010b24 <pbuf_copy+0x194>)
 8010a3c:	4838      	ldr	r0, [pc, #224]	; (8010b20 <pbuf_copy+0x190>)
 8010a3e:	f009 fb4f 	bl	801a0e0 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 8010a42:	683b      	ldr	r3, [r7, #0]
 8010a44:	895b      	ldrh	r3, [r3, #10]
 8010a46:	461a      	mov	r2, r3
 8010a48:	693b      	ldr	r3, [r7, #16]
 8010a4a:	4293      	cmp	r3, r2
 8010a4c:	d906      	bls.n	8010a5c <pbuf_copy+0xcc>
 8010a4e:	4b32      	ldr	r3, [pc, #200]	; (8010b18 <pbuf_copy+0x188>)
 8010a50:	f240 32da 	movw	r2, #986	; 0x3da
 8010a54:	4934      	ldr	r1, [pc, #208]	; (8010b28 <pbuf_copy+0x198>)
 8010a56:	4832      	ldr	r0, [pc, #200]	; (8010b20 <pbuf_copy+0x190>)
 8010a58:	f009 fb42 	bl	801a0e0 <iprintf>
    if (offset_from >= p_from->len) {
 8010a5c:	683b      	ldr	r3, [r7, #0]
 8010a5e:	895b      	ldrh	r3, [r3, #10]
 8010a60:	461a      	mov	r2, r3
 8010a62:	693b      	ldr	r3, [r7, #16]
 8010a64:	4293      	cmp	r3, r2
 8010a66:	d304      	bcc.n	8010a72 <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 8010a68:	2300      	movs	r3, #0
 8010a6a:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 8010a6c:	683b      	ldr	r3, [r7, #0]
 8010a6e:	681b      	ldr	r3, [r3, #0]
 8010a70:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 8010a72:	687b      	ldr	r3, [r7, #4]
 8010a74:	895b      	ldrh	r3, [r3, #10]
 8010a76:	461a      	mov	r2, r3
 8010a78:	697b      	ldr	r3, [r7, #20]
 8010a7a:	4293      	cmp	r3, r2
 8010a7c:	d114      	bne.n	8010aa8 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 8010a7e:	2300      	movs	r3, #0
 8010a80:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 8010a82:	687b      	ldr	r3, [r7, #4]
 8010a84:	681b      	ldr	r3, [r3, #0]
 8010a86:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 8010a88:	687b      	ldr	r3, [r7, #4]
 8010a8a:	2b00      	cmp	r3, #0
 8010a8c:	d10c      	bne.n	8010aa8 <pbuf_copy+0x118>
 8010a8e:	683b      	ldr	r3, [r7, #0]
 8010a90:	2b00      	cmp	r3, #0
 8010a92:	d009      	beq.n	8010aa8 <pbuf_copy+0x118>
 8010a94:	4b20      	ldr	r3, [pc, #128]	; (8010b18 <pbuf_copy+0x188>)
 8010a96:	f44f 7279 	mov.w	r2, #996	; 0x3e4
 8010a9a:	4924      	ldr	r1, [pc, #144]	; (8010b2c <pbuf_copy+0x19c>)
 8010a9c:	4820      	ldr	r0, [pc, #128]	; (8010b20 <pbuf_copy+0x190>)
 8010a9e:	f009 fb1f 	bl	801a0e0 <iprintf>
 8010aa2:	f06f 030f 	mvn.w	r3, #15
 8010aa6:	e032      	b.n	8010b0e <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 8010aa8:	683b      	ldr	r3, [r7, #0]
 8010aaa:	2b00      	cmp	r3, #0
 8010aac:	d013      	beq.n	8010ad6 <pbuf_copy+0x146>
 8010aae:	683b      	ldr	r3, [r7, #0]
 8010ab0:	895a      	ldrh	r2, [r3, #10]
 8010ab2:	683b      	ldr	r3, [r7, #0]
 8010ab4:	891b      	ldrh	r3, [r3, #8]
 8010ab6:	429a      	cmp	r2, r3
 8010ab8:	d10d      	bne.n	8010ad6 <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8010aba:	683b      	ldr	r3, [r7, #0]
 8010abc:	681b      	ldr	r3, [r3, #0]
 8010abe:	2b00      	cmp	r3, #0
 8010ac0:	d009      	beq.n	8010ad6 <pbuf_copy+0x146>
 8010ac2:	4b15      	ldr	r3, [pc, #84]	; (8010b18 <pbuf_copy+0x188>)
 8010ac4:	f240 32e9 	movw	r2, #1001	; 0x3e9
 8010ac8:	4919      	ldr	r1, [pc, #100]	; (8010b30 <pbuf_copy+0x1a0>)
 8010aca:	4815      	ldr	r0, [pc, #84]	; (8010b20 <pbuf_copy+0x190>)
 8010acc:	f009 fb08 	bl	801a0e0 <iprintf>
 8010ad0:	f06f 0305 	mvn.w	r3, #5
 8010ad4:	e01b      	b.n	8010b0e <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 8010ad6:	687b      	ldr	r3, [r7, #4]
 8010ad8:	2b00      	cmp	r3, #0
 8010ada:	d013      	beq.n	8010b04 <pbuf_copy+0x174>
 8010adc:	687b      	ldr	r3, [r7, #4]
 8010ade:	895a      	ldrh	r2, [r3, #10]
 8010ae0:	687b      	ldr	r3, [r7, #4]
 8010ae2:	891b      	ldrh	r3, [r3, #8]
 8010ae4:	429a      	cmp	r2, r3
 8010ae6:	d10d      	bne.n	8010b04 <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8010ae8:	687b      	ldr	r3, [r7, #4]
 8010aea:	681b      	ldr	r3, [r3, #0]
 8010aec:	2b00      	cmp	r3, #0
 8010aee:	d009      	beq.n	8010b04 <pbuf_copy+0x174>
 8010af0:	4b09      	ldr	r3, [pc, #36]	; (8010b18 <pbuf_copy+0x188>)
 8010af2:	f240 32ee 	movw	r2, #1006	; 0x3ee
 8010af6:	490e      	ldr	r1, [pc, #56]	; (8010b30 <pbuf_copy+0x1a0>)
 8010af8:	4809      	ldr	r0, [pc, #36]	; (8010b20 <pbuf_copy+0x190>)
 8010afa:	f009 faf1 	bl	801a0e0 <iprintf>
 8010afe:	f06f 0305 	mvn.w	r3, #5
 8010b02:	e004      	b.n	8010b0e <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 8010b04:	683b      	ldr	r3, [r7, #0]
 8010b06:	2b00      	cmp	r3, #0
 8010b08:	f47f af61 	bne.w	80109ce <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 8010b0c:	2300      	movs	r3, #0
}
 8010b0e:	4618      	mov	r0, r3
 8010b10:	3718      	adds	r7, #24
 8010b12:	46bd      	mov	sp, r7
 8010b14:	bd80      	pop	{r7, pc}
 8010b16:	bf00      	nop
 8010b18:	0801be60 	.word	0x0801be60
 8010b1c:	0801c108 	.word	0x0801c108
 8010b20:	0801bec0 	.word	0x0801bec0
 8010b24:	0801c138 	.word	0x0801c138
 8010b28:	0801c150 	.word	0x0801c150
 8010b2c:	0801c16c 	.word	0x0801c16c
 8010b30:	0801c17c 	.word	0x0801c17c

08010b34 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 8010b34:	b580      	push	{r7, lr}
 8010b36:	b088      	sub	sp, #32
 8010b38:	af00      	add	r7, sp, #0
 8010b3a:	60f8      	str	r0, [r7, #12]
 8010b3c:	60b9      	str	r1, [r7, #8]
 8010b3e:	4611      	mov	r1, r2
 8010b40:	461a      	mov	r2, r3
 8010b42:	460b      	mov	r3, r1
 8010b44:	80fb      	strh	r3, [r7, #6]
 8010b46:	4613      	mov	r3, r2
 8010b48:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 8010b4a:	2300      	movs	r3, #0
 8010b4c:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 8010b4e:	2300      	movs	r3, #0
 8010b50:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 8010b52:	68fb      	ldr	r3, [r7, #12]
 8010b54:	2b00      	cmp	r3, #0
 8010b56:	d108      	bne.n	8010b6a <pbuf_copy_partial+0x36>
 8010b58:	4b2b      	ldr	r3, [pc, #172]	; (8010c08 <pbuf_copy_partial+0xd4>)
 8010b5a:	f240 420a 	movw	r2, #1034	; 0x40a
 8010b5e:	492b      	ldr	r1, [pc, #172]	; (8010c0c <pbuf_copy_partial+0xd8>)
 8010b60:	482b      	ldr	r0, [pc, #172]	; (8010c10 <pbuf_copy_partial+0xdc>)
 8010b62:	f009 fabd 	bl	801a0e0 <iprintf>
 8010b66:	2300      	movs	r3, #0
 8010b68:	e04a      	b.n	8010c00 <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 8010b6a:	68bb      	ldr	r3, [r7, #8]
 8010b6c:	2b00      	cmp	r3, #0
 8010b6e:	d108      	bne.n	8010b82 <pbuf_copy_partial+0x4e>
 8010b70:	4b25      	ldr	r3, [pc, #148]	; (8010c08 <pbuf_copy_partial+0xd4>)
 8010b72:	f240 420b 	movw	r2, #1035	; 0x40b
 8010b76:	4927      	ldr	r1, [pc, #156]	; (8010c14 <pbuf_copy_partial+0xe0>)
 8010b78:	4825      	ldr	r0, [pc, #148]	; (8010c10 <pbuf_copy_partial+0xdc>)
 8010b7a:	f009 fab1 	bl	801a0e0 <iprintf>
 8010b7e:	2300      	movs	r3, #0
 8010b80:	e03e      	b.n	8010c00 <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8010b82:	68fb      	ldr	r3, [r7, #12]
 8010b84:	61fb      	str	r3, [r7, #28]
 8010b86:	e034      	b.n	8010bf2 <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 8010b88:	88bb      	ldrh	r3, [r7, #4]
 8010b8a:	2b00      	cmp	r3, #0
 8010b8c:	d00a      	beq.n	8010ba4 <pbuf_copy_partial+0x70>
 8010b8e:	69fb      	ldr	r3, [r7, #28]
 8010b90:	895b      	ldrh	r3, [r3, #10]
 8010b92:	88ba      	ldrh	r2, [r7, #4]
 8010b94:	429a      	cmp	r2, r3
 8010b96:	d305      	bcc.n	8010ba4 <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 8010b98:	69fb      	ldr	r3, [r7, #28]
 8010b9a:	895b      	ldrh	r3, [r3, #10]
 8010b9c:	88ba      	ldrh	r2, [r7, #4]
 8010b9e:	1ad3      	subs	r3, r2, r3
 8010ba0:	80bb      	strh	r3, [r7, #4]
 8010ba2:	e023      	b.n	8010bec <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 8010ba4:	69fb      	ldr	r3, [r7, #28]
 8010ba6:	895a      	ldrh	r2, [r3, #10]
 8010ba8:	88bb      	ldrh	r3, [r7, #4]
 8010baa:	1ad3      	subs	r3, r2, r3
 8010bac:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 8010bae:	8b3a      	ldrh	r2, [r7, #24]
 8010bb0:	88fb      	ldrh	r3, [r7, #6]
 8010bb2:	429a      	cmp	r2, r3
 8010bb4:	d901      	bls.n	8010bba <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 8010bb6:	88fb      	ldrh	r3, [r7, #6]
 8010bb8:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 8010bba:	8b7b      	ldrh	r3, [r7, #26]
 8010bbc:	68ba      	ldr	r2, [r7, #8]
 8010bbe:	18d0      	adds	r0, r2, r3
 8010bc0:	69fb      	ldr	r3, [r7, #28]
 8010bc2:	685a      	ldr	r2, [r3, #4]
 8010bc4:	88bb      	ldrh	r3, [r7, #4]
 8010bc6:	4413      	add	r3, r2
 8010bc8:	8b3a      	ldrh	r2, [r7, #24]
 8010bca:	4619      	mov	r1, r3
 8010bcc:	f009 f9c8 	bl	8019f60 <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 8010bd0:	8afa      	ldrh	r2, [r7, #22]
 8010bd2:	8b3b      	ldrh	r3, [r7, #24]
 8010bd4:	4413      	add	r3, r2
 8010bd6:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 8010bd8:	8b7a      	ldrh	r2, [r7, #26]
 8010bda:	8b3b      	ldrh	r3, [r7, #24]
 8010bdc:	4413      	add	r3, r2
 8010bde:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 8010be0:	88fa      	ldrh	r2, [r7, #6]
 8010be2:	8b3b      	ldrh	r3, [r7, #24]
 8010be4:	1ad3      	subs	r3, r2, r3
 8010be6:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 8010be8:	2300      	movs	r3, #0
 8010bea:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8010bec:	69fb      	ldr	r3, [r7, #28]
 8010bee:	681b      	ldr	r3, [r3, #0]
 8010bf0:	61fb      	str	r3, [r7, #28]
 8010bf2:	88fb      	ldrh	r3, [r7, #6]
 8010bf4:	2b00      	cmp	r3, #0
 8010bf6:	d002      	beq.n	8010bfe <pbuf_copy_partial+0xca>
 8010bf8:	69fb      	ldr	r3, [r7, #28]
 8010bfa:	2b00      	cmp	r3, #0
 8010bfc:	d1c4      	bne.n	8010b88 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 8010bfe:	8afb      	ldrh	r3, [r7, #22]
}
 8010c00:	4618      	mov	r0, r3
 8010c02:	3720      	adds	r7, #32
 8010c04:	46bd      	mov	sp, r7
 8010c06:	bd80      	pop	{r7, pc}
 8010c08:	0801be60 	.word	0x0801be60
 8010c0c:	0801c1a8 	.word	0x0801c1a8
 8010c10:	0801bec0 	.word	0x0801bec0
 8010c14:	0801c1c8 	.word	0x0801c1c8

08010c18 <pbuf_take>:
 *
 * @return ERR_OK if successful, ERR_MEM if the pbuf is not big enough
 */
err_t
pbuf_take(struct pbuf *buf, const void *dataptr, u16_t len)
{
 8010c18:	b580      	push	{r7, lr}
 8010c1a:	b088      	sub	sp, #32
 8010c1c:	af00      	add	r7, sp, #0
 8010c1e:	60f8      	str	r0, [r7, #12]
 8010c20:	60b9      	str	r1, [r7, #8]
 8010c22:	4613      	mov	r3, r2
 8010c24:	80fb      	strh	r3, [r7, #6]
  struct pbuf *p;
  size_t buf_copy_len;
  size_t total_copy_len = len;
 8010c26:	88fb      	ldrh	r3, [r7, #6]
 8010c28:	617b      	str	r3, [r7, #20]
  size_t copied_total = 0;
 8010c2a:	2300      	movs	r3, #0
 8010c2c:	613b      	str	r3, [r7, #16]

  LWIP_ERROR("pbuf_take: invalid buf", (buf != NULL), return ERR_ARG;);
 8010c2e:	68fb      	ldr	r3, [r7, #12]
 8010c30:	2b00      	cmp	r3, #0
 8010c32:	d109      	bne.n	8010c48 <pbuf_take+0x30>
 8010c34:	4b3a      	ldr	r3, [pc, #232]	; (8010d20 <pbuf_take+0x108>)
 8010c36:	f240 42b3 	movw	r2, #1203	; 0x4b3
 8010c3a:	493a      	ldr	r1, [pc, #232]	; (8010d24 <pbuf_take+0x10c>)
 8010c3c:	483a      	ldr	r0, [pc, #232]	; (8010d28 <pbuf_take+0x110>)
 8010c3e:	f009 fa4f 	bl	801a0e0 <iprintf>
 8010c42:	f06f 030f 	mvn.w	r3, #15
 8010c46:	e067      	b.n	8010d18 <pbuf_take+0x100>
  LWIP_ERROR("pbuf_take: invalid dataptr", (dataptr != NULL), return ERR_ARG;);
 8010c48:	68bb      	ldr	r3, [r7, #8]
 8010c4a:	2b00      	cmp	r3, #0
 8010c4c:	d109      	bne.n	8010c62 <pbuf_take+0x4a>
 8010c4e:	4b34      	ldr	r3, [pc, #208]	; (8010d20 <pbuf_take+0x108>)
 8010c50:	f240 42b4 	movw	r2, #1204	; 0x4b4
 8010c54:	4935      	ldr	r1, [pc, #212]	; (8010d2c <pbuf_take+0x114>)
 8010c56:	4834      	ldr	r0, [pc, #208]	; (8010d28 <pbuf_take+0x110>)
 8010c58:	f009 fa42 	bl	801a0e0 <iprintf>
 8010c5c:	f06f 030f 	mvn.w	r3, #15
 8010c60:	e05a      	b.n	8010d18 <pbuf_take+0x100>
  LWIP_ERROR("pbuf_take: buf not large enough", (buf->tot_len >= len), return ERR_MEM;);
 8010c62:	68fb      	ldr	r3, [r7, #12]
 8010c64:	891b      	ldrh	r3, [r3, #8]
 8010c66:	88fa      	ldrh	r2, [r7, #6]
 8010c68:	429a      	cmp	r2, r3
 8010c6a:	d909      	bls.n	8010c80 <pbuf_take+0x68>
 8010c6c:	4b2c      	ldr	r3, [pc, #176]	; (8010d20 <pbuf_take+0x108>)
 8010c6e:	f240 42b5 	movw	r2, #1205	; 0x4b5
 8010c72:	492f      	ldr	r1, [pc, #188]	; (8010d30 <pbuf_take+0x118>)
 8010c74:	482c      	ldr	r0, [pc, #176]	; (8010d28 <pbuf_take+0x110>)
 8010c76:	f009 fa33 	bl	801a0e0 <iprintf>
 8010c7a:	f04f 33ff 	mov.w	r3, #4294967295
 8010c7e:	e04b      	b.n	8010d18 <pbuf_take+0x100>

  if ((buf == NULL) || (dataptr == NULL) || (buf->tot_len < len)) {
 8010c80:	68fb      	ldr	r3, [r7, #12]
 8010c82:	2b00      	cmp	r3, #0
 8010c84:	d007      	beq.n	8010c96 <pbuf_take+0x7e>
 8010c86:	68bb      	ldr	r3, [r7, #8]
 8010c88:	2b00      	cmp	r3, #0
 8010c8a:	d004      	beq.n	8010c96 <pbuf_take+0x7e>
 8010c8c:	68fb      	ldr	r3, [r7, #12]
 8010c8e:	891b      	ldrh	r3, [r3, #8]
 8010c90:	88fa      	ldrh	r2, [r7, #6]
 8010c92:	429a      	cmp	r2, r3
 8010c94:	d902      	bls.n	8010c9c <pbuf_take+0x84>
    return ERR_ARG;
 8010c96:	f06f 030f 	mvn.w	r3, #15
 8010c9a:	e03d      	b.n	8010d18 <pbuf_take+0x100>
  }

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; total_copy_len != 0; p = p->next) {
 8010c9c:	68fb      	ldr	r3, [r7, #12]
 8010c9e:	61fb      	str	r3, [r7, #28]
 8010ca0:	e028      	b.n	8010cf4 <pbuf_take+0xdc>
    LWIP_ASSERT("pbuf_take: invalid pbuf", p != NULL);
 8010ca2:	69fb      	ldr	r3, [r7, #28]
 8010ca4:	2b00      	cmp	r3, #0
 8010ca6:	d106      	bne.n	8010cb6 <pbuf_take+0x9e>
 8010ca8:	4b1d      	ldr	r3, [pc, #116]	; (8010d20 <pbuf_take+0x108>)
 8010caa:	f240 42bd 	movw	r2, #1213	; 0x4bd
 8010cae:	4921      	ldr	r1, [pc, #132]	; (8010d34 <pbuf_take+0x11c>)
 8010cb0:	481d      	ldr	r0, [pc, #116]	; (8010d28 <pbuf_take+0x110>)
 8010cb2:	f009 fa15 	bl	801a0e0 <iprintf>
    buf_copy_len = total_copy_len;
 8010cb6:	697b      	ldr	r3, [r7, #20]
 8010cb8:	61bb      	str	r3, [r7, #24]
    if (buf_copy_len > p->len) {
 8010cba:	69fb      	ldr	r3, [r7, #28]
 8010cbc:	895b      	ldrh	r3, [r3, #10]
 8010cbe:	461a      	mov	r2, r3
 8010cc0:	69bb      	ldr	r3, [r7, #24]
 8010cc2:	4293      	cmp	r3, r2
 8010cc4:	d902      	bls.n	8010ccc <pbuf_take+0xb4>
      /* this pbuf cannot hold all remaining data */
      buf_copy_len = p->len;
 8010cc6:	69fb      	ldr	r3, [r7, #28]
 8010cc8:	895b      	ldrh	r3, [r3, #10]
 8010cca:	61bb      	str	r3, [r7, #24]
    }
    /* copy the necessary parts of the buffer */
    MEMCPY(p->payload, &((const char *)dataptr)[copied_total], buf_copy_len);
 8010ccc:	69fb      	ldr	r3, [r7, #28]
 8010cce:	6858      	ldr	r0, [r3, #4]
 8010cd0:	68ba      	ldr	r2, [r7, #8]
 8010cd2:	693b      	ldr	r3, [r7, #16]
 8010cd4:	4413      	add	r3, r2
 8010cd6:	69ba      	ldr	r2, [r7, #24]
 8010cd8:	4619      	mov	r1, r3
 8010cda:	f009 f941 	bl	8019f60 <memcpy>
    total_copy_len -= buf_copy_len;
 8010cde:	697a      	ldr	r2, [r7, #20]
 8010ce0:	69bb      	ldr	r3, [r7, #24]
 8010ce2:	1ad3      	subs	r3, r2, r3
 8010ce4:	617b      	str	r3, [r7, #20]
    copied_total += buf_copy_len;
 8010ce6:	693a      	ldr	r2, [r7, #16]
 8010ce8:	69bb      	ldr	r3, [r7, #24]
 8010cea:	4413      	add	r3, r2
 8010cec:	613b      	str	r3, [r7, #16]
  for (p = buf; total_copy_len != 0; p = p->next) {
 8010cee:	69fb      	ldr	r3, [r7, #28]
 8010cf0:	681b      	ldr	r3, [r3, #0]
 8010cf2:	61fb      	str	r3, [r7, #28]
 8010cf4:	697b      	ldr	r3, [r7, #20]
 8010cf6:	2b00      	cmp	r3, #0
 8010cf8:	d1d3      	bne.n	8010ca2 <pbuf_take+0x8a>
  }
  LWIP_ASSERT("did not copy all data", total_copy_len == 0 && copied_total == len);
 8010cfa:	697b      	ldr	r3, [r7, #20]
 8010cfc:	2b00      	cmp	r3, #0
 8010cfe:	d103      	bne.n	8010d08 <pbuf_take+0xf0>
 8010d00:	88fb      	ldrh	r3, [r7, #6]
 8010d02:	693a      	ldr	r2, [r7, #16]
 8010d04:	429a      	cmp	r2, r3
 8010d06:	d006      	beq.n	8010d16 <pbuf_take+0xfe>
 8010d08:	4b05      	ldr	r3, [pc, #20]	; (8010d20 <pbuf_take+0x108>)
 8010d0a:	f44f 6299 	mov.w	r2, #1224	; 0x4c8
 8010d0e:	490a      	ldr	r1, [pc, #40]	; (8010d38 <pbuf_take+0x120>)
 8010d10:	4805      	ldr	r0, [pc, #20]	; (8010d28 <pbuf_take+0x110>)
 8010d12:	f009 f9e5 	bl	801a0e0 <iprintf>
  return ERR_OK;
 8010d16:	2300      	movs	r3, #0
}
 8010d18:	4618      	mov	r0, r3
 8010d1a:	3720      	adds	r7, #32
 8010d1c:	46bd      	mov	sp, r7
 8010d1e:	bd80      	pop	{r7, pc}
 8010d20:	0801be60 	.word	0x0801be60
 8010d24:	0801c238 	.word	0x0801c238
 8010d28:	0801bec0 	.word	0x0801bec0
 8010d2c:	0801c250 	.word	0x0801c250
 8010d30:	0801c26c 	.word	0x0801c26c
 8010d34:	0801c28c 	.word	0x0801c28c
 8010d38:	0801c2a4 	.word	0x0801c2a4

08010d3c <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 8010d3c:	b580      	push	{r7, lr}
 8010d3e:	b084      	sub	sp, #16
 8010d40:	af00      	add	r7, sp, #0
 8010d42:	4603      	mov	r3, r0
 8010d44:	603a      	str	r2, [r7, #0]
 8010d46:	71fb      	strb	r3, [r7, #7]
 8010d48:	460b      	mov	r3, r1
 8010d4a:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 8010d4c:	683b      	ldr	r3, [r7, #0]
 8010d4e:	8919      	ldrh	r1, [r3, #8]
 8010d50:	88ba      	ldrh	r2, [r7, #4]
 8010d52:	79fb      	ldrb	r3, [r7, #7]
 8010d54:	4618      	mov	r0, r3
 8010d56:	f7ff fa1f 	bl	8010198 <pbuf_alloc>
 8010d5a:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 8010d5c:	68fb      	ldr	r3, [r7, #12]
 8010d5e:	2b00      	cmp	r3, #0
 8010d60:	d101      	bne.n	8010d66 <pbuf_clone+0x2a>
    return NULL;
 8010d62:	2300      	movs	r3, #0
 8010d64:	e011      	b.n	8010d8a <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 8010d66:	6839      	ldr	r1, [r7, #0]
 8010d68:	68f8      	ldr	r0, [r7, #12]
 8010d6a:	f7ff fe11 	bl	8010990 <pbuf_copy>
 8010d6e:	4603      	mov	r3, r0
 8010d70:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 8010d72:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8010d76:	2b00      	cmp	r3, #0
 8010d78:	d006      	beq.n	8010d88 <pbuf_clone+0x4c>
 8010d7a:	4b06      	ldr	r3, [pc, #24]	; (8010d94 <pbuf_clone+0x58>)
 8010d7c:	f240 5224 	movw	r2, #1316	; 0x524
 8010d80:	4905      	ldr	r1, [pc, #20]	; (8010d98 <pbuf_clone+0x5c>)
 8010d82:	4806      	ldr	r0, [pc, #24]	; (8010d9c <pbuf_clone+0x60>)
 8010d84:	f009 f9ac 	bl	801a0e0 <iprintf>
  return q;
 8010d88:	68fb      	ldr	r3, [r7, #12]
}
 8010d8a:	4618      	mov	r0, r3
 8010d8c:	3710      	adds	r7, #16
 8010d8e:	46bd      	mov	sp, r7
 8010d90:	bd80      	pop	{r7, pc}
 8010d92:	bf00      	nop
 8010d94:	0801be60 	.word	0x0801be60
 8010d98:	0801c2d4 	.word	0x0801c2d4
 8010d9c:	0801bec0 	.word	0x0801bec0

08010da0 <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 8010da0:	b580      	push	{r7, lr}
 8010da2:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8010da4:	f009 fa40 	bl	801a228 <rand>
 8010da8:	4603      	mov	r3, r0
 8010daa:	b29b      	uxth	r3, r3
 8010dac:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8010db0:	b29b      	uxth	r3, r3
 8010db2:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 8010db6:	b29a      	uxth	r2, r3
 8010db8:	4b01      	ldr	r3, [pc, #4]	; (8010dc0 <tcp_init+0x20>)
 8010dba:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8010dbc:	bf00      	nop
 8010dbe:	bd80      	pop	{r7, pc}
 8010dc0:	200000a8 	.word	0x200000a8

08010dc4 <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 8010dc4:	b580      	push	{r7, lr}
 8010dc6:	b082      	sub	sp, #8
 8010dc8:	af00      	add	r7, sp, #0
 8010dca:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 8010dcc:	687b      	ldr	r3, [r7, #4]
 8010dce:	7d1b      	ldrb	r3, [r3, #20]
 8010dd0:	2b01      	cmp	r3, #1
 8010dd2:	d105      	bne.n	8010de0 <tcp_free+0x1c>
 8010dd4:	4b06      	ldr	r3, [pc, #24]	; (8010df0 <tcp_free+0x2c>)
 8010dd6:	22d4      	movs	r2, #212	; 0xd4
 8010dd8:	4906      	ldr	r1, [pc, #24]	; (8010df4 <tcp_free+0x30>)
 8010dda:	4807      	ldr	r0, [pc, #28]	; (8010df8 <tcp_free+0x34>)
 8010ddc:	f009 f980 	bl	801a0e0 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 8010de0:	6879      	ldr	r1, [r7, #4]
 8010de2:	2001      	movs	r0, #1
 8010de4:	f7fe feaa 	bl	800fb3c <memp_free>
}
 8010de8:	bf00      	nop
 8010dea:	3708      	adds	r7, #8
 8010dec:	46bd      	mov	sp, r7
 8010dee:	bd80      	pop	{r7, pc}
 8010df0:	0801c360 	.word	0x0801c360
 8010df4:	0801c390 	.word	0x0801c390
 8010df8:	0801c3a4 	.word	0x0801c3a4

08010dfc <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 8010dfc:	b580      	push	{r7, lr}
 8010dfe:	b082      	sub	sp, #8
 8010e00:	af00      	add	r7, sp, #0
 8010e02:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 8010e04:	687b      	ldr	r3, [r7, #4]
 8010e06:	7d1b      	ldrb	r3, [r3, #20]
 8010e08:	2b01      	cmp	r3, #1
 8010e0a:	d105      	bne.n	8010e18 <tcp_free_listen+0x1c>
 8010e0c:	4b06      	ldr	r3, [pc, #24]	; (8010e28 <tcp_free_listen+0x2c>)
 8010e0e:	22df      	movs	r2, #223	; 0xdf
 8010e10:	4906      	ldr	r1, [pc, #24]	; (8010e2c <tcp_free_listen+0x30>)
 8010e12:	4807      	ldr	r0, [pc, #28]	; (8010e30 <tcp_free_listen+0x34>)
 8010e14:	f009 f964 	bl	801a0e0 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 8010e18:	6879      	ldr	r1, [r7, #4]
 8010e1a:	2002      	movs	r0, #2
 8010e1c:	f7fe fe8e 	bl	800fb3c <memp_free>
}
 8010e20:	bf00      	nop
 8010e22:	3708      	adds	r7, #8
 8010e24:	46bd      	mov	sp, r7
 8010e26:	bd80      	pop	{r7, pc}
 8010e28:	0801c360 	.word	0x0801c360
 8010e2c:	0801c3cc 	.word	0x0801c3cc
 8010e30:	0801c3a4 	.word	0x0801c3a4

08010e34 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 8010e34:	b580      	push	{r7, lr}
 8010e36:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 8010e38:	f001 f802 	bl	8011e40 <tcp_fasttmr>

  if (++tcp_timer & 1) {
 8010e3c:	4b07      	ldr	r3, [pc, #28]	; (8010e5c <tcp_tmr+0x28>)
 8010e3e:	781b      	ldrb	r3, [r3, #0]
 8010e40:	3301      	adds	r3, #1
 8010e42:	b2da      	uxtb	r2, r3
 8010e44:	4b05      	ldr	r3, [pc, #20]	; (8010e5c <tcp_tmr+0x28>)
 8010e46:	701a      	strb	r2, [r3, #0]
 8010e48:	4b04      	ldr	r3, [pc, #16]	; (8010e5c <tcp_tmr+0x28>)
 8010e4a:	781b      	ldrb	r3, [r3, #0]
 8010e4c:	f003 0301 	and.w	r3, r3, #1
 8010e50:	2b00      	cmp	r3, #0
 8010e52:	d001      	beq.n	8010e58 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 8010e54:	f000 fcb4 	bl	80117c0 <tcp_slowtmr>
  }
}
 8010e58:	bf00      	nop
 8010e5a:	bd80      	pop	{r7, pc}
 8010e5c:	20000949 	.word	0x20000949

08010e60 <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 8010e60:	b580      	push	{r7, lr}
 8010e62:	b084      	sub	sp, #16
 8010e64:	af00      	add	r7, sp, #0
 8010e66:	6078      	str	r0, [r7, #4]
 8010e68:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 8010e6a:	683b      	ldr	r3, [r7, #0]
 8010e6c:	2b00      	cmp	r3, #0
 8010e6e:	d105      	bne.n	8010e7c <tcp_remove_listener+0x1c>
 8010e70:	4b0d      	ldr	r3, [pc, #52]	; (8010ea8 <tcp_remove_listener+0x48>)
 8010e72:	22ff      	movs	r2, #255	; 0xff
 8010e74:	490d      	ldr	r1, [pc, #52]	; (8010eac <tcp_remove_listener+0x4c>)
 8010e76:	480e      	ldr	r0, [pc, #56]	; (8010eb0 <tcp_remove_listener+0x50>)
 8010e78:	f009 f932 	bl	801a0e0 <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8010e7c:	687b      	ldr	r3, [r7, #4]
 8010e7e:	60fb      	str	r3, [r7, #12]
 8010e80:	e00a      	b.n	8010e98 <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 8010e82:	68fb      	ldr	r3, [r7, #12]
 8010e84:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8010e86:	683a      	ldr	r2, [r7, #0]
 8010e88:	429a      	cmp	r2, r3
 8010e8a:	d102      	bne.n	8010e92 <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 8010e8c:	68fb      	ldr	r3, [r7, #12]
 8010e8e:	2200      	movs	r2, #0
 8010e90:	67da      	str	r2, [r3, #124]	; 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8010e92:	68fb      	ldr	r3, [r7, #12]
 8010e94:	68db      	ldr	r3, [r3, #12]
 8010e96:	60fb      	str	r3, [r7, #12]
 8010e98:	68fb      	ldr	r3, [r7, #12]
 8010e9a:	2b00      	cmp	r3, #0
 8010e9c:	d1f1      	bne.n	8010e82 <tcp_remove_listener+0x22>
    }
  }
}
 8010e9e:	bf00      	nop
 8010ea0:	bf00      	nop
 8010ea2:	3710      	adds	r7, #16
 8010ea4:	46bd      	mov	sp, r7
 8010ea6:	bd80      	pop	{r7, pc}
 8010ea8:	0801c360 	.word	0x0801c360
 8010eac:	0801c3e8 	.word	0x0801c3e8
 8010eb0:	0801c3a4 	.word	0x0801c3a4

08010eb4 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 8010eb4:	b580      	push	{r7, lr}
 8010eb6:	b084      	sub	sp, #16
 8010eb8:	af00      	add	r7, sp, #0
 8010eba:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8010ebc:	687b      	ldr	r3, [r7, #4]
 8010ebe:	2b00      	cmp	r3, #0
 8010ec0:	d106      	bne.n	8010ed0 <tcp_listen_closed+0x1c>
 8010ec2:	4b14      	ldr	r3, [pc, #80]	; (8010f14 <tcp_listen_closed+0x60>)
 8010ec4:	f240 1211 	movw	r2, #273	; 0x111
 8010ec8:	4913      	ldr	r1, [pc, #76]	; (8010f18 <tcp_listen_closed+0x64>)
 8010eca:	4814      	ldr	r0, [pc, #80]	; (8010f1c <tcp_listen_closed+0x68>)
 8010ecc:	f009 f908 	bl	801a0e0 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 8010ed0:	687b      	ldr	r3, [r7, #4]
 8010ed2:	7d1b      	ldrb	r3, [r3, #20]
 8010ed4:	2b01      	cmp	r3, #1
 8010ed6:	d006      	beq.n	8010ee6 <tcp_listen_closed+0x32>
 8010ed8:	4b0e      	ldr	r3, [pc, #56]	; (8010f14 <tcp_listen_closed+0x60>)
 8010eda:	f44f 7289 	mov.w	r2, #274	; 0x112
 8010ede:	4910      	ldr	r1, [pc, #64]	; (8010f20 <tcp_listen_closed+0x6c>)
 8010ee0:	480e      	ldr	r0, [pc, #56]	; (8010f1c <tcp_listen_closed+0x68>)
 8010ee2:	f009 f8fd 	bl	801a0e0 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8010ee6:	2301      	movs	r3, #1
 8010ee8:	60fb      	str	r3, [r7, #12]
 8010eea:	e00b      	b.n	8010f04 <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 8010eec:	4a0d      	ldr	r2, [pc, #52]	; (8010f24 <tcp_listen_closed+0x70>)
 8010eee:	68fb      	ldr	r3, [r7, #12]
 8010ef0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010ef4:	681b      	ldr	r3, [r3, #0]
 8010ef6:	6879      	ldr	r1, [r7, #4]
 8010ef8:	4618      	mov	r0, r3
 8010efa:	f7ff ffb1 	bl	8010e60 <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8010efe:	68fb      	ldr	r3, [r7, #12]
 8010f00:	3301      	adds	r3, #1
 8010f02:	60fb      	str	r3, [r7, #12]
 8010f04:	68fb      	ldr	r3, [r7, #12]
 8010f06:	2b03      	cmp	r3, #3
 8010f08:	d9f0      	bls.n	8010eec <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 8010f0a:	bf00      	nop
 8010f0c:	bf00      	nop
 8010f0e:	3710      	adds	r7, #16
 8010f10:	46bd      	mov	sp, r7
 8010f12:	bd80      	pop	{r7, pc}
 8010f14:	0801c360 	.word	0x0801c360
 8010f18:	0801c410 	.word	0x0801c410
 8010f1c:	0801c3a4 	.word	0x0801c3a4
 8010f20:	0801c41c 	.word	0x0801c41c
 8010f24:	08094d14 	.word	0x08094d14

08010f28 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 8010f28:	b5b0      	push	{r4, r5, r7, lr}
 8010f2a:	b088      	sub	sp, #32
 8010f2c:	af04      	add	r7, sp, #16
 8010f2e:	6078      	str	r0, [r7, #4]
 8010f30:	460b      	mov	r3, r1
 8010f32:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 8010f34:	687b      	ldr	r3, [r7, #4]
 8010f36:	2b00      	cmp	r3, #0
 8010f38:	d106      	bne.n	8010f48 <tcp_close_shutdown+0x20>
 8010f3a:	4b63      	ldr	r3, [pc, #396]	; (80110c8 <tcp_close_shutdown+0x1a0>)
 8010f3c:	f44f 72af 	mov.w	r2, #350	; 0x15e
 8010f40:	4962      	ldr	r1, [pc, #392]	; (80110cc <tcp_close_shutdown+0x1a4>)
 8010f42:	4863      	ldr	r0, [pc, #396]	; (80110d0 <tcp_close_shutdown+0x1a8>)
 8010f44:	f009 f8cc 	bl	801a0e0 <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 8010f48:	78fb      	ldrb	r3, [r7, #3]
 8010f4a:	2b00      	cmp	r3, #0
 8010f4c:	d067      	beq.n	801101e <tcp_close_shutdown+0xf6>
 8010f4e:	687b      	ldr	r3, [r7, #4]
 8010f50:	7d1b      	ldrb	r3, [r3, #20]
 8010f52:	2b04      	cmp	r3, #4
 8010f54:	d003      	beq.n	8010f5e <tcp_close_shutdown+0x36>
 8010f56:	687b      	ldr	r3, [r7, #4]
 8010f58:	7d1b      	ldrb	r3, [r3, #20]
 8010f5a:	2b07      	cmp	r3, #7
 8010f5c:	d15f      	bne.n	801101e <tcp_close_shutdown+0xf6>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 8010f5e:	687b      	ldr	r3, [r7, #4]
 8010f60:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8010f62:	2b00      	cmp	r3, #0
 8010f64:	d105      	bne.n	8010f72 <tcp_close_shutdown+0x4a>
 8010f66:	687b      	ldr	r3, [r7, #4]
 8010f68:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8010f6a:	f640 7228 	movw	r2, #3880	; 0xf28
 8010f6e:	4293      	cmp	r3, r2
 8010f70:	d055      	beq.n	801101e <tcp_close_shutdown+0xf6>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 8010f72:	687b      	ldr	r3, [r7, #4]
 8010f74:	8b5b      	ldrh	r3, [r3, #26]
 8010f76:	f003 0310 	and.w	r3, r3, #16
 8010f7a:	2b00      	cmp	r3, #0
 8010f7c:	d106      	bne.n	8010f8c <tcp_close_shutdown+0x64>
 8010f7e:	4b52      	ldr	r3, [pc, #328]	; (80110c8 <tcp_close_shutdown+0x1a0>)
 8010f80:	f44f 72b2 	mov.w	r2, #356	; 0x164
 8010f84:	4953      	ldr	r1, [pc, #332]	; (80110d4 <tcp_close_shutdown+0x1ac>)
 8010f86:	4852      	ldr	r0, [pc, #328]	; (80110d0 <tcp_close_shutdown+0x1a8>)
 8010f88:	f009 f8aa 	bl	801a0e0 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8010f8c:	687b      	ldr	r3, [r7, #4]
 8010f8e:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8010f90:	687b      	ldr	r3, [r7, #4]
 8010f92:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8010f94:	687d      	ldr	r5, [r7, #4]
 8010f96:	687b      	ldr	r3, [r7, #4]
 8010f98:	3304      	adds	r3, #4
 8010f9a:	687a      	ldr	r2, [r7, #4]
 8010f9c:	8ad2      	ldrh	r2, [r2, #22]
 8010f9e:	6879      	ldr	r1, [r7, #4]
 8010fa0:	8b09      	ldrh	r1, [r1, #24]
 8010fa2:	9102      	str	r1, [sp, #8]
 8010fa4:	9201      	str	r2, [sp, #4]
 8010fa6:	9300      	str	r3, [sp, #0]
 8010fa8:	462b      	mov	r3, r5
 8010faa:	4622      	mov	r2, r4
 8010fac:	4601      	mov	r1, r0
 8010fae:	6878      	ldr	r0, [r7, #4]
 8010fb0:	f005 fcfc 	bl	80169ac <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 8010fb4:	6878      	ldr	r0, [r7, #4]
 8010fb6:	f001 fad7 	bl	8012568 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 8010fba:	4b47      	ldr	r3, [pc, #284]	; (80110d8 <tcp_close_shutdown+0x1b0>)
 8010fbc:	681b      	ldr	r3, [r3, #0]
 8010fbe:	687a      	ldr	r2, [r7, #4]
 8010fc0:	429a      	cmp	r2, r3
 8010fc2:	d105      	bne.n	8010fd0 <tcp_close_shutdown+0xa8>
 8010fc4:	4b44      	ldr	r3, [pc, #272]	; (80110d8 <tcp_close_shutdown+0x1b0>)
 8010fc6:	681b      	ldr	r3, [r3, #0]
 8010fc8:	68db      	ldr	r3, [r3, #12]
 8010fca:	4a43      	ldr	r2, [pc, #268]	; (80110d8 <tcp_close_shutdown+0x1b0>)
 8010fcc:	6013      	str	r3, [r2, #0]
 8010fce:	e013      	b.n	8010ff8 <tcp_close_shutdown+0xd0>
 8010fd0:	4b41      	ldr	r3, [pc, #260]	; (80110d8 <tcp_close_shutdown+0x1b0>)
 8010fd2:	681b      	ldr	r3, [r3, #0]
 8010fd4:	60fb      	str	r3, [r7, #12]
 8010fd6:	e00c      	b.n	8010ff2 <tcp_close_shutdown+0xca>
 8010fd8:	68fb      	ldr	r3, [r7, #12]
 8010fda:	68db      	ldr	r3, [r3, #12]
 8010fdc:	687a      	ldr	r2, [r7, #4]
 8010fde:	429a      	cmp	r2, r3
 8010fe0:	d104      	bne.n	8010fec <tcp_close_shutdown+0xc4>
 8010fe2:	687b      	ldr	r3, [r7, #4]
 8010fe4:	68da      	ldr	r2, [r3, #12]
 8010fe6:	68fb      	ldr	r3, [r7, #12]
 8010fe8:	60da      	str	r2, [r3, #12]
 8010fea:	e005      	b.n	8010ff8 <tcp_close_shutdown+0xd0>
 8010fec:	68fb      	ldr	r3, [r7, #12]
 8010fee:	68db      	ldr	r3, [r3, #12]
 8010ff0:	60fb      	str	r3, [r7, #12]
 8010ff2:	68fb      	ldr	r3, [r7, #12]
 8010ff4:	2b00      	cmp	r3, #0
 8010ff6:	d1ef      	bne.n	8010fd8 <tcp_close_shutdown+0xb0>
 8010ff8:	687b      	ldr	r3, [r7, #4]
 8010ffa:	2200      	movs	r2, #0
 8010ffc:	60da      	str	r2, [r3, #12]
 8010ffe:	4b37      	ldr	r3, [pc, #220]	; (80110dc <tcp_close_shutdown+0x1b4>)
 8011000:	2201      	movs	r2, #1
 8011002:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 8011004:	4b36      	ldr	r3, [pc, #216]	; (80110e0 <tcp_close_shutdown+0x1b8>)
 8011006:	681b      	ldr	r3, [r3, #0]
 8011008:	687a      	ldr	r2, [r7, #4]
 801100a:	429a      	cmp	r2, r3
 801100c:	d102      	bne.n	8011014 <tcp_close_shutdown+0xec>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 801100e:	f003 ff6d 	bl	8014eec <tcp_trigger_input_pcb_close>
 8011012:	e002      	b.n	801101a <tcp_close_shutdown+0xf2>
      } else {
        tcp_free(pcb);
 8011014:	6878      	ldr	r0, [r7, #4]
 8011016:	f7ff fed5 	bl	8010dc4 <tcp_free>
      }
      return ERR_OK;
 801101a:	2300      	movs	r3, #0
 801101c:	e050      	b.n	80110c0 <tcp_close_shutdown+0x198>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 801101e:	687b      	ldr	r3, [r7, #4]
 8011020:	7d1b      	ldrb	r3, [r3, #20]
 8011022:	2b02      	cmp	r3, #2
 8011024:	d03b      	beq.n	801109e <tcp_close_shutdown+0x176>
 8011026:	2b02      	cmp	r3, #2
 8011028:	dc44      	bgt.n	80110b4 <tcp_close_shutdown+0x18c>
 801102a:	2b00      	cmp	r3, #0
 801102c:	d002      	beq.n	8011034 <tcp_close_shutdown+0x10c>
 801102e:	2b01      	cmp	r3, #1
 8011030:	d02a      	beq.n	8011088 <tcp_close_shutdown+0x160>
 8011032:	e03f      	b.n	80110b4 <tcp_close_shutdown+0x18c>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 8011034:	687b      	ldr	r3, [r7, #4]
 8011036:	8adb      	ldrh	r3, [r3, #22]
 8011038:	2b00      	cmp	r3, #0
 801103a:	d021      	beq.n	8011080 <tcp_close_shutdown+0x158>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 801103c:	4b29      	ldr	r3, [pc, #164]	; (80110e4 <tcp_close_shutdown+0x1bc>)
 801103e:	681b      	ldr	r3, [r3, #0]
 8011040:	687a      	ldr	r2, [r7, #4]
 8011042:	429a      	cmp	r2, r3
 8011044:	d105      	bne.n	8011052 <tcp_close_shutdown+0x12a>
 8011046:	4b27      	ldr	r3, [pc, #156]	; (80110e4 <tcp_close_shutdown+0x1bc>)
 8011048:	681b      	ldr	r3, [r3, #0]
 801104a:	68db      	ldr	r3, [r3, #12]
 801104c:	4a25      	ldr	r2, [pc, #148]	; (80110e4 <tcp_close_shutdown+0x1bc>)
 801104e:	6013      	str	r3, [r2, #0]
 8011050:	e013      	b.n	801107a <tcp_close_shutdown+0x152>
 8011052:	4b24      	ldr	r3, [pc, #144]	; (80110e4 <tcp_close_shutdown+0x1bc>)
 8011054:	681b      	ldr	r3, [r3, #0]
 8011056:	60bb      	str	r3, [r7, #8]
 8011058:	e00c      	b.n	8011074 <tcp_close_shutdown+0x14c>
 801105a:	68bb      	ldr	r3, [r7, #8]
 801105c:	68db      	ldr	r3, [r3, #12]
 801105e:	687a      	ldr	r2, [r7, #4]
 8011060:	429a      	cmp	r2, r3
 8011062:	d104      	bne.n	801106e <tcp_close_shutdown+0x146>
 8011064:	687b      	ldr	r3, [r7, #4]
 8011066:	68da      	ldr	r2, [r3, #12]
 8011068:	68bb      	ldr	r3, [r7, #8]
 801106a:	60da      	str	r2, [r3, #12]
 801106c:	e005      	b.n	801107a <tcp_close_shutdown+0x152>
 801106e:	68bb      	ldr	r3, [r7, #8]
 8011070:	68db      	ldr	r3, [r3, #12]
 8011072:	60bb      	str	r3, [r7, #8]
 8011074:	68bb      	ldr	r3, [r7, #8]
 8011076:	2b00      	cmp	r3, #0
 8011078:	d1ef      	bne.n	801105a <tcp_close_shutdown+0x132>
 801107a:	687b      	ldr	r3, [r7, #4]
 801107c:	2200      	movs	r2, #0
 801107e:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 8011080:	6878      	ldr	r0, [r7, #4]
 8011082:	f7ff fe9f 	bl	8010dc4 <tcp_free>
      break;
 8011086:	e01a      	b.n	80110be <tcp_close_shutdown+0x196>
    case LISTEN:
      tcp_listen_closed(pcb);
 8011088:	6878      	ldr	r0, [r7, #4]
 801108a:	f7ff ff13 	bl	8010eb4 <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 801108e:	6879      	ldr	r1, [r7, #4]
 8011090:	4815      	ldr	r0, [pc, #84]	; (80110e8 <tcp_close_shutdown+0x1c0>)
 8011092:	f001 fab9 	bl	8012608 <tcp_pcb_remove>
      tcp_free_listen(pcb);
 8011096:	6878      	ldr	r0, [r7, #4]
 8011098:	f7ff feb0 	bl	8010dfc <tcp_free_listen>
      break;
 801109c:	e00f      	b.n	80110be <tcp_close_shutdown+0x196>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 801109e:	6879      	ldr	r1, [r7, #4]
 80110a0:	480d      	ldr	r0, [pc, #52]	; (80110d8 <tcp_close_shutdown+0x1b0>)
 80110a2:	f001 fab1 	bl	8012608 <tcp_pcb_remove>
 80110a6:	4b0d      	ldr	r3, [pc, #52]	; (80110dc <tcp_close_shutdown+0x1b4>)
 80110a8:	2201      	movs	r2, #1
 80110aa:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 80110ac:	6878      	ldr	r0, [r7, #4]
 80110ae:	f7ff fe89 	bl	8010dc4 <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 80110b2:	e004      	b.n	80110be <tcp_close_shutdown+0x196>
    default:
      return tcp_close_shutdown_fin(pcb);
 80110b4:	6878      	ldr	r0, [r7, #4]
 80110b6:	f000 f819 	bl	80110ec <tcp_close_shutdown_fin>
 80110ba:	4603      	mov	r3, r0
 80110bc:	e000      	b.n	80110c0 <tcp_close_shutdown+0x198>
  }
  return ERR_OK;
 80110be:	2300      	movs	r3, #0
}
 80110c0:	4618      	mov	r0, r3
 80110c2:	3710      	adds	r7, #16
 80110c4:	46bd      	mov	sp, r7
 80110c6:	bdb0      	pop	{r4, r5, r7, pc}
 80110c8:	0801c360 	.word	0x0801c360
 80110cc:	0801c434 	.word	0x0801c434
 80110d0:	0801c3a4 	.word	0x0801c3a4
 80110d4:	0801c454 	.word	0x0801c454
 80110d8:	2001bc88 	.word	0x2001bc88
 80110dc:	2001bc84 	.word	0x2001bc84
 80110e0:	2001bc9c 	.word	0x2001bc9c
 80110e4:	2001bc94 	.word	0x2001bc94
 80110e8:	2001bc90 	.word	0x2001bc90

080110ec <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 80110ec:	b580      	push	{r7, lr}
 80110ee:	b084      	sub	sp, #16
 80110f0:	af00      	add	r7, sp, #0
 80110f2:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 80110f4:	687b      	ldr	r3, [r7, #4]
 80110f6:	2b00      	cmp	r3, #0
 80110f8:	d106      	bne.n	8011108 <tcp_close_shutdown_fin+0x1c>
 80110fa:	4b2e      	ldr	r3, [pc, #184]	; (80111b4 <tcp_close_shutdown_fin+0xc8>)
 80110fc:	f44f 72ce 	mov.w	r2, #412	; 0x19c
 8011100:	492d      	ldr	r1, [pc, #180]	; (80111b8 <tcp_close_shutdown_fin+0xcc>)
 8011102:	482e      	ldr	r0, [pc, #184]	; (80111bc <tcp_close_shutdown_fin+0xd0>)
 8011104:	f008 ffec 	bl	801a0e0 <iprintf>

  switch (pcb->state) {
 8011108:	687b      	ldr	r3, [r7, #4]
 801110a:	7d1b      	ldrb	r3, [r3, #20]
 801110c:	2b07      	cmp	r3, #7
 801110e:	d020      	beq.n	8011152 <tcp_close_shutdown_fin+0x66>
 8011110:	2b07      	cmp	r3, #7
 8011112:	dc2b      	bgt.n	801116c <tcp_close_shutdown_fin+0x80>
 8011114:	2b03      	cmp	r3, #3
 8011116:	d002      	beq.n	801111e <tcp_close_shutdown_fin+0x32>
 8011118:	2b04      	cmp	r3, #4
 801111a:	d00d      	beq.n	8011138 <tcp_close_shutdown_fin+0x4c>
 801111c:	e026      	b.n	801116c <tcp_close_shutdown_fin+0x80>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 801111e:	6878      	ldr	r0, [r7, #4]
 8011120:	f004 fd52 	bl	8015bc8 <tcp_send_fin>
 8011124:	4603      	mov	r3, r0
 8011126:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8011128:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801112c:	2b00      	cmp	r3, #0
 801112e:	d11f      	bne.n	8011170 <tcp_close_shutdown_fin+0x84>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 8011130:	687b      	ldr	r3, [r7, #4]
 8011132:	2205      	movs	r2, #5
 8011134:	751a      	strb	r2, [r3, #20]
      }
      break;
 8011136:	e01b      	b.n	8011170 <tcp_close_shutdown_fin+0x84>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 8011138:	6878      	ldr	r0, [r7, #4]
 801113a:	f004 fd45 	bl	8015bc8 <tcp_send_fin>
 801113e:	4603      	mov	r3, r0
 8011140:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8011142:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011146:	2b00      	cmp	r3, #0
 8011148:	d114      	bne.n	8011174 <tcp_close_shutdown_fin+0x88>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 801114a:	687b      	ldr	r3, [r7, #4]
 801114c:	2205      	movs	r2, #5
 801114e:	751a      	strb	r2, [r3, #20]
      }
      break;
 8011150:	e010      	b.n	8011174 <tcp_close_shutdown_fin+0x88>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 8011152:	6878      	ldr	r0, [r7, #4]
 8011154:	f004 fd38 	bl	8015bc8 <tcp_send_fin>
 8011158:	4603      	mov	r3, r0
 801115a:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 801115c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011160:	2b00      	cmp	r3, #0
 8011162:	d109      	bne.n	8011178 <tcp_close_shutdown_fin+0x8c>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 8011164:	687b      	ldr	r3, [r7, #4]
 8011166:	2209      	movs	r2, #9
 8011168:	751a      	strb	r2, [r3, #20]
      }
      break;
 801116a:	e005      	b.n	8011178 <tcp_close_shutdown_fin+0x8c>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 801116c:	2300      	movs	r3, #0
 801116e:	e01c      	b.n	80111aa <tcp_close_shutdown_fin+0xbe>
      break;
 8011170:	bf00      	nop
 8011172:	e002      	b.n	801117a <tcp_close_shutdown_fin+0x8e>
      break;
 8011174:	bf00      	nop
 8011176:	e000      	b.n	801117a <tcp_close_shutdown_fin+0x8e>
      break;
 8011178:	bf00      	nop
  }

  if (err == ERR_OK) {
 801117a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801117e:	2b00      	cmp	r3, #0
 8011180:	d103      	bne.n	801118a <tcp_close_shutdown_fin+0x9e>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 8011182:	6878      	ldr	r0, [r7, #4]
 8011184:	f004 fe5e 	bl	8015e44 <tcp_output>
 8011188:	e00d      	b.n	80111a6 <tcp_close_shutdown_fin+0xba>
  } else if (err == ERR_MEM) {
 801118a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801118e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011192:	d108      	bne.n	80111a6 <tcp_close_shutdown_fin+0xba>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 8011194:	687b      	ldr	r3, [r7, #4]
 8011196:	8b5b      	ldrh	r3, [r3, #26]
 8011198:	f043 0308 	orr.w	r3, r3, #8
 801119c:	b29a      	uxth	r2, r3
 801119e:	687b      	ldr	r3, [r7, #4]
 80111a0:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 80111a2:	2300      	movs	r3, #0
 80111a4:	e001      	b.n	80111aa <tcp_close_shutdown_fin+0xbe>
  }
  return err;
 80111a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80111aa:	4618      	mov	r0, r3
 80111ac:	3710      	adds	r7, #16
 80111ae:	46bd      	mov	sp, r7
 80111b0:	bd80      	pop	{r7, pc}
 80111b2:	bf00      	nop
 80111b4:	0801c360 	.word	0x0801c360
 80111b8:	0801c410 	.word	0x0801c410
 80111bc:	0801c3a4 	.word	0x0801c3a4

080111c0 <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 80111c0:	b580      	push	{r7, lr}
 80111c2:	b082      	sub	sp, #8
 80111c4:	af00      	add	r7, sp, #0
 80111c6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 80111c8:	687b      	ldr	r3, [r7, #4]
 80111ca:	2b00      	cmp	r3, #0
 80111cc:	d109      	bne.n	80111e2 <tcp_close+0x22>
 80111ce:	4b0f      	ldr	r3, [pc, #60]	; (801120c <tcp_close+0x4c>)
 80111d0:	f44f 72f4 	mov.w	r2, #488	; 0x1e8
 80111d4:	490e      	ldr	r1, [pc, #56]	; (8011210 <tcp_close+0x50>)
 80111d6:	480f      	ldr	r0, [pc, #60]	; (8011214 <tcp_close+0x54>)
 80111d8:	f008 ff82 	bl	801a0e0 <iprintf>
 80111dc:	f06f 030f 	mvn.w	r3, #15
 80111e0:	e00f      	b.n	8011202 <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 80111e2:	687b      	ldr	r3, [r7, #4]
 80111e4:	7d1b      	ldrb	r3, [r3, #20]
 80111e6:	2b01      	cmp	r3, #1
 80111e8:	d006      	beq.n	80111f8 <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 80111ea:	687b      	ldr	r3, [r7, #4]
 80111ec:	8b5b      	ldrh	r3, [r3, #26]
 80111ee:	f043 0310 	orr.w	r3, r3, #16
 80111f2:	b29a      	uxth	r2, r3
 80111f4:	687b      	ldr	r3, [r7, #4]
 80111f6:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 80111f8:	2101      	movs	r1, #1
 80111fa:	6878      	ldr	r0, [r7, #4]
 80111fc:	f7ff fe94 	bl	8010f28 <tcp_close_shutdown>
 8011200:	4603      	mov	r3, r0
}
 8011202:	4618      	mov	r0, r3
 8011204:	3708      	adds	r7, #8
 8011206:	46bd      	mov	sp, r7
 8011208:	bd80      	pop	{r7, pc}
 801120a:	bf00      	nop
 801120c:	0801c360 	.word	0x0801c360
 8011210:	0801c470 	.word	0x0801c470
 8011214:	0801c3a4 	.word	0x0801c3a4

08011218 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 8011218:	b580      	push	{r7, lr}
 801121a:	b08e      	sub	sp, #56	; 0x38
 801121c:	af04      	add	r7, sp, #16
 801121e:	6078      	str	r0, [r7, #4]
 8011220:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 8011222:	687b      	ldr	r3, [r7, #4]
 8011224:	2b00      	cmp	r3, #0
 8011226:	d107      	bne.n	8011238 <tcp_abandon+0x20>
 8011228:	4b52      	ldr	r3, [pc, #328]	; (8011374 <tcp_abandon+0x15c>)
 801122a:	f240 223d 	movw	r2, #573	; 0x23d
 801122e:	4952      	ldr	r1, [pc, #328]	; (8011378 <tcp_abandon+0x160>)
 8011230:	4852      	ldr	r0, [pc, #328]	; (801137c <tcp_abandon+0x164>)
 8011232:	f008 ff55 	bl	801a0e0 <iprintf>
 8011236:	e099      	b.n	801136c <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 8011238:	687b      	ldr	r3, [r7, #4]
 801123a:	7d1b      	ldrb	r3, [r3, #20]
 801123c:	2b01      	cmp	r3, #1
 801123e:	d106      	bne.n	801124e <tcp_abandon+0x36>
 8011240:	4b4c      	ldr	r3, [pc, #304]	; (8011374 <tcp_abandon+0x15c>)
 8011242:	f44f 7210 	mov.w	r2, #576	; 0x240
 8011246:	494e      	ldr	r1, [pc, #312]	; (8011380 <tcp_abandon+0x168>)
 8011248:	484c      	ldr	r0, [pc, #304]	; (801137c <tcp_abandon+0x164>)
 801124a:	f008 ff49 	bl	801a0e0 <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 801124e:	687b      	ldr	r3, [r7, #4]
 8011250:	7d1b      	ldrb	r3, [r3, #20]
 8011252:	2b0a      	cmp	r3, #10
 8011254:	d107      	bne.n	8011266 <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 8011256:	6879      	ldr	r1, [r7, #4]
 8011258:	484a      	ldr	r0, [pc, #296]	; (8011384 <tcp_abandon+0x16c>)
 801125a:	f001 f9d5 	bl	8012608 <tcp_pcb_remove>
    tcp_free(pcb);
 801125e:	6878      	ldr	r0, [r7, #4]
 8011260:	f7ff fdb0 	bl	8010dc4 <tcp_free>
 8011264:	e082      	b.n	801136c <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 8011266:	2300      	movs	r3, #0
 8011268:	627b      	str	r3, [r7, #36]	; 0x24
    u16_t local_port = 0;
 801126a:	2300      	movs	r3, #0
 801126c:	847b      	strh	r3, [r7, #34]	; 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 801126e:	687b      	ldr	r3, [r7, #4]
 8011270:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8011272:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 8011274:	687b      	ldr	r3, [r7, #4]
 8011276:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011278:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 801127a:	687b      	ldr	r3, [r7, #4]
 801127c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8011280:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 8011282:	687b      	ldr	r3, [r7, #4]
 8011284:	691b      	ldr	r3, [r3, #16]
 8011286:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 8011288:	687b      	ldr	r3, [r7, #4]
 801128a:	7d1b      	ldrb	r3, [r3, #20]
 801128c:	2b00      	cmp	r3, #0
 801128e:	d126      	bne.n	80112de <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 8011290:	687b      	ldr	r3, [r7, #4]
 8011292:	8adb      	ldrh	r3, [r3, #22]
 8011294:	2b00      	cmp	r3, #0
 8011296:	d02e      	beq.n	80112f6 <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8011298:	4b3b      	ldr	r3, [pc, #236]	; (8011388 <tcp_abandon+0x170>)
 801129a:	681b      	ldr	r3, [r3, #0]
 801129c:	687a      	ldr	r2, [r7, #4]
 801129e:	429a      	cmp	r2, r3
 80112a0:	d105      	bne.n	80112ae <tcp_abandon+0x96>
 80112a2:	4b39      	ldr	r3, [pc, #228]	; (8011388 <tcp_abandon+0x170>)
 80112a4:	681b      	ldr	r3, [r3, #0]
 80112a6:	68db      	ldr	r3, [r3, #12]
 80112a8:	4a37      	ldr	r2, [pc, #220]	; (8011388 <tcp_abandon+0x170>)
 80112aa:	6013      	str	r3, [r2, #0]
 80112ac:	e013      	b.n	80112d6 <tcp_abandon+0xbe>
 80112ae:	4b36      	ldr	r3, [pc, #216]	; (8011388 <tcp_abandon+0x170>)
 80112b0:	681b      	ldr	r3, [r3, #0]
 80112b2:	61fb      	str	r3, [r7, #28]
 80112b4:	e00c      	b.n	80112d0 <tcp_abandon+0xb8>
 80112b6:	69fb      	ldr	r3, [r7, #28]
 80112b8:	68db      	ldr	r3, [r3, #12]
 80112ba:	687a      	ldr	r2, [r7, #4]
 80112bc:	429a      	cmp	r2, r3
 80112be:	d104      	bne.n	80112ca <tcp_abandon+0xb2>
 80112c0:	687b      	ldr	r3, [r7, #4]
 80112c2:	68da      	ldr	r2, [r3, #12]
 80112c4:	69fb      	ldr	r3, [r7, #28]
 80112c6:	60da      	str	r2, [r3, #12]
 80112c8:	e005      	b.n	80112d6 <tcp_abandon+0xbe>
 80112ca:	69fb      	ldr	r3, [r7, #28]
 80112cc:	68db      	ldr	r3, [r3, #12]
 80112ce:	61fb      	str	r3, [r7, #28]
 80112d0:	69fb      	ldr	r3, [r7, #28]
 80112d2:	2b00      	cmp	r3, #0
 80112d4:	d1ef      	bne.n	80112b6 <tcp_abandon+0x9e>
 80112d6:	687b      	ldr	r3, [r7, #4]
 80112d8:	2200      	movs	r2, #0
 80112da:	60da      	str	r2, [r3, #12]
 80112dc:	e00b      	b.n	80112f6 <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 80112de:	683b      	ldr	r3, [r7, #0]
 80112e0:	627b      	str	r3, [r7, #36]	; 0x24
      local_port = pcb->local_port;
 80112e2:	687b      	ldr	r3, [r7, #4]
 80112e4:	8adb      	ldrh	r3, [r3, #22]
 80112e6:	847b      	strh	r3, [r7, #34]	; 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 80112e8:	6879      	ldr	r1, [r7, #4]
 80112ea:	4828      	ldr	r0, [pc, #160]	; (801138c <tcp_abandon+0x174>)
 80112ec:	f001 f98c 	bl	8012608 <tcp_pcb_remove>
 80112f0:	4b27      	ldr	r3, [pc, #156]	; (8011390 <tcp_abandon+0x178>)
 80112f2:	2201      	movs	r2, #1
 80112f4:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 80112f6:	687b      	ldr	r3, [r7, #4]
 80112f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80112fa:	2b00      	cmp	r3, #0
 80112fc:	d004      	beq.n	8011308 <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 80112fe:	687b      	ldr	r3, [r7, #4]
 8011300:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011302:	4618      	mov	r0, r3
 8011304:	f000 fe7e 	bl	8012004 <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 8011308:	687b      	ldr	r3, [r7, #4]
 801130a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801130c:	2b00      	cmp	r3, #0
 801130e:	d004      	beq.n	801131a <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 8011310:	687b      	ldr	r3, [r7, #4]
 8011312:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011314:	4618      	mov	r0, r3
 8011316:	f000 fe75 	bl	8012004 <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 801131a:	687b      	ldr	r3, [r7, #4]
 801131c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801131e:	2b00      	cmp	r3, #0
 8011320:	d004      	beq.n	801132c <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 8011322:	687b      	ldr	r3, [r7, #4]
 8011324:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011326:	4618      	mov	r0, r3
 8011328:	f000 fe6c 	bl	8012004 <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 801132c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801132e:	2b00      	cmp	r3, #0
 8011330:	d00e      	beq.n	8011350 <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 8011332:	6879      	ldr	r1, [r7, #4]
 8011334:	687b      	ldr	r3, [r7, #4]
 8011336:	3304      	adds	r3, #4
 8011338:	687a      	ldr	r2, [r7, #4]
 801133a:	8b12      	ldrh	r2, [r2, #24]
 801133c:	9202      	str	r2, [sp, #8]
 801133e:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8011340:	9201      	str	r2, [sp, #4]
 8011342:	9300      	str	r3, [sp, #0]
 8011344:	460b      	mov	r3, r1
 8011346:	697a      	ldr	r2, [r7, #20]
 8011348:	69b9      	ldr	r1, [r7, #24]
 801134a:	6878      	ldr	r0, [r7, #4]
 801134c:	f005 fb2e 	bl	80169ac <tcp_rst>
    }
    last_state = pcb->state;
 8011350:	687b      	ldr	r3, [r7, #4]
 8011352:	7d1b      	ldrb	r3, [r3, #20]
 8011354:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 8011356:	6878      	ldr	r0, [r7, #4]
 8011358:	f7ff fd34 	bl	8010dc4 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 801135c:	693b      	ldr	r3, [r7, #16]
 801135e:	2b00      	cmp	r3, #0
 8011360:	d004      	beq.n	801136c <tcp_abandon+0x154>
 8011362:	693b      	ldr	r3, [r7, #16]
 8011364:	f06f 010c 	mvn.w	r1, #12
 8011368:	68f8      	ldr	r0, [r7, #12]
 801136a:	4798      	blx	r3
  }
}
 801136c:	3728      	adds	r7, #40	; 0x28
 801136e:	46bd      	mov	sp, r7
 8011370:	bd80      	pop	{r7, pc}
 8011372:	bf00      	nop
 8011374:	0801c360 	.word	0x0801c360
 8011378:	0801c4a4 	.word	0x0801c4a4
 801137c:	0801c3a4 	.word	0x0801c3a4
 8011380:	0801c4c0 	.word	0x0801c4c0
 8011384:	2001bc98 	.word	0x2001bc98
 8011388:	2001bc94 	.word	0x2001bc94
 801138c:	2001bc88 	.word	0x2001bc88
 8011390:	2001bc84 	.word	0x2001bc84

08011394 <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 8011394:	b580      	push	{r7, lr}
 8011396:	b082      	sub	sp, #8
 8011398:	af00      	add	r7, sp, #0
 801139a:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 801139c:	2101      	movs	r1, #1
 801139e:	6878      	ldr	r0, [r7, #4]
 80113a0:	f7ff ff3a 	bl	8011218 <tcp_abandon>
}
 80113a4:	bf00      	nop
 80113a6:	3708      	adds	r7, #8
 80113a8:	46bd      	mov	sp, r7
 80113aa:	bd80      	pop	{r7, pc}

080113ac <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 80113ac:	b580      	push	{r7, lr}
 80113ae:	b084      	sub	sp, #16
 80113b0:	af00      	add	r7, sp, #0
 80113b2:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 80113b4:	687b      	ldr	r3, [r7, #4]
 80113b6:	2b00      	cmp	r3, #0
 80113b8:	d106      	bne.n	80113c8 <tcp_update_rcv_ann_wnd+0x1c>
 80113ba:	4b25      	ldr	r3, [pc, #148]	; (8011450 <tcp_update_rcv_ann_wnd+0xa4>)
 80113bc:	f240 32a6 	movw	r2, #934	; 0x3a6
 80113c0:	4924      	ldr	r1, [pc, #144]	; (8011454 <tcp_update_rcv_ann_wnd+0xa8>)
 80113c2:	4825      	ldr	r0, [pc, #148]	; (8011458 <tcp_update_rcv_ann_wnd+0xac>)
 80113c4:	f008 fe8c 	bl	801a0e0 <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 80113c8:	687b      	ldr	r3, [r7, #4]
 80113ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80113cc:	687a      	ldr	r2, [r7, #4]
 80113ce:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 80113d0:	4413      	add	r3, r2
 80113d2:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 80113d4:	687b      	ldr	r3, [r7, #4]
 80113d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80113d8:	687a      	ldr	r2, [r7, #4]
 80113da:	8e52      	ldrh	r2, [r2, #50]	; 0x32
 80113dc:	f240 7194 	movw	r1, #1940	; 0x794
 80113e0:	428a      	cmp	r2, r1
 80113e2:	bf28      	it	cs
 80113e4:	460a      	movcs	r2, r1
 80113e6:	b292      	uxth	r2, r2
 80113e8:	4413      	add	r3, r2
 80113ea:	68fa      	ldr	r2, [r7, #12]
 80113ec:	1ad3      	subs	r3, r2, r3
 80113ee:	2b00      	cmp	r3, #0
 80113f0:	db08      	blt.n	8011404 <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 80113f2:	687b      	ldr	r3, [r7, #4]
 80113f4:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80113f6:	687b      	ldr	r3, [r7, #4]
 80113f8:	855a      	strh	r2, [r3, #42]	; 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 80113fa:	687b      	ldr	r3, [r7, #4]
 80113fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80113fe:	68fa      	ldr	r2, [r7, #12]
 8011400:	1ad3      	subs	r3, r2, r3
 8011402:	e020      	b.n	8011446 <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 8011404:	687b      	ldr	r3, [r7, #4]
 8011406:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8011408:	687b      	ldr	r3, [r7, #4]
 801140a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801140c:	1ad3      	subs	r3, r2, r3
 801140e:	2b00      	cmp	r3, #0
 8011410:	dd03      	ble.n	801141a <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 8011412:	687b      	ldr	r3, [r7, #4]
 8011414:	2200      	movs	r2, #0
 8011416:	855a      	strh	r2, [r3, #42]	; 0x2a
 8011418:	e014      	b.n	8011444 <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 801141a:	687b      	ldr	r3, [r7, #4]
 801141c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801141e:	687b      	ldr	r3, [r7, #4]
 8011420:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011422:	1ad3      	subs	r3, r2, r3
 8011424:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 8011426:	68bb      	ldr	r3, [r7, #8]
 8011428:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801142c:	d306      	bcc.n	801143c <tcp_update_rcv_ann_wnd+0x90>
 801142e:	4b08      	ldr	r3, [pc, #32]	; (8011450 <tcp_update_rcv_ann_wnd+0xa4>)
 8011430:	f240 32b6 	movw	r2, #950	; 0x3b6
 8011434:	4909      	ldr	r1, [pc, #36]	; (801145c <tcp_update_rcv_ann_wnd+0xb0>)
 8011436:	4808      	ldr	r0, [pc, #32]	; (8011458 <tcp_update_rcv_ann_wnd+0xac>)
 8011438:	f008 fe52 	bl	801a0e0 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 801143c:	68bb      	ldr	r3, [r7, #8]
 801143e:	b29a      	uxth	r2, r3
 8011440:	687b      	ldr	r3, [r7, #4]
 8011442:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
    return 0;
 8011444:	2300      	movs	r3, #0
  }
}
 8011446:	4618      	mov	r0, r3
 8011448:	3710      	adds	r7, #16
 801144a:	46bd      	mov	sp, r7
 801144c:	bd80      	pop	{r7, pc}
 801144e:	bf00      	nop
 8011450:	0801c360 	.word	0x0801c360
 8011454:	0801c5bc 	.word	0x0801c5bc
 8011458:	0801c3a4 	.word	0x0801c3a4
 801145c:	0801c5e0 	.word	0x0801c5e0

08011460 <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 8011460:	b580      	push	{r7, lr}
 8011462:	b084      	sub	sp, #16
 8011464:	af00      	add	r7, sp, #0
 8011466:	6078      	str	r0, [r7, #4]
 8011468:	460b      	mov	r3, r1
 801146a:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 801146c:	687b      	ldr	r3, [r7, #4]
 801146e:	2b00      	cmp	r3, #0
 8011470:	d107      	bne.n	8011482 <tcp_recved+0x22>
 8011472:	4b20      	ldr	r3, [pc, #128]	; (80114f4 <tcp_recved+0x94>)
 8011474:	f240 32cf 	movw	r2, #975	; 0x3cf
 8011478:	491f      	ldr	r1, [pc, #124]	; (80114f8 <tcp_recved+0x98>)
 801147a:	4820      	ldr	r0, [pc, #128]	; (80114fc <tcp_recved+0x9c>)
 801147c:	f008 fe30 	bl	801a0e0 <iprintf>
 8011480:	e034      	b.n	80114ec <tcp_recved+0x8c>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 8011482:	687b      	ldr	r3, [r7, #4]
 8011484:	7d1b      	ldrb	r3, [r3, #20]
 8011486:	2b01      	cmp	r3, #1
 8011488:	d106      	bne.n	8011498 <tcp_recved+0x38>
 801148a:	4b1a      	ldr	r3, [pc, #104]	; (80114f4 <tcp_recved+0x94>)
 801148c:	f240 32d2 	movw	r2, #978	; 0x3d2
 8011490:	491b      	ldr	r1, [pc, #108]	; (8011500 <tcp_recved+0xa0>)
 8011492:	481a      	ldr	r0, [pc, #104]	; (80114fc <tcp_recved+0x9c>)
 8011494:	f008 fe24 	bl	801a0e0 <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 8011498:	687b      	ldr	r3, [r7, #4]
 801149a:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 801149c:	887b      	ldrh	r3, [r7, #2]
 801149e:	4413      	add	r3, r2
 80114a0:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 80114a2:	89fb      	ldrh	r3, [r7, #14]
 80114a4:	f640 7228 	movw	r2, #3880	; 0xf28
 80114a8:	4293      	cmp	r3, r2
 80114aa:	d804      	bhi.n	80114b6 <tcp_recved+0x56>
 80114ac:	687b      	ldr	r3, [r7, #4]
 80114ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80114b0:	89fa      	ldrh	r2, [r7, #14]
 80114b2:	429a      	cmp	r2, r3
 80114b4:	d204      	bcs.n	80114c0 <tcp_recved+0x60>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 80114b6:	687b      	ldr	r3, [r7, #4]
 80114b8:	f640 7228 	movw	r2, #3880	; 0xf28
 80114bc:	851a      	strh	r2, [r3, #40]	; 0x28
 80114be:	e002      	b.n	80114c6 <tcp_recved+0x66>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 80114c0:	687b      	ldr	r3, [r7, #4]
 80114c2:	89fa      	ldrh	r2, [r7, #14]
 80114c4:	851a      	strh	r2, [r3, #40]	; 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 80114c6:	6878      	ldr	r0, [r7, #4]
 80114c8:	f7ff ff70 	bl	80113ac <tcp_update_rcv_ann_wnd>
 80114cc:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 80114ce:	68bb      	ldr	r3, [r7, #8]
 80114d0:	f240 32c9 	movw	r2, #969	; 0x3c9
 80114d4:	4293      	cmp	r3, r2
 80114d6:	d909      	bls.n	80114ec <tcp_recved+0x8c>
    tcp_ack_now(pcb);
 80114d8:	687b      	ldr	r3, [r7, #4]
 80114da:	8b5b      	ldrh	r3, [r3, #26]
 80114dc:	f043 0302 	orr.w	r3, r3, #2
 80114e0:	b29a      	uxth	r2, r3
 80114e2:	687b      	ldr	r3, [r7, #4]
 80114e4:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 80114e6:	6878      	ldr	r0, [r7, #4]
 80114e8:	f004 fcac 	bl	8015e44 <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 80114ec:	3710      	adds	r7, #16
 80114ee:	46bd      	mov	sp, r7
 80114f0:	bd80      	pop	{r7, pc}
 80114f2:	bf00      	nop
 80114f4:	0801c360 	.word	0x0801c360
 80114f8:	0801c5fc 	.word	0x0801c5fc
 80114fc:	0801c3a4 	.word	0x0801c3a4
 8011500:	0801c614 	.word	0x0801c614

08011504 <tcp_new_port>:
 *
 * @return a new (free) local TCP port number
 */
static u16_t
tcp_new_port(void)
{
 8011504:	b480      	push	{r7}
 8011506:	b083      	sub	sp, #12
 8011508:	af00      	add	r7, sp, #0
  u8_t i;
  u16_t n = 0;
 801150a:	2300      	movs	r3, #0
 801150c:	80bb      	strh	r3, [r7, #4]
  struct tcp_pcb *pcb;

again:
  tcp_port++;
 801150e:	4b1e      	ldr	r3, [pc, #120]	; (8011588 <tcp_new_port+0x84>)
 8011510:	881b      	ldrh	r3, [r3, #0]
 8011512:	3301      	adds	r3, #1
 8011514:	b29a      	uxth	r2, r3
 8011516:	4b1c      	ldr	r3, [pc, #112]	; (8011588 <tcp_new_port+0x84>)
 8011518:	801a      	strh	r2, [r3, #0]
  if (tcp_port == TCP_LOCAL_PORT_RANGE_END) {
 801151a:	4b1b      	ldr	r3, [pc, #108]	; (8011588 <tcp_new_port+0x84>)
 801151c:	881b      	ldrh	r3, [r3, #0]
 801151e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8011522:	4293      	cmp	r3, r2
 8011524:	d103      	bne.n	801152e <tcp_new_port+0x2a>
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 8011526:	4b18      	ldr	r3, [pc, #96]	; (8011588 <tcp_new_port+0x84>)
 8011528:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 801152c:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCB lists. */
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 801152e:	2300      	movs	r3, #0
 8011530:	71fb      	strb	r3, [r7, #7]
 8011532:	e01e      	b.n	8011572 <tcp_new_port+0x6e>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 8011534:	79fb      	ldrb	r3, [r7, #7]
 8011536:	4a15      	ldr	r2, [pc, #84]	; (801158c <tcp_new_port+0x88>)
 8011538:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801153c:	681b      	ldr	r3, [r3, #0]
 801153e:	603b      	str	r3, [r7, #0]
 8011540:	e011      	b.n	8011566 <tcp_new_port+0x62>
      if (pcb->local_port == tcp_port) {
 8011542:	683b      	ldr	r3, [r7, #0]
 8011544:	8ada      	ldrh	r2, [r3, #22]
 8011546:	4b10      	ldr	r3, [pc, #64]	; (8011588 <tcp_new_port+0x84>)
 8011548:	881b      	ldrh	r3, [r3, #0]
 801154a:	429a      	cmp	r2, r3
 801154c:	d108      	bne.n	8011560 <tcp_new_port+0x5c>
        n++;
 801154e:	88bb      	ldrh	r3, [r7, #4]
 8011550:	3301      	adds	r3, #1
 8011552:	80bb      	strh	r3, [r7, #4]
        if (n > (TCP_LOCAL_PORT_RANGE_END - TCP_LOCAL_PORT_RANGE_START)) {
 8011554:	88bb      	ldrh	r3, [r7, #4]
 8011556:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 801155a:	d3d8      	bcc.n	801150e <tcp_new_port+0xa>
          return 0;
 801155c:	2300      	movs	r3, #0
 801155e:	e00d      	b.n	801157c <tcp_new_port+0x78>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 8011560:	683b      	ldr	r3, [r7, #0]
 8011562:	68db      	ldr	r3, [r3, #12]
 8011564:	603b      	str	r3, [r7, #0]
 8011566:	683b      	ldr	r3, [r7, #0]
 8011568:	2b00      	cmp	r3, #0
 801156a:	d1ea      	bne.n	8011542 <tcp_new_port+0x3e>
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 801156c:	79fb      	ldrb	r3, [r7, #7]
 801156e:	3301      	adds	r3, #1
 8011570:	71fb      	strb	r3, [r7, #7]
 8011572:	79fb      	ldrb	r3, [r7, #7]
 8011574:	2b03      	cmp	r3, #3
 8011576:	d9dd      	bls.n	8011534 <tcp_new_port+0x30>
        }
        goto again;
      }
    }
  }
  return tcp_port;
 8011578:	4b03      	ldr	r3, [pc, #12]	; (8011588 <tcp_new_port+0x84>)
 801157a:	881b      	ldrh	r3, [r3, #0]
}
 801157c:	4618      	mov	r0, r3
 801157e:	370c      	adds	r7, #12
 8011580:	46bd      	mov	sp, r7
 8011582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011586:	4770      	bx	lr
 8011588:	200000a8 	.word	0x200000a8
 801158c:	08094d14 	.word	0x08094d14

08011590 <tcp_connect>:
 *         other err_t values if connect request couldn't be sent
 */
err_t
tcp_connect(struct tcp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port,
            tcp_connected_fn connected)
{
 8011590:	b580      	push	{r7, lr}
 8011592:	b08a      	sub	sp, #40	; 0x28
 8011594:	af00      	add	r7, sp, #0
 8011596:	60f8      	str	r0, [r7, #12]
 8011598:	60b9      	str	r1, [r7, #8]
 801159a:	603b      	str	r3, [r7, #0]
 801159c:	4613      	mov	r3, r2
 801159e:	80fb      	strh	r3, [r7, #6]
  struct netif *netif = NULL;
 80115a0:	2300      	movs	r3, #0
 80115a2:	627b      	str	r3, [r7, #36]	; 0x24
  u32_t iss;
  u16_t old_local_port;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 80115a4:	68fb      	ldr	r3, [r7, #12]
 80115a6:	2b00      	cmp	r3, #0
 80115a8:	d109      	bne.n	80115be <tcp_connect+0x2e>
 80115aa:	4b7d      	ldr	r3, [pc, #500]	; (80117a0 <tcp_connect+0x210>)
 80115ac:	f240 4235 	movw	r2, #1077	; 0x435
 80115b0:	497c      	ldr	r1, [pc, #496]	; (80117a4 <tcp_connect+0x214>)
 80115b2:	487d      	ldr	r0, [pc, #500]	; (80117a8 <tcp_connect+0x218>)
 80115b4:	f008 fd94 	bl	801a0e0 <iprintf>
 80115b8:	f06f 030f 	mvn.w	r3, #15
 80115bc:	e0ec      	b.n	8011798 <tcp_connect+0x208>
  LWIP_ERROR("tcp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 80115be:	68bb      	ldr	r3, [r7, #8]
 80115c0:	2b00      	cmp	r3, #0
 80115c2:	d109      	bne.n	80115d8 <tcp_connect+0x48>
 80115c4:	4b76      	ldr	r3, [pc, #472]	; (80117a0 <tcp_connect+0x210>)
 80115c6:	f240 4236 	movw	r2, #1078	; 0x436
 80115ca:	4978      	ldr	r1, [pc, #480]	; (80117ac <tcp_connect+0x21c>)
 80115cc:	4876      	ldr	r0, [pc, #472]	; (80117a8 <tcp_connect+0x218>)
 80115ce:	f008 fd87 	bl	801a0e0 <iprintf>
 80115d2:	f06f 030f 	mvn.w	r3, #15
 80115d6:	e0df      	b.n	8011798 <tcp_connect+0x208>

  LWIP_ERROR("tcp_connect: can only connect from state CLOSED", pcb->state == CLOSED, return ERR_ISCONN);
 80115d8:	68fb      	ldr	r3, [r7, #12]
 80115da:	7d1b      	ldrb	r3, [r3, #20]
 80115dc:	2b00      	cmp	r3, #0
 80115de:	d009      	beq.n	80115f4 <tcp_connect+0x64>
 80115e0:	4b6f      	ldr	r3, [pc, #444]	; (80117a0 <tcp_connect+0x210>)
 80115e2:	f44f 6287 	mov.w	r2, #1080	; 0x438
 80115e6:	4972      	ldr	r1, [pc, #456]	; (80117b0 <tcp_connect+0x220>)
 80115e8:	486f      	ldr	r0, [pc, #444]	; (80117a8 <tcp_connect+0x218>)
 80115ea:	f008 fd79 	bl	801a0e0 <iprintf>
 80115ee:	f06f 0309 	mvn.w	r3, #9
 80115f2:	e0d1      	b.n	8011798 <tcp_connect+0x208>

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_connect to port %"U16_F"\n", port));
  ip_addr_set(&pcb->remote_ip, ipaddr);
 80115f4:	68bb      	ldr	r3, [r7, #8]
 80115f6:	2b00      	cmp	r3, #0
 80115f8:	d002      	beq.n	8011600 <tcp_connect+0x70>
 80115fa:	68bb      	ldr	r3, [r7, #8]
 80115fc:	681b      	ldr	r3, [r3, #0]
 80115fe:	e000      	b.n	8011602 <tcp_connect+0x72>
 8011600:	2300      	movs	r3, #0
 8011602:	68fa      	ldr	r2, [r7, #12]
 8011604:	6053      	str	r3, [r2, #4]
  pcb->remote_port = port;
 8011606:	68fb      	ldr	r3, [r7, #12]
 8011608:	88fa      	ldrh	r2, [r7, #6]
 801160a:	831a      	strh	r2, [r3, #24]

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 801160c:	68fb      	ldr	r3, [r7, #12]
 801160e:	7a1b      	ldrb	r3, [r3, #8]
 8011610:	2b00      	cmp	r3, #0
 8011612:	d006      	beq.n	8011622 <tcp_connect+0x92>
    netif = netif_get_by_index(pcb->netif_idx);
 8011614:	68fb      	ldr	r3, [r7, #12]
 8011616:	7a1b      	ldrb	r3, [r3, #8]
 8011618:	4618      	mov	r0, r3
 801161a:	f7fe fd41 	bl	80100a0 <netif_get_by_index>
 801161e:	6278      	str	r0, [r7, #36]	; 0x24
 8011620:	e005      	b.n	801162e <tcp_connect+0x9e>
  } else {
    /* check if we have a route to the remote host */
    netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 8011622:	68fb      	ldr	r3, [r7, #12]
 8011624:	3304      	adds	r3, #4
 8011626:	4618      	mov	r0, r3
 8011628:	f006 ff60 	bl	80184ec <ip4_route>
 801162c:	6278      	str	r0, [r7, #36]	; 0x24
  }
  if (netif == NULL) {
 801162e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011630:	2b00      	cmp	r3, #0
 8011632:	d102      	bne.n	801163a <tcp_connect+0xaa>
    /* Don't even try to send a SYN packet if we have no route since that will fail. */
    return ERR_RTE;
 8011634:	f06f 0303 	mvn.w	r3, #3
 8011638:	e0ae      	b.n	8011798 <tcp_connect+0x208>
  }

  /* check if local IP has been assigned to pcb, if not, get one */
  if (ip_addr_isany(&pcb->local_ip)) {
 801163a:	68fb      	ldr	r3, [r7, #12]
 801163c:	2b00      	cmp	r3, #0
 801163e:	d003      	beq.n	8011648 <tcp_connect+0xb8>
 8011640:	68fb      	ldr	r3, [r7, #12]
 8011642:	681b      	ldr	r3, [r3, #0]
 8011644:	2b00      	cmp	r3, #0
 8011646:	d111      	bne.n	801166c <tcp_connect+0xdc>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, ipaddr);
 8011648:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801164a:	2b00      	cmp	r3, #0
 801164c:	d002      	beq.n	8011654 <tcp_connect+0xc4>
 801164e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011650:	3304      	adds	r3, #4
 8011652:	e000      	b.n	8011656 <tcp_connect+0xc6>
 8011654:	2300      	movs	r3, #0
 8011656:	61fb      	str	r3, [r7, #28]
    if (local_ip == NULL) {
 8011658:	69fb      	ldr	r3, [r7, #28]
 801165a:	2b00      	cmp	r3, #0
 801165c:	d102      	bne.n	8011664 <tcp_connect+0xd4>
      return ERR_RTE;
 801165e:	f06f 0303 	mvn.w	r3, #3
 8011662:	e099      	b.n	8011798 <tcp_connect+0x208>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 8011664:	69fb      	ldr	r3, [r7, #28]
 8011666:	681a      	ldr	r2, [r3, #0]
 8011668:	68fb      	ldr	r3, [r7, #12]
 801166a:	601a      	str	r2, [r3, #0]
      ip6_addr_lacks_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNICAST)) {
    ip6_addr_assign_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNICAST, netif);
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  old_local_port = pcb->local_port;
 801166c:	68fb      	ldr	r3, [r7, #12]
 801166e:	8adb      	ldrh	r3, [r3, #22]
 8011670:	837b      	strh	r3, [r7, #26]
  if (pcb->local_port == 0) {
 8011672:	68fb      	ldr	r3, [r7, #12]
 8011674:	8adb      	ldrh	r3, [r3, #22]
 8011676:	2b00      	cmp	r3, #0
 8011678:	d10c      	bne.n	8011694 <tcp_connect+0x104>
    pcb->local_port = tcp_new_port();
 801167a:	f7ff ff43 	bl	8011504 <tcp_new_port>
 801167e:	4603      	mov	r3, r0
 8011680:	461a      	mov	r2, r3
 8011682:	68fb      	ldr	r3, [r7, #12]
 8011684:	82da      	strh	r2, [r3, #22]
    if (pcb->local_port == 0) {
 8011686:	68fb      	ldr	r3, [r7, #12]
 8011688:	8adb      	ldrh	r3, [r3, #22]
 801168a:	2b00      	cmp	r3, #0
 801168c:	d102      	bne.n	8011694 <tcp_connect+0x104>
      return ERR_BUF;
 801168e:	f06f 0301 	mvn.w	r3, #1
 8011692:	e081      	b.n	8011798 <tcp_connect+0x208>
      }
    }
#endif /* SO_REUSE */
  }

  iss = tcp_next_iss(pcb);
 8011694:	68f8      	ldr	r0, [r7, #12]
 8011696:	f001 f84b 	bl	8012730 <tcp_next_iss>
 801169a:	6178      	str	r0, [r7, #20]
  pcb->rcv_nxt = 0;
 801169c:	68fb      	ldr	r3, [r7, #12]
 801169e:	2200      	movs	r2, #0
 80116a0:	625a      	str	r2, [r3, #36]	; 0x24
  pcb->snd_nxt = iss;
 80116a2:	68fb      	ldr	r3, [r7, #12]
 80116a4:	697a      	ldr	r2, [r7, #20]
 80116a6:	651a      	str	r2, [r3, #80]	; 0x50
  pcb->lastack = iss - 1;
 80116a8:	697b      	ldr	r3, [r7, #20]
 80116aa:	1e5a      	subs	r2, r3, #1
 80116ac:	68fb      	ldr	r3, [r7, #12]
 80116ae:	645a      	str	r2, [r3, #68]	; 0x44
  pcb->snd_wl2 = iss - 1;
 80116b0:	697b      	ldr	r3, [r7, #20]
 80116b2:	1e5a      	subs	r2, r3, #1
 80116b4:	68fb      	ldr	r3, [r7, #12]
 80116b6:	659a      	str	r2, [r3, #88]	; 0x58
  pcb->snd_lbb = iss - 1;
 80116b8:	697b      	ldr	r3, [r7, #20]
 80116ba:	1e5a      	subs	r2, r3, #1
 80116bc:	68fb      	ldr	r3, [r7, #12]
 80116be:	65da      	str	r2, [r3, #92]	; 0x5c
  /* Start with a window that does not need scaling. When window scaling is
     enabled and used, the window is enlarged when both sides agree on scaling. */
  pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 80116c0:	68fb      	ldr	r3, [r7, #12]
 80116c2:	f640 7228 	movw	r2, #3880	; 0xf28
 80116c6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80116c8:	68fb      	ldr	r3, [r7, #12]
 80116ca:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 80116cc:	68fb      	ldr	r3, [r7, #12]
 80116ce:	851a      	strh	r2, [r3, #40]	; 0x28
  pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 80116d0:	68fb      	ldr	r3, [r7, #12]
 80116d2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80116d4:	68fb      	ldr	r3, [r7, #12]
 80116d6:	62da      	str	r2, [r3, #44]	; 0x2c
  pcb->snd_wnd = TCP_WND;
 80116d8:	68fb      	ldr	r3, [r7, #12]
 80116da:	f640 7228 	movw	r2, #3880	; 0xf28
 80116de:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  /* As initial send MSS, we use TCP_MSS but limit it to 536.
     The send MSS is updated when an MSS option is received. */
  pcb->mss = INITIAL_MSS;
 80116e2:	68fb      	ldr	r3, [r7, #12]
 80116e4:	f44f 7206 	mov.w	r2, #536	; 0x218
 80116e8:	865a      	strh	r2, [r3, #50]	; 0x32
#if TCP_CALCULATE_EFF_SEND_MSS
  pcb->mss = tcp_eff_send_mss_netif(pcb->mss, netif, &pcb->remote_ip);
 80116ea:	68fb      	ldr	r3, [r7, #12]
 80116ec:	8e58      	ldrh	r0, [r3, #50]	; 0x32
 80116ee:	68fb      	ldr	r3, [r7, #12]
 80116f0:	3304      	adds	r3, #4
 80116f2:	461a      	mov	r2, r3
 80116f4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80116f6:	f001 f841 	bl	801277c <tcp_eff_send_mss_netif>
 80116fa:	4603      	mov	r3, r0
 80116fc:	461a      	mov	r2, r3
 80116fe:	68fb      	ldr	r3, [r7, #12]
 8011700:	865a      	strh	r2, [r3, #50]	; 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
  pcb->cwnd = 1;
 8011702:	68fb      	ldr	r3, [r7, #12]
 8011704:	2201      	movs	r2, #1
 8011706:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
#if LWIP_CALLBACK_API
  pcb->connected = connected;
 801170a:	68fb      	ldr	r3, [r7, #12]
 801170c:	683a      	ldr	r2, [r7, #0]
 801170e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(connected);
#endif /* LWIP_CALLBACK_API */

  /* Send a SYN together with the MSS option. */
  ret = tcp_enqueue_flags(pcb, TCP_SYN);
 8011712:	2102      	movs	r1, #2
 8011714:	68f8      	ldr	r0, [r7, #12]
 8011716:	f004 faa7 	bl	8015c68 <tcp_enqueue_flags>
 801171a:	4603      	mov	r3, r0
 801171c:	74fb      	strb	r3, [r7, #19]
  if (ret == ERR_OK) {
 801171e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8011722:	2b00      	cmp	r3, #0
 8011724:	d136      	bne.n	8011794 <tcp_connect+0x204>
    /* SYN segment was enqueued, changed the pcbs state now */
    pcb->state = SYN_SENT;
 8011726:	68fb      	ldr	r3, [r7, #12]
 8011728:	2202      	movs	r2, #2
 801172a:	751a      	strb	r2, [r3, #20]
    if (old_local_port != 0) {
 801172c:	8b7b      	ldrh	r3, [r7, #26]
 801172e:	2b00      	cmp	r3, #0
 8011730:	d021      	beq.n	8011776 <tcp_connect+0x1e6>
      TCP_RMV(&tcp_bound_pcbs, pcb);
 8011732:	4b20      	ldr	r3, [pc, #128]	; (80117b4 <tcp_connect+0x224>)
 8011734:	681b      	ldr	r3, [r3, #0]
 8011736:	68fa      	ldr	r2, [r7, #12]
 8011738:	429a      	cmp	r2, r3
 801173a:	d105      	bne.n	8011748 <tcp_connect+0x1b8>
 801173c:	4b1d      	ldr	r3, [pc, #116]	; (80117b4 <tcp_connect+0x224>)
 801173e:	681b      	ldr	r3, [r3, #0]
 8011740:	68db      	ldr	r3, [r3, #12]
 8011742:	4a1c      	ldr	r2, [pc, #112]	; (80117b4 <tcp_connect+0x224>)
 8011744:	6013      	str	r3, [r2, #0]
 8011746:	e013      	b.n	8011770 <tcp_connect+0x1e0>
 8011748:	4b1a      	ldr	r3, [pc, #104]	; (80117b4 <tcp_connect+0x224>)
 801174a:	681b      	ldr	r3, [r3, #0]
 801174c:	623b      	str	r3, [r7, #32]
 801174e:	e00c      	b.n	801176a <tcp_connect+0x1da>
 8011750:	6a3b      	ldr	r3, [r7, #32]
 8011752:	68db      	ldr	r3, [r3, #12]
 8011754:	68fa      	ldr	r2, [r7, #12]
 8011756:	429a      	cmp	r2, r3
 8011758:	d104      	bne.n	8011764 <tcp_connect+0x1d4>
 801175a:	68fb      	ldr	r3, [r7, #12]
 801175c:	68da      	ldr	r2, [r3, #12]
 801175e:	6a3b      	ldr	r3, [r7, #32]
 8011760:	60da      	str	r2, [r3, #12]
 8011762:	e005      	b.n	8011770 <tcp_connect+0x1e0>
 8011764:	6a3b      	ldr	r3, [r7, #32]
 8011766:	68db      	ldr	r3, [r3, #12]
 8011768:	623b      	str	r3, [r7, #32]
 801176a:	6a3b      	ldr	r3, [r7, #32]
 801176c:	2b00      	cmp	r3, #0
 801176e:	d1ef      	bne.n	8011750 <tcp_connect+0x1c0>
 8011770:	68fb      	ldr	r3, [r7, #12]
 8011772:	2200      	movs	r2, #0
 8011774:	60da      	str	r2, [r3, #12]
    }
    TCP_REG_ACTIVE(pcb);
 8011776:	4b10      	ldr	r3, [pc, #64]	; (80117b8 <tcp_connect+0x228>)
 8011778:	681a      	ldr	r2, [r3, #0]
 801177a:	68fb      	ldr	r3, [r7, #12]
 801177c:	60da      	str	r2, [r3, #12]
 801177e:	4a0e      	ldr	r2, [pc, #56]	; (80117b8 <tcp_connect+0x228>)
 8011780:	68fb      	ldr	r3, [r7, #12]
 8011782:	6013      	str	r3, [r2, #0]
 8011784:	f005 fad4 	bl	8016d30 <tcp_timer_needed>
 8011788:	4b0c      	ldr	r3, [pc, #48]	; (80117bc <tcp_connect+0x22c>)
 801178a:	2201      	movs	r2, #1
 801178c:	701a      	strb	r2, [r3, #0]
    MIB2_STATS_INC(mib2.tcpactiveopens);

    tcp_output(pcb);
 801178e:	68f8      	ldr	r0, [r7, #12]
 8011790:	f004 fb58 	bl	8015e44 <tcp_output>
  }
  return ret;
 8011794:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 8011798:	4618      	mov	r0, r3
 801179a:	3728      	adds	r7, #40	; 0x28
 801179c:	46bd      	mov	sp, r7
 801179e:	bd80      	pop	{r7, pc}
 80117a0:	0801c360 	.word	0x0801c360
 80117a4:	0801c63c 	.word	0x0801c63c
 80117a8:	0801c3a4 	.word	0x0801c3a4
 80117ac:	0801c658 	.word	0x0801c658
 80117b0:	0801c674 	.word	0x0801c674
 80117b4:	2001bc94 	.word	0x2001bc94
 80117b8:	2001bc88 	.word	0x2001bc88
 80117bc:	2001bc84 	.word	0x2001bc84

080117c0 <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 80117c0:	b5b0      	push	{r4, r5, r7, lr}
 80117c2:	b090      	sub	sp, #64	; 0x40
 80117c4:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 80117c6:	2300      	movs	r3, #0
 80117c8:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

  ++tcp_ticks;
 80117cc:	4b94      	ldr	r3, [pc, #592]	; (8011a20 <tcp_slowtmr+0x260>)
 80117ce:	681b      	ldr	r3, [r3, #0]
 80117d0:	3301      	adds	r3, #1
 80117d2:	4a93      	ldr	r2, [pc, #588]	; (8011a20 <tcp_slowtmr+0x260>)
 80117d4:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 80117d6:	4b93      	ldr	r3, [pc, #588]	; (8011a24 <tcp_slowtmr+0x264>)
 80117d8:	781b      	ldrb	r3, [r3, #0]
 80117da:	3301      	adds	r3, #1
 80117dc:	b2da      	uxtb	r2, r3
 80117de:	4b91      	ldr	r3, [pc, #580]	; (8011a24 <tcp_slowtmr+0x264>)
 80117e0:	701a      	strb	r2, [r3, #0]

tcp_slowtmr_start:
  /* Steps through all of the active PCBs. */
  prev = NULL;
 80117e2:	2300      	movs	r3, #0
 80117e4:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_active_pcbs;
 80117e6:	4b90      	ldr	r3, [pc, #576]	; (8011a28 <tcp_slowtmr+0x268>)
 80117e8:	681b      	ldr	r3, [r3, #0]
 80117ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (pcb == NULL) {
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: no active pcbs\n"));
  }
  while (pcb != NULL) {
 80117ec:	e29f      	b.n	8011d2e <tcp_slowtmr+0x56e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: processing active pcb\n"));
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 80117ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80117f0:	7d1b      	ldrb	r3, [r3, #20]
 80117f2:	2b00      	cmp	r3, #0
 80117f4:	d106      	bne.n	8011804 <tcp_slowtmr+0x44>
 80117f6:	4b8d      	ldr	r3, [pc, #564]	; (8011a2c <tcp_slowtmr+0x26c>)
 80117f8:	f240 42be 	movw	r2, #1214	; 0x4be
 80117fc:	498c      	ldr	r1, [pc, #560]	; (8011a30 <tcp_slowtmr+0x270>)
 80117fe:	488d      	ldr	r0, [pc, #564]	; (8011a34 <tcp_slowtmr+0x274>)
 8011800:	f008 fc6e 	bl	801a0e0 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 8011804:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011806:	7d1b      	ldrb	r3, [r3, #20]
 8011808:	2b01      	cmp	r3, #1
 801180a:	d106      	bne.n	801181a <tcp_slowtmr+0x5a>
 801180c:	4b87      	ldr	r3, [pc, #540]	; (8011a2c <tcp_slowtmr+0x26c>)
 801180e:	f240 42bf 	movw	r2, #1215	; 0x4bf
 8011812:	4989      	ldr	r1, [pc, #548]	; (8011a38 <tcp_slowtmr+0x278>)
 8011814:	4887      	ldr	r0, [pc, #540]	; (8011a34 <tcp_slowtmr+0x274>)
 8011816:	f008 fc63 	bl	801a0e0 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 801181a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801181c:	7d1b      	ldrb	r3, [r3, #20]
 801181e:	2b0a      	cmp	r3, #10
 8011820:	d106      	bne.n	8011830 <tcp_slowtmr+0x70>
 8011822:	4b82      	ldr	r3, [pc, #520]	; (8011a2c <tcp_slowtmr+0x26c>)
 8011824:	f44f 6298 	mov.w	r2, #1216	; 0x4c0
 8011828:	4984      	ldr	r1, [pc, #528]	; (8011a3c <tcp_slowtmr+0x27c>)
 801182a:	4882      	ldr	r0, [pc, #520]	; (8011a34 <tcp_slowtmr+0x274>)
 801182c:	f008 fc58 	bl	801a0e0 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 8011830:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011832:	7f9a      	ldrb	r2, [r3, #30]
 8011834:	4b7b      	ldr	r3, [pc, #492]	; (8011a24 <tcp_slowtmr+0x264>)
 8011836:	781b      	ldrb	r3, [r3, #0]
 8011838:	429a      	cmp	r2, r3
 801183a:	d105      	bne.n	8011848 <tcp_slowtmr+0x88>
      /* skip this pcb, we have already processed it */
      prev = pcb;
 801183c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801183e:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 8011840:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011842:	68db      	ldr	r3, [r3, #12]
 8011844:	62fb      	str	r3, [r7, #44]	; 0x2c
      continue;
 8011846:	e272      	b.n	8011d2e <tcp_slowtmr+0x56e>
    }
    pcb->last_timer = tcp_timer_ctr;
 8011848:	4b76      	ldr	r3, [pc, #472]	; (8011a24 <tcp_slowtmr+0x264>)
 801184a:	781a      	ldrb	r2, [r3, #0]
 801184c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801184e:	779a      	strb	r2, [r3, #30]

    pcb_remove = 0;
 8011850:	2300      	movs	r3, #0
 8011852:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    pcb_reset = 0;
 8011856:	2300      	movs	r3, #0
 8011858:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 801185c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801185e:	7d1b      	ldrb	r3, [r3, #20]
 8011860:	2b02      	cmp	r3, #2
 8011862:	d10a      	bne.n	801187a <tcp_slowtmr+0xba>
 8011864:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011866:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801186a:	2b05      	cmp	r3, #5
 801186c:	d905      	bls.n	801187a <tcp_slowtmr+0xba>
      ++pcb_remove;
 801186e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011872:	3301      	adds	r3, #1
 8011874:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8011878:	e11e      	b.n	8011ab8 <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max SYN retries reached\n"));
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 801187a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801187c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8011880:	2b0b      	cmp	r3, #11
 8011882:	d905      	bls.n	8011890 <tcp_slowtmr+0xd0>
      ++pcb_remove;
 8011884:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011888:	3301      	adds	r3, #1
 801188a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801188e:	e113      	b.n	8011ab8 <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max DATA retries reached\n"));
    } else {
      if (pcb->persist_backoff > 0) {
 8011890:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011892:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8011896:	2b00      	cmp	r3, #0
 8011898:	d075      	beq.n	8011986 <tcp_slowtmr+0x1c6>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 801189a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801189c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801189e:	2b00      	cmp	r3, #0
 80118a0:	d006      	beq.n	80118b0 <tcp_slowtmr+0xf0>
 80118a2:	4b62      	ldr	r3, [pc, #392]	; (8011a2c <tcp_slowtmr+0x26c>)
 80118a4:	f240 42d4 	movw	r2, #1236	; 0x4d4
 80118a8:	4965      	ldr	r1, [pc, #404]	; (8011a40 <tcp_slowtmr+0x280>)
 80118aa:	4862      	ldr	r0, [pc, #392]	; (8011a34 <tcp_slowtmr+0x274>)
 80118ac:	f008 fc18 	bl	801a0e0 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 80118b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80118b2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80118b4:	2b00      	cmp	r3, #0
 80118b6:	d106      	bne.n	80118c6 <tcp_slowtmr+0x106>
 80118b8:	4b5c      	ldr	r3, [pc, #368]	; (8011a2c <tcp_slowtmr+0x26c>)
 80118ba:	f240 42d5 	movw	r2, #1237	; 0x4d5
 80118be:	4961      	ldr	r1, [pc, #388]	; (8011a44 <tcp_slowtmr+0x284>)
 80118c0:	485c      	ldr	r0, [pc, #368]	; (8011a34 <tcp_slowtmr+0x274>)
 80118c2:	f008 fc0d 	bl	801a0e0 <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 80118c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80118c8:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 80118cc:	2b0b      	cmp	r3, #11
 80118ce:	d905      	bls.n	80118dc <tcp_slowtmr+0x11c>
          ++pcb_remove; /* max probes reached */
 80118d0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80118d4:	3301      	adds	r3, #1
 80118d6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80118da:	e0ed      	b.n	8011ab8 <tcp_slowtmr+0x2f8>
        } else {
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 80118dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80118de:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 80118e2:	3b01      	subs	r3, #1
 80118e4:	4a58      	ldr	r2, [pc, #352]	; (8011a48 <tcp_slowtmr+0x288>)
 80118e6:	5cd3      	ldrb	r3, [r2, r3]
 80118e8:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 80118ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80118ec:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 80118f0:	7c7a      	ldrb	r2, [r7, #17]
 80118f2:	429a      	cmp	r2, r3
 80118f4:	d907      	bls.n	8011906 <tcp_slowtmr+0x146>
            pcb->persist_cnt++;
 80118f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80118f8:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 80118fc:	3301      	adds	r3, #1
 80118fe:	b2da      	uxtb	r2, r3
 8011900:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011902:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
          }
          if (pcb->persist_cnt >= backoff_cnt) {
 8011906:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011908:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 801190c:	7c7a      	ldrb	r2, [r7, #17]
 801190e:	429a      	cmp	r2, r3
 8011910:	f200 80d2 	bhi.w	8011ab8 <tcp_slowtmr+0x2f8>
            int next_slot = 1; /* increment timer to next slot */
 8011914:	2301      	movs	r3, #1
 8011916:	623b      	str	r3, [r7, #32]
            /* If snd_wnd is zero, send 1 byte probes */
            if (pcb->snd_wnd == 0) {
 8011918:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801191a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801191e:	2b00      	cmp	r3, #0
 8011920:	d108      	bne.n	8011934 <tcp_slowtmr+0x174>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 8011922:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011924:	f005 f936 	bl	8016b94 <tcp_zero_window_probe>
 8011928:	4603      	mov	r3, r0
 801192a:	2b00      	cmp	r3, #0
 801192c:	d014      	beq.n	8011958 <tcp_slowtmr+0x198>
                next_slot = 0; /* try probe again with current slot */
 801192e:	2300      	movs	r3, #0
 8011930:	623b      	str	r3, [r7, #32]
 8011932:	e011      	b.n	8011958 <tcp_slowtmr+0x198>
              }
              /* snd_wnd not fully closed, split unsent head and fill window */
            } else {
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 8011934:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011936:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801193a:	4619      	mov	r1, r3
 801193c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801193e:	f003 fffb 	bl	8015938 <tcp_split_unsent_seg>
 8011942:	4603      	mov	r3, r0
 8011944:	2b00      	cmp	r3, #0
 8011946:	d107      	bne.n	8011958 <tcp_slowtmr+0x198>
                if (tcp_output(pcb) == ERR_OK) {
 8011948:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801194a:	f004 fa7b 	bl	8015e44 <tcp_output>
 801194e:	4603      	mov	r3, r0
 8011950:	2b00      	cmp	r3, #0
 8011952:	d101      	bne.n	8011958 <tcp_slowtmr+0x198>
                  /* sending will cancel persist timer, else retry with current slot */
                  next_slot = 0;
 8011954:	2300      	movs	r3, #0
 8011956:	623b      	str	r3, [r7, #32]
                }
              }
            }
            if (next_slot) {
 8011958:	6a3b      	ldr	r3, [r7, #32]
 801195a:	2b00      	cmp	r3, #0
 801195c:	f000 80ac 	beq.w	8011ab8 <tcp_slowtmr+0x2f8>
              pcb->persist_cnt = 0;
 8011960:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011962:	2200      	movs	r2, #0
 8011964:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 8011968:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801196a:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 801196e:	2b06      	cmp	r3, #6
 8011970:	f200 80a2 	bhi.w	8011ab8 <tcp_slowtmr+0x2f8>
                pcb->persist_backoff++;
 8011974:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011976:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 801197a:	3301      	adds	r3, #1
 801197c:	b2da      	uxtb	r2, r3
 801197e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011980:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
 8011984:	e098      	b.n	8011ab8 <tcp_slowtmr+0x2f8>
            }
          }
        }
      } else {
        /* Increase the retransmission timer if it is running */
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 8011986:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011988:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 801198c:	2b00      	cmp	r3, #0
 801198e:	db0f      	blt.n	80119b0 <tcp_slowtmr+0x1f0>
 8011990:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011992:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8011996:	f647 72ff 	movw	r2, #32767	; 0x7fff
 801199a:	4293      	cmp	r3, r2
 801199c:	d008      	beq.n	80119b0 <tcp_slowtmr+0x1f0>
          ++pcb->rtime;
 801199e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80119a0:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 80119a4:	b29b      	uxth	r3, r3
 80119a6:	3301      	adds	r3, #1
 80119a8:	b29b      	uxth	r3, r3
 80119aa:	b21a      	sxth	r2, r3
 80119ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80119ae:	861a      	strh	r2, [r3, #48]	; 0x30
        }

        if (pcb->rtime >= pcb->rto) {
 80119b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80119b2:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	; 0x30
 80119b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80119b8:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 80119bc:	429a      	cmp	r2, r3
 80119be:	db7b      	blt.n	8011ab8 <tcp_slowtmr+0x2f8>
                                      " pcb->rto %"S16_F"\n",
                                      pcb->rtime, pcb->rto));
          /* If prepare phase fails but we have unsent data but no unacked data,
             still execute the backoff calculations below, as this means we somehow
             failed to send segment. */
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 80119c0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80119c2:	f004 fd31 	bl	8016428 <tcp_rexmit_rto_prepare>
 80119c6:	4603      	mov	r3, r0
 80119c8:	2b00      	cmp	r3, #0
 80119ca:	d007      	beq.n	80119dc <tcp_slowtmr+0x21c>
 80119cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80119ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80119d0:	2b00      	cmp	r3, #0
 80119d2:	d171      	bne.n	8011ab8 <tcp_slowtmr+0x2f8>
 80119d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80119d6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80119d8:	2b00      	cmp	r3, #0
 80119da:	d06d      	beq.n	8011ab8 <tcp_slowtmr+0x2f8>
            /* Double retransmission time-out unless we are trying to
             * connect to somebody (i.e., we are in SYN_SENT). */
            if (pcb->state != SYN_SENT) {
 80119dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80119de:	7d1b      	ldrb	r3, [r3, #20]
 80119e0:	2b02      	cmp	r3, #2
 80119e2:	d03a      	beq.n	8011a5a <tcp_slowtmr+0x29a>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 80119e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80119e6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80119ea:	2b0c      	cmp	r3, #12
 80119ec:	bf28      	it	cs
 80119ee:	230c      	movcs	r3, #12
 80119f0:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 80119f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80119f4:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 80119f8:	10db      	asrs	r3, r3, #3
 80119fa:	b21b      	sxth	r3, r3
 80119fc:	461a      	mov	r2, r3
 80119fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a00:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8011a04:	4413      	add	r3, r2
 8011a06:	7efa      	ldrb	r2, [r7, #27]
 8011a08:	4910      	ldr	r1, [pc, #64]	; (8011a4c <tcp_slowtmr+0x28c>)
 8011a0a:	5c8a      	ldrb	r2, [r1, r2]
 8011a0c:	4093      	lsls	r3, r2
 8011a0e:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 8011a10:	697b      	ldr	r3, [r7, #20]
 8011a12:	f647 72fe 	movw	r2, #32766	; 0x7ffe
 8011a16:	4293      	cmp	r3, r2
 8011a18:	dc1a      	bgt.n	8011a50 <tcp_slowtmr+0x290>
 8011a1a:	697b      	ldr	r3, [r7, #20]
 8011a1c:	b21a      	sxth	r2, r3
 8011a1e:	e019      	b.n	8011a54 <tcp_slowtmr+0x294>
 8011a20:	2001bc8c 	.word	0x2001bc8c
 8011a24:	2000094a 	.word	0x2000094a
 8011a28:	2001bc88 	.word	0x2001bc88
 8011a2c:	0801c360 	.word	0x0801c360
 8011a30:	0801c6a4 	.word	0x0801c6a4
 8011a34:	0801c3a4 	.word	0x0801c3a4
 8011a38:	0801c6d0 	.word	0x0801c6d0
 8011a3c:	0801c6fc 	.word	0x0801c6fc
 8011a40:	0801c72c 	.word	0x0801c72c
 8011a44:	0801c760 	.word	0x0801c760
 8011a48:	08094d0c 	.word	0x08094d0c
 8011a4c:	08094cfc 	.word	0x08094cfc
 8011a50:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8011a54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a56:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
            }

            /* Reset the retransmission timer. */
            pcb->rtime = 0;
 8011a5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a5c:	2200      	movs	r2, #0
 8011a5e:	861a      	strh	r2, [r3, #48]	; 0x30

            /* Reduce congestion window and ssthresh. */
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 8011a60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a62:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8011a66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a68:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8011a6c:	4293      	cmp	r3, r2
 8011a6e:	bf28      	it	cs
 8011a70:	4613      	movcs	r3, r2
 8011a72:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 8011a74:	8a7b      	ldrh	r3, [r7, #18]
 8011a76:	085b      	lsrs	r3, r3, #1
 8011a78:	b29a      	uxth	r2, r3
 8011a7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a7c:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 8011a80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a82:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8011a86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a88:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8011a8a:	005b      	lsls	r3, r3, #1
 8011a8c:	b29b      	uxth	r3, r3
 8011a8e:	429a      	cmp	r2, r3
 8011a90:	d206      	bcs.n	8011aa0 <tcp_slowtmr+0x2e0>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 8011a92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a94:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8011a96:	005b      	lsls	r3, r3, #1
 8011a98:	b29a      	uxth	r2, r3
 8011a9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a9c:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            }
            pcb->cwnd = pcb->mss;
 8011aa0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011aa2:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 8011aa4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011aa6:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
            LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: cwnd %"TCPWNDSIZE_F
                                         " ssthresh %"TCPWNDSIZE_F"\n",
                                         pcb->cwnd, pcb->ssthresh));
            pcb->bytes_acked = 0;
 8011aaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011aac:	2200      	movs	r2, #0
 8011aae:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

            /* The following needs to be called AFTER cwnd is set to one
               mss - STJ */
            tcp_rexmit_rto_commit(pcb);
 8011ab2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011ab4:	f004 fd28 	bl	8016508 <tcp_rexmit_rto_commit>
          }
        }
      }
    }
    /* Check if this PCB has stayed too long in FIN-WAIT-2 */
    if (pcb->state == FIN_WAIT_2) {
 8011ab8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011aba:	7d1b      	ldrb	r3, [r3, #20]
 8011abc:	2b06      	cmp	r3, #6
 8011abe:	d111      	bne.n	8011ae4 <tcp_slowtmr+0x324>
      /* If this PCB is in FIN_WAIT_2 because of SHUT_WR don't let it time out. */
      if (pcb->flags & TF_RXCLOSED) {
 8011ac0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011ac2:	8b5b      	ldrh	r3, [r3, #26]
 8011ac4:	f003 0310 	and.w	r3, r3, #16
 8011ac8:	2b00      	cmp	r3, #0
 8011aca:	d00b      	beq.n	8011ae4 <tcp_slowtmr+0x324>
        /* PCB was fully closed (either through close() or SHUT_RDWR):
           normal FIN-WAIT timeout handling. */
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 8011acc:	4b9d      	ldr	r3, [pc, #628]	; (8011d44 <tcp_slowtmr+0x584>)
 8011ace:	681a      	ldr	r2, [r3, #0]
 8011ad0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011ad2:	6a1b      	ldr	r3, [r3, #32]
 8011ad4:	1ad3      	subs	r3, r2, r3
 8011ad6:	2b28      	cmp	r3, #40	; 0x28
 8011ad8:	d904      	bls.n	8011ae4 <tcp_slowtmr+0x324>
            TCP_FIN_WAIT_TIMEOUT / TCP_SLOW_INTERVAL) {
          ++pcb_remove;
 8011ada:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011ade:	3301      	adds	r3, #1
 8011ae0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        }
      }
    }

    /* Check if KEEPALIVE should be sent */
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8011ae4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011ae6:	7a5b      	ldrb	r3, [r3, #9]
 8011ae8:	f003 0308 	and.w	r3, r3, #8
 8011aec:	2b00      	cmp	r3, #0
 8011aee:	d04c      	beq.n	8011b8a <tcp_slowtmr+0x3ca>
        ((pcb->state == ESTABLISHED) ||
 8011af0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011af2:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8011af4:	2b04      	cmp	r3, #4
 8011af6:	d003      	beq.n	8011b00 <tcp_slowtmr+0x340>
         (pcb->state == CLOSE_WAIT))) {
 8011af8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011afa:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 8011afc:	2b07      	cmp	r3, #7
 8011afe:	d144      	bne.n	8011b8a <tcp_slowtmr+0x3ca>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8011b00:	4b90      	ldr	r3, [pc, #576]	; (8011d44 <tcp_slowtmr+0x584>)
 8011b02:	681a      	ldr	r2, [r3, #0]
 8011b04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011b06:	6a1b      	ldr	r3, [r3, #32]
 8011b08:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 8011b0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011b0c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8011b10:	f503 2324 	add.w	r3, r3, #671744	; 0xa4000
 8011b14:	f603 43b8 	addw	r3, r3, #3256	; 0xcb8
 8011b18:	498b      	ldr	r1, [pc, #556]	; (8011d48 <tcp_slowtmr+0x588>)
 8011b1a:	fba1 1303 	umull	r1, r3, r1, r3
 8011b1e:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8011b20:	429a      	cmp	r2, r3
 8011b22:	d90a      	bls.n	8011b3a <tcp_slowtmr+0x37a>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: KEEPALIVE timeout. Aborting connection to "));
        ip_addr_debug_print_val(TCP_DEBUG, pcb->remote_ip);
        LWIP_DEBUGF(TCP_DEBUG, ("\n"));

        ++pcb_remove;
 8011b24:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011b28:	3301      	adds	r3, #1
 8011b2a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        ++pcb_reset;
 8011b2e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8011b32:	3301      	adds	r3, #1
 8011b34:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8011b38:	e027      	b.n	8011b8a <tcp_slowtmr+0x3ca>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8011b3a:	4b82      	ldr	r3, [pc, #520]	; (8011d44 <tcp_slowtmr+0x584>)
 8011b3c:	681a      	ldr	r2, [r3, #0]
 8011b3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011b40:	6a1b      	ldr	r3, [r3, #32]
 8011b42:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 8011b44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011b46:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 8011b4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011b4c:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 8011b50:	4618      	mov	r0, r3
 8011b52:	4b7e      	ldr	r3, [pc, #504]	; (8011d4c <tcp_slowtmr+0x58c>)
 8011b54:	fb03 f300 	mul.w	r3, r3, r0
 8011b58:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 8011b5a:	497b      	ldr	r1, [pc, #492]	; (8011d48 <tcp_slowtmr+0x588>)
 8011b5c:	fba1 1303 	umull	r1, r3, r1, r3
 8011b60:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8011b62:	429a      	cmp	r2, r3
 8011b64:	d911      	bls.n	8011b8a <tcp_slowtmr+0x3ca>
        err = tcp_keepalive(pcb);
 8011b66:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011b68:	f004 ffd4 	bl	8016b14 <tcp_keepalive>
 8011b6c:	4603      	mov	r3, r0
 8011b6e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (err == ERR_OK) {
 8011b72:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 8011b76:	2b00      	cmp	r3, #0
 8011b78:	d107      	bne.n	8011b8a <tcp_slowtmr+0x3ca>
          pcb->keep_cnt_sent++;
 8011b7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011b7c:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 8011b80:	3301      	adds	r3, #1
 8011b82:	b2da      	uxtb	r2, r3
 8011b84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011b86:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b

    /* If this PCB has queued out of sequence data, but has been
       inactive for too long, will drop the data (it will eventually
       be retransmitted). */
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL &&
 8011b8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011b8c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011b8e:	2b00      	cmp	r3, #0
 8011b90:	d011      	beq.n	8011bb6 <tcp_slowtmr+0x3f6>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 8011b92:	4b6c      	ldr	r3, [pc, #432]	; (8011d44 <tcp_slowtmr+0x584>)
 8011b94:	681a      	ldr	r2, [r3, #0]
 8011b96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011b98:	6a1b      	ldr	r3, [r3, #32]
 8011b9a:	1ad2      	subs	r2, r2, r3
 8011b9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011b9e:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 8011ba2:	4619      	mov	r1, r3
 8011ba4:	460b      	mov	r3, r1
 8011ba6:	005b      	lsls	r3, r3, #1
 8011ba8:	440b      	add	r3, r1
 8011baa:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 8011bac:	429a      	cmp	r2, r3
 8011bae:	d302      	bcc.n	8011bb6 <tcp_slowtmr+0x3f6>
      LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: dropping OOSEQ queued data\n"));
      tcp_free_ooseq(pcb);
 8011bb0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011bb2:	f000 fe8d 	bl	80128d0 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Check if this PCB has stayed too long in SYN-RCVD */
    if (pcb->state == SYN_RCVD) {
 8011bb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011bb8:	7d1b      	ldrb	r3, [r3, #20]
 8011bba:	2b03      	cmp	r3, #3
 8011bbc:	d10b      	bne.n	8011bd6 <tcp_slowtmr+0x416>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8011bbe:	4b61      	ldr	r3, [pc, #388]	; (8011d44 <tcp_slowtmr+0x584>)
 8011bc0:	681a      	ldr	r2, [r3, #0]
 8011bc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011bc4:	6a1b      	ldr	r3, [r3, #32]
 8011bc6:	1ad3      	subs	r3, r2, r3
 8011bc8:	2b28      	cmp	r3, #40	; 0x28
 8011bca:	d904      	bls.n	8011bd6 <tcp_slowtmr+0x416>
          TCP_SYN_RCVD_TIMEOUT / TCP_SLOW_INTERVAL) {
        ++pcb_remove;
 8011bcc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011bd0:	3301      	adds	r3, #1
 8011bd2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in SYN-RCVD\n"));
      }
    }

    /* Check if this PCB has stayed too long in LAST-ACK */
    if (pcb->state == LAST_ACK) {
 8011bd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011bd8:	7d1b      	ldrb	r3, [r3, #20]
 8011bda:	2b09      	cmp	r3, #9
 8011bdc:	d10b      	bne.n	8011bf6 <tcp_slowtmr+0x436>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8011bde:	4b59      	ldr	r3, [pc, #356]	; (8011d44 <tcp_slowtmr+0x584>)
 8011be0:	681a      	ldr	r2, [r3, #0]
 8011be2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011be4:	6a1b      	ldr	r3, [r3, #32]
 8011be6:	1ad3      	subs	r3, r2, r3
 8011be8:	2bf0      	cmp	r3, #240	; 0xf0
 8011bea:	d904      	bls.n	8011bf6 <tcp_slowtmr+0x436>
        ++pcb_remove;
 8011bec:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011bf0:	3301      	adds	r3, #1
 8011bf2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in LAST-ACK\n"));
      }
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 8011bf6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011bfa:	2b00      	cmp	r3, #0
 8011bfc:	d060      	beq.n	8011cc0 <tcp_slowtmr+0x500>
      struct tcp_pcb *pcb2;
#if LWIP_CALLBACK_API
      tcp_err_fn err_fn = pcb->errf;
 8011bfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011c00:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8011c04:	60fb      	str	r3, [r7, #12]
#endif /* LWIP_CALLBACK_API */
      void *err_arg;
      enum tcp_state last_state;
      tcp_pcb_purge(pcb);
 8011c06:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011c08:	f000 fcae 	bl	8012568 <tcp_pcb_purge>
      /* Remove PCB from tcp_active_pcbs list. */
      if (prev != NULL) {
 8011c0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011c0e:	2b00      	cmp	r3, #0
 8011c10:	d010      	beq.n	8011c34 <tcp_slowtmr+0x474>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 8011c12:	4b4f      	ldr	r3, [pc, #316]	; (8011d50 <tcp_slowtmr+0x590>)
 8011c14:	681b      	ldr	r3, [r3, #0]
 8011c16:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011c18:	429a      	cmp	r2, r3
 8011c1a:	d106      	bne.n	8011c2a <tcp_slowtmr+0x46a>
 8011c1c:	4b4d      	ldr	r3, [pc, #308]	; (8011d54 <tcp_slowtmr+0x594>)
 8011c1e:	f240 526d 	movw	r2, #1389	; 0x56d
 8011c22:	494d      	ldr	r1, [pc, #308]	; (8011d58 <tcp_slowtmr+0x598>)
 8011c24:	484d      	ldr	r0, [pc, #308]	; (8011d5c <tcp_slowtmr+0x59c>)
 8011c26:	f008 fa5b 	bl	801a0e0 <iprintf>
        prev->next = pcb->next;
 8011c2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011c2c:	68da      	ldr	r2, [r3, #12]
 8011c2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011c30:	60da      	str	r2, [r3, #12]
 8011c32:	e00f      	b.n	8011c54 <tcp_slowtmr+0x494>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 8011c34:	4b46      	ldr	r3, [pc, #280]	; (8011d50 <tcp_slowtmr+0x590>)
 8011c36:	681b      	ldr	r3, [r3, #0]
 8011c38:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011c3a:	429a      	cmp	r2, r3
 8011c3c:	d006      	beq.n	8011c4c <tcp_slowtmr+0x48c>
 8011c3e:	4b45      	ldr	r3, [pc, #276]	; (8011d54 <tcp_slowtmr+0x594>)
 8011c40:	f240 5271 	movw	r2, #1393	; 0x571
 8011c44:	4946      	ldr	r1, [pc, #280]	; (8011d60 <tcp_slowtmr+0x5a0>)
 8011c46:	4845      	ldr	r0, [pc, #276]	; (8011d5c <tcp_slowtmr+0x59c>)
 8011c48:	f008 fa4a 	bl	801a0e0 <iprintf>
        tcp_active_pcbs = pcb->next;
 8011c4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011c4e:	68db      	ldr	r3, [r3, #12]
 8011c50:	4a3f      	ldr	r2, [pc, #252]	; (8011d50 <tcp_slowtmr+0x590>)
 8011c52:	6013      	str	r3, [r2, #0]
      }

      if (pcb_reset) {
 8011c54:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8011c58:	2b00      	cmp	r3, #0
 8011c5a:	d013      	beq.n	8011c84 <tcp_slowtmr+0x4c4>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8011c5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011c5e:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8011c60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011c62:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8011c64:	6afd      	ldr	r5, [r7, #44]	; 0x2c
 8011c66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011c68:	3304      	adds	r3, #4
 8011c6a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011c6c:	8ad2      	ldrh	r2, [r2, #22]
 8011c6e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8011c70:	8b09      	ldrh	r1, [r1, #24]
 8011c72:	9102      	str	r1, [sp, #8]
 8011c74:	9201      	str	r2, [sp, #4]
 8011c76:	9300      	str	r3, [sp, #0]
 8011c78:	462b      	mov	r3, r5
 8011c7a:	4622      	mov	r2, r4
 8011c7c:	4601      	mov	r1, r0
 8011c7e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011c80:	f004 fe94 	bl	80169ac <tcp_rst>
                pcb->local_port, pcb->remote_port);
      }

      err_arg = pcb->callback_arg;
 8011c84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011c86:	691b      	ldr	r3, [r3, #16]
 8011c88:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 8011c8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011c8c:	7d1b      	ldrb	r3, [r3, #20]
 8011c8e:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 8011c90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011c92:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 8011c94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011c96:	68db      	ldr	r3, [r3, #12]
 8011c98:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 8011c9a:	6838      	ldr	r0, [r7, #0]
 8011c9c:	f7ff f892 	bl	8010dc4 <tcp_free>

      tcp_active_pcbs_changed = 0;
 8011ca0:	4b30      	ldr	r3, [pc, #192]	; (8011d64 <tcp_slowtmr+0x5a4>)
 8011ca2:	2200      	movs	r2, #0
 8011ca4:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 8011ca6:	68fb      	ldr	r3, [r7, #12]
 8011ca8:	2b00      	cmp	r3, #0
 8011caa:	d004      	beq.n	8011cb6 <tcp_slowtmr+0x4f6>
 8011cac:	68fb      	ldr	r3, [r7, #12]
 8011cae:	f06f 010c 	mvn.w	r1, #12
 8011cb2:	68b8      	ldr	r0, [r7, #8]
 8011cb4:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 8011cb6:	4b2b      	ldr	r3, [pc, #172]	; (8011d64 <tcp_slowtmr+0x5a4>)
 8011cb8:	781b      	ldrb	r3, [r3, #0]
 8011cba:	2b00      	cmp	r3, #0
 8011cbc:	d037      	beq.n	8011d2e <tcp_slowtmr+0x56e>
        goto tcp_slowtmr_start;
 8011cbe:	e590      	b.n	80117e2 <tcp_slowtmr+0x22>
      }
    } else {
      /* get the 'next' element now and work with 'prev' below (in case of abort) */
      prev = pcb;
 8011cc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011cc2:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 8011cc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011cc6:	68db      	ldr	r3, [r3, #12]
 8011cc8:	62fb      	str	r3, [r7, #44]	; 0x2c

      /* We check if we should poll the connection. */
      ++prev->polltmr;
 8011cca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011ccc:	7f1b      	ldrb	r3, [r3, #28]
 8011cce:	3301      	adds	r3, #1
 8011cd0:	b2da      	uxtb	r2, r3
 8011cd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011cd4:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 8011cd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011cd8:	7f1a      	ldrb	r2, [r3, #28]
 8011cda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011cdc:	7f5b      	ldrb	r3, [r3, #29]
 8011cde:	429a      	cmp	r2, r3
 8011ce0:	d325      	bcc.n	8011d2e <tcp_slowtmr+0x56e>
        prev->polltmr = 0;
 8011ce2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011ce4:	2200      	movs	r2, #0
 8011ce6:	771a      	strb	r2, [r3, #28]
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
 8011ce8:	4b1e      	ldr	r3, [pc, #120]	; (8011d64 <tcp_slowtmr+0x5a4>)
 8011cea:	2200      	movs	r2, #0
 8011cec:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 8011cee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011cf0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8011cf4:	2b00      	cmp	r3, #0
 8011cf6:	d00b      	beq.n	8011d10 <tcp_slowtmr+0x550>
 8011cf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011cfa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8011cfe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011d00:	6912      	ldr	r2, [r2, #16]
 8011d02:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8011d04:	4610      	mov	r0, r2
 8011d06:	4798      	blx	r3
 8011d08:	4603      	mov	r3, r0
 8011d0a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8011d0e:	e002      	b.n	8011d16 <tcp_slowtmr+0x556>
 8011d10:	2300      	movs	r3, #0
 8011d12:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (tcp_active_pcbs_changed) {
 8011d16:	4b13      	ldr	r3, [pc, #76]	; (8011d64 <tcp_slowtmr+0x5a4>)
 8011d18:	781b      	ldrb	r3, [r3, #0]
 8011d1a:	2b00      	cmp	r3, #0
 8011d1c:	d000      	beq.n	8011d20 <tcp_slowtmr+0x560>
          goto tcp_slowtmr_start;
 8011d1e:	e560      	b.n	80117e2 <tcp_slowtmr+0x22>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 8011d20:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 8011d24:	2b00      	cmp	r3, #0
 8011d26:	d102      	bne.n	8011d2e <tcp_slowtmr+0x56e>
          tcp_output(prev);
 8011d28:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011d2a:	f004 f88b 	bl	8015e44 <tcp_output>
  while (pcb != NULL) {
 8011d2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011d30:	2b00      	cmp	r3, #0
 8011d32:	f47f ad5c 	bne.w	80117ee <tcp_slowtmr+0x2e>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 8011d36:	2300      	movs	r3, #0
 8011d38:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_tw_pcbs;
 8011d3a:	4b0b      	ldr	r3, [pc, #44]	; (8011d68 <tcp_slowtmr+0x5a8>)
 8011d3c:	681b      	ldr	r3, [r3, #0]
 8011d3e:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 8011d40:	e067      	b.n	8011e12 <tcp_slowtmr+0x652>
 8011d42:	bf00      	nop
 8011d44:	2001bc8c 	.word	0x2001bc8c
 8011d48:	10624dd3 	.word	0x10624dd3
 8011d4c:	000124f8 	.word	0x000124f8
 8011d50:	2001bc88 	.word	0x2001bc88
 8011d54:	0801c360 	.word	0x0801c360
 8011d58:	0801c798 	.word	0x0801c798
 8011d5c:	0801c3a4 	.word	0x0801c3a4
 8011d60:	0801c7c4 	.word	0x0801c7c4
 8011d64:	2001bc84 	.word	0x2001bc84
 8011d68:	2001bc98 	.word	0x2001bc98
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8011d6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011d6e:	7d1b      	ldrb	r3, [r3, #20]
 8011d70:	2b0a      	cmp	r3, #10
 8011d72:	d006      	beq.n	8011d82 <tcp_slowtmr+0x5c2>
 8011d74:	4b2b      	ldr	r3, [pc, #172]	; (8011e24 <tcp_slowtmr+0x664>)
 8011d76:	f240 52a1 	movw	r2, #1441	; 0x5a1
 8011d7a:	492b      	ldr	r1, [pc, #172]	; (8011e28 <tcp_slowtmr+0x668>)
 8011d7c:	482b      	ldr	r0, [pc, #172]	; (8011e2c <tcp_slowtmr+0x66c>)
 8011d7e:	f008 f9af 	bl	801a0e0 <iprintf>
    pcb_remove = 0;
 8011d82:	2300      	movs	r3, #0
 8011d84:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8011d88:	4b29      	ldr	r3, [pc, #164]	; (8011e30 <tcp_slowtmr+0x670>)
 8011d8a:	681a      	ldr	r2, [r3, #0]
 8011d8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011d8e:	6a1b      	ldr	r3, [r3, #32]
 8011d90:	1ad3      	subs	r3, r2, r3
 8011d92:	2bf0      	cmp	r3, #240	; 0xf0
 8011d94:	d904      	bls.n	8011da0 <tcp_slowtmr+0x5e0>
      ++pcb_remove;
 8011d96:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011d9a:	3301      	adds	r3, #1
 8011d9c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 8011da0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011da4:	2b00      	cmp	r3, #0
 8011da6:	d02f      	beq.n	8011e08 <tcp_slowtmr+0x648>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 8011da8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011daa:	f000 fbdd 	bl	8012568 <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 8011dae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011db0:	2b00      	cmp	r3, #0
 8011db2:	d010      	beq.n	8011dd6 <tcp_slowtmr+0x616>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 8011db4:	4b1f      	ldr	r3, [pc, #124]	; (8011e34 <tcp_slowtmr+0x674>)
 8011db6:	681b      	ldr	r3, [r3, #0]
 8011db8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011dba:	429a      	cmp	r2, r3
 8011dbc:	d106      	bne.n	8011dcc <tcp_slowtmr+0x60c>
 8011dbe:	4b19      	ldr	r3, [pc, #100]	; (8011e24 <tcp_slowtmr+0x664>)
 8011dc0:	f240 52af 	movw	r2, #1455	; 0x5af
 8011dc4:	491c      	ldr	r1, [pc, #112]	; (8011e38 <tcp_slowtmr+0x678>)
 8011dc6:	4819      	ldr	r0, [pc, #100]	; (8011e2c <tcp_slowtmr+0x66c>)
 8011dc8:	f008 f98a 	bl	801a0e0 <iprintf>
        prev->next = pcb->next;
 8011dcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011dce:	68da      	ldr	r2, [r3, #12]
 8011dd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011dd2:	60da      	str	r2, [r3, #12]
 8011dd4:	e00f      	b.n	8011df6 <tcp_slowtmr+0x636>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 8011dd6:	4b17      	ldr	r3, [pc, #92]	; (8011e34 <tcp_slowtmr+0x674>)
 8011dd8:	681b      	ldr	r3, [r3, #0]
 8011dda:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011ddc:	429a      	cmp	r2, r3
 8011dde:	d006      	beq.n	8011dee <tcp_slowtmr+0x62e>
 8011de0:	4b10      	ldr	r3, [pc, #64]	; (8011e24 <tcp_slowtmr+0x664>)
 8011de2:	f240 52b3 	movw	r2, #1459	; 0x5b3
 8011de6:	4915      	ldr	r1, [pc, #84]	; (8011e3c <tcp_slowtmr+0x67c>)
 8011de8:	4810      	ldr	r0, [pc, #64]	; (8011e2c <tcp_slowtmr+0x66c>)
 8011dea:	f008 f979 	bl	801a0e0 <iprintf>
        tcp_tw_pcbs = pcb->next;
 8011dee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011df0:	68db      	ldr	r3, [r3, #12]
 8011df2:	4a10      	ldr	r2, [pc, #64]	; (8011e34 <tcp_slowtmr+0x674>)
 8011df4:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 8011df6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011df8:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 8011dfa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011dfc:	68db      	ldr	r3, [r3, #12]
 8011dfe:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 8011e00:	69f8      	ldr	r0, [r7, #28]
 8011e02:	f7fe ffdf 	bl	8010dc4 <tcp_free>
 8011e06:	e004      	b.n	8011e12 <tcp_slowtmr+0x652>
    } else {
      prev = pcb;
 8011e08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011e0a:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 8011e0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011e0e:	68db      	ldr	r3, [r3, #12]
 8011e10:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 8011e12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011e14:	2b00      	cmp	r3, #0
 8011e16:	d1a9      	bne.n	8011d6c <tcp_slowtmr+0x5ac>
    }
  }
}
 8011e18:	bf00      	nop
 8011e1a:	bf00      	nop
 8011e1c:	3730      	adds	r7, #48	; 0x30
 8011e1e:	46bd      	mov	sp, r7
 8011e20:	bdb0      	pop	{r4, r5, r7, pc}
 8011e22:	bf00      	nop
 8011e24:	0801c360 	.word	0x0801c360
 8011e28:	0801c7f0 	.word	0x0801c7f0
 8011e2c:	0801c3a4 	.word	0x0801c3a4
 8011e30:	2001bc8c 	.word	0x2001bc8c
 8011e34:	2001bc98 	.word	0x2001bc98
 8011e38:	0801c820 	.word	0x0801c820
 8011e3c:	0801c848 	.word	0x0801c848

08011e40 <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 8011e40:	b580      	push	{r7, lr}
 8011e42:	b082      	sub	sp, #8
 8011e44:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 8011e46:	4b2d      	ldr	r3, [pc, #180]	; (8011efc <tcp_fasttmr+0xbc>)
 8011e48:	781b      	ldrb	r3, [r3, #0]
 8011e4a:	3301      	adds	r3, #1
 8011e4c:	b2da      	uxtb	r2, r3
 8011e4e:	4b2b      	ldr	r3, [pc, #172]	; (8011efc <tcp_fasttmr+0xbc>)
 8011e50:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 8011e52:	4b2b      	ldr	r3, [pc, #172]	; (8011f00 <tcp_fasttmr+0xc0>)
 8011e54:	681b      	ldr	r3, [r3, #0]
 8011e56:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8011e58:	e048      	b.n	8011eec <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 8011e5a:	687b      	ldr	r3, [r7, #4]
 8011e5c:	7f9a      	ldrb	r2, [r3, #30]
 8011e5e:	4b27      	ldr	r3, [pc, #156]	; (8011efc <tcp_fasttmr+0xbc>)
 8011e60:	781b      	ldrb	r3, [r3, #0]
 8011e62:	429a      	cmp	r2, r3
 8011e64:	d03f      	beq.n	8011ee6 <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 8011e66:	4b25      	ldr	r3, [pc, #148]	; (8011efc <tcp_fasttmr+0xbc>)
 8011e68:	781a      	ldrb	r2, [r3, #0]
 8011e6a:	687b      	ldr	r3, [r7, #4]
 8011e6c:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 8011e6e:	687b      	ldr	r3, [r7, #4]
 8011e70:	8b5b      	ldrh	r3, [r3, #26]
 8011e72:	f003 0301 	and.w	r3, r3, #1
 8011e76:	2b00      	cmp	r3, #0
 8011e78:	d010      	beq.n	8011e9c <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 8011e7a:	687b      	ldr	r3, [r7, #4]
 8011e7c:	8b5b      	ldrh	r3, [r3, #26]
 8011e7e:	f043 0302 	orr.w	r3, r3, #2
 8011e82:	b29a      	uxth	r2, r3
 8011e84:	687b      	ldr	r3, [r7, #4]
 8011e86:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 8011e88:	6878      	ldr	r0, [r7, #4]
 8011e8a:	f003 ffdb 	bl	8015e44 <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8011e8e:	687b      	ldr	r3, [r7, #4]
 8011e90:	8b5b      	ldrh	r3, [r3, #26]
 8011e92:	f023 0303 	bic.w	r3, r3, #3
 8011e96:	b29a      	uxth	r2, r3
 8011e98:	687b      	ldr	r3, [r7, #4]
 8011e9a:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 8011e9c:	687b      	ldr	r3, [r7, #4]
 8011e9e:	8b5b      	ldrh	r3, [r3, #26]
 8011ea0:	f003 0308 	and.w	r3, r3, #8
 8011ea4:	2b00      	cmp	r3, #0
 8011ea6:	d009      	beq.n	8011ebc <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 8011ea8:	687b      	ldr	r3, [r7, #4]
 8011eaa:	8b5b      	ldrh	r3, [r3, #26]
 8011eac:	f023 0308 	bic.w	r3, r3, #8
 8011eb0:	b29a      	uxth	r2, r3
 8011eb2:	687b      	ldr	r3, [r7, #4]
 8011eb4:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 8011eb6:	6878      	ldr	r0, [r7, #4]
 8011eb8:	f7ff f918 	bl	80110ec <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 8011ebc:	687b      	ldr	r3, [r7, #4]
 8011ebe:	68db      	ldr	r3, [r3, #12]
 8011ec0:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 8011ec2:	687b      	ldr	r3, [r7, #4]
 8011ec4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8011ec6:	2b00      	cmp	r3, #0
 8011ec8:	d00a      	beq.n	8011ee0 <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 8011eca:	4b0e      	ldr	r3, [pc, #56]	; (8011f04 <tcp_fasttmr+0xc4>)
 8011ecc:	2200      	movs	r2, #0
 8011ece:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 8011ed0:	6878      	ldr	r0, [r7, #4]
 8011ed2:	f000 f819 	bl	8011f08 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 8011ed6:	4b0b      	ldr	r3, [pc, #44]	; (8011f04 <tcp_fasttmr+0xc4>)
 8011ed8:	781b      	ldrb	r3, [r3, #0]
 8011eda:	2b00      	cmp	r3, #0
 8011edc:	d000      	beq.n	8011ee0 <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 8011ede:	e7b8      	b.n	8011e52 <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 8011ee0:	683b      	ldr	r3, [r7, #0]
 8011ee2:	607b      	str	r3, [r7, #4]
 8011ee4:	e002      	b.n	8011eec <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 8011ee6:	687b      	ldr	r3, [r7, #4]
 8011ee8:	68db      	ldr	r3, [r3, #12]
 8011eea:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8011eec:	687b      	ldr	r3, [r7, #4]
 8011eee:	2b00      	cmp	r3, #0
 8011ef0:	d1b3      	bne.n	8011e5a <tcp_fasttmr+0x1a>
    }
  }
}
 8011ef2:	bf00      	nop
 8011ef4:	bf00      	nop
 8011ef6:	3708      	adds	r7, #8
 8011ef8:	46bd      	mov	sp, r7
 8011efa:	bd80      	pop	{r7, pc}
 8011efc:	2000094a 	.word	0x2000094a
 8011f00:	2001bc88 	.word	0x2001bc88
 8011f04:	2001bc84 	.word	0x2001bc84

08011f08 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 8011f08:	b590      	push	{r4, r7, lr}
 8011f0a:	b085      	sub	sp, #20
 8011f0c:	af00      	add	r7, sp, #0
 8011f0e:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 8011f10:	687b      	ldr	r3, [r7, #4]
 8011f12:	2b00      	cmp	r3, #0
 8011f14:	d109      	bne.n	8011f2a <tcp_process_refused_data+0x22>
 8011f16:	4b38      	ldr	r3, [pc, #224]	; (8011ff8 <tcp_process_refused_data+0xf0>)
 8011f18:	f240 6209 	movw	r2, #1545	; 0x609
 8011f1c:	4937      	ldr	r1, [pc, #220]	; (8011ffc <tcp_process_refused_data+0xf4>)
 8011f1e:	4838      	ldr	r0, [pc, #224]	; (8012000 <tcp_process_refused_data+0xf8>)
 8011f20:	f008 f8de 	bl	801a0e0 <iprintf>
 8011f24:	f06f 030f 	mvn.w	r3, #15
 8011f28:	e061      	b.n	8011fee <tcp_process_refused_data+0xe6>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 8011f2a:	687b      	ldr	r3, [r7, #4]
 8011f2c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8011f2e:	7b5b      	ldrb	r3, [r3, #13]
 8011f30:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 8011f32:	687b      	ldr	r3, [r7, #4]
 8011f34:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8011f36:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 8011f38:	687b      	ldr	r3, [r7, #4]
 8011f3a:	2200      	movs	r2, #0
 8011f3c:	679a      	str	r2, [r3, #120]	; 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 8011f3e:	687b      	ldr	r3, [r7, #4]
 8011f40:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8011f44:	2b00      	cmp	r3, #0
 8011f46:	d00b      	beq.n	8011f60 <tcp_process_refused_data+0x58>
 8011f48:	687b      	ldr	r3, [r7, #4]
 8011f4a:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8011f4e:	687b      	ldr	r3, [r7, #4]
 8011f50:	6918      	ldr	r0, [r3, #16]
 8011f52:	2300      	movs	r3, #0
 8011f54:	68ba      	ldr	r2, [r7, #8]
 8011f56:	6879      	ldr	r1, [r7, #4]
 8011f58:	47a0      	blx	r4
 8011f5a:	4603      	mov	r3, r0
 8011f5c:	73fb      	strb	r3, [r7, #15]
 8011f5e:	e007      	b.n	8011f70 <tcp_process_refused_data+0x68>
 8011f60:	2300      	movs	r3, #0
 8011f62:	68ba      	ldr	r2, [r7, #8]
 8011f64:	6879      	ldr	r1, [r7, #4]
 8011f66:	2000      	movs	r0, #0
 8011f68:	f000 f8a6 	bl	80120b8 <tcp_recv_null>
 8011f6c:	4603      	mov	r3, r0
 8011f6e:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 8011f70:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011f74:	2b00      	cmp	r3, #0
 8011f76:	d12b      	bne.n	8011fd0 <tcp_process_refused_data+0xc8>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 8011f78:	7bbb      	ldrb	r3, [r7, #14]
 8011f7a:	f003 0320 	and.w	r3, r3, #32
 8011f7e:	2b00      	cmp	r3, #0
 8011f80:	d034      	beq.n	8011fec <tcp_process_refused_data+0xe4>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8011f82:	687b      	ldr	r3, [r7, #4]
 8011f84:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8011f86:	f640 7228 	movw	r2, #3880	; 0xf28
 8011f8a:	4293      	cmp	r3, r2
 8011f8c:	d005      	beq.n	8011f9a <tcp_process_refused_data+0x92>
          pcb->rcv_wnd++;
 8011f8e:	687b      	ldr	r3, [r7, #4]
 8011f90:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8011f92:	3301      	adds	r3, #1
 8011f94:	b29a      	uxth	r2, r3
 8011f96:	687b      	ldr	r3, [r7, #4]
 8011f98:	851a      	strh	r2, [r3, #40]	; 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 8011f9a:	687b      	ldr	r3, [r7, #4]
 8011f9c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8011fa0:	2b00      	cmp	r3, #0
 8011fa2:	d00b      	beq.n	8011fbc <tcp_process_refused_data+0xb4>
 8011fa4:	687b      	ldr	r3, [r7, #4]
 8011fa6:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8011faa:	687b      	ldr	r3, [r7, #4]
 8011fac:	6918      	ldr	r0, [r3, #16]
 8011fae:	2300      	movs	r3, #0
 8011fb0:	2200      	movs	r2, #0
 8011fb2:	6879      	ldr	r1, [r7, #4]
 8011fb4:	47a0      	blx	r4
 8011fb6:	4603      	mov	r3, r0
 8011fb8:	73fb      	strb	r3, [r7, #15]
 8011fba:	e001      	b.n	8011fc0 <tcp_process_refused_data+0xb8>
 8011fbc:	2300      	movs	r3, #0
 8011fbe:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 8011fc0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011fc4:	f113 0f0d 	cmn.w	r3, #13
 8011fc8:	d110      	bne.n	8011fec <tcp_process_refused_data+0xe4>
          return ERR_ABRT;
 8011fca:	f06f 030c 	mvn.w	r3, #12
 8011fce:	e00e      	b.n	8011fee <tcp_process_refused_data+0xe6>
        }
      }
    } else if (err == ERR_ABRT) {
 8011fd0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011fd4:	f113 0f0d 	cmn.w	r3, #13
 8011fd8:	d102      	bne.n	8011fe0 <tcp_process_refused_data+0xd8>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 8011fda:	f06f 030c 	mvn.w	r3, #12
 8011fde:	e006      	b.n	8011fee <tcp_process_refused_data+0xe6>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 8011fe0:	687b      	ldr	r3, [r7, #4]
 8011fe2:	68ba      	ldr	r2, [r7, #8]
 8011fe4:	679a      	str	r2, [r3, #120]	; 0x78
      return ERR_INPROGRESS;
 8011fe6:	f06f 0304 	mvn.w	r3, #4
 8011fea:	e000      	b.n	8011fee <tcp_process_refused_data+0xe6>
    }
  }
  return ERR_OK;
 8011fec:	2300      	movs	r3, #0
}
 8011fee:	4618      	mov	r0, r3
 8011ff0:	3714      	adds	r7, #20
 8011ff2:	46bd      	mov	sp, r7
 8011ff4:	bd90      	pop	{r4, r7, pc}
 8011ff6:	bf00      	nop
 8011ff8:	0801c360 	.word	0x0801c360
 8011ffc:	0801c870 	.word	0x0801c870
 8012000:	0801c3a4 	.word	0x0801c3a4

08012004 <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 8012004:	b580      	push	{r7, lr}
 8012006:	b084      	sub	sp, #16
 8012008:	af00      	add	r7, sp, #0
 801200a:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 801200c:	e007      	b.n	801201e <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 801200e:	687b      	ldr	r3, [r7, #4]
 8012010:	681b      	ldr	r3, [r3, #0]
 8012012:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 8012014:	6878      	ldr	r0, [r7, #4]
 8012016:	f000 f80a 	bl	801202e <tcp_seg_free>
    seg = next;
 801201a:	68fb      	ldr	r3, [r7, #12]
 801201c:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 801201e:	687b      	ldr	r3, [r7, #4]
 8012020:	2b00      	cmp	r3, #0
 8012022:	d1f4      	bne.n	801200e <tcp_segs_free+0xa>
  }
}
 8012024:	bf00      	nop
 8012026:	bf00      	nop
 8012028:	3710      	adds	r7, #16
 801202a:	46bd      	mov	sp, r7
 801202c:	bd80      	pop	{r7, pc}

0801202e <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 801202e:	b580      	push	{r7, lr}
 8012030:	b082      	sub	sp, #8
 8012032:	af00      	add	r7, sp, #0
 8012034:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 8012036:	687b      	ldr	r3, [r7, #4]
 8012038:	2b00      	cmp	r3, #0
 801203a:	d00c      	beq.n	8012056 <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 801203c:	687b      	ldr	r3, [r7, #4]
 801203e:	685b      	ldr	r3, [r3, #4]
 8012040:	2b00      	cmp	r3, #0
 8012042:	d004      	beq.n	801204e <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 8012044:	687b      	ldr	r3, [r7, #4]
 8012046:	685b      	ldr	r3, [r3, #4]
 8012048:	4618      	mov	r0, r3
 801204a:	f7fe fb89 	bl	8010760 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 801204e:	6879      	ldr	r1, [r7, #4]
 8012050:	2003      	movs	r0, #3
 8012052:	f7fd fd73 	bl	800fb3c <memp_free>
  }
}
 8012056:	bf00      	nop
 8012058:	3708      	adds	r7, #8
 801205a:	46bd      	mov	sp, r7
 801205c:	bd80      	pop	{r7, pc}
	...

08012060 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 8012060:	b580      	push	{r7, lr}
 8012062:	b084      	sub	sp, #16
 8012064:	af00      	add	r7, sp, #0
 8012066:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 8012068:	687b      	ldr	r3, [r7, #4]
 801206a:	2b00      	cmp	r3, #0
 801206c:	d106      	bne.n	801207c <tcp_seg_copy+0x1c>
 801206e:	4b0f      	ldr	r3, [pc, #60]	; (80120ac <tcp_seg_copy+0x4c>)
 8012070:	f240 6282 	movw	r2, #1666	; 0x682
 8012074:	490e      	ldr	r1, [pc, #56]	; (80120b0 <tcp_seg_copy+0x50>)
 8012076:	480f      	ldr	r0, [pc, #60]	; (80120b4 <tcp_seg_copy+0x54>)
 8012078:	f008 f832 	bl	801a0e0 <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 801207c:	2003      	movs	r0, #3
 801207e:	f7fd fd11 	bl	800faa4 <memp_malloc>
 8012082:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 8012084:	68fb      	ldr	r3, [r7, #12]
 8012086:	2b00      	cmp	r3, #0
 8012088:	d101      	bne.n	801208e <tcp_seg_copy+0x2e>
    return NULL;
 801208a:	2300      	movs	r3, #0
 801208c:	e00a      	b.n	80120a4 <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 801208e:	2210      	movs	r2, #16
 8012090:	6879      	ldr	r1, [r7, #4]
 8012092:	68f8      	ldr	r0, [r7, #12]
 8012094:	f007 ff64 	bl	8019f60 <memcpy>
  pbuf_ref(cseg->p);
 8012098:	68fb      	ldr	r3, [r7, #12]
 801209a:	685b      	ldr	r3, [r3, #4]
 801209c:	4618      	mov	r0, r3
 801209e:	f7fe fbff 	bl	80108a0 <pbuf_ref>
  return cseg;
 80120a2:	68fb      	ldr	r3, [r7, #12]
}
 80120a4:	4618      	mov	r0, r3
 80120a6:	3710      	adds	r7, #16
 80120a8:	46bd      	mov	sp, r7
 80120aa:	bd80      	pop	{r7, pc}
 80120ac:	0801c360 	.word	0x0801c360
 80120b0:	0801c8b4 	.word	0x0801c8b4
 80120b4:	0801c3a4 	.word	0x0801c3a4

080120b8 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 80120b8:	b580      	push	{r7, lr}
 80120ba:	b084      	sub	sp, #16
 80120bc:	af00      	add	r7, sp, #0
 80120be:	60f8      	str	r0, [r7, #12]
 80120c0:	60b9      	str	r1, [r7, #8]
 80120c2:	607a      	str	r2, [r7, #4]
 80120c4:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 80120c6:	68bb      	ldr	r3, [r7, #8]
 80120c8:	2b00      	cmp	r3, #0
 80120ca:	d109      	bne.n	80120e0 <tcp_recv_null+0x28>
 80120cc:	4b12      	ldr	r3, [pc, #72]	; (8012118 <tcp_recv_null+0x60>)
 80120ce:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 80120d2:	4912      	ldr	r1, [pc, #72]	; (801211c <tcp_recv_null+0x64>)
 80120d4:	4812      	ldr	r0, [pc, #72]	; (8012120 <tcp_recv_null+0x68>)
 80120d6:	f008 f803 	bl	801a0e0 <iprintf>
 80120da:	f06f 030f 	mvn.w	r3, #15
 80120de:	e016      	b.n	801210e <tcp_recv_null+0x56>

  if (p != NULL) {
 80120e0:	687b      	ldr	r3, [r7, #4]
 80120e2:	2b00      	cmp	r3, #0
 80120e4:	d009      	beq.n	80120fa <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 80120e6:	687b      	ldr	r3, [r7, #4]
 80120e8:	891b      	ldrh	r3, [r3, #8]
 80120ea:	4619      	mov	r1, r3
 80120ec:	68b8      	ldr	r0, [r7, #8]
 80120ee:	f7ff f9b7 	bl	8011460 <tcp_recved>
    pbuf_free(p);
 80120f2:	6878      	ldr	r0, [r7, #4]
 80120f4:	f7fe fb34 	bl	8010760 <pbuf_free>
 80120f8:	e008      	b.n	801210c <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 80120fa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80120fe:	2b00      	cmp	r3, #0
 8012100:	d104      	bne.n	801210c <tcp_recv_null+0x54>
    return tcp_close(pcb);
 8012102:	68b8      	ldr	r0, [r7, #8]
 8012104:	f7ff f85c 	bl	80111c0 <tcp_close>
 8012108:	4603      	mov	r3, r0
 801210a:	e000      	b.n	801210e <tcp_recv_null+0x56>
  }
  return ERR_OK;
 801210c:	2300      	movs	r3, #0
}
 801210e:	4618      	mov	r0, r3
 8012110:	3710      	adds	r7, #16
 8012112:	46bd      	mov	sp, r7
 8012114:	bd80      	pop	{r7, pc}
 8012116:	bf00      	nop
 8012118:	0801c360 	.word	0x0801c360
 801211c:	0801c8d0 	.word	0x0801c8d0
 8012120:	0801c3a4 	.word	0x0801c3a4

08012124 <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 8012124:	b580      	push	{r7, lr}
 8012126:	b086      	sub	sp, #24
 8012128:	af00      	add	r7, sp, #0
 801212a:	4603      	mov	r3, r0
 801212c:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 801212e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8012132:	2b00      	cmp	r3, #0
 8012134:	db01      	blt.n	801213a <tcp_kill_prio+0x16>
 8012136:	79fb      	ldrb	r3, [r7, #7]
 8012138:	e000      	b.n	801213c <tcp_kill_prio+0x18>
 801213a:	237f      	movs	r3, #127	; 0x7f
 801213c:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 801213e:	7afb      	ldrb	r3, [r7, #11]
 8012140:	2b00      	cmp	r3, #0
 8012142:	d034      	beq.n	80121ae <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 8012144:	7afb      	ldrb	r3, [r7, #11]
 8012146:	3b01      	subs	r3, #1
 8012148:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 801214a:	2300      	movs	r3, #0
 801214c:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 801214e:	2300      	movs	r3, #0
 8012150:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8012152:	4b19      	ldr	r3, [pc, #100]	; (80121b8 <tcp_kill_prio+0x94>)
 8012154:	681b      	ldr	r3, [r3, #0]
 8012156:	617b      	str	r3, [r7, #20]
 8012158:	e01f      	b.n	801219a <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 801215a:	697b      	ldr	r3, [r7, #20]
 801215c:	7d5b      	ldrb	r3, [r3, #21]
 801215e:	7afa      	ldrb	r2, [r7, #11]
 8012160:	429a      	cmp	r2, r3
 8012162:	d80c      	bhi.n	801217e <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8012164:	697b      	ldr	r3, [r7, #20]
 8012166:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 8012168:	7afa      	ldrb	r2, [r7, #11]
 801216a:	429a      	cmp	r2, r3
 801216c:	d112      	bne.n	8012194 <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 801216e:	4b13      	ldr	r3, [pc, #76]	; (80121bc <tcp_kill_prio+0x98>)
 8012170:	681a      	ldr	r2, [r3, #0]
 8012172:	697b      	ldr	r3, [r7, #20]
 8012174:	6a1b      	ldr	r3, [r3, #32]
 8012176:	1ad3      	subs	r3, r2, r3
 8012178:	68fa      	ldr	r2, [r7, #12]
 801217a:	429a      	cmp	r2, r3
 801217c:	d80a      	bhi.n	8012194 <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 801217e:	4b0f      	ldr	r3, [pc, #60]	; (80121bc <tcp_kill_prio+0x98>)
 8012180:	681a      	ldr	r2, [r3, #0]
 8012182:	697b      	ldr	r3, [r7, #20]
 8012184:	6a1b      	ldr	r3, [r3, #32]
 8012186:	1ad3      	subs	r3, r2, r3
 8012188:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 801218a:	697b      	ldr	r3, [r7, #20]
 801218c:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 801218e:	697b      	ldr	r3, [r7, #20]
 8012190:	7d5b      	ldrb	r3, [r3, #21]
 8012192:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8012194:	697b      	ldr	r3, [r7, #20]
 8012196:	68db      	ldr	r3, [r3, #12]
 8012198:	617b      	str	r3, [r7, #20]
 801219a:	697b      	ldr	r3, [r7, #20]
 801219c:	2b00      	cmp	r3, #0
 801219e:	d1dc      	bne.n	801215a <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 80121a0:	693b      	ldr	r3, [r7, #16]
 80121a2:	2b00      	cmp	r3, #0
 80121a4:	d004      	beq.n	80121b0 <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 80121a6:	6938      	ldr	r0, [r7, #16]
 80121a8:	f7ff f8f4 	bl	8011394 <tcp_abort>
 80121ac:	e000      	b.n	80121b0 <tcp_kill_prio+0x8c>
    return;
 80121ae:	bf00      	nop
  }
}
 80121b0:	3718      	adds	r7, #24
 80121b2:	46bd      	mov	sp, r7
 80121b4:	bd80      	pop	{r7, pc}
 80121b6:	bf00      	nop
 80121b8:	2001bc88 	.word	0x2001bc88
 80121bc:	2001bc8c 	.word	0x2001bc8c

080121c0 <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 80121c0:	b580      	push	{r7, lr}
 80121c2:	b086      	sub	sp, #24
 80121c4:	af00      	add	r7, sp, #0
 80121c6:	4603      	mov	r3, r0
 80121c8:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 80121ca:	79fb      	ldrb	r3, [r7, #7]
 80121cc:	2b08      	cmp	r3, #8
 80121ce:	d009      	beq.n	80121e4 <tcp_kill_state+0x24>
 80121d0:	79fb      	ldrb	r3, [r7, #7]
 80121d2:	2b09      	cmp	r3, #9
 80121d4:	d006      	beq.n	80121e4 <tcp_kill_state+0x24>
 80121d6:	4b1a      	ldr	r3, [pc, #104]	; (8012240 <tcp_kill_state+0x80>)
 80121d8:	f240 62dd 	movw	r2, #1757	; 0x6dd
 80121dc:	4919      	ldr	r1, [pc, #100]	; (8012244 <tcp_kill_state+0x84>)
 80121de:	481a      	ldr	r0, [pc, #104]	; (8012248 <tcp_kill_state+0x88>)
 80121e0:	f007 ff7e 	bl	801a0e0 <iprintf>

  inactivity = 0;
 80121e4:	2300      	movs	r3, #0
 80121e6:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 80121e8:	2300      	movs	r3, #0
 80121ea:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80121ec:	4b17      	ldr	r3, [pc, #92]	; (801224c <tcp_kill_state+0x8c>)
 80121ee:	681b      	ldr	r3, [r3, #0]
 80121f0:	617b      	str	r3, [r7, #20]
 80121f2:	e017      	b.n	8012224 <tcp_kill_state+0x64>
    if (pcb->state == state) {
 80121f4:	697b      	ldr	r3, [r7, #20]
 80121f6:	7d1b      	ldrb	r3, [r3, #20]
 80121f8:	79fa      	ldrb	r2, [r7, #7]
 80121fa:	429a      	cmp	r2, r3
 80121fc:	d10f      	bne.n	801221e <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 80121fe:	4b14      	ldr	r3, [pc, #80]	; (8012250 <tcp_kill_state+0x90>)
 8012200:	681a      	ldr	r2, [r3, #0]
 8012202:	697b      	ldr	r3, [r7, #20]
 8012204:	6a1b      	ldr	r3, [r3, #32]
 8012206:	1ad3      	subs	r3, r2, r3
 8012208:	68fa      	ldr	r2, [r7, #12]
 801220a:	429a      	cmp	r2, r3
 801220c:	d807      	bhi.n	801221e <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 801220e:	4b10      	ldr	r3, [pc, #64]	; (8012250 <tcp_kill_state+0x90>)
 8012210:	681a      	ldr	r2, [r3, #0]
 8012212:	697b      	ldr	r3, [r7, #20]
 8012214:	6a1b      	ldr	r3, [r3, #32]
 8012216:	1ad3      	subs	r3, r2, r3
 8012218:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 801221a:	697b      	ldr	r3, [r7, #20]
 801221c:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801221e:	697b      	ldr	r3, [r7, #20]
 8012220:	68db      	ldr	r3, [r3, #12]
 8012222:	617b      	str	r3, [r7, #20]
 8012224:	697b      	ldr	r3, [r7, #20]
 8012226:	2b00      	cmp	r3, #0
 8012228:	d1e4      	bne.n	80121f4 <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 801222a:	693b      	ldr	r3, [r7, #16]
 801222c:	2b00      	cmp	r3, #0
 801222e:	d003      	beq.n	8012238 <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 8012230:	2100      	movs	r1, #0
 8012232:	6938      	ldr	r0, [r7, #16]
 8012234:	f7fe fff0 	bl	8011218 <tcp_abandon>
  }
}
 8012238:	bf00      	nop
 801223a:	3718      	adds	r7, #24
 801223c:	46bd      	mov	sp, r7
 801223e:	bd80      	pop	{r7, pc}
 8012240:	0801c360 	.word	0x0801c360
 8012244:	0801c8ec 	.word	0x0801c8ec
 8012248:	0801c3a4 	.word	0x0801c3a4
 801224c:	2001bc88 	.word	0x2001bc88
 8012250:	2001bc8c 	.word	0x2001bc8c

08012254 <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 8012254:	b580      	push	{r7, lr}
 8012256:	b084      	sub	sp, #16
 8012258:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 801225a:	2300      	movs	r3, #0
 801225c:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 801225e:	2300      	movs	r3, #0
 8012260:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8012262:	4b12      	ldr	r3, [pc, #72]	; (80122ac <tcp_kill_timewait+0x58>)
 8012264:	681b      	ldr	r3, [r3, #0]
 8012266:	60fb      	str	r3, [r7, #12]
 8012268:	e012      	b.n	8012290 <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 801226a:	4b11      	ldr	r3, [pc, #68]	; (80122b0 <tcp_kill_timewait+0x5c>)
 801226c:	681a      	ldr	r2, [r3, #0]
 801226e:	68fb      	ldr	r3, [r7, #12]
 8012270:	6a1b      	ldr	r3, [r3, #32]
 8012272:	1ad3      	subs	r3, r2, r3
 8012274:	687a      	ldr	r2, [r7, #4]
 8012276:	429a      	cmp	r2, r3
 8012278:	d807      	bhi.n	801228a <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 801227a:	4b0d      	ldr	r3, [pc, #52]	; (80122b0 <tcp_kill_timewait+0x5c>)
 801227c:	681a      	ldr	r2, [r3, #0]
 801227e:	68fb      	ldr	r3, [r7, #12]
 8012280:	6a1b      	ldr	r3, [r3, #32]
 8012282:	1ad3      	subs	r3, r2, r3
 8012284:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 8012286:	68fb      	ldr	r3, [r7, #12]
 8012288:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 801228a:	68fb      	ldr	r3, [r7, #12]
 801228c:	68db      	ldr	r3, [r3, #12]
 801228e:	60fb      	str	r3, [r7, #12]
 8012290:	68fb      	ldr	r3, [r7, #12]
 8012292:	2b00      	cmp	r3, #0
 8012294:	d1e9      	bne.n	801226a <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 8012296:	68bb      	ldr	r3, [r7, #8]
 8012298:	2b00      	cmp	r3, #0
 801229a:	d002      	beq.n	80122a2 <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 801229c:	68b8      	ldr	r0, [r7, #8]
 801229e:	f7ff f879 	bl	8011394 <tcp_abort>
  }
}
 80122a2:	bf00      	nop
 80122a4:	3710      	adds	r7, #16
 80122a6:	46bd      	mov	sp, r7
 80122a8:	bd80      	pop	{r7, pc}
 80122aa:	bf00      	nop
 80122ac:	2001bc98 	.word	0x2001bc98
 80122b0:	2001bc8c 	.word	0x2001bc8c

080122b4 <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 80122b4:	b580      	push	{r7, lr}
 80122b6:	b082      	sub	sp, #8
 80122b8:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 80122ba:	4b10      	ldr	r3, [pc, #64]	; (80122fc <tcp_handle_closepend+0x48>)
 80122bc:	681b      	ldr	r3, [r3, #0]
 80122be:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 80122c0:	e014      	b.n	80122ec <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 80122c2:	687b      	ldr	r3, [r7, #4]
 80122c4:	68db      	ldr	r3, [r3, #12]
 80122c6:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 80122c8:	687b      	ldr	r3, [r7, #4]
 80122ca:	8b5b      	ldrh	r3, [r3, #26]
 80122cc:	f003 0308 	and.w	r3, r3, #8
 80122d0:	2b00      	cmp	r3, #0
 80122d2:	d009      	beq.n	80122e8 <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 80122d4:	687b      	ldr	r3, [r7, #4]
 80122d6:	8b5b      	ldrh	r3, [r3, #26]
 80122d8:	f023 0308 	bic.w	r3, r3, #8
 80122dc:	b29a      	uxth	r2, r3
 80122de:	687b      	ldr	r3, [r7, #4]
 80122e0:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 80122e2:	6878      	ldr	r0, [r7, #4]
 80122e4:	f7fe ff02 	bl	80110ec <tcp_close_shutdown_fin>
    }
    pcb = next;
 80122e8:	683b      	ldr	r3, [r7, #0]
 80122ea:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 80122ec:	687b      	ldr	r3, [r7, #4]
 80122ee:	2b00      	cmp	r3, #0
 80122f0:	d1e7      	bne.n	80122c2 <tcp_handle_closepend+0xe>
  }
}
 80122f2:	bf00      	nop
 80122f4:	bf00      	nop
 80122f6:	3708      	adds	r7, #8
 80122f8:	46bd      	mov	sp, r7
 80122fa:	bd80      	pop	{r7, pc}
 80122fc:	2001bc88 	.word	0x2001bc88

08012300 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 8012300:	b580      	push	{r7, lr}
 8012302:	b084      	sub	sp, #16
 8012304:	af00      	add	r7, sp, #0
 8012306:	4603      	mov	r3, r0
 8012308:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 801230a:	2001      	movs	r0, #1
 801230c:	f7fd fbca 	bl	800faa4 <memp_malloc>
 8012310:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 8012312:	68fb      	ldr	r3, [r7, #12]
 8012314:	2b00      	cmp	r3, #0
 8012316:	d126      	bne.n	8012366 <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 8012318:	f7ff ffcc 	bl	80122b4 <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 801231c:	f7ff ff9a 	bl	8012254 <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8012320:	2001      	movs	r0, #1
 8012322:	f7fd fbbf 	bl	800faa4 <memp_malloc>
 8012326:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 8012328:	68fb      	ldr	r3, [r7, #12]
 801232a:	2b00      	cmp	r3, #0
 801232c:	d11b      	bne.n	8012366 <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 801232e:	2009      	movs	r0, #9
 8012330:	f7ff ff46 	bl	80121c0 <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8012334:	2001      	movs	r0, #1
 8012336:	f7fd fbb5 	bl	800faa4 <memp_malloc>
 801233a:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 801233c:	68fb      	ldr	r3, [r7, #12]
 801233e:	2b00      	cmp	r3, #0
 8012340:	d111      	bne.n	8012366 <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 8012342:	2008      	movs	r0, #8
 8012344:	f7ff ff3c 	bl	80121c0 <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8012348:	2001      	movs	r0, #1
 801234a:	f7fd fbab 	bl	800faa4 <memp_malloc>
 801234e:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 8012350:	68fb      	ldr	r3, [r7, #12]
 8012352:	2b00      	cmp	r3, #0
 8012354:	d107      	bne.n	8012366 <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 8012356:	79fb      	ldrb	r3, [r7, #7]
 8012358:	4618      	mov	r0, r3
 801235a:	f7ff fee3 	bl	8012124 <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 801235e:	2001      	movs	r0, #1
 8012360:	f7fd fba0 	bl	800faa4 <memp_malloc>
 8012364:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 8012366:	68fb      	ldr	r3, [r7, #12]
 8012368:	2b00      	cmp	r3, #0
 801236a:	d03f      	beq.n	80123ec <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 801236c:	229c      	movs	r2, #156	; 0x9c
 801236e:	2100      	movs	r1, #0
 8012370:	68f8      	ldr	r0, [r7, #12]
 8012372:	f007 fe03 	bl	8019f7c <memset>
    pcb->prio = prio;
 8012376:	68fb      	ldr	r3, [r7, #12]
 8012378:	79fa      	ldrb	r2, [r7, #7]
 801237a:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 801237c:	68fb      	ldr	r3, [r7, #12]
 801237e:	f640 7228 	movw	r2, #3880	; 0xf28
 8012382:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 8012386:	68fb      	ldr	r3, [r7, #12]
 8012388:	f640 7228 	movw	r2, #3880	; 0xf28
 801238c:	855a      	strh	r2, [r3, #42]	; 0x2a
 801238e:	68fb      	ldr	r3, [r7, #12]
 8012390:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8012392:	68fb      	ldr	r3, [r7, #12]
 8012394:	851a      	strh	r2, [r3, #40]	; 0x28
    pcb->ttl = TCP_TTL;
 8012396:	68fb      	ldr	r3, [r7, #12]
 8012398:	22ff      	movs	r2, #255	; 0xff
 801239a:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 801239c:	68fb      	ldr	r3, [r7, #12]
 801239e:	f44f 7206 	mov.w	r2, #536	; 0x218
 80123a2:	865a      	strh	r2, [r3, #50]	; 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 80123a4:	68fb      	ldr	r3, [r7, #12]
 80123a6:	2206      	movs	r2, #6
 80123a8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 80123ac:	68fb      	ldr	r3, [r7, #12]
 80123ae:	2206      	movs	r2, #6
 80123b0:	87da      	strh	r2, [r3, #62]	; 0x3e
    pcb->rtime = -1;
 80123b2:	68fb      	ldr	r3, [r7, #12]
 80123b4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80123b8:	861a      	strh	r2, [r3, #48]	; 0x30
    pcb->cwnd = 1;
 80123ba:	68fb      	ldr	r3, [r7, #12]
 80123bc:	2201      	movs	r2, #1
 80123be:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    pcb->tmr = tcp_ticks;
 80123c2:	4b0d      	ldr	r3, [pc, #52]	; (80123f8 <tcp_alloc+0xf8>)
 80123c4:	681a      	ldr	r2, [r3, #0]
 80123c6:	68fb      	ldr	r3, [r7, #12]
 80123c8:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 80123ca:	4b0c      	ldr	r3, [pc, #48]	; (80123fc <tcp_alloc+0xfc>)
 80123cc:	781a      	ldrb	r2, [r3, #0]
 80123ce:	68fb      	ldr	r3, [r7, #12]
 80123d0:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 80123d2:	68fb      	ldr	r3, [r7, #12]
 80123d4:	f640 7228 	movw	r2, #3880	; 0xf28
 80123d8:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 80123dc:	68fb      	ldr	r3, [r7, #12]
 80123de:	4a08      	ldr	r2, [pc, #32]	; (8012400 <tcp_alloc+0x100>)
 80123e0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 80123e4:	68fb      	ldr	r3, [r7, #12]
 80123e6:	4a07      	ldr	r2, [pc, #28]	; (8012404 <tcp_alloc+0x104>)
 80123e8:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 80123ec:	68fb      	ldr	r3, [r7, #12]
}
 80123ee:	4618      	mov	r0, r3
 80123f0:	3710      	adds	r7, #16
 80123f2:	46bd      	mov	sp, r7
 80123f4:	bd80      	pop	{r7, pc}
 80123f6:	bf00      	nop
 80123f8:	2001bc8c 	.word	0x2001bc8c
 80123fc:	2000094a 	.word	0x2000094a
 8012400:	080120b9 	.word	0x080120b9
 8012404:	006ddd00 	.word	0x006ddd00

08012408 <tcp_new>:
 *
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_new(void)
{
 8012408:	b580      	push	{r7, lr}
 801240a:	af00      	add	r7, sp, #0
  return tcp_alloc(TCP_PRIO_NORMAL);
 801240c:	2040      	movs	r0, #64	; 0x40
 801240e:	f7ff ff77 	bl	8012300 <tcp_alloc>
 8012412:	4603      	mov	r3, r0
}
 8012414:	4618      	mov	r0, r3
 8012416:	bd80      	pop	{r7, pc}

08012418 <tcp_arg>:
 * @param pcb tcp_pcb to set the callback argument
 * @param arg void pointer argument to pass to callback functions
 */
void
tcp_arg(struct tcp_pcb *pcb, void *arg)
{
 8012418:	b480      	push	{r7}
 801241a:	b083      	sub	sp, #12
 801241c:	af00      	add	r7, sp, #0
 801241e:	6078      	str	r0, [r7, #4]
 8012420:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  /* This function is allowed to be called for both listen pcbs and
     connection pcbs. */
  if (pcb != NULL) {
 8012422:	687b      	ldr	r3, [r7, #4]
 8012424:	2b00      	cmp	r3, #0
 8012426:	d002      	beq.n	801242e <tcp_arg+0x16>
    pcb->callback_arg = arg;
 8012428:	687b      	ldr	r3, [r7, #4]
 801242a:	683a      	ldr	r2, [r7, #0]
 801242c:	611a      	str	r2, [r3, #16]
  }
}
 801242e:	bf00      	nop
 8012430:	370c      	adds	r7, #12
 8012432:	46bd      	mov	sp, r7
 8012434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012438:	4770      	bx	lr
	...

0801243c <tcp_recv>:
 * @param pcb tcp_pcb to set the recv callback
 * @param recv callback function to call for this pcb when data is received
 */
void
tcp_recv(struct tcp_pcb *pcb, tcp_recv_fn recv)
{
 801243c:	b580      	push	{r7, lr}
 801243e:	b082      	sub	sp, #8
 8012440:	af00      	add	r7, sp, #0
 8012442:	6078      	str	r0, [r7, #4]
 8012444:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 8012446:	687b      	ldr	r3, [r7, #4]
 8012448:	2b00      	cmp	r3, #0
 801244a:	d00e      	beq.n	801246a <tcp_recv+0x2e>
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 801244c:	687b      	ldr	r3, [r7, #4]
 801244e:	7d1b      	ldrb	r3, [r3, #20]
 8012450:	2b01      	cmp	r3, #1
 8012452:	d106      	bne.n	8012462 <tcp_recv+0x26>
 8012454:	4b07      	ldr	r3, [pc, #28]	; (8012474 <tcp_recv+0x38>)
 8012456:	f240 72df 	movw	r2, #2015	; 0x7df
 801245a:	4907      	ldr	r1, [pc, #28]	; (8012478 <tcp_recv+0x3c>)
 801245c:	4807      	ldr	r0, [pc, #28]	; (801247c <tcp_recv+0x40>)
 801245e:	f007 fe3f 	bl	801a0e0 <iprintf>
    pcb->recv = recv;
 8012462:	687b      	ldr	r3, [r7, #4]
 8012464:	683a      	ldr	r2, [r7, #0]
 8012466:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }
}
 801246a:	bf00      	nop
 801246c:	3708      	adds	r7, #8
 801246e:	46bd      	mov	sp, r7
 8012470:	bd80      	pop	{r7, pc}
 8012472:	bf00      	nop
 8012474:	0801c360 	.word	0x0801c360
 8012478:	0801c8fc 	.word	0x0801c8fc
 801247c:	0801c3a4 	.word	0x0801c3a4

08012480 <tcp_sent>:
 * @param pcb tcp_pcb to set the sent callback
 * @param sent callback function to call for this pcb when data is successfully sent
 */
void
tcp_sent(struct tcp_pcb *pcb, tcp_sent_fn sent)
{
 8012480:	b580      	push	{r7, lr}
 8012482:	b082      	sub	sp, #8
 8012484:	af00      	add	r7, sp, #0
 8012486:	6078      	str	r0, [r7, #4]
 8012488:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 801248a:	687b      	ldr	r3, [r7, #4]
 801248c:	2b00      	cmp	r3, #0
 801248e:	d00e      	beq.n	80124ae <tcp_sent+0x2e>
    LWIP_ASSERT("invalid socket state for sent callback", pcb->state != LISTEN);
 8012490:	687b      	ldr	r3, [r7, #4]
 8012492:	7d1b      	ldrb	r3, [r3, #20]
 8012494:	2b01      	cmp	r3, #1
 8012496:	d106      	bne.n	80124a6 <tcp_sent+0x26>
 8012498:	4b07      	ldr	r3, [pc, #28]	; (80124b8 <tcp_sent+0x38>)
 801249a:	f240 72f3 	movw	r2, #2035	; 0x7f3
 801249e:	4907      	ldr	r1, [pc, #28]	; (80124bc <tcp_sent+0x3c>)
 80124a0:	4807      	ldr	r0, [pc, #28]	; (80124c0 <tcp_sent+0x40>)
 80124a2:	f007 fe1d 	bl	801a0e0 <iprintf>
    pcb->sent = sent;
 80124a6:	687b      	ldr	r3, [r7, #4]
 80124a8:	683a      	ldr	r2, [r7, #0]
 80124aa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  }
}
 80124ae:	bf00      	nop
 80124b0:	3708      	adds	r7, #8
 80124b2:	46bd      	mov	sp, r7
 80124b4:	bd80      	pop	{r7, pc}
 80124b6:	bf00      	nop
 80124b8:	0801c360 	.word	0x0801c360
 80124bc:	0801c924 	.word	0x0801c924
 80124c0:	0801c3a4 	.word	0x0801c3a4

080124c4 <tcp_err>:
 * @param err callback function to call for this pcb when a fatal error
 *        has occurred on the connection
 */
void
tcp_err(struct tcp_pcb *pcb, tcp_err_fn err)
{
 80124c4:	b580      	push	{r7, lr}
 80124c6:	b082      	sub	sp, #8
 80124c8:	af00      	add	r7, sp, #0
 80124ca:	6078      	str	r0, [r7, #4]
 80124cc:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 80124ce:	687b      	ldr	r3, [r7, #4]
 80124d0:	2b00      	cmp	r3, #0
 80124d2:	d00e      	beq.n	80124f2 <tcp_err+0x2e>
    LWIP_ASSERT("invalid socket state for err callback", pcb->state != LISTEN);
 80124d4:	687b      	ldr	r3, [r7, #4]
 80124d6:	7d1b      	ldrb	r3, [r3, #20]
 80124d8:	2b01      	cmp	r3, #1
 80124da:	d106      	bne.n	80124ea <tcp_err+0x26>
 80124dc:	4b07      	ldr	r3, [pc, #28]	; (80124fc <tcp_err+0x38>)
 80124de:	f640 020d 	movw	r2, #2061	; 0x80d
 80124e2:	4907      	ldr	r1, [pc, #28]	; (8012500 <tcp_err+0x3c>)
 80124e4:	4807      	ldr	r0, [pc, #28]	; (8012504 <tcp_err+0x40>)
 80124e6:	f007 fdfb 	bl	801a0e0 <iprintf>
    pcb->errf = err;
 80124ea:	687b      	ldr	r3, [r7, #4]
 80124ec:	683a      	ldr	r2, [r7, #0]
 80124ee:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  }
}
 80124f2:	bf00      	nop
 80124f4:	3708      	adds	r7, #8
 80124f6:	46bd      	mov	sp, r7
 80124f8:	bd80      	pop	{r7, pc}
 80124fa:	bf00      	nop
 80124fc:	0801c360 	.word	0x0801c360
 8012500:	0801c94c 	.word	0x0801c94c
 8012504:	0801c3a4 	.word	0x0801c3a4

08012508 <tcp_poll>:
 * the application may use the polling functionality to call tcp_write()
 * again when the connection has been idle for a while.
 */
void
tcp_poll(struct tcp_pcb *pcb, tcp_poll_fn poll, u8_t interval)
{
 8012508:	b580      	push	{r7, lr}
 801250a:	b084      	sub	sp, #16
 801250c:	af00      	add	r7, sp, #0
 801250e:	60f8      	str	r0, [r7, #12]
 8012510:	60b9      	str	r1, [r7, #8]
 8012512:	4613      	mov	r3, r2
 8012514:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_poll: invalid pcb", pcb != NULL, return);
 8012516:	68fb      	ldr	r3, [r7, #12]
 8012518:	2b00      	cmp	r3, #0
 801251a:	d107      	bne.n	801252c <tcp_poll+0x24>
 801251c:	4b0e      	ldr	r3, [pc, #56]	; (8012558 <tcp_poll+0x50>)
 801251e:	f640 023d 	movw	r2, #2109	; 0x83d
 8012522:	490e      	ldr	r1, [pc, #56]	; (801255c <tcp_poll+0x54>)
 8012524:	480e      	ldr	r0, [pc, #56]	; (8012560 <tcp_poll+0x58>)
 8012526:	f007 fddb 	bl	801a0e0 <iprintf>
 801252a:	e011      	b.n	8012550 <tcp_poll+0x48>
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 801252c:	68fb      	ldr	r3, [r7, #12]
 801252e:	7d1b      	ldrb	r3, [r3, #20]
 8012530:	2b01      	cmp	r3, #1
 8012532:	d106      	bne.n	8012542 <tcp_poll+0x3a>
 8012534:	4b08      	ldr	r3, [pc, #32]	; (8012558 <tcp_poll+0x50>)
 8012536:	f640 023e 	movw	r2, #2110	; 0x83e
 801253a:	490a      	ldr	r1, [pc, #40]	; (8012564 <tcp_poll+0x5c>)
 801253c:	4808      	ldr	r0, [pc, #32]	; (8012560 <tcp_poll+0x58>)
 801253e:	f007 fdcf 	bl	801a0e0 <iprintf>

#if LWIP_CALLBACK_API
  pcb->poll = poll;
 8012542:	68fb      	ldr	r3, [r7, #12]
 8012544:	68ba      	ldr	r2, [r7, #8]
 8012546:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(poll);
#endif /* LWIP_CALLBACK_API */
  pcb->pollinterval = interval;
 801254a:	68fb      	ldr	r3, [r7, #12]
 801254c:	79fa      	ldrb	r2, [r7, #7]
 801254e:	775a      	strb	r2, [r3, #29]
}
 8012550:	3710      	adds	r7, #16
 8012552:	46bd      	mov	sp, r7
 8012554:	bd80      	pop	{r7, pc}
 8012556:	bf00      	nop
 8012558:	0801c360 	.word	0x0801c360
 801255c:	0801c974 	.word	0x0801c974
 8012560:	0801c3a4 	.word	0x0801c3a4
 8012564:	0801c98c 	.word	0x0801c98c

08012568 <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 8012568:	b580      	push	{r7, lr}
 801256a:	b082      	sub	sp, #8
 801256c:	af00      	add	r7, sp, #0
 801256e:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 8012570:	687b      	ldr	r3, [r7, #4]
 8012572:	2b00      	cmp	r3, #0
 8012574:	d107      	bne.n	8012586 <tcp_pcb_purge+0x1e>
 8012576:	4b21      	ldr	r3, [pc, #132]	; (80125fc <tcp_pcb_purge+0x94>)
 8012578:	f640 0251 	movw	r2, #2129	; 0x851
 801257c:	4920      	ldr	r1, [pc, #128]	; (8012600 <tcp_pcb_purge+0x98>)
 801257e:	4821      	ldr	r0, [pc, #132]	; (8012604 <tcp_pcb_purge+0x9c>)
 8012580:	f007 fdae 	bl	801a0e0 <iprintf>
 8012584:	e037      	b.n	80125f6 <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 8012586:	687b      	ldr	r3, [r7, #4]
 8012588:	7d1b      	ldrb	r3, [r3, #20]
 801258a:	2b00      	cmp	r3, #0
 801258c:	d033      	beq.n	80125f6 <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 801258e:	687b      	ldr	r3, [r7, #4]
 8012590:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 8012592:	2b0a      	cmp	r3, #10
 8012594:	d02f      	beq.n	80125f6 <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 8012596:	687b      	ldr	r3, [r7, #4]
 8012598:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 801259a:	2b01      	cmp	r3, #1
 801259c:	d02b      	beq.n	80125f6 <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 801259e:	687b      	ldr	r3, [r7, #4]
 80125a0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80125a2:	2b00      	cmp	r3, #0
 80125a4:	d007      	beq.n	80125b6 <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 80125a6:	687b      	ldr	r3, [r7, #4]
 80125a8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80125aa:	4618      	mov	r0, r3
 80125ac:	f7fe f8d8 	bl	8010760 <pbuf_free>
      pcb->refused_data = NULL;
 80125b0:	687b      	ldr	r3, [r7, #4]
 80125b2:	2200      	movs	r2, #0
 80125b4:	679a      	str	r2, [r3, #120]	; 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 80125b6:	687b      	ldr	r3, [r7, #4]
 80125b8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80125ba:	2b00      	cmp	r3, #0
 80125bc:	d002      	beq.n	80125c4 <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 80125be:	6878      	ldr	r0, [r7, #4]
 80125c0:	f000 f986 	bl	80128d0 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 80125c4:	687b      	ldr	r3, [r7, #4]
 80125c6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80125ca:	861a      	strh	r2, [r3, #48]	; 0x30

    tcp_segs_free(pcb->unsent);
 80125cc:	687b      	ldr	r3, [r7, #4]
 80125ce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80125d0:	4618      	mov	r0, r3
 80125d2:	f7ff fd17 	bl	8012004 <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 80125d6:	687b      	ldr	r3, [r7, #4]
 80125d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80125da:	4618      	mov	r0, r3
 80125dc:	f7ff fd12 	bl	8012004 <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 80125e0:	687b      	ldr	r3, [r7, #4]
 80125e2:	2200      	movs	r2, #0
 80125e4:	66da      	str	r2, [r3, #108]	; 0x6c
 80125e6:	687b      	ldr	r3, [r7, #4]
 80125e8:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80125ea:	687b      	ldr	r3, [r7, #4]
 80125ec:	671a      	str	r2, [r3, #112]	; 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 80125ee:	687b      	ldr	r3, [r7, #4]
 80125f0:	2200      	movs	r2, #0
 80125f2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */
  }
}
 80125f6:	3708      	adds	r7, #8
 80125f8:	46bd      	mov	sp, r7
 80125fa:	bd80      	pop	{r7, pc}
 80125fc:	0801c360 	.word	0x0801c360
 8012600:	0801c9ac 	.word	0x0801c9ac
 8012604:	0801c3a4 	.word	0x0801c3a4

08012608 <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 8012608:	b580      	push	{r7, lr}
 801260a:	b084      	sub	sp, #16
 801260c:	af00      	add	r7, sp, #0
 801260e:	6078      	str	r0, [r7, #4]
 8012610:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 8012612:	683b      	ldr	r3, [r7, #0]
 8012614:	2b00      	cmp	r3, #0
 8012616:	d106      	bne.n	8012626 <tcp_pcb_remove+0x1e>
 8012618:	4b3e      	ldr	r3, [pc, #248]	; (8012714 <tcp_pcb_remove+0x10c>)
 801261a:	f640 0283 	movw	r2, #2179	; 0x883
 801261e:	493e      	ldr	r1, [pc, #248]	; (8012718 <tcp_pcb_remove+0x110>)
 8012620:	483e      	ldr	r0, [pc, #248]	; (801271c <tcp_pcb_remove+0x114>)
 8012622:	f007 fd5d 	bl	801a0e0 <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 8012626:	687b      	ldr	r3, [r7, #4]
 8012628:	2b00      	cmp	r3, #0
 801262a:	d106      	bne.n	801263a <tcp_pcb_remove+0x32>
 801262c:	4b39      	ldr	r3, [pc, #228]	; (8012714 <tcp_pcb_remove+0x10c>)
 801262e:	f640 0284 	movw	r2, #2180	; 0x884
 8012632:	493b      	ldr	r1, [pc, #236]	; (8012720 <tcp_pcb_remove+0x118>)
 8012634:	4839      	ldr	r0, [pc, #228]	; (801271c <tcp_pcb_remove+0x114>)
 8012636:	f007 fd53 	bl	801a0e0 <iprintf>

  TCP_RMV(pcblist, pcb);
 801263a:	687b      	ldr	r3, [r7, #4]
 801263c:	681b      	ldr	r3, [r3, #0]
 801263e:	683a      	ldr	r2, [r7, #0]
 8012640:	429a      	cmp	r2, r3
 8012642:	d105      	bne.n	8012650 <tcp_pcb_remove+0x48>
 8012644:	687b      	ldr	r3, [r7, #4]
 8012646:	681b      	ldr	r3, [r3, #0]
 8012648:	68da      	ldr	r2, [r3, #12]
 801264a:	687b      	ldr	r3, [r7, #4]
 801264c:	601a      	str	r2, [r3, #0]
 801264e:	e013      	b.n	8012678 <tcp_pcb_remove+0x70>
 8012650:	687b      	ldr	r3, [r7, #4]
 8012652:	681b      	ldr	r3, [r3, #0]
 8012654:	60fb      	str	r3, [r7, #12]
 8012656:	e00c      	b.n	8012672 <tcp_pcb_remove+0x6a>
 8012658:	68fb      	ldr	r3, [r7, #12]
 801265a:	68db      	ldr	r3, [r3, #12]
 801265c:	683a      	ldr	r2, [r7, #0]
 801265e:	429a      	cmp	r2, r3
 8012660:	d104      	bne.n	801266c <tcp_pcb_remove+0x64>
 8012662:	683b      	ldr	r3, [r7, #0]
 8012664:	68da      	ldr	r2, [r3, #12]
 8012666:	68fb      	ldr	r3, [r7, #12]
 8012668:	60da      	str	r2, [r3, #12]
 801266a:	e005      	b.n	8012678 <tcp_pcb_remove+0x70>
 801266c:	68fb      	ldr	r3, [r7, #12]
 801266e:	68db      	ldr	r3, [r3, #12]
 8012670:	60fb      	str	r3, [r7, #12]
 8012672:	68fb      	ldr	r3, [r7, #12]
 8012674:	2b00      	cmp	r3, #0
 8012676:	d1ef      	bne.n	8012658 <tcp_pcb_remove+0x50>
 8012678:	683b      	ldr	r3, [r7, #0]
 801267a:	2200      	movs	r2, #0
 801267c:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 801267e:	6838      	ldr	r0, [r7, #0]
 8012680:	f7ff ff72 	bl	8012568 <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 8012684:	683b      	ldr	r3, [r7, #0]
 8012686:	7d1b      	ldrb	r3, [r3, #20]
 8012688:	2b0a      	cmp	r3, #10
 801268a:	d013      	beq.n	80126b4 <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 801268c:	683b      	ldr	r3, [r7, #0]
 801268e:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 8012690:	2b01      	cmp	r3, #1
 8012692:	d00f      	beq.n	80126b4 <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 8012694:	683b      	ldr	r3, [r7, #0]
 8012696:	8b5b      	ldrh	r3, [r3, #26]
 8012698:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 801269c:	2b00      	cmp	r3, #0
 801269e:	d009      	beq.n	80126b4 <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 80126a0:	683b      	ldr	r3, [r7, #0]
 80126a2:	8b5b      	ldrh	r3, [r3, #26]
 80126a4:	f043 0302 	orr.w	r3, r3, #2
 80126a8:	b29a      	uxth	r2, r3
 80126aa:	683b      	ldr	r3, [r7, #0]
 80126ac:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 80126ae:	6838      	ldr	r0, [r7, #0]
 80126b0:	f003 fbc8 	bl	8015e44 <tcp_output>
  }

  if (pcb->state != LISTEN) {
 80126b4:	683b      	ldr	r3, [r7, #0]
 80126b6:	7d1b      	ldrb	r3, [r3, #20]
 80126b8:	2b01      	cmp	r3, #1
 80126ba:	d020      	beq.n	80126fe <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 80126bc:	683b      	ldr	r3, [r7, #0]
 80126be:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80126c0:	2b00      	cmp	r3, #0
 80126c2:	d006      	beq.n	80126d2 <tcp_pcb_remove+0xca>
 80126c4:	4b13      	ldr	r3, [pc, #76]	; (8012714 <tcp_pcb_remove+0x10c>)
 80126c6:	f640 0293 	movw	r2, #2195	; 0x893
 80126ca:	4916      	ldr	r1, [pc, #88]	; (8012724 <tcp_pcb_remove+0x11c>)
 80126cc:	4813      	ldr	r0, [pc, #76]	; (801271c <tcp_pcb_remove+0x114>)
 80126ce:	f007 fd07 	bl	801a0e0 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 80126d2:	683b      	ldr	r3, [r7, #0]
 80126d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80126d6:	2b00      	cmp	r3, #0
 80126d8:	d006      	beq.n	80126e8 <tcp_pcb_remove+0xe0>
 80126da:	4b0e      	ldr	r3, [pc, #56]	; (8012714 <tcp_pcb_remove+0x10c>)
 80126dc:	f640 0294 	movw	r2, #2196	; 0x894
 80126e0:	4911      	ldr	r1, [pc, #68]	; (8012728 <tcp_pcb_remove+0x120>)
 80126e2:	480e      	ldr	r0, [pc, #56]	; (801271c <tcp_pcb_remove+0x114>)
 80126e4:	f007 fcfc 	bl	801a0e0 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 80126e8:	683b      	ldr	r3, [r7, #0]
 80126ea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80126ec:	2b00      	cmp	r3, #0
 80126ee:	d006      	beq.n	80126fe <tcp_pcb_remove+0xf6>
 80126f0:	4b08      	ldr	r3, [pc, #32]	; (8012714 <tcp_pcb_remove+0x10c>)
 80126f2:	f640 0296 	movw	r2, #2198	; 0x896
 80126f6:	490d      	ldr	r1, [pc, #52]	; (801272c <tcp_pcb_remove+0x124>)
 80126f8:	4808      	ldr	r0, [pc, #32]	; (801271c <tcp_pcb_remove+0x114>)
 80126fa:	f007 fcf1 	bl	801a0e0 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 80126fe:	683b      	ldr	r3, [r7, #0]
 8012700:	2200      	movs	r2, #0
 8012702:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 8012704:	683b      	ldr	r3, [r7, #0]
 8012706:	2200      	movs	r2, #0
 8012708:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 801270a:	bf00      	nop
 801270c:	3710      	adds	r7, #16
 801270e:	46bd      	mov	sp, r7
 8012710:	bd80      	pop	{r7, pc}
 8012712:	bf00      	nop
 8012714:	0801c360 	.word	0x0801c360
 8012718:	0801c9c8 	.word	0x0801c9c8
 801271c:	0801c3a4 	.word	0x0801c3a4
 8012720:	0801c9e4 	.word	0x0801c9e4
 8012724:	0801ca04 	.word	0x0801ca04
 8012728:	0801ca1c 	.word	0x0801ca1c
 801272c:	0801ca38 	.word	0x0801ca38

08012730 <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 8012730:	b580      	push	{r7, lr}
 8012732:	b082      	sub	sp, #8
 8012734:	af00      	add	r7, sp, #0
 8012736:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 8012738:	687b      	ldr	r3, [r7, #4]
 801273a:	2b00      	cmp	r3, #0
 801273c:	d106      	bne.n	801274c <tcp_next_iss+0x1c>
 801273e:	4b0a      	ldr	r3, [pc, #40]	; (8012768 <tcp_next_iss+0x38>)
 8012740:	f640 02af 	movw	r2, #2223	; 0x8af
 8012744:	4909      	ldr	r1, [pc, #36]	; (801276c <tcp_next_iss+0x3c>)
 8012746:	480a      	ldr	r0, [pc, #40]	; (8012770 <tcp_next_iss+0x40>)
 8012748:	f007 fcca 	bl	801a0e0 <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 801274c:	4b09      	ldr	r3, [pc, #36]	; (8012774 <tcp_next_iss+0x44>)
 801274e:	681a      	ldr	r2, [r3, #0]
 8012750:	4b09      	ldr	r3, [pc, #36]	; (8012778 <tcp_next_iss+0x48>)
 8012752:	681b      	ldr	r3, [r3, #0]
 8012754:	4413      	add	r3, r2
 8012756:	4a07      	ldr	r2, [pc, #28]	; (8012774 <tcp_next_iss+0x44>)
 8012758:	6013      	str	r3, [r2, #0]
  return iss;
 801275a:	4b06      	ldr	r3, [pc, #24]	; (8012774 <tcp_next_iss+0x44>)
 801275c:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 801275e:	4618      	mov	r0, r3
 8012760:	3708      	adds	r7, #8
 8012762:	46bd      	mov	sp, r7
 8012764:	bd80      	pop	{r7, pc}
 8012766:	bf00      	nop
 8012768:	0801c360 	.word	0x0801c360
 801276c:	0801ca50 	.word	0x0801ca50
 8012770:	0801c3a4 	.word	0x0801c3a4
 8012774:	200000ac 	.word	0x200000ac
 8012778:	2001bc8c 	.word	0x2001bc8c

0801277c <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 801277c:	b580      	push	{r7, lr}
 801277e:	b086      	sub	sp, #24
 8012780:	af00      	add	r7, sp, #0
 8012782:	4603      	mov	r3, r0
 8012784:	60b9      	str	r1, [r7, #8]
 8012786:	607a      	str	r2, [r7, #4]
 8012788:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 801278a:	687b      	ldr	r3, [r7, #4]
 801278c:	2b00      	cmp	r3, #0
 801278e:	d106      	bne.n	801279e <tcp_eff_send_mss_netif+0x22>
 8012790:	4b14      	ldr	r3, [pc, #80]	; (80127e4 <tcp_eff_send_mss_netif+0x68>)
 8012792:	f640 02c5 	movw	r2, #2245	; 0x8c5
 8012796:	4914      	ldr	r1, [pc, #80]	; (80127e8 <tcp_eff_send_mss_netif+0x6c>)
 8012798:	4814      	ldr	r0, [pc, #80]	; (80127ec <tcp_eff_send_mss_netif+0x70>)
 801279a:	f007 fca1 	bl	801a0e0 <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 801279e:	68bb      	ldr	r3, [r7, #8]
 80127a0:	2b00      	cmp	r3, #0
 80127a2:	d101      	bne.n	80127a8 <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 80127a4:	89fb      	ldrh	r3, [r7, #14]
 80127a6:	e019      	b.n	80127dc <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 80127a8:	68bb      	ldr	r3, [r7, #8]
 80127aa:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80127ac:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 80127ae:	8afb      	ldrh	r3, [r7, #22]
 80127b0:	2b00      	cmp	r3, #0
 80127b2:	d012      	beq.n	80127da <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 80127b4:	2328      	movs	r3, #40	; 0x28
 80127b6:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 80127b8:	8afa      	ldrh	r2, [r7, #22]
 80127ba:	8abb      	ldrh	r3, [r7, #20]
 80127bc:	429a      	cmp	r2, r3
 80127be:	d904      	bls.n	80127ca <tcp_eff_send_mss_netif+0x4e>
 80127c0:	8afa      	ldrh	r2, [r7, #22]
 80127c2:	8abb      	ldrh	r3, [r7, #20]
 80127c4:	1ad3      	subs	r3, r2, r3
 80127c6:	b29b      	uxth	r3, r3
 80127c8:	e000      	b.n	80127cc <tcp_eff_send_mss_netif+0x50>
 80127ca:	2300      	movs	r3, #0
 80127cc:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 80127ce:	8a7a      	ldrh	r2, [r7, #18]
 80127d0:	89fb      	ldrh	r3, [r7, #14]
 80127d2:	4293      	cmp	r3, r2
 80127d4:	bf28      	it	cs
 80127d6:	4613      	movcs	r3, r2
 80127d8:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 80127da:	89fb      	ldrh	r3, [r7, #14]
}
 80127dc:	4618      	mov	r0, r3
 80127de:	3718      	adds	r7, #24
 80127e0:	46bd      	mov	sp, r7
 80127e2:	bd80      	pop	{r7, pc}
 80127e4:	0801c360 	.word	0x0801c360
 80127e8:	0801ca6c 	.word	0x0801ca6c
 80127ec:	0801c3a4 	.word	0x0801c3a4

080127f0 <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 80127f0:	b580      	push	{r7, lr}
 80127f2:	b084      	sub	sp, #16
 80127f4:	af00      	add	r7, sp, #0
 80127f6:	6078      	str	r0, [r7, #4]
 80127f8:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 80127fa:	683b      	ldr	r3, [r7, #0]
 80127fc:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 80127fe:	687b      	ldr	r3, [r7, #4]
 8012800:	2b00      	cmp	r3, #0
 8012802:	d119      	bne.n	8012838 <tcp_netif_ip_addr_changed_pcblist+0x48>
 8012804:	4b10      	ldr	r3, [pc, #64]	; (8012848 <tcp_netif_ip_addr_changed_pcblist+0x58>)
 8012806:	f44f 6210 	mov.w	r2, #2304	; 0x900
 801280a:	4910      	ldr	r1, [pc, #64]	; (801284c <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 801280c:	4810      	ldr	r0, [pc, #64]	; (8012850 <tcp_netif_ip_addr_changed_pcblist+0x60>)
 801280e:	f007 fc67 	bl	801a0e0 <iprintf>

  while (pcb != NULL) {
 8012812:	e011      	b.n	8012838 <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 8012814:	68fb      	ldr	r3, [r7, #12]
 8012816:	681a      	ldr	r2, [r3, #0]
 8012818:	687b      	ldr	r3, [r7, #4]
 801281a:	681b      	ldr	r3, [r3, #0]
 801281c:	429a      	cmp	r2, r3
 801281e:	d108      	bne.n	8012832 <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 8012820:	68fb      	ldr	r3, [r7, #12]
 8012822:	68db      	ldr	r3, [r3, #12]
 8012824:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 8012826:	68f8      	ldr	r0, [r7, #12]
 8012828:	f7fe fdb4 	bl	8011394 <tcp_abort>
      pcb = next;
 801282c:	68bb      	ldr	r3, [r7, #8]
 801282e:	60fb      	str	r3, [r7, #12]
 8012830:	e002      	b.n	8012838 <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 8012832:	68fb      	ldr	r3, [r7, #12]
 8012834:	68db      	ldr	r3, [r3, #12]
 8012836:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 8012838:	68fb      	ldr	r3, [r7, #12]
 801283a:	2b00      	cmp	r3, #0
 801283c:	d1ea      	bne.n	8012814 <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 801283e:	bf00      	nop
 8012840:	bf00      	nop
 8012842:	3710      	adds	r7, #16
 8012844:	46bd      	mov	sp, r7
 8012846:	bd80      	pop	{r7, pc}
 8012848:	0801c360 	.word	0x0801c360
 801284c:	0801ca94 	.word	0x0801ca94
 8012850:	0801c3a4 	.word	0x0801c3a4

08012854 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8012854:	b580      	push	{r7, lr}
 8012856:	b084      	sub	sp, #16
 8012858:	af00      	add	r7, sp, #0
 801285a:	6078      	str	r0, [r7, #4]
 801285c:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 801285e:	687b      	ldr	r3, [r7, #4]
 8012860:	2b00      	cmp	r3, #0
 8012862:	d02a      	beq.n	80128ba <tcp_netif_ip_addr_changed+0x66>
 8012864:	687b      	ldr	r3, [r7, #4]
 8012866:	681b      	ldr	r3, [r3, #0]
 8012868:	2b00      	cmp	r3, #0
 801286a:	d026      	beq.n	80128ba <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 801286c:	4b15      	ldr	r3, [pc, #84]	; (80128c4 <tcp_netif_ip_addr_changed+0x70>)
 801286e:	681b      	ldr	r3, [r3, #0]
 8012870:	4619      	mov	r1, r3
 8012872:	6878      	ldr	r0, [r7, #4]
 8012874:	f7ff ffbc 	bl	80127f0 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 8012878:	4b13      	ldr	r3, [pc, #76]	; (80128c8 <tcp_netif_ip_addr_changed+0x74>)
 801287a:	681b      	ldr	r3, [r3, #0]
 801287c:	4619      	mov	r1, r3
 801287e:	6878      	ldr	r0, [r7, #4]
 8012880:	f7ff ffb6 	bl	80127f0 <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 8012884:	683b      	ldr	r3, [r7, #0]
 8012886:	2b00      	cmp	r3, #0
 8012888:	d017      	beq.n	80128ba <tcp_netif_ip_addr_changed+0x66>
 801288a:	683b      	ldr	r3, [r7, #0]
 801288c:	681b      	ldr	r3, [r3, #0]
 801288e:	2b00      	cmp	r3, #0
 8012890:	d013      	beq.n	80128ba <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8012892:	4b0e      	ldr	r3, [pc, #56]	; (80128cc <tcp_netif_ip_addr_changed+0x78>)
 8012894:	681b      	ldr	r3, [r3, #0]
 8012896:	60fb      	str	r3, [r7, #12]
 8012898:	e00c      	b.n	80128b4 <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 801289a:	68fb      	ldr	r3, [r7, #12]
 801289c:	681a      	ldr	r2, [r3, #0]
 801289e:	687b      	ldr	r3, [r7, #4]
 80128a0:	681b      	ldr	r3, [r3, #0]
 80128a2:	429a      	cmp	r2, r3
 80128a4:	d103      	bne.n	80128ae <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 80128a6:	683b      	ldr	r3, [r7, #0]
 80128a8:	681a      	ldr	r2, [r3, #0]
 80128aa:	68fb      	ldr	r3, [r7, #12]
 80128ac:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 80128ae:	68fb      	ldr	r3, [r7, #12]
 80128b0:	68db      	ldr	r3, [r3, #12]
 80128b2:	60fb      	str	r3, [r7, #12]
 80128b4:	68fb      	ldr	r3, [r7, #12]
 80128b6:	2b00      	cmp	r3, #0
 80128b8:	d1ef      	bne.n	801289a <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 80128ba:	bf00      	nop
 80128bc:	3710      	adds	r7, #16
 80128be:	46bd      	mov	sp, r7
 80128c0:	bd80      	pop	{r7, pc}
 80128c2:	bf00      	nop
 80128c4:	2001bc88 	.word	0x2001bc88
 80128c8:	2001bc94 	.word	0x2001bc94
 80128cc:	2001bc90 	.word	0x2001bc90

080128d0 <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 80128d0:	b580      	push	{r7, lr}
 80128d2:	b082      	sub	sp, #8
 80128d4:	af00      	add	r7, sp, #0
 80128d6:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 80128d8:	687b      	ldr	r3, [r7, #4]
 80128da:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80128dc:	2b00      	cmp	r3, #0
 80128de:	d007      	beq.n	80128f0 <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 80128e0:	687b      	ldr	r3, [r7, #4]
 80128e2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80128e4:	4618      	mov	r0, r3
 80128e6:	f7ff fb8d 	bl	8012004 <tcp_segs_free>
    pcb->ooseq = NULL;
 80128ea:	687b      	ldr	r3, [r7, #4]
 80128ec:	2200      	movs	r2, #0
 80128ee:	675a      	str	r2, [r3, #116]	; 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 80128f0:	bf00      	nop
 80128f2:	3708      	adds	r7, #8
 80128f4:	46bd      	mov	sp, r7
 80128f6:	bd80      	pop	{r7, pc}

080128f8 <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 80128f8:	b590      	push	{r4, r7, lr}
 80128fa:	b08d      	sub	sp, #52	; 0x34
 80128fc:	af04      	add	r7, sp, #16
 80128fe:	6078      	str	r0, [r7, #4]
 8012900:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 8012902:	687b      	ldr	r3, [r7, #4]
 8012904:	2b00      	cmp	r3, #0
 8012906:	d105      	bne.n	8012914 <tcp_input+0x1c>
 8012908:	4b9b      	ldr	r3, [pc, #620]	; (8012b78 <tcp_input+0x280>)
 801290a:	2283      	movs	r2, #131	; 0x83
 801290c:	499b      	ldr	r1, [pc, #620]	; (8012b7c <tcp_input+0x284>)
 801290e:	489c      	ldr	r0, [pc, #624]	; (8012b80 <tcp_input+0x288>)
 8012910:	f007 fbe6 	bl	801a0e0 <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 8012914:	687b      	ldr	r3, [r7, #4]
 8012916:	685b      	ldr	r3, [r3, #4]
 8012918:	4a9a      	ldr	r2, [pc, #616]	; (8012b84 <tcp_input+0x28c>)
 801291a:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 801291c:	687b      	ldr	r3, [r7, #4]
 801291e:	895b      	ldrh	r3, [r3, #10]
 8012920:	2b13      	cmp	r3, #19
 8012922:	f240 83c5 	bls.w	80130b0 <tcp_input+0x7b8>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 8012926:	4b98      	ldr	r3, [pc, #608]	; (8012b88 <tcp_input+0x290>)
 8012928:	695b      	ldr	r3, [r3, #20]
 801292a:	4a97      	ldr	r2, [pc, #604]	; (8012b88 <tcp_input+0x290>)
 801292c:	6812      	ldr	r2, [r2, #0]
 801292e:	4611      	mov	r1, r2
 8012930:	4618      	mov	r0, r3
 8012932:	f006 f871 	bl	8018a18 <ip4_addr_isbroadcast_u32>
 8012936:	4603      	mov	r3, r0
 8012938:	2b00      	cmp	r3, #0
 801293a:	f040 83bb 	bne.w	80130b4 <tcp_input+0x7bc>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 801293e:	4b92      	ldr	r3, [pc, #584]	; (8012b88 <tcp_input+0x290>)
 8012940:	695b      	ldr	r3, [r3, #20]
 8012942:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 8012946:	2be0      	cmp	r3, #224	; 0xe0
 8012948:	f000 83b4 	beq.w	80130b4 <tcp_input+0x7bc>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 801294c:	4b8d      	ldr	r3, [pc, #564]	; (8012b84 <tcp_input+0x28c>)
 801294e:	681b      	ldr	r3, [r3, #0]
 8012950:	899b      	ldrh	r3, [r3, #12]
 8012952:	b29b      	uxth	r3, r3
 8012954:	4618      	mov	r0, r3
 8012956:	f7fc fc40 	bl	800f1da <lwip_htons>
 801295a:	4603      	mov	r3, r0
 801295c:	0b1b      	lsrs	r3, r3, #12
 801295e:	b29b      	uxth	r3, r3
 8012960:	b2db      	uxtb	r3, r3
 8012962:	009b      	lsls	r3, r3, #2
 8012964:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 8012966:	7cbb      	ldrb	r3, [r7, #18]
 8012968:	2b13      	cmp	r3, #19
 801296a:	f240 83a5 	bls.w	80130b8 <tcp_input+0x7c0>
 801296e:	7cbb      	ldrb	r3, [r7, #18]
 8012970:	b29a      	uxth	r2, r3
 8012972:	687b      	ldr	r3, [r7, #4]
 8012974:	891b      	ldrh	r3, [r3, #8]
 8012976:	429a      	cmp	r2, r3
 8012978:	f200 839e 	bhi.w	80130b8 <tcp_input+0x7c0>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 801297c:	7cbb      	ldrb	r3, [r7, #18]
 801297e:	b29b      	uxth	r3, r3
 8012980:	3b14      	subs	r3, #20
 8012982:	b29a      	uxth	r2, r3
 8012984:	4b81      	ldr	r3, [pc, #516]	; (8012b8c <tcp_input+0x294>)
 8012986:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 8012988:	4b81      	ldr	r3, [pc, #516]	; (8012b90 <tcp_input+0x298>)
 801298a:	2200      	movs	r2, #0
 801298c:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 801298e:	687b      	ldr	r3, [r7, #4]
 8012990:	895a      	ldrh	r2, [r3, #10]
 8012992:	7cbb      	ldrb	r3, [r7, #18]
 8012994:	b29b      	uxth	r3, r3
 8012996:	429a      	cmp	r2, r3
 8012998:	d309      	bcc.n	80129ae <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 801299a:	4b7c      	ldr	r3, [pc, #496]	; (8012b8c <tcp_input+0x294>)
 801299c:	881a      	ldrh	r2, [r3, #0]
 801299e:	4b7d      	ldr	r3, [pc, #500]	; (8012b94 <tcp_input+0x29c>)
 80129a0:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 80129a2:	7cbb      	ldrb	r3, [r7, #18]
 80129a4:	4619      	mov	r1, r3
 80129a6:	6878      	ldr	r0, [r7, #4]
 80129a8:	f7fd fe54 	bl	8010654 <pbuf_remove_header>
 80129ac:	e04e      	b.n	8012a4c <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 80129ae:	687b      	ldr	r3, [r7, #4]
 80129b0:	681b      	ldr	r3, [r3, #0]
 80129b2:	2b00      	cmp	r3, #0
 80129b4:	d105      	bne.n	80129c2 <tcp_input+0xca>
 80129b6:	4b70      	ldr	r3, [pc, #448]	; (8012b78 <tcp_input+0x280>)
 80129b8:	22c2      	movs	r2, #194	; 0xc2
 80129ba:	4977      	ldr	r1, [pc, #476]	; (8012b98 <tcp_input+0x2a0>)
 80129bc:	4870      	ldr	r0, [pc, #448]	; (8012b80 <tcp_input+0x288>)
 80129be:	f007 fb8f 	bl	801a0e0 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 80129c2:	2114      	movs	r1, #20
 80129c4:	6878      	ldr	r0, [r7, #4]
 80129c6:	f7fd fe45 	bl	8010654 <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 80129ca:	687b      	ldr	r3, [r7, #4]
 80129cc:	895a      	ldrh	r2, [r3, #10]
 80129ce:	4b71      	ldr	r3, [pc, #452]	; (8012b94 <tcp_input+0x29c>)
 80129d0:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 80129d2:	4b6e      	ldr	r3, [pc, #440]	; (8012b8c <tcp_input+0x294>)
 80129d4:	881a      	ldrh	r2, [r3, #0]
 80129d6:	4b6f      	ldr	r3, [pc, #444]	; (8012b94 <tcp_input+0x29c>)
 80129d8:	881b      	ldrh	r3, [r3, #0]
 80129da:	1ad3      	subs	r3, r2, r3
 80129dc:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 80129de:	4b6d      	ldr	r3, [pc, #436]	; (8012b94 <tcp_input+0x29c>)
 80129e0:	881b      	ldrh	r3, [r3, #0]
 80129e2:	4619      	mov	r1, r3
 80129e4:	6878      	ldr	r0, [r7, #4]
 80129e6:	f7fd fe35 	bl	8010654 <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 80129ea:	687b      	ldr	r3, [r7, #4]
 80129ec:	681b      	ldr	r3, [r3, #0]
 80129ee:	895b      	ldrh	r3, [r3, #10]
 80129f0:	8a3a      	ldrh	r2, [r7, #16]
 80129f2:	429a      	cmp	r2, r3
 80129f4:	f200 8362 	bhi.w	80130bc <tcp_input+0x7c4>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 80129f8:	687b      	ldr	r3, [r7, #4]
 80129fa:	681b      	ldr	r3, [r3, #0]
 80129fc:	685b      	ldr	r3, [r3, #4]
 80129fe:	4a64      	ldr	r2, [pc, #400]	; (8012b90 <tcp_input+0x298>)
 8012a00:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 8012a02:	687b      	ldr	r3, [r7, #4]
 8012a04:	681b      	ldr	r3, [r3, #0]
 8012a06:	8a3a      	ldrh	r2, [r7, #16]
 8012a08:	4611      	mov	r1, r2
 8012a0a:	4618      	mov	r0, r3
 8012a0c:	f7fd fe22 	bl	8010654 <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 8012a10:	687b      	ldr	r3, [r7, #4]
 8012a12:	891a      	ldrh	r2, [r3, #8]
 8012a14:	8a3b      	ldrh	r3, [r7, #16]
 8012a16:	1ad3      	subs	r3, r2, r3
 8012a18:	b29a      	uxth	r2, r3
 8012a1a:	687b      	ldr	r3, [r7, #4]
 8012a1c:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 8012a1e:	687b      	ldr	r3, [r7, #4]
 8012a20:	895b      	ldrh	r3, [r3, #10]
 8012a22:	2b00      	cmp	r3, #0
 8012a24:	d005      	beq.n	8012a32 <tcp_input+0x13a>
 8012a26:	4b54      	ldr	r3, [pc, #336]	; (8012b78 <tcp_input+0x280>)
 8012a28:	22df      	movs	r2, #223	; 0xdf
 8012a2a:	495c      	ldr	r1, [pc, #368]	; (8012b9c <tcp_input+0x2a4>)
 8012a2c:	4854      	ldr	r0, [pc, #336]	; (8012b80 <tcp_input+0x288>)
 8012a2e:	f007 fb57 	bl	801a0e0 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 8012a32:	687b      	ldr	r3, [r7, #4]
 8012a34:	891a      	ldrh	r2, [r3, #8]
 8012a36:	687b      	ldr	r3, [r7, #4]
 8012a38:	681b      	ldr	r3, [r3, #0]
 8012a3a:	891b      	ldrh	r3, [r3, #8]
 8012a3c:	429a      	cmp	r2, r3
 8012a3e:	d005      	beq.n	8012a4c <tcp_input+0x154>
 8012a40:	4b4d      	ldr	r3, [pc, #308]	; (8012b78 <tcp_input+0x280>)
 8012a42:	22e0      	movs	r2, #224	; 0xe0
 8012a44:	4956      	ldr	r1, [pc, #344]	; (8012ba0 <tcp_input+0x2a8>)
 8012a46:	484e      	ldr	r0, [pc, #312]	; (8012b80 <tcp_input+0x288>)
 8012a48:	f007 fb4a 	bl	801a0e0 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 8012a4c:	4b4d      	ldr	r3, [pc, #308]	; (8012b84 <tcp_input+0x28c>)
 8012a4e:	681b      	ldr	r3, [r3, #0]
 8012a50:	881b      	ldrh	r3, [r3, #0]
 8012a52:	b29b      	uxth	r3, r3
 8012a54:	4a4b      	ldr	r2, [pc, #300]	; (8012b84 <tcp_input+0x28c>)
 8012a56:	6814      	ldr	r4, [r2, #0]
 8012a58:	4618      	mov	r0, r3
 8012a5a:	f7fc fbbe 	bl	800f1da <lwip_htons>
 8012a5e:	4603      	mov	r3, r0
 8012a60:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 8012a62:	4b48      	ldr	r3, [pc, #288]	; (8012b84 <tcp_input+0x28c>)
 8012a64:	681b      	ldr	r3, [r3, #0]
 8012a66:	885b      	ldrh	r3, [r3, #2]
 8012a68:	b29b      	uxth	r3, r3
 8012a6a:	4a46      	ldr	r2, [pc, #280]	; (8012b84 <tcp_input+0x28c>)
 8012a6c:	6814      	ldr	r4, [r2, #0]
 8012a6e:	4618      	mov	r0, r3
 8012a70:	f7fc fbb3 	bl	800f1da <lwip_htons>
 8012a74:	4603      	mov	r3, r0
 8012a76:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 8012a78:	4b42      	ldr	r3, [pc, #264]	; (8012b84 <tcp_input+0x28c>)
 8012a7a:	681b      	ldr	r3, [r3, #0]
 8012a7c:	685b      	ldr	r3, [r3, #4]
 8012a7e:	4a41      	ldr	r2, [pc, #260]	; (8012b84 <tcp_input+0x28c>)
 8012a80:	6814      	ldr	r4, [r2, #0]
 8012a82:	4618      	mov	r0, r3
 8012a84:	f7fc fbbe 	bl	800f204 <lwip_htonl>
 8012a88:	4603      	mov	r3, r0
 8012a8a:	6063      	str	r3, [r4, #4]
 8012a8c:	6863      	ldr	r3, [r4, #4]
 8012a8e:	4a45      	ldr	r2, [pc, #276]	; (8012ba4 <tcp_input+0x2ac>)
 8012a90:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 8012a92:	4b3c      	ldr	r3, [pc, #240]	; (8012b84 <tcp_input+0x28c>)
 8012a94:	681b      	ldr	r3, [r3, #0]
 8012a96:	689b      	ldr	r3, [r3, #8]
 8012a98:	4a3a      	ldr	r2, [pc, #232]	; (8012b84 <tcp_input+0x28c>)
 8012a9a:	6814      	ldr	r4, [r2, #0]
 8012a9c:	4618      	mov	r0, r3
 8012a9e:	f7fc fbb1 	bl	800f204 <lwip_htonl>
 8012aa2:	4603      	mov	r3, r0
 8012aa4:	60a3      	str	r3, [r4, #8]
 8012aa6:	68a3      	ldr	r3, [r4, #8]
 8012aa8:	4a3f      	ldr	r2, [pc, #252]	; (8012ba8 <tcp_input+0x2b0>)
 8012aaa:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 8012aac:	4b35      	ldr	r3, [pc, #212]	; (8012b84 <tcp_input+0x28c>)
 8012aae:	681b      	ldr	r3, [r3, #0]
 8012ab0:	89db      	ldrh	r3, [r3, #14]
 8012ab2:	b29b      	uxth	r3, r3
 8012ab4:	4a33      	ldr	r2, [pc, #204]	; (8012b84 <tcp_input+0x28c>)
 8012ab6:	6814      	ldr	r4, [r2, #0]
 8012ab8:	4618      	mov	r0, r3
 8012aba:	f7fc fb8e 	bl	800f1da <lwip_htons>
 8012abe:	4603      	mov	r3, r0
 8012ac0:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 8012ac2:	4b30      	ldr	r3, [pc, #192]	; (8012b84 <tcp_input+0x28c>)
 8012ac4:	681b      	ldr	r3, [r3, #0]
 8012ac6:	899b      	ldrh	r3, [r3, #12]
 8012ac8:	b29b      	uxth	r3, r3
 8012aca:	4618      	mov	r0, r3
 8012acc:	f7fc fb85 	bl	800f1da <lwip_htons>
 8012ad0:	4603      	mov	r3, r0
 8012ad2:	b2db      	uxtb	r3, r3
 8012ad4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8012ad8:	b2da      	uxtb	r2, r3
 8012ada:	4b34      	ldr	r3, [pc, #208]	; (8012bac <tcp_input+0x2b4>)
 8012adc:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 8012ade:	687b      	ldr	r3, [r7, #4]
 8012ae0:	891a      	ldrh	r2, [r3, #8]
 8012ae2:	4b33      	ldr	r3, [pc, #204]	; (8012bb0 <tcp_input+0x2b8>)
 8012ae4:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 8012ae6:	4b31      	ldr	r3, [pc, #196]	; (8012bac <tcp_input+0x2b4>)
 8012ae8:	781b      	ldrb	r3, [r3, #0]
 8012aea:	f003 0303 	and.w	r3, r3, #3
 8012aee:	2b00      	cmp	r3, #0
 8012af0:	d00c      	beq.n	8012b0c <tcp_input+0x214>
    tcplen++;
 8012af2:	4b2f      	ldr	r3, [pc, #188]	; (8012bb0 <tcp_input+0x2b8>)
 8012af4:	881b      	ldrh	r3, [r3, #0]
 8012af6:	3301      	adds	r3, #1
 8012af8:	b29a      	uxth	r2, r3
 8012afa:	4b2d      	ldr	r3, [pc, #180]	; (8012bb0 <tcp_input+0x2b8>)
 8012afc:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 8012afe:	687b      	ldr	r3, [r7, #4]
 8012b00:	891a      	ldrh	r2, [r3, #8]
 8012b02:	4b2b      	ldr	r3, [pc, #172]	; (8012bb0 <tcp_input+0x2b8>)
 8012b04:	881b      	ldrh	r3, [r3, #0]
 8012b06:	429a      	cmp	r2, r3
 8012b08:	f200 82da 	bhi.w	80130c0 <tcp_input+0x7c8>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 8012b0c:	2300      	movs	r3, #0
 8012b0e:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8012b10:	4b28      	ldr	r3, [pc, #160]	; (8012bb4 <tcp_input+0x2bc>)
 8012b12:	681b      	ldr	r3, [r3, #0]
 8012b14:	61fb      	str	r3, [r7, #28]
 8012b16:	e09d      	b.n	8012c54 <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 8012b18:	69fb      	ldr	r3, [r7, #28]
 8012b1a:	7d1b      	ldrb	r3, [r3, #20]
 8012b1c:	2b00      	cmp	r3, #0
 8012b1e:	d105      	bne.n	8012b2c <tcp_input+0x234>
 8012b20:	4b15      	ldr	r3, [pc, #84]	; (8012b78 <tcp_input+0x280>)
 8012b22:	22fb      	movs	r2, #251	; 0xfb
 8012b24:	4924      	ldr	r1, [pc, #144]	; (8012bb8 <tcp_input+0x2c0>)
 8012b26:	4816      	ldr	r0, [pc, #88]	; (8012b80 <tcp_input+0x288>)
 8012b28:	f007 fada 	bl	801a0e0 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 8012b2c:	69fb      	ldr	r3, [r7, #28]
 8012b2e:	7d1b      	ldrb	r3, [r3, #20]
 8012b30:	2b0a      	cmp	r3, #10
 8012b32:	d105      	bne.n	8012b40 <tcp_input+0x248>
 8012b34:	4b10      	ldr	r3, [pc, #64]	; (8012b78 <tcp_input+0x280>)
 8012b36:	22fc      	movs	r2, #252	; 0xfc
 8012b38:	4920      	ldr	r1, [pc, #128]	; (8012bbc <tcp_input+0x2c4>)
 8012b3a:	4811      	ldr	r0, [pc, #68]	; (8012b80 <tcp_input+0x288>)
 8012b3c:	f007 fad0 	bl	801a0e0 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 8012b40:	69fb      	ldr	r3, [r7, #28]
 8012b42:	7d1b      	ldrb	r3, [r3, #20]
 8012b44:	2b01      	cmp	r3, #1
 8012b46:	d105      	bne.n	8012b54 <tcp_input+0x25c>
 8012b48:	4b0b      	ldr	r3, [pc, #44]	; (8012b78 <tcp_input+0x280>)
 8012b4a:	22fd      	movs	r2, #253	; 0xfd
 8012b4c:	491c      	ldr	r1, [pc, #112]	; (8012bc0 <tcp_input+0x2c8>)
 8012b4e:	480c      	ldr	r0, [pc, #48]	; (8012b80 <tcp_input+0x288>)
 8012b50:	f007 fac6 	bl	801a0e0 <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8012b54:	69fb      	ldr	r3, [r7, #28]
 8012b56:	7a1b      	ldrb	r3, [r3, #8]
 8012b58:	2b00      	cmp	r3, #0
 8012b5a:	d033      	beq.n	8012bc4 <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8012b5c:	69fb      	ldr	r3, [r7, #28]
 8012b5e:	7a1a      	ldrb	r2, [r3, #8]
 8012b60:	4b09      	ldr	r3, [pc, #36]	; (8012b88 <tcp_input+0x290>)
 8012b62:	685b      	ldr	r3, [r3, #4]
 8012b64:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8012b68:	3301      	adds	r3, #1
 8012b6a:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8012b6c:	429a      	cmp	r2, r3
 8012b6e:	d029      	beq.n	8012bc4 <tcp_input+0x2cc>
      prev = pcb;
 8012b70:	69fb      	ldr	r3, [r7, #28]
 8012b72:	61bb      	str	r3, [r7, #24]
      continue;
 8012b74:	e06b      	b.n	8012c4e <tcp_input+0x356>
 8012b76:	bf00      	nop
 8012b78:	0801cac8 	.word	0x0801cac8
 8012b7c:	0801cafc 	.word	0x0801cafc
 8012b80:	0801cb14 	.word	0x0801cb14
 8012b84:	2000095c 	.word	0x2000095c
 8012b88:	2000ec7c 	.word	0x2000ec7c
 8012b8c:	20000960 	.word	0x20000960
 8012b90:	20000964 	.word	0x20000964
 8012b94:	20000962 	.word	0x20000962
 8012b98:	0801cb3c 	.word	0x0801cb3c
 8012b9c:	0801cb4c 	.word	0x0801cb4c
 8012ba0:	0801cb58 	.word	0x0801cb58
 8012ba4:	2000096c 	.word	0x2000096c
 8012ba8:	20000970 	.word	0x20000970
 8012bac:	20000978 	.word	0x20000978
 8012bb0:	20000976 	.word	0x20000976
 8012bb4:	2001bc88 	.word	0x2001bc88
 8012bb8:	0801cb78 	.word	0x0801cb78
 8012bbc:	0801cba0 	.word	0x0801cba0
 8012bc0:	0801cbcc 	.word	0x0801cbcc
    }

    if (pcb->remote_port == tcphdr->src &&
 8012bc4:	69fb      	ldr	r3, [r7, #28]
 8012bc6:	8b1a      	ldrh	r2, [r3, #24]
 8012bc8:	4b94      	ldr	r3, [pc, #592]	; (8012e1c <tcp_input+0x524>)
 8012bca:	681b      	ldr	r3, [r3, #0]
 8012bcc:	881b      	ldrh	r3, [r3, #0]
 8012bce:	b29b      	uxth	r3, r3
 8012bd0:	429a      	cmp	r2, r3
 8012bd2:	d13a      	bne.n	8012c4a <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 8012bd4:	69fb      	ldr	r3, [r7, #28]
 8012bd6:	8ada      	ldrh	r2, [r3, #22]
 8012bd8:	4b90      	ldr	r3, [pc, #576]	; (8012e1c <tcp_input+0x524>)
 8012bda:	681b      	ldr	r3, [r3, #0]
 8012bdc:	885b      	ldrh	r3, [r3, #2]
 8012bde:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 8012be0:	429a      	cmp	r2, r3
 8012be2:	d132      	bne.n	8012c4a <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8012be4:	69fb      	ldr	r3, [r7, #28]
 8012be6:	685a      	ldr	r2, [r3, #4]
 8012be8:	4b8d      	ldr	r3, [pc, #564]	; (8012e20 <tcp_input+0x528>)
 8012bea:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 8012bec:	429a      	cmp	r2, r3
 8012bee:	d12c      	bne.n	8012c4a <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8012bf0:	69fb      	ldr	r3, [r7, #28]
 8012bf2:	681a      	ldr	r2, [r3, #0]
 8012bf4:	4b8a      	ldr	r3, [pc, #552]	; (8012e20 <tcp_input+0x528>)
 8012bf6:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8012bf8:	429a      	cmp	r2, r3
 8012bfa:	d126      	bne.n	8012c4a <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 8012bfc:	69fb      	ldr	r3, [r7, #28]
 8012bfe:	68db      	ldr	r3, [r3, #12]
 8012c00:	69fa      	ldr	r2, [r7, #28]
 8012c02:	429a      	cmp	r2, r3
 8012c04:	d106      	bne.n	8012c14 <tcp_input+0x31c>
 8012c06:	4b87      	ldr	r3, [pc, #540]	; (8012e24 <tcp_input+0x52c>)
 8012c08:	f240 120d 	movw	r2, #269	; 0x10d
 8012c0c:	4986      	ldr	r1, [pc, #536]	; (8012e28 <tcp_input+0x530>)
 8012c0e:	4887      	ldr	r0, [pc, #540]	; (8012e2c <tcp_input+0x534>)
 8012c10:	f007 fa66 	bl	801a0e0 <iprintf>
      if (prev != NULL) {
 8012c14:	69bb      	ldr	r3, [r7, #24]
 8012c16:	2b00      	cmp	r3, #0
 8012c18:	d00a      	beq.n	8012c30 <tcp_input+0x338>
        prev->next = pcb->next;
 8012c1a:	69fb      	ldr	r3, [r7, #28]
 8012c1c:	68da      	ldr	r2, [r3, #12]
 8012c1e:	69bb      	ldr	r3, [r7, #24]
 8012c20:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 8012c22:	4b83      	ldr	r3, [pc, #524]	; (8012e30 <tcp_input+0x538>)
 8012c24:	681a      	ldr	r2, [r3, #0]
 8012c26:	69fb      	ldr	r3, [r7, #28]
 8012c28:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 8012c2a:	4a81      	ldr	r2, [pc, #516]	; (8012e30 <tcp_input+0x538>)
 8012c2c:	69fb      	ldr	r3, [r7, #28]
 8012c2e:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 8012c30:	69fb      	ldr	r3, [r7, #28]
 8012c32:	68db      	ldr	r3, [r3, #12]
 8012c34:	69fa      	ldr	r2, [r7, #28]
 8012c36:	429a      	cmp	r2, r3
 8012c38:	d111      	bne.n	8012c5e <tcp_input+0x366>
 8012c3a:	4b7a      	ldr	r3, [pc, #488]	; (8012e24 <tcp_input+0x52c>)
 8012c3c:	f240 1215 	movw	r2, #277	; 0x115
 8012c40:	497c      	ldr	r1, [pc, #496]	; (8012e34 <tcp_input+0x53c>)
 8012c42:	487a      	ldr	r0, [pc, #488]	; (8012e2c <tcp_input+0x534>)
 8012c44:	f007 fa4c 	bl	801a0e0 <iprintf>
      break;
 8012c48:	e009      	b.n	8012c5e <tcp_input+0x366>
    }
    prev = pcb;
 8012c4a:	69fb      	ldr	r3, [r7, #28]
 8012c4c:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8012c4e:	69fb      	ldr	r3, [r7, #28]
 8012c50:	68db      	ldr	r3, [r3, #12]
 8012c52:	61fb      	str	r3, [r7, #28]
 8012c54:	69fb      	ldr	r3, [r7, #28]
 8012c56:	2b00      	cmp	r3, #0
 8012c58:	f47f af5e 	bne.w	8012b18 <tcp_input+0x220>
 8012c5c:	e000      	b.n	8012c60 <tcp_input+0x368>
      break;
 8012c5e:	bf00      	nop
  }

  if (pcb == NULL) {
 8012c60:	69fb      	ldr	r3, [r7, #28]
 8012c62:	2b00      	cmp	r3, #0
 8012c64:	f040 8095 	bne.w	8012d92 <tcp_input+0x49a>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8012c68:	4b73      	ldr	r3, [pc, #460]	; (8012e38 <tcp_input+0x540>)
 8012c6a:	681b      	ldr	r3, [r3, #0]
 8012c6c:	61fb      	str	r3, [r7, #28]
 8012c6e:	e03f      	b.n	8012cf0 <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8012c70:	69fb      	ldr	r3, [r7, #28]
 8012c72:	7d1b      	ldrb	r3, [r3, #20]
 8012c74:	2b0a      	cmp	r3, #10
 8012c76:	d006      	beq.n	8012c86 <tcp_input+0x38e>
 8012c78:	4b6a      	ldr	r3, [pc, #424]	; (8012e24 <tcp_input+0x52c>)
 8012c7a:	f240 121f 	movw	r2, #287	; 0x11f
 8012c7e:	496f      	ldr	r1, [pc, #444]	; (8012e3c <tcp_input+0x544>)
 8012c80:	486a      	ldr	r0, [pc, #424]	; (8012e2c <tcp_input+0x534>)
 8012c82:	f007 fa2d 	bl	801a0e0 <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8012c86:	69fb      	ldr	r3, [r7, #28]
 8012c88:	7a1b      	ldrb	r3, [r3, #8]
 8012c8a:	2b00      	cmp	r3, #0
 8012c8c:	d009      	beq.n	8012ca2 <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8012c8e:	69fb      	ldr	r3, [r7, #28]
 8012c90:	7a1a      	ldrb	r2, [r3, #8]
 8012c92:	4b63      	ldr	r3, [pc, #396]	; (8012e20 <tcp_input+0x528>)
 8012c94:	685b      	ldr	r3, [r3, #4]
 8012c96:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8012c9a:	3301      	adds	r3, #1
 8012c9c:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8012c9e:	429a      	cmp	r2, r3
 8012ca0:	d122      	bne.n	8012ce8 <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 8012ca2:	69fb      	ldr	r3, [r7, #28]
 8012ca4:	8b1a      	ldrh	r2, [r3, #24]
 8012ca6:	4b5d      	ldr	r3, [pc, #372]	; (8012e1c <tcp_input+0x524>)
 8012ca8:	681b      	ldr	r3, [r3, #0]
 8012caa:	881b      	ldrh	r3, [r3, #0]
 8012cac:	b29b      	uxth	r3, r3
 8012cae:	429a      	cmp	r2, r3
 8012cb0:	d11b      	bne.n	8012cea <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 8012cb2:	69fb      	ldr	r3, [r7, #28]
 8012cb4:	8ada      	ldrh	r2, [r3, #22]
 8012cb6:	4b59      	ldr	r3, [pc, #356]	; (8012e1c <tcp_input+0x524>)
 8012cb8:	681b      	ldr	r3, [r3, #0]
 8012cba:	885b      	ldrh	r3, [r3, #2]
 8012cbc:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 8012cbe:	429a      	cmp	r2, r3
 8012cc0:	d113      	bne.n	8012cea <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8012cc2:	69fb      	ldr	r3, [r7, #28]
 8012cc4:	685a      	ldr	r2, [r3, #4]
 8012cc6:	4b56      	ldr	r3, [pc, #344]	; (8012e20 <tcp_input+0x528>)
 8012cc8:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 8012cca:	429a      	cmp	r2, r3
 8012ccc:	d10d      	bne.n	8012cea <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8012cce:	69fb      	ldr	r3, [r7, #28]
 8012cd0:	681a      	ldr	r2, [r3, #0]
 8012cd2:	4b53      	ldr	r3, [pc, #332]	; (8012e20 <tcp_input+0x528>)
 8012cd4:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8012cd6:	429a      	cmp	r2, r3
 8012cd8:	d107      	bne.n	8012cea <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 8012cda:	69f8      	ldr	r0, [r7, #28]
 8012cdc:	f000 fb56 	bl	801338c <tcp_timewait_input>
        }
        pbuf_free(p);
 8012ce0:	6878      	ldr	r0, [r7, #4]
 8012ce2:	f7fd fd3d 	bl	8010760 <pbuf_free>
        return;
 8012ce6:	e1f1      	b.n	80130cc <tcp_input+0x7d4>
        continue;
 8012ce8:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8012cea:	69fb      	ldr	r3, [r7, #28]
 8012cec:	68db      	ldr	r3, [r3, #12]
 8012cee:	61fb      	str	r3, [r7, #28]
 8012cf0:	69fb      	ldr	r3, [r7, #28]
 8012cf2:	2b00      	cmp	r3, #0
 8012cf4:	d1bc      	bne.n	8012c70 <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 8012cf6:	2300      	movs	r3, #0
 8012cf8:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8012cfa:	4b51      	ldr	r3, [pc, #324]	; (8012e40 <tcp_input+0x548>)
 8012cfc:	681b      	ldr	r3, [r3, #0]
 8012cfe:	617b      	str	r3, [r7, #20]
 8012d00:	e02a      	b.n	8012d58 <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 8012d02:	697b      	ldr	r3, [r7, #20]
 8012d04:	7a1b      	ldrb	r3, [r3, #8]
 8012d06:	2b00      	cmp	r3, #0
 8012d08:	d00c      	beq.n	8012d24 <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8012d0a:	697b      	ldr	r3, [r7, #20]
 8012d0c:	7a1a      	ldrb	r2, [r3, #8]
 8012d0e:	4b44      	ldr	r3, [pc, #272]	; (8012e20 <tcp_input+0x528>)
 8012d10:	685b      	ldr	r3, [r3, #4]
 8012d12:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8012d16:	3301      	adds	r3, #1
 8012d18:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 8012d1a:	429a      	cmp	r2, r3
 8012d1c:	d002      	beq.n	8012d24 <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 8012d1e:	697b      	ldr	r3, [r7, #20]
 8012d20:	61bb      	str	r3, [r7, #24]
        continue;
 8012d22:	e016      	b.n	8012d52 <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 8012d24:	697b      	ldr	r3, [r7, #20]
 8012d26:	8ada      	ldrh	r2, [r3, #22]
 8012d28:	4b3c      	ldr	r3, [pc, #240]	; (8012e1c <tcp_input+0x524>)
 8012d2a:	681b      	ldr	r3, [r3, #0]
 8012d2c:	885b      	ldrh	r3, [r3, #2]
 8012d2e:	b29b      	uxth	r3, r3
 8012d30:	429a      	cmp	r2, r3
 8012d32:	d10c      	bne.n	8012d4e <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 8012d34:	697b      	ldr	r3, [r7, #20]
 8012d36:	681a      	ldr	r2, [r3, #0]
 8012d38:	4b39      	ldr	r3, [pc, #228]	; (8012e20 <tcp_input+0x528>)
 8012d3a:	695b      	ldr	r3, [r3, #20]
 8012d3c:	429a      	cmp	r2, r3
 8012d3e:	d00f      	beq.n	8012d60 <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 8012d40:	697b      	ldr	r3, [r7, #20]
 8012d42:	2b00      	cmp	r3, #0
 8012d44:	d00d      	beq.n	8012d62 <tcp_input+0x46a>
 8012d46:	697b      	ldr	r3, [r7, #20]
 8012d48:	681b      	ldr	r3, [r3, #0]
 8012d4a:	2b00      	cmp	r3, #0
 8012d4c:	d009      	beq.n	8012d62 <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 8012d4e:	697b      	ldr	r3, [r7, #20]
 8012d50:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8012d52:	697b      	ldr	r3, [r7, #20]
 8012d54:	68db      	ldr	r3, [r3, #12]
 8012d56:	617b      	str	r3, [r7, #20]
 8012d58:	697b      	ldr	r3, [r7, #20]
 8012d5a:	2b00      	cmp	r3, #0
 8012d5c:	d1d1      	bne.n	8012d02 <tcp_input+0x40a>
 8012d5e:	e000      	b.n	8012d62 <tcp_input+0x46a>
            break;
 8012d60:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 8012d62:	697b      	ldr	r3, [r7, #20]
 8012d64:	2b00      	cmp	r3, #0
 8012d66:	d014      	beq.n	8012d92 <tcp_input+0x49a>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 8012d68:	69bb      	ldr	r3, [r7, #24]
 8012d6a:	2b00      	cmp	r3, #0
 8012d6c:	d00a      	beq.n	8012d84 <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 8012d6e:	697b      	ldr	r3, [r7, #20]
 8012d70:	68da      	ldr	r2, [r3, #12]
 8012d72:	69bb      	ldr	r3, [r7, #24]
 8012d74:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 8012d76:	4b32      	ldr	r3, [pc, #200]	; (8012e40 <tcp_input+0x548>)
 8012d78:	681a      	ldr	r2, [r3, #0]
 8012d7a:	697b      	ldr	r3, [r7, #20]
 8012d7c:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 8012d7e:	4a30      	ldr	r2, [pc, #192]	; (8012e40 <tcp_input+0x548>)
 8012d80:	697b      	ldr	r3, [r7, #20]
 8012d82:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 8012d84:	6978      	ldr	r0, [r7, #20]
 8012d86:	f000 fa03 	bl	8013190 <tcp_listen_input>
      }
      pbuf_free(p);
 8012d8a:	6878      	ldr	r0, [r7, #4]
 8012d8c:	f7fd fce8 	bl	8010760 <pbuf_free>
      return;
 8012d90:	e19c      	b.n	80130cc <tcp_input+0x7d4>
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 8012d92:	69fb      	ldr	r3, [r7, #28]
 8012d94:	2b00      	cmp	r3, #0
 8012d96:	f000 8161 	beq.w	801305c <tcp_input+0x764>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 8012d9a:	4b2a      	ldr	r3, [pc, #168]	; (8012e44 <tcp_input+0x54c>)
 8012d9c:	2200      	movs	r2, #0
 8012d9e:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 8012da0:	687b      	ldr	r3, [r7, #4]
 8012da2:	891a      	ldrh	r2, [r3, #8]
 8012da4:	4b27      	ldr	r3, [pc, #156]	; (8012e44 <tcp_input+0x54c>)
 8012da6:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 8012da8:	4a26      	ldr	r2, [pc, #152]	; (8012e44 <tcp_input+0x54c>)
 8012daa:	687b      	ldr	r3, [r7, #4]
 8012dac:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 8012dae:	4b1b      	ldr	r3, [pc, #108]	; (8012e1c <tcp_input+0x524>)
 8012db0:	681b      	ldr	r3, [r3, #0]
 8012db2:	4a24      	ldr	r2, [pc, #144]	; (8012e44 <tcp_input+0x54c>)
 8012db4:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 8012db6:	4b24      	ldr	r3, [pc, #144]	; (8012e48 <tcp_input+0x550>)
 8012db8:	2200      	movs	r2, #0
 8012dba:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 8012dbc:	4b23      	ldr	r3, [pc, #140]	; (8012e4c <tcp_input+0x554>)
 8012dbe:	2200      	movs	r2, #0
 8012dc0:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 8012dc2:	4b23      	ldr	r3, [pc, #140]	; (8012e50 <tcp_input+0x558>)
 8012dc4:	2200      	movs	r2, #0
 8012dc6:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 8012dc8:	4b22      	ldr	r3, [pc, #136]	; (8012e54 <tcp_input+0x55c>)
 8012dca:	781b      	ldrb	r3, [r3, #0]
 8012dcc:	f003 0308 	and.w	r3, r3, #8
 8012dd0:	2b00      	cmp	r3, #0
 8012dd2:	d006      	beq.n	8012de2 <tcp_input+0x4ea>
      p->flags |= PBUF_FLAG_PUSH;
 8012dd4:	687b      	ldr	r3, [r7, #4]
 8012dd6:	7b5b      	ldrb	r3, [r3, #13]
 8012dd8:	f043 0301 	orr.w	r3, r3, #1
 8012ddc:	b2da      	uxtb	r2, r3
 8012dde:	687b      	ldr	r3, [r7, #4]
 8012de0:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 8012de2:	69fb      	ldr	r3, [r7, #28]
 8012de4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8012de6:	2b00      	cmp	r3, #0
 8012de8:	d038      	beq.n	8012e5c <tcp_input+0x564>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8012dea:	69f8      	ldr	r0, [r7, #28]
 8012dec:	f7ff f88c 	bl	8011f08 <tcp_process_refused_data>
 8012df0:	4603      	mov	r3, r0
 8012df2:	f113 0f0d 	cmn.w	r3, #13
 8012df6:	d007      	beq.n	8012e08 <tcp_input+0x510>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 8012df8:	69fb      	ldr	r3, [r7, #28]
 8012dfa:	6f9b      	ldr	r3, [r3, #120]	; 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8012dfc:	2b00      	cmp	r3, #0
 8012dfe:	d02d      	beq.n	8012e5c <tcp_input+0x564>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 8012e00:	4b15      	ldr	r3, [pc, #84]	; (8012e58 <tcp_input+0x560>)
 8012e02:	881b      	ldrh	r3, [r3, #0]
 8012e04:	2b00      	cmp	r3, #0
 8012e06:	d029      	beq.n	8012e5c <tcp_input+0x564>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 8012e08:	69fb      	ldr	r3, [r7, #28]
 8012e0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8012e0c:	2b00      	cmp	r3, #0
 8012e0e:	f040 8105 	bne.w	801301c <tcp_input+0x724>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 8012e12:	69f8      	ldr	r0, [r7, #28]
 8012e14:	f003 fe1c 	bl	8016a50 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 8012e18:	e100      	b.n	801301c <tcp_input+0x724>
 8012e1a:	bf00      	nop
 8012e1c:	2000095c 	.word	0x2000095c
 8012e20:	2000ec7c 	.word	0x2000ec7c
 8012e24:	0801cac8 	.word	0x0801cac8
 8012e28:	0801cbf4 	.word	0x0801cbf4
 8012e2c:	0801cb14 	.word	0x0801cb14
 8012e30:	2001bc88 	.word	0x2001bc88
 8012e34:	0801cc20 	.word	0x0801cc20
 8012e38:	2001bc98 	.word	0x2001bc98
 8012e3c:	0801cc4c 	.word	0x0801cc4c
 8012e40:	2001bc90 	.word	0x2001bc90
 8012e44:	2000094c 	.word	0x2000094c
 8012e48:	2000097c 	.word	0x2000097c
 8012e4c:	20000979 	.word	0x20000979
 8012e50:	20000974 	.word	0x20000974
 8012e54:	20000978 	.word	0x20000978
 8012e58:	20000976 	.word	0x20000976
      }
    }
    tcp_input_pcb = pcb;
 8012e5c:	4a9d      	ldr	r2, [pc, #628]	; (80130d4 <tcp_input+0x7dc>)
 8012e5e:	69fb      	ldr	r3, [r7, #28]
 8012e60:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 8012e62:	69f8      	ldr	r0, [r7, #28]
 8012e64:	f000 fb0c 	bl	8013480 <tcp_process>
 8012e68:	4603      	mov	r3, r0
 8012e6a:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 8012e6c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012e70:	f113 0f0d 	cmn.w	r3, #13
 8012e74:	f000 80d4 	beq.w	8013020 <tcp_input+0x728>
      if (recv_flags & TF_RESET) {
 8012e78:	4b97      	ldr	r3, [pc, #604]	; (80130d8 <tcp_input+0x7e0>)
 8012e7a:	781b      	ldrb	r3, [r3, #0]
 8012e7c:	f003 0308 	and.w	r3, r3, #8
 8012e80:	2b00      	cmp	r3, #0
 8012e82:	d015      	beq.n	8012eb0 <tcp_input+0x5b8>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 8012e84:	69fb      	ldr	r3, [r7, #28]
 8012e86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012e8a:	2b00      	cmp	r3, #0
 8012e8c:	d008      	beq.n	8012ea0 <tcp_input+0x5a8>
 8012e8e:	69fb      	ldr	r3, [r7, #28]
 8012e90:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012e94:	69fa      	ldr	r2, [r7, #28]
 8012e96:	6912      	ldr	r2, [r2, #16]
 8012e98:	f06f 010d 	mvn.w	r1, #13
 8012e9c:	4610      	mov	r0, r2
 8012e9e:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8012ea0:	69f9      	ldr	r1, [r7, #28]
 8012ea2:	488e      	ldr	r0, [pc, #568]	; (80130dc <tcp_input+0x7e4>)
 8012ea4:	f7ff fbb0 	bl	8012608 <tcp_pcb_remove>
        tcp_free(pcb);
 8012ea8:	69f8      	ldr	r0, [r7, #28]
 8012eaa:	f7fd ff8b 	bl	8010dc4 <tcp_free>
 8012eae:	e0c2      	b.n	8013036 <tcp_input+0x73e>
      } else {
        err = ERR_OK;
 8012eb0:	2300      	movs	r3, #0
 8012eb2:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 8012eb4:	4b8a      	ldr	r3, [pc, #552]	; (80130e0 <tcp_input+0x7e8>)
 8012eb6:	881b      	ldrh	r3, [r3, #0]
 8012eb8:	2b00      	cmp	r3, #0
 8012eba:	d01d      	beq.n	8012ef8 <tcp_input+0x600>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 8012ebc:	4b88      	ldr	r3, [pc, #544]	; (80130e0 <tcp_input+0x7e8>)
 8012ebe:	881b      	ldrh	r3, [r3, #0]
 8012ec0:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 8012ec2:	69fb      	ldr	r3, [r7, #28]
 8012ec4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8012ec8:	2b00      	cmp	r3, #0
 8012eca:	d00a      	beq.n	8012ee2 <tcp_input+0x5ea>
 8012ecc:	69fb      	ldr	r3, [r7, #28]
 8012ece:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8012ed2:	69fa      	ldr	r2, [r7, #28]
 8012ed4:	6910      	ldr	r0, [r2, #16]
 8012ed6:	89fa      	ldrh	r2, [r7, #14]
 8012ed8:	69f9      	ldr	r1, [r7, #28]
 8012eda:	4798      	blx	r3
 8012edc:	4603      	mov	r3, r0
 8012ede:	74fb      	strb	r3, [r7, #19]
 8012ee0:	e001      	b.n	8012ee6 <tcp_input+0x5ee>
 8012ee2:	2300      	movs	r3, #0
 8012ee4:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8012ee6:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012eea:	f113 0f0d 	cmn.w	r3, #13
 8012eee:	f000 8099 	beq.w	8013024 <tcp_input+0x72c>
              goto aborted;
            }
          }
          recv_acked = 0;
 8012ef2:	4b7b      	ldr	r3, [pc, #492]	; (80130e0 <tcp_input+0x7e8>)
 8012ef4:	2200      	movs	r2, #0
 8012ef6:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 8012ef8:	69f8      	ldr	r0, [r7, #28]
 8012efa:	f000 f909 	bl	8013110 <tcp_input_delayed_close>
 8012efe:	4603      	mov	r3, r0
 8012f00:	2b00      	cmp	r3, #0
 8012f02:	f040 8091 	bne.w	8013028 <tcp_input+0x730>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 8012f06:	4b77      	ldr	r3, [pc, #476]	; (80130e4 <tcp_input+0x7ec>)
 8012f08:	681b      	ldr	r3, [r3, #0]
 8012f0a:	2b00      	cmp	r3, #0
 8012f0c:	d041      	beq.n	8012f92 <tcp_input+0x69a>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 8012f0e:	69fb      	ldr	r3, [r7, #28]
 8012f10:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8012f12:	2b00      	cmp	r3, #0
 8012f14:	d006      	beq.n	8012f24 <tcp_input+0x62c>
 8012f16:	4b74      	ldr	r3, [pc, #464]	; (80130e8 <tcp_input+0x7f0>)
 8012f18:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 8012f1c:	4973      	ldr	r1, [pc, #460]	; (80130ec <tcp_input+0x7f4>)
 8012f1e:	4874      	ldr	r0, [pc, #464]	; (80130f0 <tcp_input+0x7f8>)
 8012f20:	f007 f8de 	bl	801a0e0 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 8012f24:	69fb      	ldr	r3, [r7, #28]
 8012f26:	8b5b      	ldrh	r3, [r3, #26]
 8012f28:	f003 0310 	and.w	r3, r3, #16
 8012f2c:	2b00      	cmp	r3, #0
 8012f2e:	d008      	beq.n	8012f42 <tcp_input+0x64a>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 8012f30:	4b6c      	ldr	r3, [pc, #432]	; (80130e4 <tcp_input+0x7ec>)
 8012f32:	681b      	ldr	r3, [r3, #0]
 8012f34:	4618      	mov	r0, r3
 8012f36:	f7fd fc13 	bl	8010760 <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 8012f3a:	69f8      	ldr	r0, [r7, #28]
 8012f3c:	f7fe fa2a 	bl	8011394 <tcp_abort>
            goto aborted;
 8012f40:	e079      	b.n	8013036 <tcp_input+0x73e>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 8012f42:	69fb      	ldr	r3, [r7, #28]
 8012f44:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8012f48:	2b00      	cmp	r3, #0
 8012f4a:	d00c      	beq.n	8012f66 <tcp_input+0x66e>
 8012f4c:	69fb      	ldr	r3, [r7, #28]
 8012f4e:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8012f52:	69fb      	ldr	r3, [r7, #28]
 8012f54:	6918      	ldr	r0, [r3, #16]
 8012f56:	4b63      	ldr	r3, [pc, #396]	; (80130e4 <tcp_input+0x7ec>)
 8012f58:	681a      	ldr	r2, [r3, #0]
 8012f5a:	2300      	movs	r3, #0
 8012f5c:	69f9      	ldr	r1, [r7, #28]
 8012f5e:	47a0      	blx	r4
 8012f60:	4603      	mov	r3, r0
 8012f62:	74fb      	strb	r3, [r7, #19]
 8012f64:	e008      	b.n	8012f78 <tcp_input+0x680>
 8012f66:	4b5f      	ldr	r3, [pc, #380]	; (80130e4 <tcp_input+0x7ec>)
 8012f68:	681a      	ldr	r2, [r3, #0]
 8012f6a:	2300      	movs	r3, #0
 8012f6c:	69f9      	ldr	r1, [r7, #28]
 8012f6e:	2000      	movs	r0, #0
 8012f70:	f7ff f8a2 	bl	80120b8 <tcp_recv_null>
 8012f74:	4603      	mov	r3, r0
 8012f76:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 8012f78:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012f7c:	f113 0f0d 	cmn.w	r3, #13
 8012f80:	d054      	beq.n	801302c <tcp_input+0x734>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 8012f82:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012f86:	2b00      	cmp	r3, #0
 8012f88:	d003      	beq.n	8012f92 <tcp_input+0x69a>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 8012f8a:	4b56      	ldr	r3, [pc, #344]	; (80130e4 <tcp_input+0x7ec>)
 8012f8c:	681a      	ldr	r2, [r3, #0]
 8012f8e:	69fb      	ldr	r3, [r7, #28]
 8012f90:	679a      	str	r2, [r3, #120]	; 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 8012f92:	4b51      	ldr	r3, [pc, #324]	; (80130d8 <tcp_input+0x7e0>)
 8012f94:	781b      	ldrb	r3, [r3, #0]
 8012f96:	f003 0320 	and.w	r3, r3, #32
 8012f9a:	2b00      	cmp	r3, #0
 8012f9c:	d031      	beq.n	8013002 <tcp_input+0x70a>
          if (pcb->refused_data != NULL) {
 8012f9e:	69fb      	ldr	r3, [r7, #28]
 8012fa0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8012fa2:	2b00      	cmp	r3, #0
 8012fa4:	d009      	beq.n	8012fba <tcp_input+0x6c2>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 8012fa6:	69fb      	ldr	r3, [r7, #28]
 8012fa8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8012faa:	7b5a      	ldrb	r2, [r3, #13]
 8012fac:	69fb      	ldr	r3, [r7, #28]
 8012fae:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8012fb0:	f042 0220 	orr.w	r2, r2, #32
 8012fb4:	b2d2      	uxtb	r2, r2
 8012fb6:	735a      	strb	r2, [r3, #13]
 8012fb8:	e023      	b.n	8013002 <tcp_input+0x70a>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8012fba:	69fb      	ldr	r3, [r7, #28]
 8012fbc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8012fbe:	f640 7228 	movw	r2, #3880	; 0xf28
 8012fc2:	4293      	cmp	r3, r2
 8012fc4:	d005      	beq.n	8012fd2 <tcp_input+0x6da>
              pcb->rcv_wnd++;
 8012fc6:	69fb      	ldr	r3, [r7, #28]
 8012fc8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8012fca:	3301      	adds	r3, #1
 8012fcc:	b29a      	uxth	r2, r3
 8012fce:	69fb      	ldr	r3, [r7, #28]
 8012fd0:	851a      	strh	r2, [r3, #40]	; 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 8012fd2:	69fb      	ldr	r3, [r7, #28]
 8012fd4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8012fd8:	2b00      	cmp	r3, #0
 8012fda:	d00b      	beq.n	8012ff4 <tcp_input+0x6fc>
 8012fdc:	69fb      	ldr	r3, [r7, #28]
 8012fde:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8012fe2:	69fb      	ldr	r3, [r7, #28]
 8012fe4:	6918      	ldr	r0, [r3, #16]
 8012fe6:	2300      	movs	r3, #0
 8012fe8:	2200      	movs	r2, #0
 8012fea:	69f9      	ldr	r1, [r7, #28]
 8012fec:	47a0      	blx	r4
 8012fee:	4603      	mov	r3, r0
 8012ff0:	74fb      	strb	r3, [r7, #19]
 8012ff2:	e001      	b.n	8012ff8 <tcp_input+0x700>
 8012ff4:	2300      	movs	r3, #0
 8012ff6:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8012ff8:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012ffc:	f113 0f0d 	cmn.w	r3, #13
 8013000:	d016      	beq.n	8013030 <tcp_input+0x738>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 8013002:	4b34      	ldr	r3, [pc, #208]	; (80130d4 <tcp_input+0x7dc>)
 8013004:	2200      	movs	r2, #0
 8013006:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 8013008:	69f8      	ldr	r0, [r7, #28]
 801300a:	f000 f881 	bl	8013110 <tcp_input_delayed_close>
 801300e:	4603      	mov	r3, r0
 8013010:	2b00      	cmp	r3, #0
 8013012:	d10f      	bne.n	8013034 <tcp_input+0x73c>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 8013014:	69f8      	ldr	r0, [r7, #28]
 8013016:	f002 ff15 	bl	8015e44 <tcp_output>
 801301a:	e00c      	b.n	8013036 <tcp_input+0x73e>
        goto aborted;
 801301c:	bf00      	nop
 801301e:	e00a      	b.n	8013036 <tcp_input+0x73e>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 8013020:	bf00      	nop
 8013022:	e008      	b.n	8013036 <tcp_input+0x73e>
              goto aborted;
 8013024:	bf00      	nop
 8013026:	e006      	b.n	8013036 <tcp_input+0x73e>
          goto aborted;
 8013028:	bf00      	nop
 801302a:	e004      	b.n	8013036 <tcp_input+0x73e>
            goto aborted;
 801302c:	bf00      	nop
 801302e:	e002      	b.n	8013036 <tcp_input+0x73e>
              goto aborted;
 8013030:	bf00      	nop
 8013032:	e000      	b.n	8013036 <tcp_input+0x73e>
          goto aborted;
 8013034:	bf00      	nop
    tcp_input_pcb = NULL;
 8013036:	4b27      	ldr	r3, [pc, #156]	; (80130d4 <tcp_input+0x7dc>)
 8013038:	2200      	movs	r2, #0
 801303a:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 801303c:	4b29      	ldr	r3, [pc, #164]	; (80130e4 <tcp_input+0x7ec>)
 801303e:	2200      	movs	r2, #0
 8013040:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 8013042:	4b2c      	ldr	r3, [pc, #176]	; (80130f4 <tcp_input+0x7fc>)
 8013044:	685b      	ldr	r3, [r3, #4]
 8013046:	2b00      	cmp	r3, #0
 8013048:	d03f      	beq.n	80130ca <tcp_input+0x7d2>
      pbuf_free(inseg.p);
 801304a:	4b2a      	ldr	r3, [pc, #168]	; (80130f4 <tcp_input+0x7fc>)
 801304c:	685b      	ldr	r3, [r3, #4]
 801304e:	4618      	mov	r0, r3
 8013050:	f7fd fb86 	bl	8010760 <pbuf_free>
      inseg.p = NULL;
 8013054:	4b27      	ldr	r3, [pc, #156]	; (80130f4 <tcp_input+0x7fc>)
 8013056:	2200      	movs	r2, #0
 8013058:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 801305a:	e036      	b.n	80130ca <tcp_input+0x7d2>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 801305c:	4b26      	ldr	r3, [pc, #152]	; (80130f8 <tcp_input+0x800>)
 801305e:	681b      	ldr	r3, [r3, #0]
 8013060:	899b      	ldrh	r3, [r3, #12]
 8013062:	b29b      	uxth	r3, r3
 8013064:	4618      	mov	r0, r3
 8013066:	f7fc f8b8 	bl	800f1da <lwip_htons>
 801306a:	4603      	mov	r3, r0
 801306c:	b2db      	uxtb	r3, r3
 801306e:	f003 0304 	and.w	r3, r3, #4
 8013072:	2b00      	cmp	r3, #0
 8013074:	d118      	bne.n	80130a8 <tcp_input+0x7b0>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013076:	4b21      	ldr	r3, [pc, #132]	; (80130fc <tcp_input+0x804>)
 8013078:	6819      	ldr	r1, [r3, #0]
 801307a:	4b21      	ldr	r3, [pc, #132]	; (8013100 <tcp_input+0x808>)
 801307c:	881b      	ldrh	r3, [r3, #0]
 801307e:	461a      	mov	r2, r3
 8013080:	4b20      	ldr	r3, [pc, #128]	; (8013104 <tcp_input+0x80c>)
 8013082:	681b      	ldr	r3, [r3, #0]
 8013084:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8013086:	4b1c      	ldr	r3, [pc, #112]	; (80130f8 <tcp_input+0x800>)
 8013088:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 801308a:	885b      	ldrh	r3, [r3, #2]
 801308c:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801308e:	4a1a      	ldr	r2, [pc, #104]	; (80130f8 <tcp_input+0x800>)
 8013090:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013092:	8812      	ldrh	r2, [r2, #0]
 8013094:	b292      	uxth	r2, r2
 8013096:	9202      	str	r2, [sp, #8]
 8013098:	9301      	str	r3, [sp, #4]
 801309a:	4b1b      	ldr	r3, [pc, #108]	; (8013108 <tcp_input+0x810>)
 801309c:	9300      	str	r3, [sp, #0]
 801309e:	4b1b      	ldr	r3, [pc, #108]	; (801310c <tcp_input+0x814>)
 80130a0:	4602      	mov	r2, r0
 80130a2:	2000      	movs	r0, #0
 80130a4:	f003 fc82 	bl	80169ac <tcp_rst>
    pbuf_free(p);
 80130a8:	6878      	ldr	r0, [r7, #4]
 80130aa:	f7fd fb59 	bl	8010760 <pbuf_free>
  return;
 80130ae:	e00c      	b.n	80130ca <tcp_input+0x7d2>
    goto dropped;
 80130b0:	bf00      	nop
 80130b2:	e006      	b.n	80130c2 <tcp_input+0x7ca>
    goto dropped;
 80130b4:	bf00      	nop
 80130b6:	e004      	b.n	80130c2 <tcp_input+0x7ca>
    goto dropped;
 80130b8:	bf00      	nop
 80130ba:	e002      	b.n	80130c2 <tcp_input+0x7ca>
      goto dropped;
 80130bc:	bf00      	nop
 80130be:	e000      	b.n	80130c2 <tcp_input+0x7ca>
      goto dropped;
 80130c0:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 80130c2:	6878      	ldr	r0, [r7, #4]
 80130c4:	f7fd fb4c 	bl	8010760 <pbuf_free>
 80130c8:	e000      	b.n	80130cc <tcp_input+0x7d4>
  return;
 80130ca:	bf00      	nop
}
 80130cc:	3724      	adds	r7, #36	; 0x24
 80130ce:	46bd      	mov	sp, r7
 80130d0:	bd90      	pop	{r4, r7, pc}
 80130d2:	bf00      	nop
 80130d4:	2001bc9c 	.word	0x2001bc9c
 80130d8:	20000979 	.word	0x20000979
 80130dc:	2001bc88 	.word	0x2001bc88
 80130e0:	20000974 	.word	0x20000974
 80130e4:	2000097c 	.word	0x2000097c
 80130e8:	0801cac8 	.word	0x0801cac8
 80130ec:	0801cc7c 	.word	0x0801cc7c
 80130f0:	0801cb14 	.word	0x0801cb14
 80130f4:	2000094c 	.word	0x2000094c
 80130f8:	2000095c 	.word	0x2000095c
 80130fc:	20000970 	.word	0x20000970
 8013100:	20000976 	.word	0x20000976
 8013104:	2000096c 	.word	0x2000096c
 8013108:	2000ec8c 	.word	0x2000ec8c
 801310c:	2000ec90 	.word	0x2000ec90

08013110 <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 8013110:	b580      	push	{r7, lr}
 8013112:	b082      	sub	sp, #8
 8013114:	af00      	add	r7, sp, #0
 8013116:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 8013118:	687b      	ldr	r3, [r7, #4]
 801311a:	2b00      	cmp	r3, #0
 801311c:	d106      	bne.n	801312c <tcp_input_delayed_close+0x1c>
 801311e:	4b17      	ldr	r3, [pc, #92]	; (801317c <tcp_input_delayed_close+0x6c>)
 8013120:	f240 225a 	movw	r2, #602	; 0x25a
 8013124:	4916      	ldr	r1, [pc, #88]	; (8013180 <tcp_input_delayed_close+0x70>)
 8013126:	4817      	ldr	r0, [pc, #92]	; (8013184 <tcp_input_delayed_close+0x74>)
 8013128:	f006 ffda 	bl	801a0e0 <iprintf>

  if (recv_flags & TF_CLOSED) {
 801312c:	4b16      	ldr	r3, [pc, #88]	; (8013188 <tcp_input_delayed_close+0x78>)
 801312e:	781b      	ldrb	r3, [r3, #0]
 8013130:	f003 0310 	and.w	r3, r3, #16
 8013134:	2b00      	cmp	r3, #0
 8013136:	d01c      	beq.n	8013172 <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 8013138:	687b      	ldr	r3, [r7, #4]
 801313a:	8b5b      	ldrh	r3, [r3, #26]
 801313c:	f003 0310 	and.w	r3, r3, #16
 8013140:	2b00      	cmp	r3, #0
 8013142:	d10d      	bne.n	8013160 <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 8013144:	687b      	ldr	r3, [r7, #4]
 8013146:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801314a:	2b00      	cmp	r3, #0
 801314c:	d008      	beq.n	8013160 <tcp_input_delayed_close+0x50>
 801314e:	687b      	ldr	r3, [r7, #4]
 8013150:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8013154:	687a      	ldr	r2, [r7, #4]
 8013156:	6912      	ldr	r2, [r2, #16]
 8013158:	f06f 010e 	mvn.w	r1, #14
 801315c:	4610      	mov	r0, r2
 801315e:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8013160:	6879      	ldr	r1, [r7, #4]
 8013162:	480a      	ldr	r0, [pc, #40]	; (801318c <tcp_input_delayed_close+0x7c>)
 8013164:	f7ff fa50 	bl	8012608 <tcp_pcb_remove>
    tcp_free(pcb);
 8013168:	6878      	ldr	r0, [r7, #4]
 801316a:	f7fd fe2b 	bl	8010dc4 <tcp_free>
    return 1;
 801316e:	2301      	movs	r3, #1
 8013170:	e000      	b.n	8013174 <tcp_input_delayed_close+0x64>
  }
  return 0;
 8013172:	2300      	movs	r3, #0
}
 8013174:	4618      	mov	r0, r3
 8013176:	3708      	adds	r7, #8
 8013178:	46bd      	mov	sp, r7
 801317a:	bd80      	pop	{r7, pc}
 801317c:	0801cac8 	.word	0x0801cac8
 8013180:	0801cc98 	.word	0x0801cc98
 8013184:	0801cb14 	.word	0x0801cb14
 8013188:	20000979 	.word	0x20000979
 801318c:	2001bc88 	.word	0x2001bc88

08013190 <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 8013190:	b590      	push	{r4, r7, lr}
 8013192:	b08b      	sub	sp, #44	; 0x2c
 8013194:	af04      	add	r7, sp, #16
 8013196:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 8013198:	4b6f      	ldr	r3, [pc, #444]	; (8013358 <tcp_listen_input+0x1c8>)
 801319a:	781b      	ldrb	r3, [r3, #0]
 801319c:	f003 0304 	and.w	r3, r3, #4
 80131a0:	2b00      	cmp	r3, #0
 80131a2:	f040 80d2 	bne.w	801334a <tcp_listen_input+0x1ba>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 80131a6:	687b      	ldr	r3, [r7, #4]
 80131a8:	2b00      	cmp	r3, #0
 80131aa:	d106      	bne.n	80131ba <tcp_listen_input+0x2a>
 80131ac:	4b6b      	ldr	r3, [pc, #428]	; (801335c <tcp_listen_input+0x1cc>)
 80131ae:	f240 2281 	movw	r2, #641	; 0x281
 80131b2:	496b      	ldr	r1, [pc, #428]	; (8013360 <tcp_listen_input+0x1d0>)
 80131b4:	486b      	ldr	r0, [pc, #428]	; (8013364 <tcp_listen_input+0x1d4>)
 80131b6:	f006 ff93 	bl	801a0e0 <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 80131ba:	4b67      	ldr	r3, [pc, #412]	; (8013358 <tcp_listen_input+0x1c8>)
 80131bc:	781b      	ldrb	r3, [r3, #0]
 80131be:	f003 0310 	and.w	r3, r3, #16
 80131c2:	2b00      	cmp	r3, #0
 80131c4:	d019      	beq.n	80131fa <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80131c6:	4b68      	ldr	r3, [pc, #416]	; (8013368 <tcp_listen_input+0x1d8>)
 80131c8:	6819      	ldr	r1, [r3, #0]
 80131ca:	4b68      	ldr	r3, [pc, #416]	; (801336c <tcp_listen_input+0x1dc>)
 80131cc:	881b      	ldrh	r3, [r3, #0]
 80131ce:	461a      	mov	r2, r3
 80131d0:	4b67      	ldr	r3, [pc, #412]	; (8013370 <tcp_listen_input+0x1e0>)
 80131d2:	681b      	ldr	r3, [r3, #0]
 80131d4:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80131d6:	4b67      	ldr	r3, [pc, #412]	; (8013374 <tcp_listen_input+0x1e4>)
 80131d8:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80131da:	885b      	ldrh	r3, [r3, #2]
 80131dc:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80131de:	4a65      	ldr	r2, [pc, #404]	; (8013374 <tcp_listen_input+0x1e4>)
 80131e0:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80131e2:	8812      	ldrh	r2, [r2, #0]
 80131e4:	b292      	uxth	r2, r2
 80131e6:	9202      	str	r2, [sp, #8]
 80131e8:	9301      	str	r3, [sp, #4]
 80131ea:	4b63      	ldr	r3, [pc, #396]	; (8013378 <tcp_listen_input+0x1e8>)
 80131ec:	9300      	str	r3, [sp, #0]
 80131ee:	4b63      	ldr	r3, [pc, #396]	; (801337c <tcp_listen_input+0x1ec>)
 80131f0:	4602      	mov	r2, r0
 80131f2:	6878      	ldr	r0, [r7, #4]
 80131f4:	f003 fbda 	bl	80169ac <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 80131f8:	e0a9      	b.n	801334e <tcp_listen_input+0x1be>
  } else if (flags & TCP_SYN) {
 80131fa:	4b57      	ldr	r3, [pc, #348]	; (8013358 <tcp_listen_input+0x1c8>)
 80131fc:	781b      	ldrb	r3, [r3, #0]
 80131fe:	f003 0302 	and.w	r3, r3, #2
 8013202:	2b00      	cmp	r3, #0
 8013204:	f000 80a3 	beq.w	801334e <tcp_listen_input+0x1be>
    npcb = tcp_alloc(pcb->prio);
 8013208:	687b      	ldr	r3, [r7, #4]
 801320a:	7d5b      	ldrb	r3, [r3, #21]
 801320c:	4618      	mov	r0, r3
 801320e:	f7ff f877 	bl	8012300 <tcp_alloc>
 8013212:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 8013214:	697b      	ldr	r3, [r7, #20]
 8013216:	2b00      	cmp	r3, #0
 8013218:	d111      	bne.n	801323e <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 801321a:	687b      	ldr	r3, [r7, #4]
 801321c:	699b      	ldr	r3, [r3, #24]
 801321e:	2b00      	cmp	r3, #0
 8013220:	d00a      	beq.n	8013238 <tcp_listen_input+0xa8>
 8013222:	687b      	ldr	r3, [r7, #4]
 8013224:	699b      	ldr	r3, [r3, #24]
 8013226:	687a      	ldr	r2, [r7, #4]
 8013228:	6910      	ldr	r0, [r2, #16]
 801322a:	f04f 32ff 	mov.w	r2, #4294967295
 801322e:	2100      	movs	r1, #0
 8013230:	4798      	blx	r3
 8013232:	4603      	mov	r3, r0
 8013234:	73bb      	strb	r3, [r7, #14]
      return;
 8013236:	e08b      	b.n	8013350 <tcp_listen_input+0x1c0>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8013238:	23f0      	movs	r3, #240	; 0xf0
 801323a:	73bb      	strb	r3, [r7, #14]
      return;
 801323c:	e088      	b.n	8013350 <tcp_listen_input+0x1c0>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 801323e:	4b50      	ldr	r3, [pc, #320]	; (8013380 <tcp_listen_input+0x1f0>)
 8013240:	695a      	ldr	r2, [r3, #20]
 8013242:	697b      	ldr	r3, [r7, #20]
 8013244:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 8013246:	4b4e      	ldr	r3, [pc, #312]	; (8013380 <tcp_listen_input+0x1f0>)
 8013248:	691a      	ldr	r2, [r3, #16]
 801324a:	697b      	ldr	r3, [r7, #20]
 801324c:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 801324e:	687b      	ldr	r3, [r7, #4]
 8013250:	8ada      	ldrh	r2, [r3, #22]
 8013252:	697b      	ldr	r3, [r7, #20]
 8013254:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 8013256:	4b47      	ldr	r3, [pc, #284]	; (8013374 <tcp_listen_input+0x1e4>)
 8013258:	681b      	ldr	r3, [r3, #0]
 801325a:	881b      	ldrh	r3, [r3, #0]
 801325c:	b29a      	uxth	r2, r3
 801325e:	697b      	ldr	r3, [r7, #20]
 8013260:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 8013262:	697b      	ldr	r3, [r7, #20]
 8013264:	2203      	movs	r2, #3
 8013266:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 8013268:	4b41      	ldr	r3, [pc, #260]	; (8013370 <tcp_listen_input+0x1e0>)
 801326a:	681b      	ldr	r3, [r3, #0]
 801326c:	1c5a      	adds	r2, r3, #1
 801326e:	697b      	ldr	r3, [r7, #20]
 8013270:	625a      	str	r2, [r3, #36]	; 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 8013272:	697b      	ldr	r3, [r7, #20]
 8013274:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8013276:	697b      	ldr	r3, [r7, #20]
 8013278:	62da      	str	r2, [r3, #44]	; 0x2c
    iss = tcp_next_iss(npcb);
 801327a:	6978      	ldr	r0, [r7, #20]
 801327c:	f7ff fa58 	bl	8012730 <tcp_next_iss>
 8013280:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 8013282:	697b      	ldr	r3, [r7, #20]
 8013284:	693a      	ldr	r2, [r7, #16]
 8013286:	659a      	str	r2, [r3, #88]	; 0x58
    npcb->snd_nxt = iss;
 8013288:	697b      	ldr	r3, [r7, #20]
 801328a:	693a      	ldr	r2, [r7, #16]
 801328c:	651a      	str	r2, [r3, #80]	; 0x50
    npcb->lastack = iss;
 801328e:	697b      	ldr	r3, [r7, #20]
 8013290:	693a      	ldr	r2, [r7, #16]
 8013292:	645a      	str	r2, [r3, #68]	; 0x44
    npcb->snd_lbb = iss;
 8013294:	697b      	ldr	r3, [r7, #20]
 8013296:	693a      	ldr	r2, [r7, #16]
 8013298:	65da      	str	r2, [r3, #92]	; 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 801329a:	4b35      	ldr	r3, [pc, #212]	; (8013370 <tcp_listen_input+0x1e0>)
 801329c:	681b      	ldr	r3, [r3, #0]
 801329e:	1e5a      	subs	r2, r3, #1
 80132a0:	697b      	ldr	r3, [r7, #20]
 80132a2:	655a      	str	r2, [r3, #84]	; 0x54
    npcb->callback_arg = pcb->callback_arg;
 80132a4:	687b      	ldr	r3, [r7, #4]
 80132a6:	691a      	ldr	r2, [r3, #16]
 80132a8:	697b      	ldr	r3, [r7, #20]
 80132aa:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 80132ac:	697b      	ldr	r3, [r7, #20]
 80132ae:	687a      	ldr	r2, [r7, #4]
 80132b0:	67da      	str	r2, [r3, #124]	; 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 80132b2:	687b      	ldr	r3, [r7, #4]
 80132b4:	7a5b      	ldrb	r3, [r3, #9]
 80132b6:	f003 030c 	and.w	r3, r3, #12
 80132ba:	b2da      	uxtb	r2, r3
 80132bc:	697b      	ldr	r3, [r7, #20]
 80132be:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 80132c0:	687b      	ldr	r3, [r7, #4]
 80132c2:	7a1a      	ldrb	r2, [r3, #8]
 80132c4:	697b      	ldr	r3, [r7, #20]
 80132c6:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 80132c8:	4b2e      	ldr	r3, [pc, #184]	; (8013384 <tcp_listen_input+0x1f4>)
 80132ca:	681a      	ldr	r2, [r3, #0]
 80132cc:	697b      	ldr	r3, [r7, #20]
 80132ce:	60da      	str	r2, [r3, #12]
 80132d0:	4a2c      	ldr	r2, [pc, #176]	; (8013384 <tcp_listen_input+0x1f4>)
 80132d2:	697b      	ldr	r3, [r7, #20]
 80132d4:	6013      	str	r3, [r2, #0]
 80132d6:	f003 fd2b 	bl	8016d30 <tcp_timer_needed>
 80132da:	4b2b      	ldr	r3, [pc, #172]	; (8013388 <tcp_listen_input+0x1f8>)
 80132dc:	2201      	movs	r2, #1
 80132de:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 80132e0:	6978      	ldr	r0, [r7, #20]
 80132e2:	f001 fd8d 	bl	8014e00 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 80132e6:	4b23      	ldr	r3, [pc, #140]	; (8013374 <tcp_listen_input+0x1e4>)
 80132e8:	681b      	ldr	r3, [r3, #0]
 80132ea:	89db      	ldrh	r3, [r3, #14]
 80132ec:	b29a      	uxth	r2, r3
 80132ee:	697b      	ldr	r3, [r7, #20]
 80132f0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 80132f4:	697b      	ldr	r3, [r7, #20]
 80132f6:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 80132fa:	697b      	ldr	r3, [r7, #20]
 80132fc:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 8013300:	697b      	ldr	r3, [r7, #20]
 8013302:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 8013304:	697b      	ldr	r3, [r7, #20]
 8013306:	3304      	adds	r3, #4
 8013308:	4618      	mov	r0, r3
 801330a:	f005 f8ef 	bl	80184ec <ip4_route>
 801330e:	4601      	mov	r1, r0
 8013310:	697b      	ldr	r3, [r7, #20]
 8013312:	3304      	adds	r3, #4
 8013314:	461a      	mov	r2, r3
 8013316:	4620      	mov	r0, r4
 8013318:	f7ff fa30 	bl	801277c <tcp_eff_send_mss_netif>
 801331c:	4603      	mov	r3, r0
 801331e:	461a      	mov	r2, r3
 8013320:	697b      	ldr	r3, [r7, #20]
 8013322:	865a      	strh	r2, [r3, #50]	; 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 8013324:	2112      	movs	r1, #18
 8013326:	6978      	ldr	r0, [r7, #20]
 8013328:	f002 fc9e 	bl	8015c68 <tcp_enqueue_flags>
 801332c:	4603      	mov	r3, r0
 801332e:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 8013330:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013334:	2b00      	cmp	r3, #0
 8013336:	d004      	beq.n	8013342 <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 8013338:	2100      	movs	r1, #0
 801333a:	6978      	ldr	r0, [r7, #20]
 801333c:	f7fd ff6c 	bl	8011218 <tcp_abandon>
      return;
 8013340:	e006      	b.n	8013350 <tcp_listen_input+0x1c0>
    tcp_output(npcb);
 8013342:	6978      	ldr	r0, [r7, #20]
 8013344:	f002 fd7e 	bl	8015e44 <tcp_output>
  return;
 8013348:	e001      	b.n	801334e <tcp_listen_input+0x1be>
    return;
 801334a:	bf00      	nop
 801334c:	e000      	b.n	8013350 <tcp_listen_input+0x1c0>
  return;
 801334e:	bf00      	nop
}
 8013350:	371c      	adds	r7, #28
 8013352:	46bd      	mov	sp, r7
 8013354:	bd90      	pop	{r4, r7, pc}
 8013356:	bf00      	nop
 8013358:	20000978 	.word	0x20000978
 801335c:	0801cac8 	.word	0x0801cac8
 8013360:	0801ccc0 	.word	0x0801ccc0
 8013364:	0801cb14 	.word	0x0801cb14
 8013368:	20000970 	.word	0x20000970
 801336c:	20000976 	.word	0x20000976
 8013370:	2000096c 	.word	0x2000096c
 8013374:	2000095c 	.word	0x2000095c
 8013378:	2000ec8c 	.word	0x2000ec8c
 801337c:	2000ec90 	.word	0x2000ec90
 8013380:	2000ec7c 	.word	0x2000ec7c
 8013384:	2001bc88 	.word	0x2001bc88
 8013388:	2001bc84 	.word	0x2001bc84

0801338c <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 801338c:	b580      	push	{r7, lr}
 801338e:	b086      	sub	sp, #24
 8013390:	af04      	add	r7, sp, #16
 8013392:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 8013394:	4b2f      	ldr	r3, [pc, #188]	; (8013454 <tcp_timewait_input+0xc8>)
 8013396:	781b      	ldrb	r3, [r3, #0]
 8013398:	f003 0304 	and.w	r3, r3, #4
 801339c:	2b00      	cmp	r3, #0
 801339e:	d153      	bne.n	8013448 <tcp_timewait_input+0xbc>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 80133a0:	687b      	ldr	r3, [r7, #4]
 80133a2:	2b00      	cmp	r3, #0
 80133a4:	d106      	bne.n	80133b4 <tcp_timewait_input+0x28>
 80133a6:	4b2c      	ldr	r3, [pc, #176]	; (8013458 <tcp_timewait_input+0xcc>)
 80133a8:	f240 22ee 	movw	r2, #750	; 0x2ee
 80133ac:	492b      	ldr	r1, [pc, #172]	; (801345c <tcp_timewait_input+0xd0>)
 80133ae:	482c      	ldr	r0, [pc, #176]	; (8013460 <tcp_timewait_input+0xd4>)
 80133b0:	f006 fe96 	bl	801a0e0 <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 80133b4:	4b27      	ldr	r3, [pc, #156]	; (8013454 <tcp_timewait_input+0xc8>)
 80133b6:	781b      	ldrb	r3, [r3, #0]
 80133b8:	f003 0302 	and.w	r3, r3, #2
 80133bc:	2b00      	cmp	r3, #0
 80133be:	d02a      	beq.n	8013416 <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 80133c0:	4b28      	ldr	r3, [pc, #160]	; (8013464 <tcp_timewait_input+0xd8>)
 80133c2:	681a      	ldr	r2, [r3, #0]
 80133c4:	687b      	ldr	r3, [r7, #4]
 80133c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80133c8:	1ad3      	subs	r3, r2, r3
 80133ca:	2b00      	cmp	r3, #0
 80133cc:	db2d      	blt.n	801342a <tcp_timewait_input+0x9e>
 80133ce:	4b25      	ldr	r3, [pc, #148]	; (8013464 <tcp_timewait_input+0xd8>)
 80133d0:	681a      	ldr	r2, [r3, #0]
 80133d2:	687b      	ldr	r3, [r7, #4]
 80133d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80133d6:	6879      	ldr	r1, [r7, #4]
 80133d8:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 80133da:	440b      	add	r3, r1
 80133dc:	1ad3      	subs	r3, r2, r3
 80133de:	2b00      	cmp	r3, #0
 80133e0:	dc23      	bgt.n	801342a <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80133e2:	4b21      	ldr	r3, [pc, #132]	; (8013468 <tcp_timewait_input+0xdc>)
 80133e4:	6819      	ldr	r1, [r3, #0]
 80133e6:	4b21      	ldr	r3, [pc, #132]	; (801346c <tcp_timewait_input+0xe0>)
 80133e8:	881b      	ldrh	r3, [r3, #0]
 80133ea:	461a      	mov	r2, r3
 80133ec:	4b1d      	ldr	r3, [pc, #116]	; (8013464 <tcp_timewait_input+0xd8>)
 80133ee:	681b      	ldr	r3, [r3, #0]
 80133f0:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80133f2:	4b1f      	ldr	r3, [pc, #124]	; (8013470 <tcp_timewait_input+0xe4>)
 80133f4:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80133f6:	885b      	ldrh	r3, [r3, #2]
 80133f8:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80133fa:	4a1d      	ldr	r2, [pc, #116]	; (8013470 <tcp_timewait_input+0xe4>)
 80133fc:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80133fe:	8812      	ldrh	r2, [r2, #0]
 8013400:	b292      	uxth	r2, r2
 8013402:	9202      	str	r2, [sp, #8]
 8013404:	9301      	str	r3, [sp, #4]
 8013406:	4b1b      	ldr	r3, [pc, #108]	; (8013474 <tcp_timewait_input+0xe8>)
 8013408:	9300      	str	r3, [sp, #0]
 801340a:	4b1b      	ldr	r3, [pc, #108]	; (8013478 <tcp_timewait_input+0xec>)
 801340c:	4602      	mov	r2, r0
 801340e:	6878      	ldr	r0, [r7, #4]
 8013410:	f003 facc 	bl	80169ac <tcp_rst>
      return;
 8013414:	e01b      	b.n	801344e <tcp_timewait_input+0xc2>
    }
  } else if (flags & TCP_FIN) {
 8013416:	4b0f      	ldr	r3, [pc, #60]	; (8013454 <tcp_timewait_input+0xc8>)
 8013418:	781b      	ldrb	r3, [r3, #0]
 801341a:	f003 0301 	and.w	r3, r3, #1
 801341e:	2b00      	cmp	r3, #0
 8013420:	d003      	beq.n	801342a <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 8013422:	4b16      	ldr	r3, [pc, #88]	; (801347c <tcp_timewait_input+0xf0>)
 8013424:	681a      	ldr	r2, [r3, #0]
 8013426:	687b      	ldr	r3, [r7, #4]
 8013428:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 801342a:	4b10      	ldr	r3, [pc, #64]	; (801346c <tcp_timewait_input+0xe0>)
 801342c:	881b      	ldrh	r3, [r3, #0]
 801342e:	2b00      	cmp	r3, #0
 8013430:	d00c      	beq.n	801344c <tcp_timewait_input+0xc0>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 8013432:	687b      	ldr	r3, [r7, #4]
 8013434:	8b5b      	ldrh	r3, [r3, #26]
 8013436:	f043 0302 	orr.w	r3, r3, #2
 801343a:	b29a      	uxth	r2, r3
 801343c:	687b      	ldr	r3, [r7, #4]
 801343e:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8013440:	6878      	ldr	r0, [r7, #4]
 8013442:	f002 fcff 	bl	8015e44 <tcp_output>
  }
  return;
 8013446:	e001      	b.n	801344c <tcp_timewait_input+0xc0>
    return;
 8013448:	bf00      	nop
 801344a:	e000      	b.n	801344e <tcp_timewait_input+0xc2>
  return;
 801344c:	bf00      	nop
}
 801344e:	3708      	adds	r7, #8
 8013450:	46bd      	mov	sp, r7
 8013452:	bd80      	pop	{r7, pc}
 8013454:	20000978 	.word	0x20000978
 8013458:	0801cac8 	.word	0x0801cac8
 801345c:	0801cce0 	.word	0x0801cce0
 8013460:	0801cb14 	.word	0x0801cb14
 8013464:	2000096c 	.word	0x2000096c
 8013468:	20000970 	.word	0x20000970
 801346c:	20000976 	.word	0x20000976
 8013470:	2000095c 	.word	0x2000095c
 8013474:	2000ec8c 	.word	0x2000ec8c
 8013478:	2000ec90 	.word	0x2000ec90
 801347c:	2001bc8c 	.word	0x2001bc8c

08013480 <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 8013480:	b590      	push	{r4, r7, lr}
 8013482:	b08d      	sub	sp, #52	; 0x34
 8013484:	af04      	add	r7, sp, #16
 8013486:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 8013488:	2300      	movs	r3, #0
 801348a:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 801348c:	2300      	movs	r3, #0
 801348e:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 8013490:	687b      	ldr	r3, [r7, #4]
 8013492:	2b00      	cmp	r3, #0
 8013494:	d106      	bne.n	80134a4 <tcp_process+0x24>
 8013496:	4ba5      	ldr	r3, [pc, #660]	; (801372c <tcp_process+0x2ac>)
 8013498:	f44f 7247 	mov.w	r2, #796	; 0x31c
 801349c:	49a4      	ldr	r1, [pc, #656]	; (8013730 <tcp_process+0x2b0>)
 801349e:	48a5      	ldr	r0, [pc, #660]	; (8013734 <tcp_process+0x2b4>)
 80134a0:	f006 fe1e 	bl	801a0e0 <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 80134a4:	4ba4      	ldr	r3, [pc, #656]	; (8013738 <tcp_process+0x2b8>)
 80134a6:	781b      	ldrb	r3, [r3, #0]
 80134a8:	f003 0304 	and.w	r3, r3, #4
 80134ac:	2b00      	cmp	r3, #0
 80134ae:	d04e      	beq.n	801354e <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 80134b0:	687b      	ldr	r3, [r7, #4]
 80134b2:	7d1b      	ldrb	r3, [r3, #20]
 80134b4:	2b02      	cmp	r3, #2
 80134b6:	d108      	bne.n	80134ca <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 80134b8:	687b      	ldr	r3, [r7, #4]
 80134ba:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80134bc:	4b9f      	ldr	r3, [pc, #636]	; (801373c <tcp_process+0x2bc>)
 80134be:	681b      	ldr	r3, [r3, #0]
 80134c0:	429a      	cmp	r2, r3
 80134c2:	d123      	bne.n	801350c <tcp_process+0x8c>
        acceptable = 1;
 80134c4:	2301      	movs	r3, #1
 80134c6:	76fb      	strb	r3, [r7, #27]
 80134c8:	e020      	b.n	801350c <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 80134ca:	687b      	ldr	r3, [r7, #4]
 80134cc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80134ce:	4b9c      	ldr	r3, [pc, #624]	; (8013740 <tcp_process+0x2c0>)
 80134d0:	681b      	ldr	r3, [r3, #0]
 80134d2:	429a      	cmp	r2, r3
 80134d4:	d102      	bne.n	80134dc <tcp_process+0x5c>
        acceptable = 1;
 80134d6:	2301      	movs	r3, #1
 80134d8:	76fb      	strb	r3, [r7, #27]
 80134da:	e017      	b.n	801350c <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 80134dc:	4b98      	ldr	r3, [pc, #608]	; (8013740 <tcp_process+0x2c0>)
 80134de:	681a      	ldr	r2, [r3, #0]
 80134e0:	687b      	ldr	r3, [r7, #4]
 80134e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80134e4:	1ad3      	subs	r3, r2, r3
 80134e6:	2b00      	cmp	r3, #0
 80134e8:	db10      	blt.n	801350c <tcp_process+0x8c>
 80134ea:	4b95      	ldr	r3, [pc, #596]	; (8013740 <tcp_process+0x2c0>)
 80134ec:	681a      	ldr	r2, [r3, #0]
 80134ee:	687b      	ldr	r3, [r7, #4]
 80134f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80134f2:	6879      	ldr	r1, [r7, #4]
 80134f4:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 80134f6:	440b      	add	r3, r1
 80134f8:	1ad3      	subs	r3, r2, r3
 80134fa:	2b00      	cmp	r3, #0
 80134fc:	dc06      	bgt.n	801350c <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 80134fe:	687b      	ldr	r3, [r7, #4]
 8013500:	8b5b      	ldrh	r3, [r3, #26]
 8013502:	f043 0302 	orr.w	r3, r3, #2
 8013506:	b29a      	uxth	r2, r3
 8013508:	687b      	ldr	r3, [r7, #4]
 801350a:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 801350c:	7efb      	ldrb	r3, [r7, #27]
 801350e:	2b00      	cmp	r3, #0
 8013510:	d01b      	beq.n	801354a <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 8013512:	687b      	ldr	r3, [r7, #4]
 8013514:	7d1b      	ldrb	r3, [r3, #20]
 8013516:	2b00      	cmp	r3, #0
 8013518:	d106      	bne.n	8013528 <tcp_process+0xa8>
 801351a:	4b84      	ldr	r3, [pc, #528]	; (801372c <tcp_process+0x2ac>)
 801351c:	f44f 724e 	mov.w	r2, #824	; 0x338
 8013520:	4988      	ldr	r1, [pc, #544]	; (8013744 <tcp_process+0x2c4>)
 8013522:	4884      	ldr	r0, [pc, #528]	; (8013734 <tcp_process+0x2b4>)
 8013524:	f006 fddc 	bl	801a0e0 <iprintf>
      recv_flags |= TF_RESET;
 8013528:	4b87      	ldr	r3, [pc, #540]	; (8013748 <tcp_process+0x2c8>)
 801352a:	781b      	ldrb	r3, [r3, #0]
 801352c:	f043 0308 	orr.w	r3, r3, #8
 8013530:	b2da      	uxtb	r2, r3
 8013532:	4b85      	ldr	r3, [pc, #532]	; (8013748 <tcp_process+0x2c8>)
 8013534:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 8013536:	687b      	ldr	r3, [r7, #4]
 8013538:	8b5b      	ldrh	r3, [r3, #26]
 801353a:	f023 0301 	bic.w	r3, r3, #1
 801353e:	b29a      	uxth	r2, r3
 8013540:	687b      	ldr	r3, [r7, #4]
 8013542:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 8013544:	f06f 030d 	mvn.w	r3, #13
 8013548:	e37a      	b.n	8013c40 <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 801354a:	2300      	movs	r3, #0
 801354c:	e378      	b.n	8013c40 <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 801354e:	4b7a      	ldr	r3, [pc, #488]	; (8013738 <tcp_process+0x2b8>)
 8013550:	781b      	ldrb	r3, [r3, #0]
 8013552:	f003 0302 	and.w	r3, r3, #2
 8013556:	2b00      	cmp	r3, #0
 8013558:	d010      	beq.n	801357c <tcp_process+0xfc>
 801355a:	687b      	ldr	r3, [r7, #4]
 801355c:	7d1b      	ldrb	r3, [r3, #20]
 801355e:	2b02      	cmp	r3, #2
 8013560:	d00c      	beq.n	801357c <tcp_process+0xfc>
 8013562:	687b      	ldr	r3, [r7, #4]
 8013564:	7d1b      	ldrb	r3, [r3, #20]
 8013566:	2b03      	cmp	r3, #3
 8013568:	d008      	beq.n	801357c <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 801356a:	687b      	ldr	r3, [r7, #4]
 801356c:	8b5b      	ldrh	r3, [r3, #26]
 801356e:	f043 0302 	orr.w	r3, r3, #2
 8013572:	b29a      	uxth	r2, r3
 8013574:	687b      	ldr	r3, [r7, #4]
 8013576:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 8013578:	2300      	movs	r3, #0
 801357a:	e361      	b.n	8013c40 <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 801357c:	687b      	ldr	r3, [r7, #4]
 801357e:	8b5b      	ldrh	r3, [r3, #26]
 8013580:	f003 0310 	and.w	r3, r3, #16
 8013584:	2b00      	cmp	r3, #0
 8013586:	d103      	bne.n	8013590 <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 8013588:	4b70      	ldr	r3, [pc, #448]	; (801374c <tcp_process+0x2cc>)
 801358a:	681a      	ldr	r2, [r3, #0]
 801358c:	687b      	ldr	r3, [r7, #4]
 801358e:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 8013590:	687b      	ldr	r3, [r7, #4]
 8013592:	2200      	movs	r2, #0
 8013594:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b
  pcb->persist_probe = 0;
 8013598:	687b      	ldr	r3, [r7, #4]
 801359a:	2200      	movs	r2, #0
 801359c:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a

  tcp_parseopt(pcb);
 80135a0:	6878      	ldr	r0, [r7, #4]
 80135a2:	f001 fc2d 	bl	8014e00 <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 80135a6:	687b      	ldr	r3, [r7, #4]
 80135a8:	7d1b      	ldrb	r3, [r3, #20]
 80135aa:	3b02      	subs	r3, #2
 80135ac:	2b07      	cmp	r3, #7
 80135ae:	f200 8337 	bhi.w	8013c20 <tcp_process+0x7a0>
 80135b2:	a201      	add	r2, pc, #4	; (adr r2, 80135b8 <tcp_process+0x138>)
 80135b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80135b8:	080135d9 	.word	0x080135d9
 80135bc:	08013809 	.word	0x08013809
 80135c0:	08013981 	.word	0x08013981
 80135c4:	080139ab 	.word	0x080139ab
 80135c8:	08013acf 	.word	0x08013acf
 80135cc:	08013981 	.word	0x08013981
 80135d0:	08013b5b 	.word	0x08013b5b
 80135d4:	08013beb 	.word	0x08013beb
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 80135d8:	4b57      	ldr	r3, [pc, #348]	; (8013738 <tcp_process+0x2b8>)
 80135da:	781b      	ldrb	r3, [r3, #0]
 80135dc:	f003 0310 	and.w	r3, r3, #16
 80135e0:	2b00      	cmp	r3, #0
 80135e2:	f000 80e4 	beq.w	80137ae <tcp_process+0x32e>
 80135e6:	4b54      	ldr	r3, [pc, #336]	; (8013738 <tcp_process+0x2b8>)
 80135e8:	781b      	ldrb	r3, [r3, #0]
 80135ea:	f003 0302 	and.w	r3, r3, #2
 80135ee:	2b00      	cmp	r3, #0
 80135f0:	f000 80dd 	beq.w	80137ae <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 80135f4:	687b      	ldr	r3, [r7, #4]
 80135f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80135f8:	1c5a      	adds	r2, r3, #1
 80135fa:	4b50      	ldr	r3, [pc, #320]	; (801373c <tcp_process+0x2bc>)
 80135fc:	681b      	ldr	r3, [r3, #0]
 80135fe:	429a      	cmp	r2, r3
 8013600:	f040 80d5 	bne.w	80137ae <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 8013604:	4b4e      	ldr	r3, [pc, #312]	; (8013740 <tcp_process+0x2c0>)
 8013606:	681b      	ldr	r3, [r3, #0]
 8013608:	1c5a      	adds	r2, r3, #1
 801360a:	687b      	ldr	r3, [r7, #4]
 801360c:	625a      	str	r2, [r3, #36]	; 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 801360e:	687b      	ldr	r3, [r7, #4]
 8013610:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8013612:	687b      	ldr	r3, [r7, #4]
 8013614:	62da      	str	r2, [r3, #44]	; 0x2c
        pcb->lastack = ackno;
 8013616:	4b49      	ldr	r3, [pc, #292]	; (801373c <tcp_process+0x2bc>)
 8013618:	681a      	ldr	r2, [r3, #0]
 801361a:	687b      	ldr	r3, [r7, #4]
 801361c:	645a      	str	r2, [r3, #68]	; 0x44
        pcb->snd_wnd = tcphdr->wnd;
 801361e:	4b4c      	ldr	r3, [pc, #304]	; (8013750 <tcp_process+0x2d0>)
 8013620:	681b      	ldr	r3, [r3, #0]
 8013622:	89db      	ldrh	r3, [r3, #14]
 8013624:	b29a      	uxth	r2, r3
 8013626:	687b      	ldr	r3, [r7, #4]
 8013628:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 801362c:	687b      	ldr	r3, [r7, #4]
 801362e:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8013632:	687b      	ldr	r3, [r7, #4]
 8013634:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 8013638:	4b41      	ldr	r3, [pc, #260]	; (8013740 <tcp_process+0x2c0>)
 801363a:	681b      	ldr	r3, [r3, #0]
 801363c:	1e5a      	subs	r2, r3, #1
 801363e:	687b      	ldr	r3, [r7, #4]
 8013640:	655a      	str	r2, [r3, #84]	; 0x54
        pcb->state = ESTABLISHED;
 8013642:	687b      	ldr	r3, [r7, #4]
 8013644:	2204      	movs	r2, #4
 8013646:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 8013648:	687b      	ldr	r3, [r7, #4]
 801364a:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 801364c:	687b      	ldr	r3, [r7, #4]
 801364e:	3304      	adds	r3, #4
 8013650:	4618      	mov	r0, r3
 8013652:	f004 ff4b 	bl	80184ec <ip4_route>
 8013656:	4601      	mov	r1, r0
 8013658:	687b      	ldr	r3, [r7, #4]
 801365a:	3304      	adds	r3, #4
 801365c:	461a      	mov	r2, r3
 801365e:	4620      	mov	r0, r4
 8013660:	f7ff f88c 	bl	801277c <tcp_eff_send_mss_netif>
 8013664:	4603      	mov	r3, r0
 8013666:	461a      	mov	r2, r3
 8013668:	687b      	ldr	r3, [r7, #4]
 801366a:	865a      	strh	r2, [r3, #50]	; 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 801366c:	687b      	ldr	r3, [r7, #4]
 801366e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013670:	009a      	lsls	r2, r3, #2
 8013672:	687b      	ldr	r3, [r7, #4]
 8013674:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013676:	005b      	lsls	r3, r3, #1
 8013678:	f241 111c 	movw	r1, #4380	; 0x111c
 801367c:	428b      	cmp	r3, r1
 801367e:	bf38      	it	cc
 8013680:	460b      	movcc	r3, r1
 8013682:	429a      	cmp	r2, r3
 8013684:	d204      	bcs.n	8013690 <tcp_process+0x210>
 8013686:	687b      	ldr	r3, [r7, #4]
 8013688:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801368a:	009b      	lsls	r3, r3, #2
 801368c:	b29b      	uxth	r3, r3
 801368e:	e00d      	b.n	80136ac <tcp_process+0x22c>
 8013690:	687b      	ldr	r3, [r7, #4]
 8013692:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013694:	005b      	lsls	r3, r3, #1
 8013696:	f241 121c 	movw	r2, #4380	; 0x111c
 801369a:	4293      	cmp	r3, r2
 801369c:	d904      	bls.n	80136a8 <tcp_process+0x228>
 801369e:	687b      	ldr	r3, [r7, #4]
 80136a0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80136a2:	005b      	lsls	r3, r3, #1
 80136a4:	b29b      	uxth	r3, r3
 80136a6:	e001      	b.n	80136ac <tcp_process+0x22c>
 80136a8:	f241 131c 	movw	r3, #4380	; 0x111c
 80136ac:	687a      	ldr	r2, [r7, #4]
 80136ae:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 80136b2:	687b      	ldr	r3, [r7, #4]
 80136b4:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80136b8:	2b00      	cmp	r3, #0
 80136ba:	d106      	bne.n	80136ca <tcp_process+0x24a>
 80136bc:	4b1b      	ldr	r3, [pc, #108]	; (801372c <tcp_process+0x2ac>)
 80136be:	f44f 725b 	mov.w	r2, #876	; 0x36c
 80136c2:	4924      	ldr	r1, [pc, #144]	; (8013754 <tcp_process+0x2d4>)
 80136c4:	481b      	ldr	r0, [pc, #108]	; (8013734 <tcp_process+0x2b4>)
 80136c6:	f006 fd0b 	bl	801a0e0 <iprintf>
        --pcb->snd_queuelen;
 80136ca:	687b      	ldr	r3, [r7, #4]
 80136cc:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80136d0:	3b01      	subs	r3, #1
 80136d2:	b29a      	uxth	r2, r3
 80136d4:	687b      	ldr	r3, [r7, #4]
 80136d6:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 80136da:	687b      	ldr	r3, [r7, #4]
 80136dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80136de:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 80136e0:	69fb      	ldr	r3, [r7, #28]
 80136e2:	2b00      	cmp	r3, #0
 80136e4:	d111      	bne.n	801370a <tcp_process+0x28a>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 80136e6:	687b      	ldr	r3, [r7, #4]
 80136e8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80136ea:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 80136ec:	69fb      	ldr	r3, [r7, #28]
 80136ee:	2b00      	cmp	r3, #0
 80136f0:	d106      	bne.n	8013700 <tcp_process+0x280>
 80136f2:	4b0e      	ldr	r3, [pc, #56]	; (801372c <tcp_process+0x2ac>)
 80136f4:	f44f 725d 	mov.w	r2, #884	; 0x374
 80136f8:	4917      	ldr	r1, [pc, #92]	; (8013758 <tcp_process+0x2d8>)
 80136fa:	480e      	ldr	r0, [pc, #56]	; (8013734 <tcp_process+0x2b4>)
 80136fc:	f006 fcf0 	bl	801a0e0 <iprintf>
          pcb->unsent = rseg->next;
 8013700:	69fb      	ldr	r3, [r7, #28]
 8013702:	681a      	ldr	r2, [r3, #0]
 8013704:	687b      	ldr	r3, [r7, #4]
 8013706:	66da      	str	r2, [r3, #108]	; 0x6c
 8013708:	e003      	b.n	8013712 <tcp_process+0x292>
        } else {
          pcb->unacked = rseg->next;
 801370a:	69fb      	ldr	r3, [r7, #28]
 801370c:	681a      	ldr	r2, [r3, #0]
 801370e:	687b      	ldr	r3, [r7, #4]
 8013710:	671a      	str	r2, [r3, #112]	; 0x70
        }
        tcp_seg_free(rseg);
 8013712:	69f8      	ldr	r0, [r7, #28]
 8013714:	f7fe fc8b 	bl	801202e <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 8013718:	687b      	ldr	r3, [r7, #4]
 801371a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801371c:	2b00      	cmp	r3, #0
 801371e:	d11d      	bne.n	801375c <tcp_process+0x2dc>
          pcb->rtime = -1;
 8013720:	687b      	ldr	r3, [r7, #4]
 8013722:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8013726:	861a      	strh	r2, [r3, #48]	; 0x30
 8013728:	e01f      	b.n	801376a <tcp_process+0x2ea>
 801372a:	bf00      	nop
 801372c:	0801cac8 	.word	0x0801cac8
 8013730:	0801cd00 	.word	0x0801cd00
 8013734:	0801cb14 	.word	0x0801cb14
 8013738:	20000978 	.word	0x20000978
 801373c:	20000970 	.word	0x20000970
 8013740:	2000096c 	.word	0x2000096c
 8013744:	0801cd1c 	.word	0x0801cd1c
 8013748:	20000979 	.word	0x20000979
 801374c:	2001bc8c 	.word	0x2001bc8c
 8013750:	2000095c 	.word	0x2000095c
 8013754:	0801cd3c 	.word	0x0801cd3c
 8013758:	0801cd54 	.word	0x0801cd54
        } else {
          pcb->rtime = 0;
 801375c:	687b      	ldr	r3, [r7, #4]
 801375e:	2200      	movs	r2, #0
 8013760:	861a      	strh	r2, [r3, #48]	; 0x30
          pcb->nrtx = 0;
 8013762:	687b      	ldr	r3, [r7, #4]
 8013764:	2200      	movs	r2, #0
 8013766:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 801376a:	687b      	ldr	r3, [r7, #4]
 801376c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8013770:	2b00      	cmp	r3, #0
 8013772:	d00a      	beq.n	801378a <tcp_process+0x30a>
 8013774:	687b      	ldr	r3, [r7, #4]
 8013776:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801377a:	687a      	ldr	r2, [r7, #4]
 801377c:	6910      	ldr	r0, [r2, #16]
 801377e:	2200      	movs	r2, #0
 8013780:	6879      	ldr	r1, [r7, #4]
 8013782:	4798      	blx	r3
 8013784:	4603      	mov	r3, r0
 8013786:	76bb      	strb	r3, [r7, #26]
 8013788:	e001      	b.n	801378e <tcp_process+0x30e>
 801378a:	2300      	movs	r3, #0
 801378c:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 801378e:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8013792:	f113 0f0d 	cmn.w	r3, #13
 8013796:	d102      	bne.n	801379e <tcp_process+0x31e>
          return ERR_ABRT;
 8013798:	f06f 030c 	mvn.w	r3, #12
 801379c:	e250      	b.n	8013c40 <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 801379e:	687b      	ldr	r3, [r7, #4]
 80137a0:	8b5b      	ldrh	r3, [r3, #26]
 80137a2:	f043 0302 	orr.w	r3, r3, #2
 80137a6:	b29a      	uxth	r2, r3
 80137a8:	687b      	ldr	r3, [r7, #4]
 80137aa:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 80137ac:	e23a      	b.n	8013c24 <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 80137ae:	4b9d      	ldr	r3, [pc, #628]	; (8013a24 <tcp_process+0x5a4>)
 80137b0:	781b      	ldrb	r3, [r3, #0]
 80137b2:	f003 0310 	and.w	r3, r3, #16
 80137b6:	2b00      	cmp	r3, #0
 80137b8:	f000 8234 	beq.w	8013c24 <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80137bc:	4b9a      	ldr	r3, [pc, #616]	; (8013a28 <tcp_process+0x5a8>)
 80137be:	6819      	ldr	r1, [r3, #0]
 80137c0:	4b9a      	ldr	r3, [pc, #616]	; (8013a2c <tcp_process+0x5ac>)
 80137c2:	881b      	ldrh	r3, [r3, #0]
 80137c4:	461a      	mov	r2, r3
 80137c6:	4b9a      	ldr	r3, [pc, #616]	; (8013a30 <tcp_process+0x5b0>)
 80137c8:	681b      	ldr	r3, [r3, #0]
 80137ca:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80137cc:	4b99      	ldr	r3, [pc, #612]	; (8013a34 <tcp_process+0x5b4>)
 80137ce:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80137d0:	885b      	ldrh	r3, [r3, #2]
 80137d2:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80137d4:	4a97      	ldr	r2, [pc, #604]	; (8013a34 <tcp_process+0x5b4>)
 80137d6:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80137d8:	8812      	ldrh	r2, [r2, #0]
 80137da:	b292      	uxth	r2, r2
 80137dc:	9202      	str	r2, [sp, #8]
 80137de:	9301      	str	r3, [sp, #4]
 80137e0:	4b95      	ldr	r3, [pc, #596]	; (8013a38 <tcp_process+0x5b8>)
 80137e2:	9300      	str	r3, [sp, #0]
 80137e4:	4b95      	ldr	r3, [pc, #596]	; (8013a3c <tcp_process+0x5bc>)
 80137e6:	4602      	mov	r2, r0
 80137e8:	6878      	ldr	r0, [r7, #4]
 80137ea:	f003 f8df 	bl	80169ac <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 80137ee:	687b      	ldr	r3, [r7, #4]
 80137f0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80137f4:	2b05      	cmp	r3, #5
 80137f6:	f200 8215 	bhi.w	8013c24 <tcp_process+0x7a4>
          pcb->rtime = 0;
 80137fa:	687b      	ldr	r3, [r7, #4]
 80137fc:	2200      	movs	r2, #0
 80137fe:	861a      	strh	r2, [r3, #48]	; 0x30
          tcp_rexmit_rto(pcb);
 8013800:	6878      	ldr	r0, [r7, #4]
 8013802:	f002 fea9 	bl	8016558 <tcp_rexmit_rto>
      break;
 8013806:	e20d      	b.n	8013c24 <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 8013808:	4b86      	ldr	r3, [pc, #536]	; (8013a24 <tcp_process+0x5a4>)
 801380a:	781b      	ldrb	r3, [r3, #0]
 801380c:	f003 0310 	and.w	r3, r3, #16
 8013810:	2b00      	cmp	r3, #0
 8013812:	f000 80a1 	beq.w	8013958 <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8013816:	4b84      	ldr	r3, [pc, #528]	; (8013a28 <tcp_process+0x5a8>)
 8013818:	681a      	ldr	r2, [r3, #0]
 801381a:	687b      	ldr	r3, [r7, #4]
 801381c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801381e:	1ad3      	subs	r3, r2, r3
 8013820:	3b01      	subs	r3, #1
 8013822:	2b00      	cmp	r3, #0
 8013824:	db7e      	blt.n	8013924 <tcp_process+0x4a4>
 8013826:	4b80      	ldr	r3, [pc, #512]	; (8013a28 <tcp_process+0x5a8>)
 8013828:	681a      	ldr	r2, [r3, #0]
 801382a:	687b      	ldr	r3, [r7, #4]
 801382c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801382e:	1ad3      	subs	r3, r2, r3
 8013830:	2b00      	cmp	r3, #0
 8013832:	dc77      	bgt.n	8013924 <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 8013834:	687b      	ldr	r3, [r7, #4]
 8013836:	2204      	movs	r2, #4
 8013838:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 801383a:	687b      	ldr	r3, [r7, #4]
 801383c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801383e:	2b00      	cmp	r3, #0
 8013840:	d102      	bne.n	8013848 <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 8013842:	23fa      	movs	r3, #250	; 0xfa
 8013844:	76bb      	strb	r3, [r7, #26]
 8013846:	e01d      	b.n	8013884 <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 8013848:	687b      	ldr	r3, [r7, #4]
 801384a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801384c:	699b      	ldr	r3, [r3, #24]
 801384e:	2b00      	cmp	r3, #0
 8013850:	d106      	bne.n	8013860 <tcp_process+0x3e0>
 8013852:	4b7b      	ldr	r3, [pc, #492]	; (8013a40 <tcp_process+0x5c0>)
 8013854:	f44f 726a 	mov.w	r2, #936	; 0x3a8
 8013858:	497a      	ldr	r1, [pc, #488]	; (8013a44 <tcp_process+0x5c4>)
 801385a:	487b      	ldr	r0, [pc, #492]	; (8013a48 <tcp_process+0x5c8>)
 801385c:	f006 fc40 	bl	801a0e0 <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 8013860:	687b      	ldr	r3, [r7, #4]
 8013862:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8013864:	699b      	ldr	r3, [r3, #24]
 8013866:	2b00      	cmp	r3, #0
 8013868:	d00a      	beq.n	8013880 <tcp_process+0x400>
 801386a:	687b      	ldr	r3, [r7, #4]
 801386c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801386e:	699b      	ldr	r3, [r3, #24]
 8013870:	687a      	ldr	r2, [r7, #4]
 8013872:	6910      	ldr	r0, [r2, #16]
 8013874:	2200      	movs	r2, #0
 8013876:	6879      	ldr	r1, [r7, #4]
 8013878:	4798      	blx	r3
 801387a:	4603      	mov	r3, r0
 801387c:	76bb      	strb	r3, [r7, #26]
 801387e:	e001      	b.n	8013884 <tcp_process+0x404>
 8013880:	23f0      	movs	r3, #240	; 0xf0
 8013882:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 8013884:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8013888:	2b00      	cmp	r3, #0
 801388a:	d00a      	beq.n	80138a2 <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 801388c:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8013890:	f113 0f0d 	cmn.w	r3, #13
 8013894:	d002      	beq.n	801389c <tcp_process+0x41c>
              tcp_abort(pcb);
 8013896:	6878      	ldr	r0, [r7, #4]
 8013898:	f7fd fd7c 	bl	8011394 <tcp_abort>
            }
            return ERR_ABRT;
 801389c:	f06f 030c 	mvn.w	r3, #12
 80138a0:	e1ce      	b.n	8013c40 <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 80138a2:	6878      	ldr	r0, [r7, #4]
 80138a4:	f000 fae0 	bl	8013e68 <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 80138a8:	4b68      	ldr	r3, [pc, #416]	; (8013a4c <tcp_process+0x5cc>)
 80138aa:	881b      	ldrh	r3, [r3, #0]
 80138ac:	2b00      	cmp	r3, #0
 80138ae:	d005      	beq.n	80138bc <tcp_process+0x43c>
            recv_acked--;
 80138b0:	4b66      	ldr	r3, [pc, #408]	; (8013a4c <tcp_process+0x5cc>)
 80138b2:	881b      	ldrh	r3, [r3, #0]
 80138b4:	3b01      	subs	r3, #1
 80138b6:	b29a      	uxth	r2, r3
 80138b8:	4b64      	ldr	r3, [pc, #400]	; (8013a4c <tcp_process+0x5cc>)
 80138ba:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 80138bc:	687b      	ldr	r3, [r7, #4]
 80138be:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80138c0:	009a      	lsls	r2, r3, #2
 80138c2:	687b      	ldr	r3, [r7, #4]
 80138c4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80138c6:	005b      	lsls	r3, r3, #1
 80138c8:	f241 111c 	movw	r1, #4380	; 0x111c
 80138cc:	428b      	cmp	r3, r1
 80138ce:	bf38      	it	cc
 80138d0:	460b      	movcc	r3, r1
 80138d2:	429a      	cmp	r2, r3
 80138d4:	d204      	bcs.n	80138e0 <tcp_process+0x460>
 80138d6:	687b      	ldr	r3, [r7, #4]
 80138d8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80138da:	009b      	lsls	r3, r3, #2
 80138dc:	b29b      	uxth	r3, r3
 80138de:	e00d      	b.n	80138fc <tcp_process+0x47c>
 80138e0:	687b      	ldr	r3, [r7, #4]
 80138e2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80138e4:	005b      	lsls	r3, r3, #1
 80138e6:	f241 121c 	movw	r2, #4380	; 0x111c
 80138ea:	4293      	cmp	r3, r2
 80138ec:	d904      	bls.n	80138f8 <tcp_process+0x478>
 80138ee:	687b      	ldr	r3, [r7, #4]
 80138f0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80138f2:	005b      	lsls	r3, r3, #1
 80138f4:	b29b      	uxth	r3, r3
 80138f6:	e001      	b.n	80138fc <tcp_process+0x47c>
 80138f8:	f241 131c 	movw	r3, #4380	; 0x111c
 80138fc:	687a      	ldr	r2, [r7, #4]
 80138fe:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 8013902:	4b53      	ldr	r3, [pc, #332]	; (8013a50 <tcp_process+0x5d0>)
 8013904:	781b      	ldrb	r3, [r3, #0]
 8013906:	f003 0320 	and.w	r3, r3, #32
 801390a:	2b00      	cmp	r3, #0
 801390c:	d037      	beq.n	801397e <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 801390e:	687b      	ldr	r3, [r7, #4]
 8013910:	8b5b      	ldrh	r3, [r3, #26]
 8013912:	f043 0302 	orr.w	r3, r3, #2
 8013916:	b29a      	uxth	r2, r3
 8013918:	687b      	ldr	r3, [r7, #4]
 801391a:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 801391c:	687b      	ldr	r3, [r7, #4]
 801391e:	2207      	movs	r2, #7
 8013920:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 8013922:	e02c      	b.n	801397e <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013924:	4b40      	ldr	r3, [pc, #256]	; (8013a28 <tcp_process+0x5a8>)
 8013926:	6819      	ldr	r1, [r3, #0]
 8013928:	4b40      	ldr	r3, [pc, #256]	; (8013a2c <tcp_process+0x5ac>)
 801392a:	881b      	ldrh	r3, [r3, #0]
 801392c:	461a      	mov	r2, r3
 801392e:	4b40      	ldr	r3, [pc, #256]	; (8013a30 <tcp_process+0x5b0>)
 8013930:	681b      	ldr	r3, [r3, #0]
 8013932:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8013934:	4b3f      	ldr	r3, [pc, #252]	; (8013a34 <tcp_process+0x5b4>)
 8013936:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013938:	885b      	ldrh	r3, [r3, #2]
 801393a:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801393c:	4a3d      	ldr	r2, [pc, #244]	; (8013a34 <tcp_process+0x5b4>)
 801393e:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013940:	8812      	ldrh	r2, [r2, #0]
 8013942:	b292      	uxth	r2, r2
 8013944:	9202      	str	r2, [sp, #8]
 8013946:	9301      	str	r3, [sp, #4]
 8013948:	4b3b      	ldr	r3, [pc, #236]	; (8013a38 <tcp_process+0x5b8>)
 801394a:	9300      	str	r3, [sp, #0]
 801394c:	4b3b      	ldr	r3, [pc, #236]	; (8013a3c <tcp_process+0x5bc>)
 801394e:	4602      	mov	r2, r0
 8013950:	6878      	ldr	r0, [r7, #4]
 8013952:	f003 f82b 	bl	80169ac <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 8013956:	e167      	b.n	8013c28 <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 8013958:	4b32      	ldr	r3, [pc, #200]	; (8013a24 <tcp_process+0x5a4>)
 801395a:	781b      	ldrb	r3, [r3, #0]
 801395c:	f003 0302 	and.w	r3, r3, #2
 8013960:	2b00      	cmp	r3, #0
 8013962:	f000 8161 	beq.w	8013c28 <tcp_process+0x7a8>
 8013966:	687b      	ldr	r3, [r7, #4]
 8013968:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801396a:	1e5a      	subs	r2, r3, #1
 801396c:	4b30      	ldr	r3, [pc, #192]	; (8013a30 <tcp_process+0x5b0>)
 801396e:	681b      	ldr	r3, [r3, #0]
 8013970:	429a      	cmp	r2, r3
 8013972:	f040 8159 	bne.w	8013c28 <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 8013976:	6878      	ldr	r0, [r7, #4]
 8013978:	f002 fe10 	bl	801659c <tcp_rexmit>
      break;
 801397c:	e154      	b.n	8013c28 <tcp_process+0x7a8>
 801397e:	e153      	b.n	8013c28 <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 8013980:	6878      	ldr	r0, [r7, #4]
 8013982:	f000 fa71 	bl	8013e68 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 8013986:	4b32      	ldr	r3, [pc, #200]	; (8013a50 <tcp_process+0x5d0>)
 8013988:	781b      	ldrb	r3, [r3, #0]
 801398a:	f003 0320 	and.w	r3, r3, #32
 801398e:	2b00      	cmp	r3, #0
 8013990:	f000 814c 	beq.w	8013c2c <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 8013994:	687b      	ldr	r3, [r7, #4]
 8013996:	8b5b      	ldrh	r3, [r3, #26]
 8013998:	f043 0302 	orr.w	r3, r3, #2
 801399c:	b29a      	uxth	r2, r3
 801399e:	687b      	ldr	r3, [r7, #4]
 80139a0:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 80139a2:	687b      	ldr	r3, [r7, #4]
 80139a4:	2207      	movs	r2, #7
 80139a6:	751a      	strb	r2, [r3, #20]
      }
      break;
 80139a8:	e140      	b.n	8013c2c <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 80139aa:	6878      	ldr	r0, [r7, #4]
 80139ac:	f000 fa5c 	bl	8013e68 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 80139b0:	4b27      	ldr	r3, [pc, #156]	; (8013a50 <tcp_process+0x5d0>)
 80139b2:	781b      	ldrb	r3, [r3, #0]
 80139b4:	f003 0320 	and.w	r3, r3, #32
 80139b8:	2b00      	cmp	r3, #0
 80139ba:	d071      	beq.n	8013aa0 <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 80139bc:	4b19      	ldr	r3, [pc, #100]	; (8013a24 <tcp_process+0x5a4>)
 80139be:	781b      	ldrb	r3, [r3, #0]
 80139c0:	f003 0310 	and.w	r3, r3, #16
 80139c4:	2b00      	cmp	r3, #0
 80139c6:	d060      	beq.n	8013a8a <tcp_process+0x60a>
 80139c8:	687b      	ldr	r3, [r7, #4]
 80139ca:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80139cc:	4b16      	ldr	r3, [pc, #88]	; (8013a28 <tcp_process+0x5a8>)
 80139ce:	681b      	ldr	r3, [r3, #0]
 80139d0:	429a      	cmp	r2, r3
 80139d2:	d15a      	bne.n	8013a8a <tcp_process+0x60a>
            pcb->unsent == NULL) {
 80139d4:	687b      	ldr	r3, [r7, #4]
 80139d6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 80139d8:	2b00      	cmp	r3, #0
 80139da:	d156      	bne.n	8013a8a <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 80139dc:	687b      	ldr	r3, [r7, #4]
 80139de:	8b5b      	ldrh	r3, [r3, #26]
 80139e0:	f043 0302 	orr.w	r3, r3, #2
 80139e4:	b29a      	uxth	r2, r3
 80139e6:	687b      	ldr	r3, [r7, #4]
 80139e8:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 80139ea:	6878      	ldr	r0, [r7, #4]
 80139ec:	f7fe fdbc 	bl	8012568 <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 80139f0:	4b18      	ldr	r3, [pc, #96]	; (8013a54 <tcp_process+0x5d4>)
 80139f2:	681b      	ldr	r3, [r3, #0]
 80139f4:	687a      	ldr	r2, [r7, #4]
 80139f6:	429a      	cmp	r2, r3
 80139f8:	d105      	bne.n	8013a06 <tcp_process+0x586>
 80139fa:	4b16      	ldr	r3, [pc, #88]	; (8013a54 <tcp_process+0x5d4>)
 80139fc:	681b      	ldr	r3, [r3, #0]
 80139fe:	68db      	ldr	r3, [r3, #12]
 8013a00:	4a14      	ldr	r2, [pc, #80]	; (8013a54 <tcp_process+0x5d4>)
 8013a02:	6013      	str	r3, [r2, #0]
 8013a04:	e02e      	b.n	8013a64 <tcp_process+0x5e4>
 8013a06:	4b13      	ldr	r3, [pc, #76]	; (8013a54 <tcp_process+0x5d4>)
 8013a08:	681b      	ldr	r3, [r3, #0]
 8013a0a:	617b      	str	r3, [r7, #20]
 8013a0c:	e027      	b.n	8013a5e <tcp_process+0x5de>
 8013a0e:	697b      	ldr	r3, [r7, #20]
 8013a10:	68db      	ldr	r3, [r3, #12]
 8013a12:	687a      	ldr	r2, [r7, #4]
 8013a14:	429a      	cmp	r2, r3
 8013a16:	d11f      	bne.n	8013a58 <tcp_process+0x5d8>
 8013a18:	687b      	ldr	r3, [r7, #4]
 8013a1a:	68da      	ldr	r2, [r3, #12]
 8013a1c:	697b      	ldr	r3, [r7, #20]
 8013a1e:	60da      	str	r2, [r3, #12]
 8013a20:	e020      	b.n	8013a64 <tcp_process+0x5e4>
 8013a22:	bf00      	nop
 8013a24:	20000978 	.word	0x20000978
 8013a28:	20000970 	.word	0x20000970
 8013a2c:	20000976 	.word	0x20000976
 8013a30:	2000096c 	.word	0x2000096c
 8013a34:	2000095c 	.word	0x2000095c
 8013a38:	2000ec8c 	.word	0x2000ec8c
 8013a3c:	2000ec90 	.word	0x2000ec90
 8013a40:	0801cac8 	.word	0x0801cac8
 8013a44:	0801cd68 	.word	0x0801cd68
 8013a48:	0801cb14 	.word	0x0801cb14
 8013a4c:	20000974 	.word	0x20000974
 8013a50:	20000979 	.word	0x20000979
 8013a54:	2001bc88 	.word	0x2001bc88
 8013a58:	697b      	ldr	r3, [r7, #20]
 8013a5a:	68db      	ldr	r3, [r3, #12]
 8013a5c:	617b      	str	r3, [r7, #20]
 8013a5e:	697b      	ldr	r3, [r7, #20]
 8013a60:	2b00      	cmp	r3, #0
 8013a62:	d1d4      	bne.n	8013a0e <tcp_process+0x58e>
 8013a64:	687b      	ldr	r3, [r7, #4]
 8013a66:	2200      	movs	r2, #0
 8013a68:	60da      	str	r2, [r3, #12]
 8013a6a:	4b77      	ldr	r3, [pc, #476]	; (8013c48 <tcp_process+0x7c8>)
 8013a6c:	2201      	movs	r2, #1
 8013a6e:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 8013a70:	687b      	ldr	r3, [r7, #4]
 8013a72:	220a      	movs	r2, #10
 8013a74:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 8013a76:	4b75      	ldr	r3, [pc, #468]	; (8013c4c <tcp_process+0x7cc>)
 8013a78:	681a      	ldr	r2, [r3, #0]
 8013a7a:	687b      	ldr	r3, [r7, #4]
 8013a7c:	60da      	str	r2, [r3, #12]
 8013a7e:	4a73      	ldr	r2, [pc, #460]	; (8013c4c <tcp_process+0x7cc>)
 8013a80:	687b      	ldr	r3, [r7, #4]
 8013a82:	6013      	str	r3, [r2, #0]
 8013a84:	f003 f954 	bl	8016d30 <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 8013a88:	e0d2      	b.n	8013c30 <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 8013a8a:	687b      	ldr	r3, [r7, #4]
 8013a8c:	8b5b      	ldrh	r3, [r3, #26]
 8013a8e:	f043 0302 	orr.w	r3, r3, #2
 8013a92:	b29a      	uxth	r2, r3
 8013a94:	687b      	ldr	r3, [r7, #4]
 8013a96:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 8013a98:	687b      	ldr	r3, [r7, #4]
 8013a9a:	2208      	movs	r2, #8
 8013a9c:	751a      	strb	r2, [r3, #20]
      break;
 8013a9e:	e0c7      	b.n	8013c30 <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8013aa0:	4b6b      	ldr	r3, [pc, #428]	; (8013c50 <tcp_process+0x7d0>)
 8013aa2:	781b      	ldrb	r3, [r3, #0]
 8013aa4:	f003 0310 	and.w	r3, r3, #16
 8013aa8:	2b00      	cmp	r3, #0
 8013aaa:	f000 80c1 	beq.w	8013c30 <tcp_process+0x7b0>
 8013aae:	687b      	ldr	r3, [r7, #4]
 8013ab0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8013ab2:	4b68      	ldr	r3, [pc, #416]	; (8013c54 <tcp_process+0x7d4>)
 8013ab4:	681b      	ldr	r3, [r3, #0]
 8013ab6:	429a      	cmp	r2, r3
 8013ab8:	f040 80ba 	bne.w	8013c30 <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 8013abc:	687b      	ldr	r3, [r7, #4]
 8013abe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8013ac0:	2b00      	cmp	r3, #0
 8013ac2:	f040 80b5 	bne.w	8013c30 <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 8013ac6:	687b      	ldr	r3, [r7, #4]
 8013ac8:	2206      	movs	r2, #6
 8013aca:	751a      	strb	r2, [r3, #20]
      break;
 8013acc:	e0b0      	b.n	8013c30 <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 8013ace:	6878      	ldr	r0, [r7, #4]
 8013ad0:	f000 f9ca 	bl	8013e68 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8013ad4:	4b60      	ldr	r3, [pc, #384]	; (8013c58 <tcp_process+0x7d8>)
 8013ad6:	781b      	ldrb	r3, [r3, #0]
 8013ad8:	f003 0320 	and.w	r3, r3, #32
 8013adc:	2b00      	cmp	r3, #0
 8013ade:	f000 80a9 	beq.w	8013c34 <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 8013ae2:	687b      	ldr	r3, [r7, #4]
 8013ae4:	8b5b      	ldrh	r3, [r3, #26]
 8013ae6:	f043 0302 	orr.w	r3, r3, #2
 8013aea:	b29a      	uxth	r2, r3
 8013aec:	687b      	ldr	r3, [r7, #4]
 8013aee:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 8013af0:	6878      	ldr	r0, [r7, #4]
 8013af2:	f7fe fd39 	bl	8012568 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8013af6:	4b59      	ldr	r3, [pc, #356]	; (8013c5c <tcp_process+0x7dc>)
 8013af8:	681b      	ldr	r3, [r3, #0]
 8013afa:	687a      	ldr	r2, [r7, #4]
 8013afc:	429a      	cmp	r2, r3
 8013afe:	d105      	bne.n	8013b0c <tcp_process+0x68c>
 8013b00:	4b56      	ldr	r3, [pc, #344]	; (8013c5c <tcp_process+0x7dc>)
 8013b02:	681b      	ldr	r3, [r3, #0]
 8013b04:	68db      	ldr	r3, [r3, #12]
 8013b06:	4a55      	ldr	r2, [pc, #340]	; (8013c5c <tcp_process+0x7dc>)
 8013b08:	6013      	str	r3, [r2, #0]
 8013b0a:	e013      	b.n	8013b34 <tcp_process+0x6b4>
 8013b0c:	4b53      	ldr	r3, [pc, #332]	; (8013c5c <tcp_process+0x7dc>)
 8013b0e:	681b      	ldr	r3, [r3, #0]
 8013b10:	613b      	str	r3, [r7, #16]
 8013b12:	e00c      	b.n	8013b2e <tcp_process+0x6ae>
 8013b14:	693b      	ldr	r3, [r7, #16]
 8013b16:	68db      	ldr	r3, [r3, #12]
 8013b18:	687a      	ldr	r2, [r7, #4]
 8013b1a:	429a      	cmp	r2, r3
 8013b1c:	d104      	bne.n	8013b28 <tcp_process+0x6a8>
 8013b1e:	687b      	ldr	r3, [r7, #4]
 8013b20:	68da      	ldr	r2, [r3, #12]
 8013b22:	693b      	ldr	r3, [r7, #16]
 8013b24:	60da      	str	r2, [r3, #12]
 8013b26:	e005      	b.n	8013b34 <tcp_process+0x6b4>
 8013b28:	693b      	ldr	r3, [r7, #16]
 8013b2a:	68db      	ldr	r3, [r3, #12]
 8013b2c:	613b      	str	r3, [r7, #16]
 8013b2e:	693b      	ldr	r3, [r7, #16]
 8013b30:	2b00      	cmp	r3, #0
 8013b32:	d1ef      	bne.n	8013b14 <tcp_process+0x694>
 8013b34:	687b      	ldr	r3, [r7, #4]
 8013b36:	2200      	movs	r2, #0
 8013b38:	60da      	str	r2, [r3, #12]
 8013b3a:	4b43      	ldr	r3, [pc, #268]	; (8013c48 <tcp_process+0x7c8>)
 8013b3c:	2201      	movs	r2, #1
 8013b3e:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8013b40:	687b      	ldr	r3, [r7, #4]
 8013b42:	220a      	movs	r2, #10
 8013b44:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8013b46:	4b41      	ldr	r3, [pc, #260]	; (8013c4c <tcp_process+0x7cc>)
 8013b48:	681a      	ldr	r2, [r3, #0]
 8013b4a:	687b      	ldr	r3, [r7, #4]
 8013b4c:	60da      	str	r2, [r3, #12]
 8013b4e:	4a3f      	ldr	r2, [pc, #252]	; (8013c4c <tcp_process+0x7cc>)
 8013b50:	687b      	ldr	r3, [r7, #4]
 8013b52:	6013      	str	r3, [r2, #0]
 8013b54:	f003 f8ec 	bl	8016d30 <tcp_timer_needed>
      }
      break;
 8013b58:	e06c      	b.n	8013c34 <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 8013b5a:	6878      	ldr	r0, [r7, #4]
 8013b5c:	f000 f984 	bl	8013e68 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8013b60:	4b3b      	ldr	r3, [pc, #236]	; (8013c50 <tcp_process+0x7d0>)
 8013b62:	781b      	ldrb	r3, [r3, #0]
 8013b64:	f003 0310 	and.w	r3, r3, #16
 8013b68:	2b00      	cmp	r3, #0
 8013b6a:	d065      	beq.n	8013c38 <tcp_process+0x7b8>
 8013b6c:	687b      	ldr	r3, [r7, #4]
 8013b6e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8013b70:	4b38      	ldr	r3, [pc, #224]	; (8013c54 <tcp_process+0x7d4>)
 8013b72:	681b      	ldr	r3, [r3, #0]
 8013b74:	429a      	cmp	r2, r3
 8013b76:	d15f      	bne.n	8013c38 <tcp_process+0x7b8>
 8013b78:	687b      	ldr	r3, [r7, #4]
 8013b7a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013b7c:	2b00      	cmp	r3, #0
 8013b7e:	d15b      	bne.n	8013c38 <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 8013b80:	6878      	ldr	r0, [r7, #4]
 8013b82:	f7fe fcf1 	bl	8012568 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8013b86:	4b35      	ldr	r3, [pc, #212]	; (8013c5c <tcp_process+0x7dc>)
 8013b88:	681b      	ldr	r3, [r3, #0]
 8013b8a:	687a      	ldr	r2, [r7, #4]
 8013b8c:	429a      	cmp	r2, r3
 8013b8e:	d105      	bne.n	8013b9c <tcp_process+0x71c>
 8013b90:	4b32      	ldr	r3, [pc, #200]	; (8013c5c <tcp_process+0x7dc>)
 8013b92:	681b      	ldr	r3, [r3, #0]
 8013b94:	68db      	ldr	r3, [r3, #12]
 8013b96:	4a31      	ldr	r2, [pc, #196]	; (8013c5c <tcp_process+0x7dc>)
 8013b98:	6013      	str	r3, [r2, #0]
 8013b9a:	e013      	b.n	8013bc4 <tcp_process+0x744>
 8013b9c:	4b2f      	ldr	r3, [pc, #188]	; (8013c5c <tcp_process+0x7dc>)
 8013b9e:	681b      	ldr	r3, [r3, #0]
 8013ba0:	60fb      	str	r3, [r7, #12]
 8013ba2:	e00c      	b.n	8013bbe <tcp_process+0x73e>
 8013ba4:	68fb      	ldr	r3, [r7, #12]
 8013ba6:	68db      	ldr	r3, [r3, #12]
 8013ba8:	687a      	ldr	r2, [r7, #4]
 8013baa:	429a      	cmp	r2, r3
 8013bac:	d104      	bne.n	8013bb8 <tcp_process+0x738>
 8013bae:	687b      	ldr	r3, [r7, #4]
 8013bb0:	68da      	ldr	r2, [r3, #12]
 8013bb2:	68fb      	ldr	r3, [r7, #12]
 8013bb4:	60da      	str	r2, [r3, #12]
 8013bb6:	e005      	b.n	8013bc4 <tcp_process+0x744>
 8013bb8:	68fb      	ldr	r3, [r7, #12]
 8013bba:	68db      	ldr	r3, [r3, #12]
 8013bbc:	60fb      	str	r3, [r7, #12]
 8013bbe:	68fb      	ldr	r3, [r7, #12]
 8013bc0:	2b00      	cmp	r3, #0
 8013bc2:	d1ef      	bne.n	8013ba4 <tcp_process+0x724>
 8013bc4:	687b      	ldr	r3, [r7, #4]
 8013bc6:	2200      	movs	r2, #0
 8013bc8:	60da      	str	r2, [r3, #12]
 8013bca:	4b1f      	ldr	r3, [pc, #124]	; (8013c48 <tcp_process+0x7c8>)
 8013bcc:	2201      	movs	r2, #1
 8013bce:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8013bd0:	687b      	ldr	r3, [r7, #4]
 8013bd2:	220a      	movs	r2, #10
 8013bd4:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8013bd6:	4b1d      	ldr	r3, [pc, #116]	; (8013c4c <tcp_process+0x7cc>)
 8013bd8:	681a      	ldr	r2, [r3, #0]
 8013bda:	687b      	ldr	r3, [r7, #4]
 8013bdc:	60da      	str	r2, [r3, #12]
 8013bde:	4a1b      	ldr	r2, [pc, #108]	; (8013c4c <tcp_process+0x7cc>)
 8013be0:	687b      	ldr	r3, [r7, #4]
 8013be2:	6013      	str	r3, [r2, #0]
 8013be4:	f003 f8a4 	bl	8016d30 <tcp_timer_needed>
      }
      break;
 8013be8:	e026      	b.n	8013c38 <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 8013bea:	6878      	ldr	r0, [r7, #4]
 8013bec:	f000 f93c 	bl	8013e68 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8013bf0:	4b17      	ldr	r3, [pc, #92]	; (8013c50 <tcp_process+0x7d0>)
 8013bf2:	781b      	ldrb	r3, [r3, #0]
 8013bf4:	f003 0310 	and.w	r3, r3, #16
 8013bf8:	2b00      	cmp	r3, #0
 8013bfa:	d01f      	beq.n	8013c3c <tcp_process+0x7bc>
 8013bfc:	687b      	ldr	r3, [r7, #4]
 8013bfe:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8013c00:	4b14      	ldr	r3, [pc, #80]	; (8013c54 <tcp_process+0x7d4>)
 8013c02:	681b      	ldr	r3, [r3, #0]
 8013c04:	429a      	cmp	r2, r3
 8013c06:	d119      	bne.n	8013c3c <tcp_process+0x7bc>
 8013c08:	687b      	ldr	r3, [r7, #4]
 8013c0a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013c0c:	2b00      	cmp	r3, #0
 8013c0e:	d115      	bne.n	8013c3c <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 8013c10:	4b11      	ldr	r3, [pc, #68]	; (8013c58 <tcp_process+0x7d8>)
 8013c12:	781b      	ldrb	r3, [r3, #0]
 8013c14:	f043 0310 	orr.w	r3, r3, #16
 8013c18:	b2da      	uxtb	r2, r3
 8013c1a:	4b0f      	ldr	r3, [pc, #60]	; (8013c58 <tcp_process+0x7d8>)
 8013c1c:	701a      	strb	r2, [r3, #0]
      }
      break;
 8013c1e:	e00d      	b.n	8013c3c <tcp_process+0x7bc>
    default:
      break;
 8013c20:	bf00      	nop
 8013c22:	e00c      	b.n	8013c3e <tcp_process+0x7be>
      break;
 8013c24:	bf00      	nop
 8013c26:	e00a      	b.n	8013c3e <tcp_process+0x7be>
      break;
 8013c28:	bf00      	nop
 8013c2a:	e008      	b.n	8013c3e <tcp_process+0x7be>
      break;
 8013c2c:	bf00      	nop
 8013c2e:	e006      	b.n	8013c3e <tcp_process+0x7be>
      break;
 8013c30:	bf00      	nop
 8013c32:	e004      	b.n	8013c3e <tcp_process+0x7be>
      break;
 8013c34:	bf00      	nop
 8013c36:	e002      	b.n	8013c3e <tcp_process+0x7be>
      break;
 8013c38:	bf00      	nop
 8013c3a:	e000      	b.n	8013c3e <tcp_process+0x7be>
      break;
 8013c3c:	bf00      	nop
  }
  return ERR_OK;
 8013c3e:	2300      	movs	r3, #0
}
 8013c40:	4618      	mov	r0, r3
 8013c42:	3724      	adds	r7, #36	; 0x24
 8013c44:	46bd      	mov	sp, r7
 8013c46:	bd90      	pop	{r4, r7, pc}
 8013c48:	2001bc84 	.word	0x2001bc84
 8013c4c:	2001bc98 	.word	0x2001bc98
 8013c50:	20000978 	.word	0x20000978
 8013c54:	20000970 	.word	0x20000970
 8013c58:	20000979 	.word	0x20000979
 8013c5c:	2001bc88 	.word	0x2001bc88

08013c60 <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 8013c60:	b590      	push	{r4, r7, lr}
 8013c62:	b085      	sub	sp, #20
 8013c64:	af00      	add	r7, sp, #0
 8013c66:	6078      	str	r0, [r7, #4]
 8013c68:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 8013c6a:	687b      	ldr	r3, [r7, #4]
 8013c6c:	2b00      	cmp	r3, #0
 8013c6e:	d106      	bne.n	8013c7e <tcp_oos_insert_segment+0x1e>
 8013c70:	4b3b      	ldr	r3, [pc, #236]	; (8013d60 <tcp_oos_insert_segment+0x100>)
 8013c72:	f240 421f 	movw	r2, #1055	; 0x41f
 8013c76:	493b      	ldr	r1, [pc, #236]	; (8013d64 <tcp_oos_insert_segment+0x104>)
 8013c78:	483b      	ldr	r0, [pc, #236]	; (8013d68 <tcp_oos_insert_segment+0x108>)
 8013c7a:	f006 fa31 	bl	801a0e0 <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8013c7e:	687b      	ldr	r3, [r7, #4]
 8013c80:	68db      	ldr	r3, [r3, #12]
 8013c82:	899b      	ldrh	r3, [r3, #12]
 8013c84:	b29b      	uxth	r3, r3
 8013c86:	4618      	mov	r0, r3
 8013c88:	f7fb faa7 	bl	800f1da <lwip_htons>
 8013c8c:	4603      	mov	r3, r0
 8013c8e:	b2db      	uxtb	r3, r3
 8013c90:	f003 0301 	and.w	r3, r3, #1
 8013c94:	2b00      	cmp	r3, #0
 8013c96:	d028      	beq.n	8013cea <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 8013c98:	6838      	ldr	r0, [r7, #0]
 8013c9a:	f7fe f9b3 	bl	8012004 <tcp_segs_free>
    next = NULL;
 8013c9e:	2300      	movs	r3, #0
 8013ca0:	603b      	str	r3, [r7, #0]
 8013ca2:	e056      	b.n	8013d52 <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8013ca4:	683b      	ldr	r3, [r7, #0]
 8013ca6:	68db      	ldr	r3, [r3, #12]
 8013ca8:	899b      	ldrh	r3, [r3, #12]
 8013caa:	b29b      	uxth	r3, r3
 8013cac:	4618      	mov	r0, r3
 8013cae:	f7fb fa94 	bl	800f1da <lwip_htons>
 8013cb2:	4603      	mov	r3, r0
 8013cb4:	b2db      	uxtb	r3, r3
 8013cb6:	f003 0301 	and.w	r3, r3, #1
 8013cba:	2b00      	cmp	r3, #0
 8013cbc:	d00d      	beq.n	8013cda <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 8013cbe:	687b      	ldr	r3, [r7, #4]
 8013cc0:	68db      	ldr	r3, [r3, #12]
 8013cc2:	899b      	ldrh	r3, [r3, #12]
 8013cc4:	b29c      	uxth	r4, r3
 8013cc6:	2001      	movs	r0, #1
 8013cc8:	f7fb fa87 	bl	800f1da <lwip_htons>
 8013ccc:	4603      	mov	r3, r0
 8013cce:	461a      	mov	r2, r3
 8013cd0:	687b      	ldr	r3, [r7, #4]
 8013cd2:	68db      	ldr	r3, [r3, #12]
 8013cd4:	4322      	orrs	r2, r4
 8013cd6:	b292      	uxth	r2, r2
 8013cd8:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 8013cda:	683b      	ldr	r3, [r7, #0]
 8013cdc:	60fb      	str	r3, [r7, #12]
      next = next->next;
 8013cde:	683b      	ldr	r3, [r7, #0]
 8013ce0:	681b      	ldr	r3, [r3, #0]
 8013ce2:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 8013ce4:	68f8      	ldr	r0, [r7, #12]
 8013ce6:	f7fe f9a2 	bl	801202e <tcp_seg_free>
    while (next &&
 8013cea:	683b      	ldr	r3, [r7, #0]
 8013cec:	2b00      	cmp	r3, #0
 8013cee:	d00e      	beq.n	8013d0e <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 8013cf0:	687b      	ldr	r3, [r7, #4]
 8013cf2:	891b      	ldrh	r3, [r3, #8]
 8013cf4:	461a      	mov	r2, r3
 8013cf6:	4b1d      	ldr	r3, [pc, #116]	; (8013d6c <tcp_oos_insert_segment+0x10c>)
 8013cf8:	681b      	ldr	r3, [r3, #0]
 8013cfa:	441a      	add	r2, r3
 8013cfc:	683b      	ldr	r3, [r7, #0]
 8013cfe:	68db      	ldr	r3, [r3, #12]
 8013d00:	685b      	ldr	r3, [r3, #4]
 8013d02:	6839      	ldr	r1, [r7, #0]
 8013d04:	8909      	ldrh	r1, [r1, #8]
 8013d06:	440b      	add	r3, r1
 8013d08:	1ad3      	subs	r3, r2, r3
    while (next &&
 8013d0a:	2b00      	cmp	r3, #0
 8013d0c:	daca      	bge.n	8013ca4 <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 8013d0e:	683b      	ldr	r3, [r7, #0]
 8013d10:	2b00      	cmp	r3, #0
 8013d12:	d01e      	beq.n	8013d52 <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 8013d14:	687b      	ldr	r3, [r7, #4]
 8013d16:	891b      	ldrh	r3, [r3, #8]
 8013d18:	461a      	mov	r2, r3
 8013d1a:	4b14      	ldr	r3, [pc, #80]	; (8013d6c <tcp_oos_insert_segment+0x10c>)
 8013d1c:	681b      	ldr	r3, [r3, #0]
 8013d1e:	441a      	add	r2, r3
 8013d20:	683b      	ldr	r3, [r7, #0]
 8013d22:	68db      	ldr	r3, [r3, #12]
 8013d24:	685b      	ldr	r3, [r3, #4]
 8013d26:	1ad3      	subs	r3, r2, r3
    if (next &&
 8013d28:	2b00      	cmp	r3, #0
 8013d2a:	dd12      	ble.n	8013d52 <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 8013d2c:	683b      	ldr	r3, [r7, #0]
 8013d2e:	68db      	ldr	r3, [r3, #12]
 8013d30:	685b      	ldr	r3, [r3, #4]
 8013d32:	b29a      	uxth	r2, r3
 8013d34:	4b0d      	ldr	r3, [pc, #52]	; (8013d6c <tcp_oos_insert_segment+0x10c>)
 8013d36:	681b      	ldr	r3, [r3, #0]
 8013d38:	b29b      	uxth	r3, r3
 8013d3a:	1ad3      	subs	r3, r2, r3
 8013d3c:	b29a      	uxth	r2, r3
 8013d3e:	687b      	ldr	r3, [r7, #4]
 8013d40:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 8013d42:	687b      	ldr	r3, [r7, #4]
 8013d44:	685a      	ldr	r2, [r3, #4]
 8013d46:	687b      	ldr	r3, [r7, #4]
 8013d48:	891b      	ldrh	r3, [r3, #8]
 8013d4a:	4619      	mov	r1, r3
 8013d4c:	4610      	mov	r0, r2
 8013d4e:	f7fc fb81 	bl	8010454 <pbuf_realloc>
    }
  }
  cseg->next = next;
 8013d52:	687b      	ldr	r3, [r7, #4]
 8013d54:	683a      	ldr	r2, [r7, #0]
 8013d56:	601a      	str	r2, [r3, #0]
}
 8013d58:	bf00      	nop
 8013d5a:	3714      	adds	r7, #20
 8013d5c:	46bd      	mov	sp, r7
 8013d5e:	bd90      	pop	{r4, r7, pc}
 8013d60:	0801cac8 	.word	0x0801cac8
 8013d64:	0801cd88 	.word	0x0801cd88
 8013d68:	0801cb14 	.word	0x0801cb14
 8013d6c:	2000096c 	.word	0x2000096c

08013d70 <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 8013d70:	b5b0      	push	{r4, r5, r7, lr}
 8013d72:	b086      	sub	sp, #24
 8013d74:	af00      	add	r7, sp, #0
 8013d76:	60f8      	str	r0, [r7, #12]
 8013d78:	60b9      	str	r1, [r7, #8]
 8013d7a:	607a      	str	r2, [r7, #4]
 8013d7c:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 8013d7e:	e03e      	b.n	8013dfe <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 8013d80:	68bb      	ldr	r3, [r7, #8]
 8013d82:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 8013d84:	68bb      	ldr	r3, [r7, #8]
 8013d86:	681b      	ldr	r3, [r3, #0]
 8013d88:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 8013d8a:	697b      	ldr	r3, [r7, #20]
 8013d8c:	685b      	ldr	r3, [r3, #4]
 8013d8e:	4618      	mov	r0, r3
 8013d90:	f7fc fd6e 	bl	8010870 <pbuf_clen>
 8013d94:	4603      	mov	r3, r0
 8013d96:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 8013d98:	68fb      	ldr	r3, [r7, #12]
 8013d9a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8013d9e:	8a7a      	ldrh	r2, [r7, #18]
 8013da0:	429a      	cmp	r2, r3
 8013da2:	d906      	bls.n	8013db2 <tcp_free_acked_segments+0x42>
 8013da4:	4b2a      	ldr	r3, [pc, #168]	; (8013e50 <tcp_free_acked_segments+0xe0>)
 8013da6:	f240 4257 	movw	r2, #1111	; 0x457
 8013daa:	492a      	ldr	r1, [pc, #168]	; (8013e54 <tcp_free_acked_segments+0xe4>)
 8013dac:	482a      	ldr	r0, [pc, #168]	; (8013e58 <tcp_free_acked_segments+0xe8>)
 8013dae:	f006 f997 	bl	801a0e0 <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 8013db2:	68fb      	ldr	r3, [r7, #12]
 8013db4:	f8b3 2066 	ldrh.w	r2, [r3, #102]	; 0x66
 8013db8:	8a7b      	ldrh	r3, [r7, #18]
 8013dba:	1ad3      	subs	r3, r2, r3
 8013dbc:	b29a      	uxth	r2, r3
 8013dbe:	68fb      	ldr	r3, [r7, #12]
 8013dc0:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 8013dc4:	697b      	ldr	r3, [r7, #20]
 8013dc6:	891a      	ldrh	r2, [r3, #8]
 8013dc8:	4b24      	ldr	r3, [pc, #144]	; (8013e5c <tcp_free_acked_segments+0xec>)
 8013dca:	881b      	ldrh	r3, [r3, #0]
 8013dcc:	4413      	add	r3, r2
 8013dce:	b29a      	uxth	r2, r3
 8013dd0:	4b22      	ldr	r3, [pc, #136]	; (8013e5c <tcp_free_acked_segments+0xec>)
 8013dd2:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 8013dd4:	6978      	ldr	r0, [r7, #20]
 8013dd6:	f7fe f92a 	bl	801202e <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 8013dda:	68fb      	ldr	r3, [r7, #12]
 8013ddc:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8013de0:	2b00      	cmp	r3, #0
 8013de2:	d00c      	beq.n	8013dfe <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 8013de4:	68bb      	ldr	r3, [r7, #8]
 8013de6:	2b00      	cmp	r3, #0
 8013de8:	d109      	bne.n	8013dfe <tcp_free_acked_segments+0x8e>
 8013dea:	683b      	ldr	r3, [r7, #0]
 8013dec:	2b00      	cmp	r3, #0
 8013dee:	d106      	bne.n	8013dfe <tcp_free_acked_segments+0x8e>
 8013df0:	4b17      	ldr	r3, [pc, #92]	; (8013e50 <tcp_free_acked_segments+0xe0>)
 8013df2:	f240 4261 	movw	r2, #1121	; 0x461
 8013df6:	491a      	ldr	r1, [pc, #104]	; (8013e60 <tcp_free_acked_segments+0xf0>)
 8013df8:	4817      	ldr	r0, [pc, #92]	; (8013e58 <tcp_free_acked_segments+0xe8>)
 8013dfa:	f006 f971 	bl	801a0e0 <iprintf>
  while (seg_list != NULL &&
 8013dfe:	68bb      	ldr	r3, [r7, #8]
 8013e00:	2b00      	cmp	r3, #0
 8013e02:	d020      	beq.n	8013e46 <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 8013e04:	68bb      	ldr	r3, [r7, #8]
 8013e06:	68db      	ldr	r3, [r3, #12]
 8013e08:	685b      	ldr	r3, [r3, #4]
 8013e0a:	4618      	mov	r0, r3
 8013e0c:	f7fb f9fa 	bl	800f204 <lwip_htonl>
 8013e10:	4604      	mov	r4, r0
 8013e12:	68bb      	ldr	r3, [r7, #8]
 8013e14:	891b      	ldrh	r3, [r3, #8]
 8013e16:	461d      	mov	r5, r3
 8013e18:	68bb      	ldr	r3, [r7, #8]
 8013e1a:	68db      	ldr	r3, [r3, #12]
 8013e1c:	899b      	ldrh	r3, [r3, #12]
 8013e1e:	b29b      	uxth	r3, r3
 8013e20:	4618      	mov	r0, r3
 8013e22:	f7fb f9da 	bl	800f1da <lwip_htons>
 8013e26:	4603      	mov	r3, r0
 8013e28:	b2db      	uxtb	r3, r3
 8013e2a:	f003 0303 	and.w	r3, r3, #3
 8013e2e:	2b00      	cmp	r3, #0
 8013e30:	d001      	beq.n	8013e36 <tcp_free_acked_segments+0xc6>
 8013e32:	2301      	movs	r3, #1
 8013e34:	e000      	b.n	8013e38 <tcp_free_acked_segments+0xc8>
 8013e36:	2300      	movs	r3, #0
 8013e38:	442b      	add	r3, r5
 8013e3a:	18e2      	adds	r2, r4, r3
 8013e3c:	4b09      	ldr	r3, [pc, #36]	; (8013e64 <tcp_free_acked_segments+0xf4>)
 8013e3e:	681b      	ldr	r3, [r3, #0]
 8013e40:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 8013e42:	2b00      	cmp	r3, #0
 8013e44:	dd9c      	ble.n	8013d80 <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 8013e46:	68bb      	ldr	r3, [r7, #8]
}
 8013e48:	4618      	mov	r0, r3
 8013e4a:	3718      	adds	r7, #24
 8013e4c:	46bd      	mov	sp, r7
 8013e4e:	bdb0      	pop	{r4, r5, r7, pc}
 8013e50:	0801cac8 	.word	0x0801cac8
 8013e54:	0801cdb0 	.word	0x0801cdb0
 8013e58:	0801cb14 	.word	0x0801cb14
 8013e5c:	20000974 	.word	0x20000974
 8013e60:	0801cdd8 	.word	0x0801cdd8
 8013e64:	20000970 	.word	0x20000970

08013e68 <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 8013e68:	b5b0      	push	{r4, r5, r7, lr}
 8013e6a:	b094      	sub	sp, #80	; 0x50
 8013e6c:	af00      	add	r7, sp, #0
 8013e6e:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 8013e70:	2300      	movs	r3, #0
 8013e72:	64bb      	str	r3, [r7, #72]	; 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 8013e74:	687b      	ldr	r3, [r7, #4]
 8013e76:	2b00      	cmp	r3, #0
 8013e78:	d106      	bne.n	8013e88 <tcp_receive+0x20>
 8013e7a:	4ba6      	ldr	r3, [pc, #664]	; (8014114 <tcp_receive+0x2ac>)
 8013e7c:	f240 427b 	movw	r2, #1147	; 0x47b
 8013e80:	49a5      	ldr	r1, [pc, #660]	; (8014118 <tcp_receive+0x2b0>)
 8013e82:	48a6      	ldr	r0, [pc, #664]	; (801411c <tcp_receive+0x2b4>)
 8013e84:	f006 f92c 	bl	801a0e0 <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 8013e88:	687b      	ldr	r3, [r7, #4]
 8013e8a:	7d1b      	ldrb	r3, [r3, #20]
 8013e8c:	2b03      	cmp	r3, #3
 8013e8e:	d806      	bhi.n	8013e9e <tcp_receive+0x36>
 8013e90:	4ba0      	ldr	r3, [pc, #640]	; (8014114 <tcp_receive+0x2ac>)
 8013e92:	f240 427c 	movw	r2, #1148	; 0x47c
 8013e96:	49a2      	ldr	r1, [pc, #648]	; (8014120 <tcp_receive+0x2b8>)
 8013e98:	48a0      	ldr	r0, [pc, #640]	; (801411c <tcp_receive+0x2b4>)
 8013e9a:	f006 f921 	bl	801a0e0 <iprintf>

  if (flags & TCP_ACK) {
 8013e9e:	4ba1      	ldr	r3, [pc, #644]	; (8014124 <tcp_receive+0x2bc>)
 8013ea0:	781b      	ldrb	r3, [r3, #0]
 8013ea2:	f003 0310 	and.w	r3, r3, #16
 8013ea6:	2b00      	cmp	r3, #0
 8013ea8:	f000 8263 	beq.w	8014372 <tcp_receive+0x50a>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 8013eac:	687b      	ldr	r3, [r7, #4]
 8013eae:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8013eb2:	461a      	mov	r2, r3
 8013eb4:	687b      	ldr	r3, [r7, #4]
 8013eb6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8013eb8:	4413      	add	r3, r2
 8013eba:	633b      	str	r3, [r7, #48]	; 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8013ebc:	687b      	ldr	r3, [r7, #4]
 8013ebe:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8013ec0:	4b99      	ldr	r3, [pc, #612]	; (8014128 <tcp_receive+0x2c0>)
 8013ec2:	681b      	ldr	r3, [r3, #0]
 8013ec4:	1ad3      	subs	r3, r2, r3
 8013ec6:	2b00      	cmp	r3, #0
 8013ec8:	db1b      	blt.n	8013f02 <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8013eca:	687b      	ldr	r3, [r7, #4]
 8013ecc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8013ece:	4b96      	ldr	r3, [pc, #600]	; (8014128 <tcp_receive+0x2c0>)
 8013ed0:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8013ed2:	429a      	cmp	r2, r3
 8013ed4:	d106      	bne.n	8013ee4 <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8013ed6:	687b      	ldr	r3, [r7, #4]
 8013ed8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8013eda:	4b94      	ldr	r3, [pc, #592]	; (801412c <tcp_receive+0x2c4>)
 8013edc:	681b      	ldr	r3, [r3, #0]
 8013ede:	1ad3      	subs	r3, r2, r3
 8013ee0:	2b00      	cmp	r3, #0
 8013ee2:	db0e      	blt.n	8013f02 <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8013ee4:	687b      	ldr	r3, [r7, #4]
 8013ee6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8013ee8:	4b90      	ldr	r3, [pc, #576]	; (801412c <tcp_receive+0x2c4>)
 8013eea:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8013eec:	429a      	cmp	r2, r3
 8013eee:	d125      	bne.n	8013f3c <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8013ef0:	4b8f      	ldr	r3, [pc, #572]	; (8014130 <tcp_receive+0x2c8>)
 8013ef2:	681b      	ldr	r3, [r3, #0]
 8013ef4:	89db      	ldrh	r3, [r3, #14]
 8013ef6:	b29a      	uxth	r2, r3
 8013ef8:	687b      	ldr	r3, [r7, #4]
 8013efa:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8013efe:	429a      	cmp	r2, r3
 8013f00:	d91c      	bls.n	8013f3c <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 8013f02:	4b8b      	ldr	r3, [pc, #556]	; (8014130 <tcp_receive+0x2c8>)
 8013f04:	681b      	ldr	r3, [r3, #0]
 8013f06:	89db      	ldrh	r3, [r3, #14]
 8013f08:	b29a      	uxth	r2, r3
 8013f0a:	687b      	ldr	r3, [r7, #4]
 8013f0c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 8013f10:	687b      	ldr	r3, [r7, #4]
 8013f12:	f8b3 2062 	ldrh.w	r2, [r3, #98]	; 0x62
 8013f16:	687b      	ldr	r3, [r7, #4]
 8013f18:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8013f1c:	429a      	cmp	r2, r3
 8013f1e:	d205      	bcs.n	8013f2c <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 8013f20:	687b      	ldr	r3, [r7, #4]
 8013f22:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8013f26:	687b      	ldr	r3, [r7, #4]
 8013f28:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
      }
      pcb->snd_wl1 = seqno;
 8013f2c:	4b7e      	ldr	r3, [pc, #504]	; (8014128 <tcp_receive+0x2c0>)
 8013f2e:	681a      	ldr	r2, [r3, #0]
 8013f30:	687b      	ldr	r3, [r7, #4]
 8013f32:	655a      	str	r2, [r3, #84]	; 0x54
      pcb->snd_wl2 = ackno;
 8013f34:	4b7d      	ldr	r3, [pc, #500]	; (801412c <tcp_receive+0x2c4>)
 8013f36:	681a      	ldr	r2, [r3, #0]
 8013f38:	687b      	ldr	r3, [r7, #4]
 8013f3a:	659a      	str	r2, [r3, #88]	; 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 8013f3c:	4b7b      	ldr	r3, [pc, #492]	; (801412c <tcp_receive+0x2c4>)
 8013f3e:	681a      	ldr	r2, [r3, #0]
 8013f40:	687b      	ldr	r3, [r7, #4]
 8013f42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8013f44:	1ad3      	subs	r3, r2, r3
 8013f46:	2b00      	cmp	r3, #0
 8013f48:	dc58      	bgt.n	8013ffc <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 8013f4a:	4b7a      	ldr	r3, [pc, #488]	; (8014134 <tcp_receive+0x2cc>)
 8013f4c:	881b      	ldrh	r3, [r3, #0]
 8013f4e:	2b00      	cmp	r3, #0
 8013f50:	d14b      	bne.n	8013fea <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 8013f52:	687b      	ldr	r3, [r7, #4]
 8013f54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8013f56:	687a      	ldr	r2, [r7, #4]
 8013f58:	f8b2 2060 	ldrh.w	r2, [r2, #96]	; 0x60
 8013f5c:	4413      	add	r3, r2
 8013f5e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8013f60:	429a      	cmp	r2, r3
 8013f62:	d142      	bne.n	8013fea <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 8013f64:	687b      	ldr	r3, [r7, #4]
 8013f66:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8013f6a:	2b00      	cmp	r3, #0
 8013f6c:	db3d      	blt.n	8013fea <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 8013f6e:	687b      	ldr	r3, [r7, #4]
 8013f70:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8013f72:	4b6e      	ldr	r3, [pc, #440]	; (801412c <tcp_receive+0x2c4>)
 8013f74:	681b      	ldr	r3, [r3, #0]
 8013f76:	429a      	cmp	r2, r3
 8013f78:	d137      	bne.n	8013fea <tcp_receive+0x182>
              found_dupack = 1;
 8013f7a:	2301      	movs	r3, #1
 8013f7c:	64bb      	str	r3, [r7, #72]	; 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 8013f7e:	687b      	ldr	r3, [r7, #4]
 8013f80:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8013f84:	2bff      	cmp	r3, #255	; 0xff
 8013f86:	d007      	beq.n	8013f98 <tcp_receive+0x130>
                ++pcb->dupacks;
 8013f88:	687b      	ldr	r3, [r7, #4]
 8013f8a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8013f8e:	3301      	adds	r3, #1
 8013f90:	b2da      	uxtb	r2, r3
 8013f92:	687b      	ldr	r3, [r7, #4]
 8013f94:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
              }
              if (pcb->dupacks > 3) {
 8013f98:	687b      	ldr	r3, [r7, #4]
 8013f9a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8013f9e:	2b03      	cmp	r3, #3
 8013fa0:	d91b      	bls.n	8013fda <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 8013fa2:	687b      	ldr	r3, [r7, #4]
 8013fa4:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8013fa8:	687b      	ldr	r3, [r7, #4]
 8013faa:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013fac:	4413      	add	r3, r2
 8013fae:	b29a      	uxth	r2, r3
 8013fb0:	687b      	ldr	r3, [r7, #4]
 8013fb2:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8013fb6:	429a      	cmp	r2, r3
 8013fb8:	d30a      	bcc.n	8013fd0 <tcp_receive+0x168>
 8013fba:	687b      	ldr	r3, [r7, #4]
 8013fbc:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8013fc0:	687b      	ldr	r3, [r7, #4]
 8013fc2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013fc4:	4413      	add	r3, r2
 8013fc6:	b29a      	uxth	r2, r3
 8013fc8:	687b      	ldr	r3, [r7, #4]
 8013fca:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8013fce:	e004      	b.n	8013fda <tcp_receive+0x172>
 8013fd0:	687b      	ldr	r3, [r7, #4]
 8013fd2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8013fd6:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
              }
              if (pcb->dupacks >= 3) {
 8013fda:	687b      	ldr	r3, [r7, #4]
 8013fdc:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8013fe0:	2b02      	cmp	r3, #2
 8013fe2:	d902      	bls.n	8013fea <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 8013fe4:	6878      	ldr	r0, [r7, #4]
 8013fe6:	f002 fb45 	bl	8016674 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 8013fea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8013fec:	2b00      	cmp	r3, #0
 8013fee:	f040 8160 	bne.w	80142b2 <tcp_receive+0x44a>
        pcb->dupacks = 0;
 8013ff2:	687b      	ldr	r3, [r7, #4]
 8013ff4:	2200      	movs	r2, #0
 8013ff6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8013ffa:	e15a      	b.n	80142b2 <tcp_receive+0x44a>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8013ffc:	4b4b      	ldr	r3, [pc, #300]	; (801412c <tcp_receive+0x2c4>)
 8013ffe:	681a      	ldr	r2, [r3, #0]
 8014000:	687b      	ldr	r3, [r7, #4]
 8014002:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8014004:	1ad3      	subs	r3, r2, r3
 8014006:	3b01      	subs	r3, #1
 8014008:	2b00      	cmp	r3, #0
 801400a:	f2c0 814d 	blt.w	80142a8 <tcp_receive+0x440>
 801400e:	4b47      	ldr	r3, [pc, #284]	; (801412c <tcp_receive+0x2c4>)
 8014010:	681a      	ldr	r2, [r3, #0]
 8014012:	687b      	ldr	r3, [r7, #4]
 8014014:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8014016:	1ad3      	subs	r3, r2, r3
 8014018:	2b00      	cmp	r3, #0
 801401a:	f300 8145 	bgt.w	80142a8 <tcp_receive+0x440>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 801401e:	687b      	ldr	r3, [r7, #4]
 8014020:	8b5b      	ldrh	r3, [r3, #26]
 8014022:	f003 0304 	and.w	r3, r3, #4
 8014026:	2b00      	cmp	r3, #0
 8014028:	d010      	beq.n	801404c <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 801402a:	687b      	ldr	r3, [r7, #4]
 801402c:	8b5b      	ldrh	r3, [r3, #26]
 801402e:	f023 0304 	bic.w	r3, r3, #4
 8014032:	b29a      	uxth	r2, r3
 8014034:	687b      	ldr	r3, [r7, #4]
 8014036:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 8014038:	687b      	ldr	r3, [r7, #4]
 801403a:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 801403e:	687b      	ldr	r3, [r7, #4]
 8014040:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
        pcb->bytes_acked = 0;
 8014044:	687b      	ldr	r3, [r7, #4]
 8014046:	2200      	movs	r2, #0
 8014048:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 801404c:	687b      	ldr	r3, [r7, #4]
 801404e:	2200      	movs	r2, #0
 8014050:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8014054:	687b      	ldr	r3, [r7, #4]
 8014056:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 801405a:	10db      	asrs	r3, r3, #3
 801405c:	b21b      	sxth	r3, r3
 801405e:	b29a      	uxth	r2, r3
 8014060:	687b      	ldr	r3, [r7, #4]
 8014062:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8014066:	b29b      	uxth	r3, r3
 8014068:	4413      	add	r3, r2
 801406a:	b29b      	uxth	r3, r3
 801406c:	b21a      	sxth	r2, r3
 801406e:	687b      	ldr	r3, [r7, #4]
 8014070:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 8014074:	4b2d      	ldr	r3, [pc, #180]	; (801412c <tcp_receive+0x2c4>)
 8014076:	681b      	ldr	r3, [r3, #0]
 8014078:	b29a      	uxth	r2, r3
 801407a:	687b      	ldr	r3, [r7, #4]
 801407c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801407e:	b29b      	uxth	r3, r3
 8014080:	1ad3      	subs	r3, r2, r3
 8014082:	85fb      	strh	r3, [r7, #46]	; 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 8014084:	687b      	ldr	r3, [r7, #4]
 8014086:	2200      	movs	r2, #0
 8014088:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
      pcb->lastack = ackno;
 801408c:	4b27      	ldr	r3, [pc, #156]	; (801412c <tcp_receive+0x2c4>)
 801408e:	681a      	ldr	r2, [r3, #0]
 8014090:	687b      	ldr	r3, [r7, #4]
 8014092:	645a      	str	r2, [r3, #68]	; 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 8014094:	687b      	ldr	r3, [r7, #4]
 8014096:	7d1b      	ldrb	r3, [r3, #20]
 8014098:	2b03      	cmp	r3, #3
 801409a:	f240 8096 	bls.w	80141ca <tcp_receive+0x362>
        if (pcb->cwnd < pcb->ssthresh) {
 801409e:	687b      	ldr	r3, [r7, #4]
 80140a0:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 80140a4:	687b      	ldr	r3, [r7, #4]
 80140a6:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 80140aa:	429a      	cmp	r2, r3
 80140ac:	d244      	bcs.n	8014138 <tcp_receive+0x2d0>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 80140ae:	687b      	ldr	r3, [r7, #4]
 80140b0:	8b5b      	ldrh	r3, [r3, #26]
 80140b2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80140b6:	2b00      	cmp	r3, #0
 80140b8:	d001      	beq.n	80140be <tcp_receive+0x256>
 80140ba:	2301      	movs	r3, #1
 80140bc:	e000      	b.n	80140c0 <tcp_receive+0x258>
 80140be:	2302      	movs	r3, #2
 80140c0:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 80140c4:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80140c8:	b29a      	uxth	r2, r3
 80140ca:	687b      	ldr	r3, [r7, #4]
 80140cc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80140ce:	fb12 f303 	smulbb	r3, r2, r3
 80140d2:	b29b      	uxth	r3, r3
 80140d4:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80140d6:	4293      	cmp	r3, r2
 80140d8:	bf28      	it	cs
 80140da:	4613      	movcs	r3, r2
 80140dc:	857b      	strh	r3, [r7, #42]	; 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 80140de:	687b      	ldr	r3, [r7, #4]
 80140e0:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 80140e4:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80140e6:	4413      	add	r3, r2
 80140e8:	b29a      	uxth	r2, r3
 80140ea:	687b      	ldr	r3, [r7, #4]
 80140ec:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80140f0:	429a      	cmp	r2, r3
 80140f2:	d309      	bcc.n	8014108 <tcp_receive+0x2a0>
 80140f4:	687b      	ldr	r3, [r7, #4]
 80140f6:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 80140fa:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80140fc:	4413      	add	r3, r2
 80140fe:	b29a      	uxth	r2, r3
 8014100:	687b      	ldr	r3, [r7, #4]
 8014102:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8014106:	e060      	b.n	80141ca <tcp_receive+0x362>
 8014108:	687b      	ldr	r3, [r7, #4]
 801410a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801410e:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8014112:	e05a      	b.n	80141ca <tcp_receive+0x362>
 8014114:	0801cac8 	.word	0x0801cac8
 8014118:	0801cdf8 	.word	0x0801cdf8
 801411c:	0801cb14 	.word	0x0801cb14
 8014120:	0801ce14 	.word	0x0801ce14
 8014124:	20000978 	.word	0x20000978
 8014128:	2000096c 	.word	0x2000096c
 801412c:	20000970 	.word	0x20000970
 8014130:	2000095c 	.word	0x2000095c
 8014134:	20000976 	.word	0x20000976
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 8014138:	687b      	ldr	r3, [r7, #4]
 801413a:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 801413e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8014140:	4413      	add	r3, r2
 8014142:	b29a      	uxth	r2, r3
 8014144:	687b      	ldr	r3, [r7, #4]
 8014146:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 801414a:	429a      	cmp	r2, r3
 801414c:	d309      	bcc.n	8014162 <tcp_receive+0x2fa>
 801414e:	687b      	ldr	r3, [r7, #4]
 8014150:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8014154:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8014156:	4413      	add	r3, r2
 8014158:	b29a      	uxth	r2, r3
 801415a:	687b      	ldr	r3, [r7, #4]
 801415c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8014160:	e004      	b.n	801416c <tcp_receive+0x304>
 8014162:	687b      	ldr	r3, [r7, #4]
 8014164:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8014168:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 801416c:	687b      	ldr	r3, [r7, #4]
 801416e:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8014172:	687b      	ldr	r3, [r7, #4]
 8014174:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8014178:	429a      	cmp	r2, r3
 801417a:	d326      	bcc.n	80141ca <tcp_receive+0x362>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 801417c:	687b      	ldr	r3, [r7, #4]
 801417e:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8014182:	687b      	ldr	r3, [r7, #4]
 8014184:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8014188:	1ad3      	subs	r3, r2, r3
 801418a:	b29a      	uxth	r2, r3
 801418c:	687b      	ldr	r3, [r7, #4]
 801418e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 8014192:	687b      	ldr	r3, [r7, #4]
 8014194:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8014198:	687b      	ldr	r3, [r7, #4]
 801419a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801419c:	4413      	add	r3, r2
 801419e:	b29a      	uxth	r2, r3
 80141a0:	687b      	ldr	r3, [r7, #4]
 80141a2:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80141a6:	429a      	cmp	r2, r3
 80141a8:	d30a      	bcc.n	80141c0 <tcp_receive+0x358>
 80141aa:	687b      	ldr	r3, [r7, #4]
 80141ac:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 80141b0:	687b      	ldr	r3, [r7, #4]
 80141b2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80141b4:	4413      	add	r3, r2
 80141b6:	b29a      	uxth	r2, r3
 80141b8:	687b      	ldr	r3, [r7, #4]
 80141ba:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 80141be:	e004      	b.n	80141ca <tcp_receive+0x362>
 80141c0:	687b      	ldr	r3, [r7, #4]
 80141c2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80141c6:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 80141ca:	687b      	ldr	r3, [r7, #4]
 80141cc:	6f19      	ldr	r1, [r3, #112]	; 0x70
 80141ce:	687b      	ldr	r3, [r7, #4]
 80141d0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80141d2:	4a98      	ldr	r2, [pc, #608]	; (8014434 <tcp_receive+0x5cc>)
 80141d4:	6878      	ldr	r0, [r7, #4]
 80141d6:	f7ff fdcb 	bl	8013d70 <tcp_free_acked_segments>
 80141da:	4602      	mov	r2, r0
 80141dc:	687b      	ldr	r3, [r7, #4]
 80141de:	671a      	str	r2, [r3, #112]	; 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 80141e0:	687b      	ldr	r3, [r7, #4]
 80141e2:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
 80141e4:	687b      	ldr	r3, [r7, #4]
 80141e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80141e8:	4a93      	ldr	r2, [pc, #588]	; (8014438 <tcp_receive+0x5d0>)
 80141ea:	6878      	ldr	r0, [r7, #4]
 80141ec:	f7ff fdc0 	bl	8013d70 <tcp_free_acked_segments>
 80141f0:	4602      	mov	r2, r0
 80141f2:	687b      	ldr	r3, [r7, #4]
 80141f4:	66da      	str	r2, [r3, #108]	; 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 80141f6:	687b      	ldr	r3, [r7, #4]
 80141f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80141fa:	2b00      	cmp	r3, #0
 80141fc:	d104      	bne.n	8014208 <tcp_receive+0x3a0>
        pcb->rtime = -1;
 80141fe:	687b      	ldr	r3, [r7, #4]
 8014200:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8014204:	861a      	strh	r2, [r3, #48]	; 0x30
 8014206:	e002      	b.n	801420e <tcp_receive+0x3a6>
      } else {
        pcb->rtime = 0;
 8014208:	687b      	ldr	r3, [r7, #4]
 801420a:	2200      	movs	r2, #0
 801420c:	861a      	strh	r2, [r3, #48]	; 0x30
      }

      pcb->polltmr = 0;
 801420e:	687b      	ldr	r3, [r7, #4]
 8014210:	2200      	movs	r2, #0
 8014212:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 8014214:	687b      	ldr	r3, [r7, #4]
 8014216:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014218:	2b00      	cmp	r3, #0
 801421a:	d103      	bne.n	8014224 <tcp_receive+0x3bc>
        pcb->unsent_oversize = 0;
 801421c:	687b      	ldr	r3, [r7, #4]
 801421e:	2200      	movs	r2, #0
 8014220:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 8014224:	687b      	ldr	r3, [r7, #4]
 8014226:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 801422a:	4b84      	ldr	r3, [pc, #528]	; (801443c <tcp_receive+0x5d4>)
 801422c:	881b      	ldrh	r3, [r3, #0]
 801422e:	4413      	add	r3, r2
 8014230:	b29a      	uxth	r2, r3
 8014232:	687b      	ldr	r3, [r7, #4]
 8014234:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 8014238:	687b      	ldr	r3, [r7, #4]
 801423a:	8b5b      	ldrh	r3, [r3, #26]
 801423c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8014240:	2b00      	cmp	r3, #0
 8014242:	d035      	beq.n	80142b0 <tcp_receive+0x448>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 8014244:	687b      	ldr	r3, [r7, #4]
 8014246:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8014248:	2b00      	cmp	r3, #0
 801424a:	d118      	bne.n	801427e <tcp_receive+0x416>
          if ((pcb->unsent == NULL) ||
 801424c:	687b      	ldr	r3, [r7, #4]
 801424e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014250:	2b00      	cmp	r3, #0
 8014252:	d00c      	beq.n	801426e <tcp_receive+0x406>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 8014254:	687b      	ldr	r3, [r7, #4]
 8014256:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 8014258:	687b      	ldr	r3, [r7, #4]
 801425a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801425c:	68db      	ldr	r3, [r3, #12]
 801425e:	685b      	ldr	r3, [r3, #4]
 8014260:	4618      	mov	r0, r3
 8014262:	f7fa ffcf 	bl	800f204 <lwip_htonl>
 8014266:	4603      	mov	r3, r0
 8014268:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 801426a:	2b00      	cmp	r3, #0
 801426c:	dc20      	bgt.n	80142b0 <tcp_receive+0x448>
            tcp_clear_flags(pcb, TF_RTO);
 801426e:	687b      	ldr	r3, [r7, #4]
 8014270:	8b5b      	ldrh	r3, [r3, #26]
 8014272:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8014276:	b29a      	uxth	r2, r3
 8014278:	687b      	ldr	r3, [r7, #4]
 801427a:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801427c:	e018      	b.n	80142b0 <tcp_receive+0x448>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 801427e:	687b      	ldr	r3, [r7, #4]
 8014280:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 8014282:	687b      	ldr	r3, [r7, #4]
 8014284:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8014286:	68db      	ldr	r3, [r3, #12]
 8014288:	685b      	ldr	r3, [r3, #4]
 801428a:	4618      	mov	r0, r3
 801428c:	f7fa ffba 	bl	800f204 <lwip_htonl>
 8014290:	4603      	mov	r3, r0
 8014292:	1ae3      	subs	r3, r4, r3
 8014294:	2b00      	cmp	r3, #0
 8014296:	dc0b      	bgt.n	80142b0 <tcp_receive+0x448>
          tcp_clear_flags(pcb, TF_RTO);
 8014298:	687b      	ldr	r3, [r7, #4]
 801429a:	8b5b      	ldrh	r3, [r3, #26]
 801429c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80142a0:	b29a      	uxth	r2, r3
 80142a2:	687b      	ldr	r3, [r7, #4]
 80142a4:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 80142a6:	e003      	b.n	80142b0 <tcp_receive+0x448>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 80142a8:	6878      	ldr	r0, [r7, #4]
 80142aa:	f002 fbd1 	bl	8016a50 <tcp_send_empty_ack>
 80142ae:	e000      	b.n	80142b2 <tcp_receive+0x44a>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 80142b0:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 80142b2:	687b      	ldr	r3, [r7, #4]
 80142b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80142b6:	2b00      	cmp	r3, #0
 80142b8:	d05b      	beq.n	8014372 <tcp_receive+0x50a>
 80142ba:	687b      	ldr	r3, [r7, #4]
 80142bc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80142be:	4b60      	ldr	r3, [pc, #384]	; (8014440 <tcp_receive+0x5d8>)
 80142c0:	681b      	ldr	r3, [r3, #0]
 80142c2:	1ad3      	subs	r3, r2, r3
 80142c4:	2b00      	cmp	r3, #0
 80142c6:	da54      	bge.n	8014372 <tcp_receive+0x50a>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 80142c8:	4b5e      	ldr	r3, [pc, #376]	; (8014444 <tcp_receive+0x5dc>)
 80142ca:	681b      	ldr	r3, [r3, #0]
 80142cc:	b29a      	uxth	r2, r3
 80142ce:	687b      	ldr	r3, [r7, #4]
 80142d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80142d2:	b29b      	uxth	r3, r3
 80142d4:	1ad3      	subs	r3, r2, r3
 80142d6:	b29b      	uxth	r3, r3
 80142d8:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 80142dc:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 80142e0:	687b      	ldr	r3, [r7, #4]
 80142e2:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 80142e6:	10db      	asrs	r3, r3, #3
 80142e8:	b21b      	sxth	r3, r3
 80142ea:	b29b      	uxth	r3, r3
 80142ec:	1ad3      	subs	r3, r2, r3
 80142ee:	b29b      	uxth	r3, r3
 80142f0:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 80142f4:	687b      	ldr	r3, [r7, #4]
 80142f6:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 80142fa:	b29a      	uxth	r2, r3
 80142fc:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8014300:	4413      	add	r3, r2
 8014302:	b29b      	uxth	r3, r3
 8014304:	b21a      	sxth	r2, r3
 8014306:	687b      	ldr	r3, [r7, #4]
 8014308:	879a      	strh	r2, [r3, #60]	; 0x3c
      if (m < 0) {
 801430a:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 801430e:	2b00      	cmp	r3, #0
 8014310:	da05      	bge.n	801431e <tcp_receive+0x4b6>
        m = (s16_t) - m;
 8014312:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8014316:	425b      	negs	r3, r3
 8014318:	b29b      	uxth	r3, r3
 801431a:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 801431e:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 8014322:	687b      	ldr	r3, [r7, #4]
 8014324:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8014328:	109b      	asrs	r3, r3, #2
 801432a:	b21b      	sxth	r3, r3
 801432c:	b29b      	uxth	r3, r3
 801432e:	1ad3      	subs	r3, r2, r3
 8014330:	b29b      	uxth	r3, r3
 8014332:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 8014336:	687b      	ldr	r3, [r7, #4]
 8014338:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 801433c:	b29a      	uxth	r2, r3
 801433e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8014342:	4413      	add	r3, r2
 8014344:	b29b      	uxth	r3, r3
 8014346:	b21a      	sxth	r2, r3
 8014348:	687b      	ldr	r3, [r7, #4]
 801434a:	87da      	strh	r2, [r3, #62]	; 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 801434c:	687b      	ldr	r3, [r7, #4]
 801434e:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8014352:	10db      	asrs	r3, r3, #3
 8014354:	b21b      	sxth	r3, r3
 8014356:	b29a      	uxth	r2, r3
 8014358:	687b      	ldr	r3, [r7, #4]
 801435a:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 801435e:	b29b      	uxth	r3, r3
 8014360:	4413      	add	r3, r2
 8014362:	b29b      	uxth	r3, r3
 8014364:	b21a      	sxth	r2, r3
 8014366:	687b      	ldr	r3, [r7, #4]
 8014368:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 801436c:	687b      	ldr	r3, [r7, #4]
 801436e:	2200      	movs	r2, #0
 8014370:	635a      	str	r2, [r3, #52]	; 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 8014372:	4b35      	ldr	r3, [pc, #212]	; (8014448 <tcp_receive+0x5e0>)
 8014374:	881b      	ldrh	r3, [r3, #0]
 8014376:	2b00      	cmp	r3, #0
 8014378:	f000 84e1 	beq.w	8014d3e <tcp_receive+0xed6>
 801437c:	687b      	ldr	r3, [r7, #4]
 801437e:	7d1b      	ldrb	r3, [r3, #20]
 8014380:	2b06      	cmp	r3, #6
 8014382:	f200 84dc 	bhi.w	8014d3e <tcp_receive+0xed6>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8014386:	687b      	ldr	r3, [r7, #4]
 8014388:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801438a:	4b30      	ldr	r3, [pc, #192]	; (801444c <tcp_receive+0x5e4>)
 801438c:	681b      	ldr	r3, [r3, #0]
 801438e:	1ad3      	subs	r3, r2, r3
 8014390:	3b01      	subs	r3, #1
 8014392:	2b00      	cmp	r3, #0
 8014394:	f2c0 808e 	blt.w	80144b4 <tcp_receive+0x64c>
 8014398:	687b      	ldr	r3, [r7, #4]
 801439a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801439c:	4b2a      	ldr	r3, [pc, #168]	; (8014448 <tcp_receive+0x5e0>)
 801439e:	881b      	ldrh	r3, [r3, #0]
 80143a0:	4619      	mov	r1, r3
 80143a2:	4b2a      	ldr	r3, [pc, #168]	; (801444c <tcp_receive+0x5e4>)
 80143a4:	681b      	ldr	r3, [r3, #0]
 80143a6:	440b      	add	r3, r1
 80143a8:	1ad3      	subs	r3, r2, r3
 80143aa:	3301      	adds	r3, #1
 80143ac:	2b00      	cmp	r3, #0
 80143ae:	f300 8081 	bgt.w	80144b4 <tcp_receive+0x64c>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 80143b2:	4b27      	ldr	r3, [pc, #156]	; (8014450 <tcp_receive+0x5e8>)
 80143b4:	685b      	ldr	r3, [r3, #4]
 80143b6:	647b      	str	r3, [r7, #68]	; 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 80143b8:	687b      	ldr	r3, [r7, #4]
 80143ba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80143bc:	4b23      	ldr	r3, [pc, #140]	; (801444c <tcp_receive+0x5e4>)
 80143be:	681b      	ldr	r3, [r3, #0]
 80143c0:	1ad3      	subs	r3, r2, r3
 80143c2:	627b      	str	r3, [r7, #36]	; 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 80143c4:	4b22      	ldr	r3, [pc, #136]	; (8014450 <tcp_receive+0x5e8>)
 80143c6:	685b      	ldr	r3, [r3, #4]
 80143c8:	2b00      	cmp	r3, #0
 80143ca:	d106      	bne.n	80143da <tcp_receive+0x572>
 80143cc:	4b21      	ldr	r3, [pc, #132]	; (8014454 <tcp_receive+0x5ec>)
 80143ce:	f240 5294 	movw	r2, #1428	; 0x594
 80143d2:	4921      	ldr	r1, [pc, #132]	; (8014458 <tcp_receive+0x5f0>)
 80143d4:	4821      	ldr	r0, [pc, #132]	; (801445c <tcp_receive+0x5f4>)
 80143d6:	f005 fe83 	bl	801a0e0 <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 80143da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80143dc:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80143e0:	4293      	cmp	r3, r2
 80143e2:	d906      	bls.n	80143f2 <tcp_receive+0x58a>
 80143e4:	4b1b      	ldr	r3, [pc, #108]	; (8014454 <tcp_receive+0x5ec>)
 80143e6:	f240 5295 	movw	r2, #1429	; 0x595
 80143ea:	491d      	ldr	r1, [pc, #116]	; (8014460 <tcp_receive+0x5f8>)
 80143ec:	481b      	ldr	r0, [pc, #108]	; (801445c <tcp_receive+0x5f4>)
 80143ee:	f005 fe77 	bl	801a0e0 <iprintf>
      off = (u16_t)off32;
 80143f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80143f4:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 80143f8:	4b15      	ldr	r3, [pc, #84]	; (8014450 <tcp_receive+0x5e8>)
 80143fa:	685b      	ldr	r3, [r3, #4]
 80143fc:	891b      	ldrh	r3, [r3, #8]
 80143fe:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8014402:	429a      	cmp	r2, r3
 8014404:	d906      	bls.n	8014414 <tcp_receive+0x5ac>
 8014406:	4b13      	ldr	r3, [pc, #76]	; (8014454 <tcp_receive+0x5ec>)
 8014408:	f240 5297 	movw	r2, #1431	; 0x597
 801440c:	4915      	ldr	r1, [pc, #84]	; (8014464 <tcp_receive+0x5fc>)
 801440e:	4813      	ldr	r0, [pc, #76]	; (801445c <tcp_receive+0x5f4>)
 8014410:	f005 fe66 	bl	801a0e0 <iprintf>
      inseg.len -= off;
 8014414:	4b0e      	ldr	r3, [pc, #56]	; (8014450 <tcp_receive+0x5e8>)
 8014416:	891a      	ldrh	r2, [r3, #8]
 8014418:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801441c:	1ad3      	subs	r3, r2, r3
 801441e:	b29a      	uxth	r2, r3
 8014420:	4b0b      	ldr	r3, [pc, #44]	; (8014450 <tcp_receive+0x5e8>)
 8014422:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 8014424:	4b0a      	ldr	r3, [pc, #40]	; (8014450 <tcp_receive+0x5e8>)
 8014426:	685b      	ldr	r3, [r3, #4]
 8014428:	891a      	ldrh	r2, [r3, #8]
 801442a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801442e:	1ad3      	subs	r3, r2, r3
 8014430:	847b      	strh	r3, [r7, #34]	; 0x22
      while (p->len < off) {
 8014432:	e029      	b.n	8014488 <tcp_receive+0x620>
 8014434:	0801ce30 	.word	0x0801ce30
 8014438:	0801ce38 	.word	0x0801ce38
 801443c:	20000974 	.word	0x20000974
 8014440:	20000970 	.word	0x20000970
 8014444:	2001bc8c 	.word	0x2001bc8c
 8014448:	20000976 	.word	0x20000976
 801444c:	2000096c 	.word	0x2000096c
 8014450:	2000094c 	.word	0x2000094c
 8014454:	0801cac8 	.word	0x0801cac8
 8014458:	0801ce40 	.word	0x0801ce40
 801445c:	0801cb14 	.word	0x0801cb14
 8014460:	0801ce50 	.word	0x0801ce50
 8014464:	0801ce60 	.word	0x0801ce60
        off -= p->len;
 8014468:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801446a:	895b      	ldrh	r3, [r3, #10]
 801446c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8014470:	1ad3      	subs	r3, r2, r3
 8014472:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 8014476:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8014478:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 801447a:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 801447c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801447e:	2200      	movs	r2, #0
 8014480:	815a      	strh	r2, [r3, #10]
        p = p->next;
 8014482:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8014484:	681b      	ldr	r3, [r3, #0]
 8014486:	647b      	str	r3, [r7, #68]	; 0x44
      while (p->len < off) {
 8014488:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801448a:	895b      	ldrh	r3, [r3, #10]
 801448c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8014490:	429a      	cmp	r2, r3
 8014492:	d8e9      	bhi.n	8014468 <tcp_receive+0x600>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 8014494:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8014498:	4619      	mov	r1, r3
 801449a:	6c78      	ldr	r0, [r7, #68]	; 0x44
 801449c:	f7fc f8da 	bl	8010654 <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 80144a0:	687b      	ldr	r3, [r7, #4]
 80144a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80144a4:	4a91      	ldr	r2, [pc, #580]	; (80146ec <tcp_receive+0x884>)
 80144a6:	6013      	str	r3, [r2, #0]
 80144a8:	4b91      	ldr	r3, [pc, #580]	; (80146f0 <tcp_receive+0x888>)
 80144aa:	68db      	ldr	r3, [r3, #12]
 80144ac:	4a8f      	ldr	r2, [pc, #572]	; (80146ec <tcp_receive+0x884>)
 80144ae:	6812      	ldr	r2, [r2, #0]
 80144b0:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 80144b2:	e00d      	b.n	80144d0 <tcp_receive+0x668>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 80144b4:	4b8d      	ldr	r3, [pc, #564]	; (80146ec <tcp_receive+0x884>)
 80144b6:	681a      	ldr	r2, [r3, #0]
 80144b8:	687b      	ldr	r3, [r7, #4]
 80144ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80144bc:	1ad3      	subs	r3, r2, r3
 80144be:	2b00      	cmp	r3, #0
 80144c0:	da06      	bge.n	80144d0 <tcp_receive+0x668>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 80144c2:	687b      	ldr	r3, [r7, #4]
 80144c4:	8b5b      	ldrh	r3, [r3, #26]
 80144c6:	f043 0302 	orr.w	r3, r3, #2
 80144ca:	b29a      	uxth	r2, r3
 80144cc:	687b      	ldr	r3, [r7, #4]
 80144ce:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 80144d0:	4b86      	ldr	r3, [pc, #536]	; (80146ec <tcp_receive+0x884>)
 80144d2:	681a      	ldr	r2, [r3, #0]
 80144d4:	687b      	ldr	r3, [r7, #4]
 80144d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80144d8:	1ad3      	subs	r3, r2, r3
 80144da:	2b00      	cmp	r3, #0
 80144dc:	f2c0 842a 	blt.w	8014d34 <tcp_receive+0xecc>
 80144e0:	4b82      	ldr	r3, [pc, #520]	; (80146ec <tcp_receive+0x884>)
 80144e2:	681a      	ldr	r2, [r3, #0]
 80144e4:	687b      	ldr	r3, [r7, #4]
 80144e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80144e8:	6879      	ldr	r1, [r7, #4]
 80144ea:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 80144ec:	440b      	add	r3, r1
 80144ee:	1ad3      	subs	r3, r2, r3
 80144f0:	3301      	adds	r3, #1
 80144f2:	2b00      	cmp	r3, #0
 80144f4:	f300 841e 	bgt.w	8014d34 <tcp_receive+0xecc>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 80144f8:	687b      	ldr	r3, [r7, #4]
 80144fa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80144fc:	4b7b      	ldr	r3, [pc, #492]	; (80146ec <tcp_receive+0x884>)
 80144fe:	681b      	ldr	r3, [r3, #0]
 8014500:	429a      	cmp	r2, r3
 8014502:	f040 829a 	bne.w	8014a3a <tcp_receive+0xbd2>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 8014506:	4b7a      	ldr	r3, [pc, #488]	; (80146f0 <tcp_receive+0x888>)
 8014508:	891c      	ldrh	r4, [r3, #8]
 801450a:	4b79      	ldr	r3, [pc, #484]	; (80146f0 <tcp_receive+0x888>)
 801450c:	68db      	ldr	r3, [r3, #12]
 801450e:	899b      	ldrh	r3, [r3, #12]
 8014510:	b29b      	uxth	r3, r3
 8014512:	4618      	mov	r0, r3
 8014514:	f7fa fe61 	bl	800f1da <lwip_htons>
 8014518:	4603      	mov	r3, r0
 801451a:	b2db      	uxtb	r3, r3
 801451c:	f003 0303 	and.w	r3, r3, #3
 8014520:	2b00      	cmp	r3, #0
 8014522:	d001      	beq.n	8014528 <tcp_receive+0x6c0>
 8014524:	2301      	movs	r3, #1
 8014526:	e000      	b.n	801452a <tcp_receive+0x6c2>
 8014528:	2300      	movs	r3, #0
 801452a:	4423      	add	r3, r4
 801452c:	b29a      	uxth	r2, r3
 801452e:	4b71      	ldr	r3, [pc, #452]	; (80146f4 <tcp_receive+0x88c>)
 8014530:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 8014532:	687b      	ldr	r3, [r7, #4]
 8014534:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8014536:	4b6f      	ldr	r3, [pc, #444]	; (80146f4 <tcp_receive+0x88c>)
 8014538:	881b      	ldrh	r3, [r3, #0]
 801453a:	429a      	cmp	r2, r3
 801453c:	d275      	bcs.n	801462a <tcp_receive+0x7c2>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801453e:	4b6c      	ldr	r3, [pc, #432]	; (80146f0 <tcp_receive+0x888>)
 8014540:	68db      	ldr	r3, [r3, #12]
 8014542:	899b      	ldrh	r3, [r3, #12]
 8014544:	b29b      	uxth	r3, r3
 8014546:	4618      	mov	r0, r3
 8014548:	f7fa fe47 	bl	800f1da <lwip_htons>
 801454c:	4603      	mov	r3, r0
 801454e:	b2db      	uxtb	r3, r3
 8014550:	f003 0301 	and.w	r3, r3, #1
 8014554:	2b00      	cmp	r3, #0
 8014556:	d01f      	beq.n	8014598 <tcp_receive+0x730>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 8014558:	4b65      	ldr	r3, [pc, #404]	; (80146f0 <tcp_receive+0x888>)
 801455a:	68db      	ldr	r3, [r3, #12]
 801455c:	899b      	ldrh	r3, [r3, #12]
 801455e:	b29b      	uxth	r3, r3
 8014560:	b21b      	sxth	r3, r3
 8014562:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8014566:	b21c      	sxth	r4, r3
 8014568:	4b61      	ldr	r3, [pc, #388]	; (80146f0 <tcp_receive+0x888>)
 801456a:	68db      	ldr	r3, [r3, #12]
 801456c:	899b      	ldrh	r3, [r3, #12]
 801456e:	b29b      	uxth	r3, r3
 8014570:	4618      	mov	r0, r3
 8014572:	f7fa fe32 	bl	800f1da <lwip_htons>
 8014576:	4603      	mov	r3, r0
 8014578:	b2db      	uxtb	r3, r3
 801457a:	b29b      	uxth	r3, r3
 801457c:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8014580:	b29b      	uxth	r3, r3
 8014582:	4618      	mov	r0, r3
 8014584:	f7fa fe29 	bl	800f1da <lwip_htons>
 8014588:	4603      	mov	r3, r0
 801458a:	b21b      	sxth	r3, r3
 801458c:	4323      	orrs	r3, r4
 801458e:	b21a      	sxth	r2, r3
 8014590:	4b57      	ldr	r3, [pc, #348]	; (80146f0 <tcp_receive+0x888>)
 8014592:	68db      	ldr	r3, [r3, #12]
 8014594:	b292      	uxth	r2, r2
 8014596:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 8014598:	687b      	ldr	r3, [r7, #4]
 801459a:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 801459c:	4b54      	ldr	r3, [pc, #336]	; (80146f0 <tcp_receive+0x888>)
 801459e:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 80145a0:	4b53      	ldr	r3, [pc, #332]	; (80146f0 <tcp_receive+0x888>)
 80145a2:	68db      	ldr	r3, [r3, #12]
 80145a4:	899b      	ldrh	r3, [r3, #12]
 80145a6:	b29b      	uxth	r3, r3
 80145a8:	4618      	mov	r0, r3
 80145aa:	f7fa fe16 	bl	800f1da <lwip_htons>
 80145ae:	4603      	mov	r3, r0
 80145b0:	b2db      	uxtb	r3, r3
 80145b2:	f003 0302 	and.w	r3, r3, #2
 80145b6:	2b00      	cmp	r3, #0
 80145b8:	d005      	beq.n	80145c6 <tcp_receive+0x75e>
            inseg.len -= 1;
 80145ba:	4b4d      	ldr	r3, [pc, #308]	; (80146f0 <tcp_receive+0x888>)
 80145bc:	891b      	ldrh	r3, [r3, #8]
 80145be:	3b01      	subs	r3, #1
 80145c0:	b29a      	uxth	r2, r3
 80145c2:	4b4b      	ldr	r3, [pc, #300]	; (80146f0 <tcp_receive+0x888>)
 80145c4:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 80145c6:	4b4a      	ldr	r3, [pc, #296]	; (80146f0 <tcp_receive+0x888>)
 80145c8:	685b      	ldr	r3, [r3, #4]
 80145ca:	4a49      	ldr	r2, [pc, #292]	; (80146f0 <tcp_receive+0x888>)
 80145cc:	8912      	ldrh	r2, [r2, #8]
 80145ce:	4611      	mov	r1, r2
 80145d0:	4618      	mov	r0, r3
 80145d2:	f7fb ff3f 	bl	8010454 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 80145d6:	4b46      	ldr	r3, [pc, #280]	; (80146f0 <tcp_receive+0x888>)
 80145d8:	891c      	ldrh	r4, [r3, #8]
 80145da:	4b45      	ldr	r3, [pc, #276]	; (80146f0 <tcp_receive+0x888>)
 80145dc:	68db      	ldr	r3, [r3, #12]
 80145de:	899b      	ldrh	r3, [r3, #12]
 80145e0:	b29b      	uxth	r3, r3
 80145e2:	4618      	mov	r0, r3
 80145e4:	f7fa fdf9 	bl	800f1da <lwip_htons>
 80145e8:	4603      	mov	r3, r0
 80145ea:	b2db      	uxtb	r3, r3
 80145ec:	f003 0303 	and.w	r3, r3, #3
 80145f0:	2b00      	cmp	r3, #0
 80145f2:	d001      	beq.n	80145f8 <tcp_receive+0x790>
 80145f4:	2301      	movs	r3, #1
 80145f6:	e000      	b.n	80145fa <tcp_receive+0x792>
 80145f8:	2300      	movs	r3, #0
 80145fa:	4423      	add	r3, r4
 80145fc:	b29a      	uxth	r2, r3
 80145fe:	4b3d      	ldr	r3, [pc, #244]	; (80146f4 <tcp_receive+0x88c>)
 8014600:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8014602:	4b3c      	ldr	r3, [pc, #240]	; (80146f4 <tcp_receive+0x88c>)
 8014604:	881b      	ldrh	r3, [r3, #0]
 8014606:	461a      	mov	r2, r3
 8014608:	4b38      	ldr	r3, [pc, #224]	; (80146ec <tcp_receive+0x884>)
 801460a:	681b      	ldr	r3, [r3, #0]
 801460c:	441a      	add	r2, r3
 801460e:	687b      	ldr	r3, [r7, #4]
 8014610:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014612:	6879      	ldr	r1, [r7, #4]
 8014614:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8014616:	440b      	add	r3, r1
 8014618:	429a      	cmp	r2, r3
 801461a:	d006      	beq.n	801462a <tcp_receive+0x7c2>
 801461c:	4b36      	ldr	r3, [pc, #216]	; (80146f8 <tcp_receive+0x890>)
 801461e:	f240 52cb 	movw	r2, #1483	; 0x5cb
 8014622:	4936      	ldr	r1, [pc, #216]	; (80146fc <tcp_receive+0x894>)
 8014624:	4836      	ldr	r0, [pc, #216]	; (8014700 <tcp_receive+0x898>)
 8014626:	f005 fd5b 	bl	801a0e0 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 801462a:	687b      	ldr	r3, [r7, #4]
 801462c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801462e:	2b00      	cmp	r3, #0
 8014630:	f000 80e7 	beq.w	8014802 <tcp_receive+0x99a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8014634:	4b2e      	ldr	r3, [pc, #184]	; (80146f0 <tcp_receive+0x888>)
 8014636:	68db      	ldr	r3, [r3, #12]
 8014638:	899b      	ldrh	r3, [r3, #12]
 801463a:	b29b      	uxth	r3, r3
 801463c:	4618      	mov	r0, r3
 801463e:	f7fa fdcc 	bl	800f1da <lwip_htons>
 8014642:	4603      	mov	r3, r0
 8014644:	b2db      	uxtb	r3, r3
 8014646:	f003 0301 	and.w	r3, r3, #1
 801464a:	2b00      	cmp	r3, #0
 801464c:	d010      	beq.n	8014670 <tcp_receive+0x808>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 801464e:	e00a      	b.n	8014666 <tcp_receive+0x7fe>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 8014650:	687b      	ldr	r3, [r7, #4]
 8014652:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8014654:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 8014656:	687b      	ldr	r3, [r7, #4]
 8014658:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801465a:	681a      	ldr	r2, [r3, #0]
 801465c:	687b      	ldr	r3, [r7, #4]
 801465e:	675a      	str	r2, [r3, #116]	; 0x74
              tcp_seg_free(old_ooseq);
 8014660:	68f8      	ldr	r0, [r7, #12]
 8014662:	f7fd fce4 	bl	801202e <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 8014666:	687b      	ldr	r3, [r7, #4]
 8014668:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801466a:	2b00      	cmp	r3, #0
 801466c:	d1f0      	bne.n	8014650 <tcp_receive+0x7e8>
 801466e:	e0c8      	b.n	8014802 <tcp_receive+0x99a>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 8014670:	687b      	ldr	r3, [r7, #4]
 8014672:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8014674:	63fb      	str	r3, [r7, #60]	; 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 8014676:	e052      	b.n	801471e <tcp_receive+0x8b6>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8014678:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801467a:	68db      	ldr	r3, [r3, #12]
 801467c:	899b      	ldrh	r3, [r3, #12]
 801467e:	b29b      	uxth	r3, r3
 8014680:	4618      	mov	r0, r3
 8014682:	f7fa fdaa 	bl	800f1da <lwip_htons>
 8014686:	4603      	mov	r3, r0
 8014688:	b2db      	uxtb	r3, r3
 801468a:	f003 0301 	and.w	r3, r3, #1
 801468e:	2b00      	cmp	r3, #0
 8014690:	d03d      	beq.n	801470e <tcp_receive+0x8a6>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 8014692:	4b17      	ldr	r3, [pc, #92]	; (80146f0 <tcp_receive+0x888>)
 8014694:	68db      	ldr	r3, [r3, #12]
 8014696:	899b      	ldrh	r3, [r3, #12]
 8014698:	b29b      	uxth	r3, r3
 801469a:	4618      	mov	r0, r3
 801469c:	f7fa fd9d 	bl	800f1da <lwip_htons>
 80146a0:	4603      	mov	r3, r0
 80146a2:	b2db      	uxtb	r3, r3
 80146a4:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 80146a8:	2b00      	cmp	r3, #0
 80146aa:	d130      	bne.n	801470e <tcp_receive+0x8a6>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 80146ac:	4b10      	ldr	r3, [pc, #64]	; (80146f0 <tcp_receive+0x888>)
 80146ae:	68db      	ldr	r3, [r3, #12]
 80146b0:	899b      	ldrh	r3, [r3, #12]
 80146b2:	b29c      	uxth	r4, r3
 80146b4:	2001      	movs	r0, #1
 80146b6:	f7fa fd90 	bl	800f1da <lwip_htons>
 80146ba:	4603      	mov	r3, r0
 80146bc:	461a      	mov	r2, r3
 80146be:	4b0c      	ldr	r3, [pc, #48]	; (80146f0 <tcp_receive+0x888>)
 80146c0:	68db      	ldr	r3, [r3, #12]
 80146c2:	4322      	orrs	r2, r4
 80146c4:	b292      	uxth	r2, r2
 80146c6:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 80146c8:	4b09      	ldr	r3, [pc, #36]	; (80146f0 <tcp_receive+0x888>)
 80146ca:	891c      	ldrh	r4, [r3, #8]
 80146cc:	4b08      	ldr	r3, [pc, #32]	; (80146f0 <tcp_receive+0x888>)
 80146ce:	68db      	ldr	r3, [r3, #12]
 80146d0:	899b      	ldrh	r3, [r3, #12]
 80146d2:	b29b      	uxth	r3, r3
 80146d4:	4618      	mov	r0, r3
 80146d6:	f7fa fd80 	bl	800f1da <lwip_htons>
 80146da:	4603      	mov	r3, r0
 80146dc:	b2db      	uxtb	r3, r3
 80146de:	f003 0303 	and.w	r3, r3, #3
 80146e2:	2b00      	cmp	r3, #0
 80146e4:	d00e      	beq.n	8014704 <tcp_receive+0x89c>
 80146e6:	2301      	movs	r3, #1
 80146e8:	e00d      	b.n	8014706 <tcp_receive+0x89e>
 80146ea:	bf00      	nop
 80146ec:	2000096c 	.word	0x2000096c
 80146f0:	2000094c 	.word	0x2000094c
 80146f4:	20000976 	.word	0x20000976
 80146f8:	0801cac8 	.word	0x0801cac8
 80146fc:	0801ce70 	.word	0x0801ce70
 8014700:	0801cb14 	.word	0x0801cb14
 8014704:	2300      	movs	r3, #0
 8014706:	4423      	add	r3, r4
 8014708:	b29a      	uxth	r2, r3
 801470a:	4b98      	ldr	r3, [pc, #608]	; (801496c <tcp_receive+0xb04>)
 801470c:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 801470e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014710:	613b      	str	r3, [r7, #16]
              next = next->next;
 8014712:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014714:	681b      	ldr	r3, [r3, #0]
 8014716:	63fb      	str	r3, [r7, #60]	; 0x3c
              tcp_seg_free(tmp);
 8014718:	6938      	ldr	r0, [r7, #16]
 801471a:	f7fd fc88 	bl	801202e <tcp_seg_free>
            while (next &&
 801471e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014720:	2b00      	cmp	r3, #0
 8014722:	d00e      	beq.n	8014742 <tcp_receive+0x8da>
                   TCP_SEQ_GEQ(seqno + tcplen,
 8014724:	4b91      	ldr	r3, [pc, #580]	; (801496c <tcp_receive+0xb04>)
 8014726:	881b      	ldrh	r3, [r3, #0]
 8014728:	461a      	mov	r2, r3
 801472a:	4b91      	ldr	r3, [pc, #580]	; (8014970 <tcp_receive+0xb08>)
 801472c:	681b      	ldr	r3, [r3, #0]
 801472e:	441a      	add	r2, r3
 8014730:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014732:	68db      	ldr	r3, [r3, #12]
 8014734:	685b      	ldr	r3, [r3, #4]
 8014736:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8014738:	8909      	ldrh	r1, [r1, #8]
 801473a:	440b      	add	r3, r1
 801473c:	1ad3      	subs	r3, r2, r3
            while (next &&
 801473e:	2b00      	cmp	r3, #0
 8014740:	da9a      	bge.n	8014678 <tcp_receive+0x810>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 8014742:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014744:	2b00      	cmp	r3, #0
 8014746:	d059      	beq.n	80147fc <tcp_receive+0x994>
                TCP_SEQ_GT(seqno + tcplen,
 8014748:	4b88      	ldr	r3, [pc, #544]	; (801496c <tcp_receive+0xb04>)
 801474a:	881b      	ldrh	r3, [r3, #0]
 801474c:	461a      	mov	r2, r3
 801474e:	4b88      	ldr	r3, [pc, #544]	; (8014970 <tcp_receive+0xb08>)
 8014750:	681b      	ldr	r3, [r3, #0]
 8014752:	441a      	add	r2, r3
 8014754:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014756:	68db      	ldr	r3, [r3, #12]
 8014758:	685b      	ldr	r3, [r3, #4]
 801475a:	1ad3      	subs	r3, r2, r3
            if (next &&
 801475c:	2b00      	cmp	r3, #0
 801475e:	dd4d      	ble.n	80147fc <tcp_receive+0x994>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 8014760:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014762:	68db      	ldr	r3, [r3, #12]
 8014764:	685b      	ldr	r3, [r3, #4]
 8014766:	b29a      	uxth	r2, r3
 8014768:	4b81      	ldr	r3, [pc, #516]	; (8014970 <tcp_receive+0xb08>)
 801476a:	681b      	ldr	r3, [r3, #0]
 801476c:	b29b      	uxth	r3, r3
 801476e:	1ad3      	subs	r3, r2, r3
 8014770:	b29a      	uxth	r2, r3
 8014772:	4b80      	ldr	r3, [pc, #512]	; (8014974 <tcp_receive+0xb0c>)
 8014774:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8014776:	4b7f      	ldr	r3, [pc, #508]	; (8014974 <tcp_receive+0xb0c>)
 8014778:	68db      	ldr	r3, [r3, #12]
 801477a:	899b      	ldrh	r3, [r3, #12]
 801477c:	b29b      	uxth	r3, r3
 801477e:	4618      	mov	r0, r3
 8014780:	f7fa fd2b 	bl	800f1da <lwip_htons>
 8014784:	4603      	mov	r3, r0
 8014786:	b2db      	uxtb	r3, r3
 8014788:	f003 0302 	and.w	r3, r3, #2
 801478c:	2b00      	cmp	r3, #0
 801478e:	d005      	beq.n	801479c <tcp_receive+0x934>
                inseg.len -= 1;
 8014790:	4b78      	ldr	r3, [pc, #480]	; (8014974 <tcp_receive+0xb0c>)
 8014792:	891b      	ldrh	r3, [r3, #8]
 8014794:	3b01      	subs	r3, #1
 8014796:	b29a      	uxth	r2, r3
 8014798:	4b76      	ldr	r3, [pc, #472]	; (8014974 <tcp_receive+0xb0c>)
 801479a:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 801479c:	4b75      	ldr	r3, [pc, #468]	; (8014974 <tcp_receive+0xb0c>)
 801479e:	685b      	ldr	r3, [r3, #4]
 80147a0:	4a74      	ldr	r2, [pc, #464]	; (8014974 <tcp_receive+0xb0c>)
 80147a2:	8912      	ldrh	r2, [r2, #8]
 80147a4:	4611      	mov	r1, r2
 80147a6:	4618      	mov	r0, r3
 80147a8:	f7fb fe54 	bl	8010454 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 80147ac:	4b71      	ldr	r3, [pc, #452]	; (8014974 <tcp_receive+0xb0c>)
 80147ae:	891c      	ldrh	r4, [r3, #8]
 80147b0:	4b70      	ldr	r3, [pc, #448]	; (8014974 <tcp_receive+0xb0c>)
 80147b2:	68db      	ldr	r3, [r3, #12]
 80147b4:	899b      	ldrh	r3, [r3, #12]
 80147b6:	b29b      	uxth	r3, r3
 80147b8:	4618      	mov	r0, r3
 80147ba:	f7fa fd0e 	bl	800f1da <lwip_htons>
 80147be:	4603      	mov	r3, r0
 80147c0:	b2db      	uxtb	r3, r3
 80147c2:	f003 0303 	and.w	r3, r3, #3
 80147c6:	2b00      	cmp	r3, #0
 80147c8:	d001      	beq.n	80147ce <tcp_receive+0x966>
 80147ca:	2301      	movs	r3, #1
 80147cc:	e000      	b.n	80147d0 <tcp_receive+0x968>
 80147ce:	2300      	movs	r3, #0
 80147d0:	4423      	add	r3, r4
 80147d2:	b29a      	uxth	r2, r3
 80147d4:	4b65      	ldr	r3, [pc, #404]	; (801496c <tcp_receive+0xb04>)
 80147d6:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 80147d8:	4b64      	ldr	r3, [pc, #400]	; (801496c <tcp_receive+0xb04>)
 80147da:	881b      	ldrh	r3, [r3, #0]
 80147dc:	461a      	mov	r2, r3
 80147de:	4b64      	ldr	r3, [pc, #400]	; (8014970 <tcp_receive+0xb08>)
 80147e0:	681b      	ldr	r3, [r3, #0]
 80147e2:	441a      	add	r2, r3
 80147e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80147e6:	68db      	ldr	r3, [r3, #12]
 80147e8:	685b      	ldr	r3, [r3, #4]
 80147ea:	429a      	cmp	r2, r3
 80147ec:	d006      	beq.n	80147fc <tcp_receive+0x994>
 80147ee:	4b62      	ldr	r3, [pc, #392]	; (8014978 <tcp_receive+0xb10>)
 80147f0:	f240 52fc 	movw	r2, #1532	; 0x5fc
 80147f4:	4961      	ldr	r1, [pc, #388]	; (801497c <tcp_receive+0xb14>)
 80147f6:	4862      	ldr	r0, [pc, #392]	; (8014980 <tcp_receive+0xb18>)
 80147f8:	f005 fc72 	bl	801a0e0 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 80147fc:	687b      	ldr	r3, [r7, #4]
 80147fe:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8014800:	675a      	str	r2, [r3, #116]	; 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 8014802:	4b5a      	ldr	r3, [pc, #360]	; (801496c <tcp_receive+0xb04>)
 8014804:	881b      	ldrh	r3, [r3, #0]
 8014806:	461a      	mov	r2, r3
 8014808:	4b59      	ldr	r3, [pc, #356]	; (8014970 <tcp_receive+0xb08>)
 801480a:	681b      	ldr	r3, [r3, #0]
 801480c:	441a      	add	r2, r3
 801480e:	687b      	ldr	r3, [r7, #4]
 8014810:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 8014812:	687b      	ldr	r3, [r7, #4]
 8014814:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8014816:	4b55      	ldr	r3, [pc, #340]	; (801496c <tcp_receive+0xb04>)
 8014818:	881b      	ldrh	r3, [r3, #0]
 801481a:	429a      	cmp	r2, r3
 801481c:	d206      	bcs.n	801482c <tcp_receive+0x9c4>
 801481e:	4b56      	ldr	r3, [pc, #344]	; (8014978 <tcp_receive+0xb10>)
 8014820:	f240 6207 	movw	r2, #1543	; 0x607
 8014824:	4957      	ldr	r1, [pc, #348]	; (8014984 <tcp_receive+0xb1c>)
 8014826:	4856      	ldr	r0, [pc, #344]	; (8014980 <tcp_receive+0xb18>)
 8014828:	f005 fc5a 	bl	801a0e0 <iprintf>
        pcb->rcv_wnd -= tcplen;
 801482c:	687b      	ldr	r3, [r7, #4]
 801482e:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8014830:	4b4e      	ldr	r3, [pc, #312]	; (801496c <tcp_receive+0xb04>)
 8014832:	881b      	ldrh	r3, [r3, #0]
 8014834:	1ad3      	subs	r3, r2, r3
 8014836:	b29a      	uxth	r2, r3
 8014838:	687b      	ldr	r3, [r7, #4]
 801483a:	851a      	strh	r2, [r3, #40]	; 0x28

        tcp_update_rcv_ann_wnd(pcb);
 801483c:	6878      	ldr	r0, [r7, #4]
 801483e:	f7fc fdb5 	bl	80113ac <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 8014842:	4b4c      	ldr	r3, [pc, #304]	; (8014974 <tcp_receive+0xb0c>)
 8014844:	685b      	ldr	r3, [r3, #4]
 8014846:	891b      	ldrh	r3, [r3, #8]
 8014848:	2b00      	cmp	r3, #0
 801484a:	d006      	beq.n	801485a <tcp_receive+0x9f2>
          recv_data = inseg.p;
 801484c:	4b49      	ldr	r3, [pc, #292]	; (8014974 <tcp_receive+0xb0c>)
 801484e:	685b      	ldr	r3, [r3, #4]
 8014850:	4a4d      	ldr	r2, [pc, #308]	; (8014988 <tcp_receive+0xb20>)
 8014852:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 8014854:	4b47      	ldr	r3, [pc, #284]	; (8014974 <tcp_receive+0xb0c>)
 8014856:	2200      	movs	r2, #0
 8014858:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801485a:	4b46      	ldr	r3, [pc, #280]	; (8014974 <tcp_receive+0xb0c>)
 801485c:	68db      	ldr	r3, [r3, #12]
 801485e:	899b      	ldrh	r3, [r3, #12]
 8014860:	b29b      	uxth	r3, r3
 8014862:	4618      	mov	r0, r3
 8014864:	f7fa fcb9 	bl	800f1da <lwip_htons>
 8014868:	4603      	mov	r3, r0
 801486a:	b2db      	uxtb	r3, r3
 801486c:	f003 0301 	and.w	r3, r3, #1
 8014870:	2b00      	cmp	r3, #0
 8014872:	f000 80b8 	beq.w	80149e6 <tcp_receive+0xb7e>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 8014876:	4b45      	ldr	r3, [pc, #276]	; (801498c <tcp_receive+0xb24>)
 8014878:	781b      	ldrb	r3, [r3, #0]
 801487a:	f043 0320 	orr.w	r3, r3, #32
 801487e:	b2da      	uxtb	r2, r3
 8014880:	4b42      	ldr	r3, [pc, #264]	; (801498c <tcp_receive+0xb24>)
 8014882:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 8014884:	e0af      	b.n	80149e6 <tcp_receive+0xb7e>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 8014886:	687b      	ldr	r3, [r7, #4]
 8014888:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801488a:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 801488c:	687b      	ldr	r3, [r7, #4]
 801488e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8014890:	68db      	ldr	r3, [r3, #12]
 8014892:	685b      	ldr	r3, [r3, #4]
 8014894:	4a36      	ldr	r2, [pc, #216]	; (8014970 <tcp_receive+0xb08>)
 8014896:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 8014898:	68bb      	ldr	r3, [r7, #8]
 801489a:	891b      	ldrh	r3, [r3, #8]
 801489c:	461c      	mov	r4, r3
 801489e:	68bb      	ldr	r3, [r7, #8]
 80148a0:	68db      	ldr	r3, [r3, #12]
 80148a2:	899b      	ldrh	r3, [r3, #12]
 80148a4:	b29b      	uxth	r3, r3
 80148a6:	4618      	mov	r0, r3
 80148a8:	f7fa fc97 	bl	800f1da <lwip_htons>
 80148ac:	4603      	mov	r3, r0
 80148ae:	b2db      	uxtb	r3, r3
 80148b0:	f003 0303 	and.w	r3, r3, #3
 80148b4:	2b00      	cmp	r3, #0
 80148b6:	d001      	beq.n	80148bc <tcp_receive+0xa54>
 80148b8:	2301      	movs	r3, #1
 80148ba:	e000      	b.n	80148be <tcp_receive+0xa56>
 80148bc:	2300      	movs	r3, #0
 80148be:	191a      	adds	r2, r3, r4
 80148c0:	687b      	ldr	r3, [r7, #4]
 80148c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80148c4:	441a      	add	r2, r3
 80148c6:	687b      	ldr	r3, [r7, #4]
 80148c8:	625a      	str	r2, [r3, #36]	; 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 80148ca:	687b      	ldr	r3, [r7, #4]
 80148cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80148ce:	461c      	mov	r4, r3
 80148d0:	68bb      	ldr	r3, [r7, #8]
 80148d2:	891b      	ldrh	r3, [r3, #8]
 80148d4:	461d      	mov	r5, r3
 80148d6:	68bb      	ldr	r3, [r7, #8]
 80148d8:	68db      	ldr	r3, [r3, #12]
 80148da:	899b      	ldrh	r3, [r3, #12]
 80148dc:	b29b      	uxth	r3, r3
 80148de:	4618      	mov	r0, r3
 80148e0:	f7fa fc7b 	bl	800f1da <lwip_htons>
 80148e4:	4603      	mov	r3, r0
 80148e6:	b2db      	uxtb	r3, r3
 80148e8:	f003 0303 	and.w	r3, r3, #3
 80148ec:	2b00      	cmp	r3, #0
 80148ee:	d001      	beq.n	80148f4 <tcp_receive+0xa8c>
 80148f0:	2301      	movs	r3, #1
 80148f2:	e000      	b.n	80148f6 <tcp_receive+0xa8e>
 80148f4:	2300      	movs	r3, #0
 80148f6:	442b      	add	r3, r5
 80148f8:	429c      	cmp	r4, r3
 80148fa:	d206      	bcs.n	801490a <tcp_receive+0xaa2>
 80148fc:	4b1e      	ldr	r3, [pc, #120]	; (8014978 <tcp_receive+0xb10>)
 80148fe:	f240 622b 	movw	r2, #1579	; 0x62b
 8014902:	4923      	ldr	r1, [pc, #140]	; (8014990 <tcp_receive+0xb28>)
 8014904:	481e      	ldr	r0, [pc, #120]	; (8014980 <tcp_receive+0xb18>)
 8014906:	f005 fbeb 	bl	801a0e0 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 801490a:	68bb      	ldr	r3, [r7, #8]
 801490c:	891b      	ldrh	r3, [r3, #8]
 801490e:	461c      	mov	r4, r3
 8014910:	68bb      	ldr	r3, [r7, #8]
 8014912:	68db      	ldr	r3, [r3, #12]
 8014914:	899b      	ldrh	r3, [r3, #12]
 8014916:	b29b      	uxth	r3, r3
 8014918:	4618      	mov	r0, r3
 801491a:	f7fa fc5e 	bl	800f1da <lwip_htons>
 801491e:	4603      	mov	r3, r0
 8014920:	b2db      	uxtb	r3, r3
 8014922:	f003 0303 	and.w	r3, r3, #3
 8014926:	2b00      	cmp	r3, #0
 8014928:	d001      	beq.n	801492e <tcp_receive+0xac6>
 801492a:	2301      	movs	r3, #1
 801492c:	e000      	b.n	8014930 <tcp_receive+0xac8>
 801492e:	2300      	movs	r3, #0
 8014930:	1919      	adds	r1, r3, r4
 8014932:	687b      	ldr	r3, [r7, #4]
 8014934:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8014936:	b28b      	uxth	r3, r1
 8014938:	1ad3      	subs	r3, r2, r3
 801493a:	b29a      	uxth	r2, r3
 801493c:	687b      	ldr	r3, [r7, #4]
 801493e:	851a      	strh	r2, [r3, #40]	; 0x28

          tcp_update_rcv_ann_wnd(pcb);
 8014940:	6878      	ldr	r0, [r7, #4]
 8014942:	f7fc fd33 	bl	80113ac <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 8014946:	68bb      	ldr	r3, [r7, #8]
 8014948:	685b      	ldr	r3, [r3, #4]
 801494a:	891b      	ldrh	r3, [r3, #8]
 801494c:	2b00      	cmp	r3, #0
 801494e:	d028      	beq.n	80149a2 <tcp_receive+0xb3a>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 8014950:	4b0d      	ldr	r3, [pc, #52]	; (8014988 <tcp_receive+0xb20>)
 8014952:	681b      	ldr	r3, [r3, #0]
 8014954:	2b00      	cmp	r3, #0
 8014956:	d01d      	beq.n	8014994 <tcp_receive+0xb2c>
              pbuf_cat(recv_data, cseg->p);
 8014958:	4b0b      	ldr	r3, [pc, #44]	; (8014988 <tcp_receive+0xb20>)
 801495a:	681a      	ldr	r2, [r3, #0]
 801495c:	68bb      	ldr	r3, [r7, #8]
 801495e:	685b      	ldr	r3, [r3, #4]
 8014960:	4619      	mov	r1, r3
 8014962:	4610      	mov	r0, r2
 8014964:	f7fb ffbe 	bl	80108e4 <pbuf_cat>
 8014968:	e018      	b.n	801499c <tcp_receive+0xb34>
 801496a:	bf00      	nop
 801496c:	20000976 	.word	0x20000976
 8014970:	2000096c 	.word	0x2000096c
 8014974:	2000094c 	.word	0x2000094c
 8014978:	0801cac8 	.word	0x0801cac8
 801497c:	0801cea8 	.word	0x0801cea8
 8014980:	0801cb14 	.word	0x0801cb14
 8014984:	0801cee4 	.word	0x0801cee4
 8014988:	2000097c 	.word	0x2000097c
 801498c:	20000979 	.word	0x20000979
 8014990:	0801cf04 	.word	0x0801cf04
            } else {
              recv_data = cseg->p;
 8014994:	68bb      	ldr	r3, [r7, #8]
 8014996:	685b      	ldr	r3, [r3, #4]
 8014998:	4a70      	ldr	r2, [pc, #448]	; (8014b5c <tcp_receive+0xcf4>)
 801499a:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 801499c:	68bb      	ldr	r3, [r7, #8]
 801499e:	2200      	movs	r2, #0
 80149a0:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 80149a2:	68bb      	ldr	r3, [r7, #8]
 80149a4:	68db      	ldr	r3, [r3, #12]
 80149a6:	899b      	ldrh	r3, [r3, #12]
 80149a8:	b29b      	uxth	r3, r3
 80149aa:	4618      	mov	r0, r3
 80149ac:	f7fa fc15 	bl	800f1da <lwip_htons>
 80149b0:	4603      	mov	r3, r0
 80149b2:	b2db      	uxtb	r3, r3
 80149b4:	f003 0301 	and.w	r3, r3, #1
 80149b8:	2b00      	cmp	r3, #0
 80149ba:	d00d      	beq.n	80149d8 <tcp_receive+0xb70>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 80149bc:	4b68      	ldr	r3, [pc, #416]	; (8014b60 <tcp_receive+0xcf8>)
 80149be:	781b      	ldrb	r3, [r3, #0]
 80149c0:	f043 0320 	orr.w	r3, r3, #32
 80149c4:	b2da      	uxtb	r2, r3
 80149c6:	4b66      	ldr	r3, [pc, #408]	; (8014b60 <tcp_receive+0xcf8>)
 80149c8:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 80149ca:	687b      	ldr	r3, [r7, #4]
 80149cc:	7d1b      	ldrb	r3, [r3, #20]
 80149ce:	2b04      	cmp	r3, #4
 80149d0:	d102      	bne.n	80149d8 <tcp_receive+0xb70>
              pcb->state = CLOSE_WAIT;
 80149d2:	687b      	ldr	r3, [r7, #4]
 80149d4:	2207      	movs	r2, #7
 80149d6:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 80149d8:	68bb      	ldr	r3, [r7, #8]
 80149da:	681a      	ldr	r2, [r3, #0]
 80149dc:	687b      	ldr	r3, [r7, #4]
 80149de:	675a      	str	r2, [r3, #116]	; 0x74
          tcp_seg_free(cseg);
 80149e0:	68b8      	ldr	r0, [r7, #8]
 80149e2:	f7fd fb24 	bl	801202e <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 80149e6:	687b      	ldr	r3, [r7, #4]
 80149e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80149ea:	2b00      	cmp	r3, #0
 80149ec:	d008      	beq.n	8014a00 <tcp_receive+0xb98>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 80149ee:	687b      	ldr	r3, [r7, #4]
 80149f0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80149f2:	68db      	ldr	r3, [r3, #12]
 80149f4:	685a      	ldr	r2, [r3, #4]
 80149f6:	687b      	ldr	r3, [r7, #4]
 80149f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        while (pcb->ooseq != NULL &&
 80149fa:	429a      	cmp	r2, r3
 80149fc:	f43f af43 	beq.w	8014886 <tcp_receive+0xa1e>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 8014a00:	687b      	ldr	r3, [r7, #4]
 8014a02:	8b5b      	ldrh	r3, [r3, #26]
 8014a04:	f003 0301 	and.w	r3, r3, #1
 8014a08:	2b00      	cmp	r3, #0
 8014a0a:	d00e      	beq.n	8014a2a <tcp_receive+0xbc2>
 8014a0c:	687b      	ldr	r3, [r7, #4]
 8014a0e:	8b5b      	ldrh	r3, [r3, #26]
 8014a10:	f023 0301 	bic.w	r3, r3, #1
 8014a14:	b29a      	uxth	r2, r3
 8014a16:	687b      	ldr	r3, [r7, #4]
 8014a18:	835a      	strh	r2, [r3, #26]
 8014a1a:	687b      	ldr	r3, [r7, #4]
 8014a1c:	8b5b      	ldrh	r3, [r3, #26]
 8014a1e:	f043 0302 	orr.w	r3, r3, #2
 8014a22:	b29a      	uxth	r2, r3
 8014a24:	687b      	ldr	r3, [r7, #4]
 8014a26:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8014a28:	e188      	b.n	8014d3c <tcp_receive+0xed4>
        tcp_ack(pcb);
 8014a2a:	687b      	ldr	r3, [r7, #4]
 8014a2c:	8b5b      	ldrh	r3, [r3, #26]
 8014a2e:	f043 0301 	orr.w	r3, r3, #1
 8014a32:	b29a      	uxth	r2, r3
 8014a34:	687b      	ldr	r3, [r7, #4]
 8014a36:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8014a38:	e180      	b.n	8014d3c <tcp_receive+0xed4>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 8014a3a:	687b      	ldr	r3, [r7, #4]
 8014a3c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8014a3e:	2b00      	cmp	r3, #0
 8014a40:	d106      	bne.n	8014a50 <tcp_receive+0xbe8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 8014a42:	4848      	ldr	r0, [pc, #288]	; (8014b64 <tcp_receive+0xcfc>)
 8014a44:	f7fd fb0c 	bl	8012060 <tcp_seg_copy>
 8014a48:	4602      	mov	r2, r0
 8014a4a:	687b      	ldr	r3, [r7, #4]
 8014a4c:	675a      	str	r2, [r3, #116]	; 0x74
 8014a4e:	e16d      	b.n	8014d2c <tcp_receive+0xec4>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 8014a50:	2300      	movs	r3, #0
 8014a52:	637b      	str	r3, [r7, #52]	; 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8014a54:	687b      	ldr	r3, [r7, #4]
 8014a56:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8014a58:	63bb      	str	r3, [r7, #56]	; 0x38
 8014a5a:	e157      	b.n	8014d0c <tcp_receive+0xea4>
            if (seqno == next->tcphdr->seqno) {
 8014a5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014a5e:	68db      	ldr	r3, [r3, #12]
 8014a60:	685a      	ldr	r2, [r3, #4]
 8014a62:	4b41      	ldr	r3, [pc, #260]	; (8014b68 <tcp_receive+0xd00>)
 8014a64:	681b      	ldr	r3, [r3, #0]
 8014a66:	429a      	cmp	r2, r3
 8014a68:	d11d      	bne.n	8014aa6 <tcp_receive+0xc3e>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 8014a6a:	4b3e      	ldr	r3, [pc, #248]	; (8014b64 <tcp_receive+0xcfc>)
 8014a6c:	891a      	ldrh	r2, [r3, #8]
 8014a6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014a70:	891b      	ldrh	r3, [r3, #8]
 8014a72:	429a      	cmp	r2, r3
 8014a74:	f240 814f 	bls.w	8014d16 <tcp_receive+0xeae>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8014a78:	483a      	ldr	r0, [pc, #232]	; (8014b64 <tcp_receive+0xcfc>)
 8014a7a:	f7fd faf1 	bl	8012060 <tcp_seg_copy>
 8014a7e:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 8014a80:	697b      	ldr	r3, [r7, #20]
 8014a82:	2b00      	cmp	r3, #0
 8014a84:	f000 8149 	beq.w	8014d1a <tcp_receive+0xeb2>
                  if (prev != NULL) {
 8014a88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014a8a:	2b00      	cmp	r3, #0
 8014a8c:	d003      	beq.n	8014a96 <tcp_receive+0xc2e>
                    prev->next = cseg;
 8014a8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014a90:	697a      	ldr	r2, [r7, #20]
 8014a92:	601a      	str	r2, [r3, #0]
 8014a94:	e002      	b.n	8014a9c <tcp_receive+0xc34>
                  } else {
                    pcb->ooseq = cseg;
 8014a96:	687b      	ldr	r3, [r7, #4]
 8014a98:	697a      	ldr	r2, [r7, #20]
 8014a9a:	675a      	str	r2, [r3, #116]	; 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 8014a9c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8014a9e:	6978      	ldr	r0, [r7, #20]
 8014aa0:	f7ff f8de 	bl	8013c60 <tcp_oos_insert_segment>
                }
                break;
 8014aa4:	e139      	b.n	8014d1a <tcp_receive+0xeb2>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 8014aa6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014aa8:	2b00      	cmp	r3, #0
 8014aaa:	d117      	bne.n	8014adc <tcp_receive+0xc74>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 8014aac:	4b2e      	ldr	r3, [pc, #184]	; (8014b68 <tcp_receive+0xd00>)
 8014aae:	681a      	ldr	r2, [r3, #0]
 8014ab0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014ab2:	68db      	ldr	r3, [r3, #12]
 8014ab4:	685b      	ldr	r3, [r3, #4]
 8014ab6:	1ad3      	subs	r3, r2, r3
 8014ab8:	2b00      	cmp	r3, #0
 8014aba:	da57      	bge.n	8014b6c <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8014abc:	4829      	ldr	r0, [pc, #164]	; (8014b64 <tcp_receive+0xcfc>)
 8014abe:	f7fd facf 	bl	8012060 <tcp_seg_copy>
 8014ac2:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 8014ac4:	69bb      	ldr	r3, [r7, #24]
 8014ac6:	2b00      	cmp	r3, #0
 8014ac8:	f000 8129 	beq.w	8014d1e <tcp_receive+0xeb6>
                    pcb->ooseq = cseg;
 8014acc:	687b      	ldr	r3, [r7, #4]
 8014ace:	69ba      	ldr	r2, [r7, #24]
 8014ad0:	675a      	str	r2, [r3, #116]	; 0x74
                    tcp_oos_insert_segment(cseg, next);
 8014ad2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8014ad4:	69b8      	ldr	r0, [r7, #24]
 8014ad6:	f7ff f8c3 	bl	8013c60 <tcp_oos_insert_segment>
                  }
                  break;
 8014ada:	e120      	b.n	8014d1e <tcp_receive+0xeb6>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 8014adc:	4b22      	ldr	r3, [pc, #136]	; (8014b68 <tcp_receive+0xd00>)
 8014ade:	681a      	ldr	r2, [r3, #0]
 8014ae0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014ae2:	68db      	ldr	r3, [r3, #12]
 8014ae4:	685b      	ldr	r3, [r3, #4]
 8014ae6:	1ad3      	subs	r3, r2, r3
 8014ae8:	3b01      	subs	r3, #1
 8014aea:	2b00      	cmp	r3, #0
 8014aec:	db3e      	blt.n	8014b6c <tcp_receive+0xd04>
 8014aee:	4b1e      	ldr	r3, [pc, #120]	; (8014b68 <tcp_receive+0xd00>)
 8014af0:	681a      	ldr	r2, [r3, #0]
 8014af2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014af4:	68db      	ldr	r3, [r3, #12]
 8014af6:	685b      	ldr	r3, [r3, #4]
 8014af8:	1ad3      	subs	r3, r2, r3
 8014afa:	3301      	adds	r3, #1
 8014afc:	2b00      	cmp	r3, #0
 8014afe:	dc35      	bgt.n	8014b6c <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8014b00:	4818      	ldr	r0, [pc, #96]	; (8014b64 <tcp_receive+0xcfc>)
 8014b02:	f7fd faad 	bl	8012060 <tcp_seg_copy>
 8014b06:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 8014b08:	69fb      	ldr	r3, [r7, #28]
 8014b0a:	2b00      	cmp	r3, #0
 8014b0c:	f000 8109 	beq.w	8014d22 <tcp_receive+0xeba>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 8014b10:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014b12:	68db      	ldr	r3, [r3, #12]
 8014b14:	685b      	ldr	r3, [r3, #4]
 8014b16:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8014b18:	8912      	ldrh	r2, [r2, #8]
 8014b1a:	441a      	add	r2, r3
 8014b1c:	4b12      	ldr	r3, [pc, #72]	; (8014b68 <tcp_receive+0xd00>)
 8014b1e:	681b      	ldr	r3, [r3, #0]
 8014b20:	1ad3      	subs	r3, r2, r3
 8014b22:	2b00      	cmp	r3, #0
 8014b24:	dd12      	ble.n	8014b4c <tcp_receive+0xce4>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 8014b26:	4b10      	ldr	r3, [pc, #64]	; (8014b68 <tcp_receive+0xd00>)
 8014b28:	681b      	ldr	r3, [r3, #0]
 8014b2a:	b29a      	uxth	r2, r3
 8014b2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014b2e:	68db      	ldr	r3, [r3, #12]
 8014b30:	685b      	ldr	r3, [r3, #4]
 8014b32:	b29b      	uxth	r3, r3
 8014b34:	1ad3      	subs	r3, r2, r3
 8014b36:	b29a      	uxth	r2, r3
 8014b38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014b3a:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 8014b3c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014b3e:	685a      	ldr	r2, [r3, #4]
 8014b40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014b42:	891b      	ldrh	r3, [r3, #8]
 8014b44:	4619      	mov	r1, r3
 8014b46:	4610      	mov	r0, r2
 8014b48:	f7fb fc84 	bl	8010454 <pbuf_realloc>
                    }
                    prev->next = cseg;
 8014b4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014b4e:	69fa      	ldr	r2, [r7, #28]
 8014b50:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 8014b52:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8014b54:	69f8      	ldr	r0, [r7, #28]
 8014b56:	f7ff f883 	bl	8013c60 <tcp_oos_insert_segment>
                  }
                  break;
 8014b5a:	e0e2      	b.n	8014d22 <tcp_receive+0xeba>
 8014b5c:	2000097c 	.word	0x2000097c
 8014b60:	20000979 	.word	0x20000979
 8014b64:	2000094c 	.word	0x2000094c
 8014b68:	2000096c 	.word	0x2000096c
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 8014b6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014b6e:	637b      	str	r3, [r7, #52]	; 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 8014b70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014b72:	681b      	ldr	r3, [r3, #0]
 8014b74:	2b00      	cmp	r3, #0
 8014b76:	f040 80c6 	bne.w	8014d06 <tcp_receive+0xe9e>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 8014b7a:	4b80      	ldr	r3, [pc, #512]	; (8014d7c <tcp_receive+0xf14>)
 8014b7c:	681a      	ldr	r2, [r3, #0]
 8014b7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014b80:	68db      	ldr	r3, [r3, #12]
 8014b82:	685b      	ldr	r3, [r3, #4]
 8014b84:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 8014b86:	2b00      	cmp	r3, #0
 8014b88:	f340 80bd 	ble.w	8014d06 <tcp_receive+0xe9e>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8014b8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014b8e:	68db      	ldr	r3, [r3, #12]
 8014b90:	899b      	ldrh	r3, [r3, #12]
 8014b92:	b29b      	uxth	r3, r3
 8014b94:	4618      	mov	r0, r3
 8014b96:	f7fa fb20 	bl	800f1da <lwip_htons>
 8014b9a:	4603      	mov	r3, r0
 8014b9c:	b2db      	uxtb	r3, r3
 8014b9e:	f003 0301 	and.w	r3, r3, #1
 8014ba2:	2b00      	cmp	r3, #0
 8014ba4:	f040 80bf 	bne.w	8014d26 <tcp_receive+0xebe>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 8014ba8:	4875      	ldr	r0, [pc, #468]	; (8014d80 <tcp_receive+0xf18>)
 8014baa:	f7fd fa59 	bl	8012060 <tcp_seg_copy>
 8014bae:	4602      	mov	r2, r0
 8014bb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014bb2:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 8014bb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014bb6:	681b      	ldr	r3, [r3, #0]
 8014bb8:	2b00      	cmp	r3, #0
 8014bba:	f000 80b6 	beq.w	8014d2a <tcp_receive+0xec2>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 8014bbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014bc0:	68db      	ldr	r3, [r3, #12]
 8014bc2:	685b      	ldr	r3, [r3, #4]
 8014bc4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8014bc6:	8912      	ldrh	r2, [r2, #8]
 8014bc8:	441a      	add	r2, r3
 8014bca:	4b6c      	ldr	r3, [pc, #432]	; (8014d7c <tcp_receive+0xf14>)
 8014bcc:	681b      	ldr	r3, [r3, #0]
 8014bce:	1ad3      	subs	r3, r2, r3
 8014bd0:	2b00      	cmp	r3, #0
 8014bd2:	dd12      	ble.n	8014bfa <tcp_receive+0xd92>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 8014bd4:	4b69      	ldr	r3, [pc, #420]	; (8014d7c <tcp_receive+0xf14>)
 8014bd6:	681b      	ldr	r3, [r3, #0]
 8014bd8:	b29a      	uxth	r2, r3
 8014bda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014bdc:	68db      	ldr	r3, [r3, #12]
 8014bde:	685b      	ldr	r3, [r3, #4]
 8014be0:	b29b      	uxth	r3, r3
 8014be2:	1ad3      	subs	r3, r2, r3
 8014be4:	b29a      	uxth	r2, r3
 8014be6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014be8:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 8014bea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014bec:	685a      	ldr	r2, [r3, #4]
 8014bee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014bf0:	891b      	ldrh	r3, [r3, #8]
 8014bf2:	4619      	mov	r1, r3
 8014bf4:	4610      	mov	r0, r2
 8014bf6:	f7fb fc2d 	bl	8010454 <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 8014bfa:	4b62      	ldr	r3, [pc, #392]	; (8014d84 <tcp_receive+0xf1c>)
 8014bfc:	881b      	ldrh	r3, [r3, #0]
 8014bfe:	461a      	mov	r2, r3
 8014c00:	4b5e      	ldr	r3, [pc, #376]	; (8014d7c <tcp_receive+0xf14>)
 8014c02:	681b      	ldr	r3, [r3, #0]
 8014c04:	441a      	add	r2, r3
 8014c06:	687b      	ldr	r3, [r7, #4]
 8014c08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014c0a:	6879      	ldr	r1, [r7, #4]
 8014c0c:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8014c0e:	440b      	add	r3, r1
 8014c10:	1ad3      	subs	r3, r2, r3
 8014c12:	2b00      	cmp	r3, #0
 8014c14:	f340 8089 	ble.w	8014d2a <tcp_receive+0xec2>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 8014c18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014c1a:	681b      	ldr	r3, [r3, #0]
 8014c1c:	68db      	ldr	r3, [r3, #12]
 8014c1e:	899b      	ldrh	r3, [r3, #12]
 8014c20:	b29b      	uxth	r3, r3
 8014c22:	4618      	mov	r0, r3
 8014c24:	f7fa fad9 	bl	800f1da <lwip_htons>
 8014c28:	4603      	mov	r3, r0
 8014c2a:	b2db      	uxtb	r3, r3
 8014c2c:	f003 0301 	and.w	r3, r3, #1
 8014c30:	2b00      	cmp	r3, #0
 8014c32:	d022      	beq.n	8014c7a <tcp_receive+0xe12>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 8014c34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014c36:	681b      	ldr	r3, [r3, #0]
 8014c38:	68db      	ldr	r3, [r3, #12]
 8014c3a:	899b      	ldrh	r3, [r3, #12]
 8014c3c:	b29b      	uxth	r3, r3
 8014c3e:	b21b      	sxth	r3, r3
 8014c40:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8014c44:	b21c      	sxth	r4, r3
 8014c46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014c48:	681b      	ldr	r3, [r3, #0]
 8014c4a:	68db      	ldr	r3, [r3, #12]
 8014c4c:	899b      	ldrh	r3, [r3, #12]
 8014c4e:	b29b      	uxth	r3, r3
 8014c50:	4618      	mov	r0, r3
 8014c52:	f7fa fac2 	bl	800f1da <lwip_htons>
 8014c56:	4603      	mov	r3, r0
 8014c58:	b2db      	uxtb	r3, r3
 8014c5a:	b29b      	uxth	r3, r3
 8014c5c:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8014c60:	b29b      	uxth	r3, r3
 8014c62:	4618      	mov	r0, r3
 8014c64:	f7fa fab9 	bl	800f1da <lwip_htons>
 8014c68:	4603      	mov	r3, r0
 8014c6a:	b21b      	sxth	r3, r3
 8014c6c:	4323      	orrs	r3, r4
 8014c6e:	b21a      	sxth	r2, r3
 8014c70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014c72:	681b      	ldr	r3, [r3, #0]
 8014c74:	68db      	ldr	r3, [r3, #12]
 8014c76:	b292      	uxth	r2, r2
 8014c78:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 8014c7a:	687b      	ldr	r3, [r7, #4]
 8014c7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014c7e:	b29a      	uxth	r2, r3
 8014c80:	687b      	ldr	r3, [r7, #4]
 8014c82:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8014c84:	4413      	add	r3, r2
 8014c86:	b299      	uxth	r1, r3
 8014c88:	4b3c      	ldr	r3, [pc, #240]	; (8014d7c <tcp_receive+0xf14>)
 8014c8a:	681b      	ldr	r3, [r3, #0]
 8014c8c:	b29a      	uxth	r2, r3
 8014c8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014c90:	681b      	ldr	r3, [r3, #0]
 8014c92:	1a8a      	subs	r2, r1, r2
 8014c94:	b292      	uxth	r2, r2
 8014c96:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 8014c98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014c9a:	681b      	ldr	r3, [r3, #0]
 8014c9c:	685a      	ldr	r2, [r3, #4]
 8014c9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014ca0:	681b      	ldr	r3, [r3, #0]
 8014ca2:	891b      	ldrh	r3, [r3, #8]
 8014ca4:	4619      	mov	r1, r3
 8014ca6:	4610      	mov	r0, r2
 8014ca8:	f7fb fbd4 	bl	8010454 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 8014cac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014cae:	681b      	ldr	r3, [r3, #0]
 8014cb0:	891c      	ldrh	r4, [r3, #8]
 8014cb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014cb4:	681b      	ldr	r3, [r3, #0]
 8014cb6:	68db      	ldr	r3, [r3, #12]
 8014cb8:	899b      	ldrh	r3, [r3, #12]
 8014cba:	b29b      	uxth	r3, r3
 8014cbc:	4618      	mov	r0, r3
 8014cbe:	f7fa fa8c 	bl	800f1da <lwip_htons>
 8014cc2:	4603      	mov	r3, r0
 8014cc4:	b2db      	uxtb	r3, r3
 8014cc6:	f003 0303 	and.w	r3, r3, #3
 8014cca:	2b00      	cmp	r3, #0
 8014ccc:	d001      	beq.n	8014cd2 <tcp_receive+0xe6a>
 8014cce:	2301      	movs	r3, #1
 8014cd0:	e000      	b.n	8014cd4 <tcp_receive+0xe6c>
 8014cd2:	2300      	movs	r3, #0
 8014cd4:	4423      	add	r3, r4
 8014cd6:	b29a      	uxth	r2, r3
 8014cd8:	4b2a      	ldr	r3, [pc, #168]	; (8014d84 <tcp_receive+0xf1c>)
 8014cda:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8014cdc:	4b29      	ldr	r3, [pc, #164]	; (8014d84 <tcp_receive+0xf1c>)
 8014cde:	881b      	ldrh	r3, [r3, #0]
 8014ce0:	461a      	mov	r2, r3
 8014ce2:	4b26      	ldr	r3, [pc, #152]	; (8014d7c <tcp_receive+0xf14>)
 8014ce4:	681b      	ldr	r3, [r3, #0]
 8014ce6:	441a      	add	r2, r3
 8014ce8:	687b      	ldr	r3, [r7, #4]
 8014cea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014cec:	6879      	ldr	r1, [r7, #4]
 8014cee:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8014cf0:	440b      	add	r3, r1
 8014cf2:	429a      	cmp	r2, r3
 8014cf4:	d019      	beq.n	8014d2a <tcp_receive+0xec2>
 8014cf6:	4b24      	ldr	r3, [pc, #144]	; (8014d88 <tcp_receive+0xf20>)
 8014cf8:	f44f 62df 	mov.w	r2, #1784	; 0x6f8
 8014cfc:	4923      	ldr	r1, [pc, #140]	; (8014d8c <tcp_receive+0xf24>)
 8014cfe:	4824      	ldr	r0, [pc, #144]	; (8014d90 <tcp_receive+0xf28>)
 8014d00:	f005 f9ee 	bl	801a0e0 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 8014d04:	e011      	b.n	8014d2a <tcp_receive+0xec2>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8014d06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014d08:	681b      	ldr	r3, [r3, #0]
 8014d0a:	63bb      	str	r3, [r7, #56]	; 0x38
 8014d0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014d0e:	2b00      	cmp	r3, #0
 8014d10:	f47f aea4 	bne.w	8014a5c <tcp_receive+0xbf4>
 8014d14:	e00a      	b.n	8014d2c <tcp_receive+0xec4>
                break;
 8014d16:	bf00      	nop
 8014d18:	e008      	b.n	8014d2c <tcp_receive+0xec4>
                break;
 8014d1a:	bf00      	nop
 8014d1c:	e006      	b.n	8014d2c <tcp_receive+0xec4>
                  break;
 8014d1e:	bf00      	nop
 8014d20:	e004      	b.n	8014d2c <tcp_receive+0xec4>
                  break;
 8014d22:	bf00      	nop
 8014d24:	e002      	b.n	8014d2c <tcp_receive+0xec4>
                  break;
 8014d26:	bf00      	nop
 8014d28:	e000      	b.n	8014d2c <tcp_receive+0xec4>
                break;
 8014d2a:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 8014d2c:	6878      	ldr	r0, [r7, #4]
 8014d2e:	f001 fe8f 	bl	8016a50 <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 8014d32:	e003      	b.n	8014d3c <tcp_receive+0xed4>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 8014d34:	6878      	ldr	r0, [r7, #4]
 8014d36:	f001 fe8b 	bl	8016a50 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8014d3a:	e01a      	b.n	8014d72 <tcp_receive+0xf0a>
 8014d3c:	e019      	b.n	8014d72 <tcp_receive+0xf0a>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 8014d3e:	4b0f      	ldr	r3, [pc, #60]	; (8014d7c <tcp_receive+0xf14>)
 8014d40:	681a      	ldr	r2, [r3, #0]
 8014d42:	687b      	ldr	r3, [r7, #4]
 8014d44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014d46:	1ad3      	subs	r3, r2, r3
 8014d48:	2b00      	cmp	r3, #0
 8014d4a:	db0a      	blt.n	8014d62 <tcp_receive+0xefa>
 8014d4c:	4b0b      	ldr	r3, [pc, #44]	; (8014d7c <tcp_receive+0xf14>)
 8014d4e:	681a      	ldr	r2, [r3, #0]
 8014d50:	687b      	ldr	r3, [r7, #4]
 8014d52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014d54:	6879      	ldr	r1, [r7, #4]
 8014d56:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8014d58:	440b      	add	r3, r1
 8014d5a:	1ad3      	subs	r3, r2, r3
 8014d5c:	3301      	adds	r3, #1
 8014d5e:	2b00      	cmp	r3, #0
 8014d60:	dd07      	ble.n	8014d72 <tcp_receive+0xf0a>
      tcp_ack_now(pcb);
 8014d62:	687b      	ldr	r3, [r7, #4]
 8014d64:	8b5b      	ldrh	r3, [r3, #26]
 8014d66:	f043 0302 	orr.w	r3, r3, #2
 8014d6a:	b29a      	uxth	r2, r3
 8014d6c:	687b      	ldr	r3, [r7, #4]
 8014d6e:	835a      	strh	r2, [r3, #26]
    }
  }
}
 8014d70:	e7ff      	b.n	8014d72 <tcp_receive+0xf0a>
 8014d72:	bf00      	nop
 8014d74:	3750      	adds	r7, #80	; 0x50
 8014d76:	46bd      	mov	sp, r7
 8014d78:	bdb0      	pop	{r4, r5, r7, pc}
 8014d7a:	bf00      	nop
 8014d7c:	2000096c 	.word	0x2000096c
 8014d80:	2000094c 	.word	0x2000094c
 8014d84:	20000976 	.word	0x20000976
 8014d88:	0801cac8 	.word	0x0801cac8
 8014d8c:	0801ce70 	.word	0x0801ce70
 8014d90:	0801cb14 	.word	0x0801cb14

08014d94 <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 8014d94:	b480      	push	{r7}
 8014d96:	b083      	sub	sp, #12
 8014d98:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 8014d9a:	4b15      	ldr	r3, [pc, #84]	; (8014df0 <tcp_get_next_optbyte+0x5c>)
 8014d9c:	881b      	ldrh	r3, [r3, #0]
 8014d9e:	1c5a      	adds	r2, r3, #1
 8014da0:	b291      	uxth	r1, r2
 8014da2:	4a13      	ldr	r2, [pc, #76]	; (8014df0 <tcp_get_next_optbyte+0x5c>)
 8014da4:	8011      	strh	r1, [r2, #0]
 8014da6:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 8014da8:	4b12      	ldr	r3, [pc, #72]	; (8014df4 <tcp_get_next_optbyte+0x60>)
 8014daa:	681b      	ldr	r3, [r3, #0]
 8014dac:	2b00      	cmp	r3, #0
 8014dae:	d004      	beq.n	8014dba <tcp_get_next_optbyte+0x26>
 8014db0:	4b11      	ldr	r3, [pc, #68]	; (8014df8 <tcp_get_next_optbyte+0x64>)
 8014db2:	881b      	ldrh	r3, [r3, #0]
 8014db4:	88fa      	ldrh	r2, [r7, #6]
 8014db6:	429a      	cmp	r2, r3
 8014db8:	d208      	bcs.n	8014dcc <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 8014dba:	4b10      	ldr	r3, [pc, #64]	; (8014dfc <tcp_get_next_optbyte+0x68>)
 8014dbc:	681b      	ldr	r3, [r3, #0]
 8014dbe:	3314      	adds	r3, #20
 8014dc0:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 8014dc2:	88fb      	ldrh	r3, [r7, #6]
 8014dc4:	683a      	ldr	r2, [r7, #0]
 8014dc6:	4413      	add	r3, r2
 8014dc8:	781b      	ldrb	r3, [r3, #0]
 8014dca:	e00b      	b.n	8014de4 <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 8014dcc:	88fb      	ldrh	r3, [r7, #6]
 8014dce:	b2da      	uxtb	r2, r3
 8014dd0:	4b09      	ldr	r3, [pc, #36]	; (8014df8 <tcp_get_next_optbyte+0x64>)
 8014dd2:	881b      	ldrh	r3, [r3, #0]
 8014dd4:	b2db      	uxtb	r3, r3
 8014dd6:	1ad3      	subs	r3, r2, r3
 8014dd8:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 8014dda:	4b06      	ldr	r3, [pc, #24]	; (8014df4 <tcp_get_next_optbyte+0x60>)
 8014ddc:	681a      	ldr	r2, [r3, #0]
 8014dde:	797b      	ldrb	r3, [r7, #5]
 8014de0:	4413      	add	r3, r2
 8014de2:	781b      	ldrb	r3, [r3, #0]
  }
}
 8014de4:	4618      	mov	r0, r3
 8014de6:	370c      	adds	r7, #12
 8014de8:	46bd      	mov	sp, r7
 8014dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014dee:	4770      	bx	lr
 8014df0:	20000968 	.word	0x20000968
 8014df4:	20000964 	.word	0x20000964
 8014df8:	20000962 	.word	0x20000962
 8014dfc:	2000095c 	.word	0x2000095c

08014e00 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 8014e00:	b580      	push	{r7, lr}
 8014e02:	b084      	sub	sp, #16
 8014e04:	af00      	add	r7, sp, #0
 8014e06:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 8014e08:	687b      	ldr	r3, [r7, #4]
 8014e0a:	2b00      	cmp	r3, #0
 8014e0c:	d106      	bne.n	8014e1c <tcp_parseopt+0x1c>
 8014e0e:	4b32      	ldr	r3, [pc, #200]	; (8014ed8 <tcp_parseopt+0xd8>)
 8014e10:	f240 727d 	movw	r2, #1917	; 0x77d
 8014e14:	4931      	ldr	r1, [pc, #196]	; (8014edc <tcp_parseopt+0xdc>)
 8014e16:	4832      	ldr	r0, [pc, #200]	; (8014ee0 <tcp_parseopt+0xe0>)
 8014e18:	f005 f962 	bl	801a0e0 <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 8014e1c:	4b31      	ldr	r3, [pc, #196]	; (8014ee4 <tcp_parseopt+0xe4>)
 8014e1e:	881b      	ldrh	r3, [r3, #0]
 8014e20:	2b00      	cmp	r3, #0
 8014e22:	d056      	beq.n	8014ed2 <tcp_parseopt+0xd2>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8014e24:	4b30      	ldr	r3, [pc, #192]	; (8014ee8 <tcp_parseopt+0xe8>)
 8014e26:	2200      	movs	r2, #0
 8014e28:	801a      	strh	r2, [r3, #0]
 8014e2a:	e046      	b.n	8014eba <tcp_parseopt+0xba>
      u8_t opt = tcp_get_next_optbyte();
 8014e2c:	f7ff ffb2 	bl	8014d94 <tcp_get_next_optbyte>
 8014e30:	4603      	mov	r3, r0
 8014e32:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 8014e34:	7bfb      	ldrb	r3, [r7, #15]
 8014e36:	2b02      	cmp	r3, #2
 8014e38:	d006      	beq.n	8014e48 <tcp_parseopt+0x48>
 8014e3a:	2b02      	cmp	r3, #2
 8014e3c:	dc2c      	bgt.n	8014e98 <tcp_parseopt+0x98>
 8014e3e:	2b00      	cmp	r3, #0
 8014e40:	d042      	beq.n	8014ec8 <tcp_parseopt+0xc8>
 8014e42:	2b01      	cmp	r3, #1
 8014e44:	d128      	bne.n	8014e98 <tcp_parseopt+0x98>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: EOL\n"));
          return;
        case LWIP_TCP_OPT_NOP:
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
 8014e46:	e038      	b.n	8014eba <tcp_parseopt+0xba>
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 8014e48:	f7ff ffa4 	bl	8014d94 <tcp_get_next_optbyte>
 8014e4c:	4603      	mov	r3, r0
 8014e4e:	2b04      	cmp	r3, #4
 8014e50:	d13c      	bne.n	8014ecc <tcp_parseopt+0xcc>
 8014e52:	4b25      	ldr	r3, [pc, #148]	; (8014ee8 <tcp_parseopt+0xe8>)
 8014e54:	881b      	ldrh	r3, [r3, #0]
 8014e56:	3301      	adds	r3, #1
 8014e58:	4a22      	ldr	r2, [pc, #136]	; (8014ee4 <tcp_parseopt+0xe4>)
 8014e5a:	8812      	ldrh	r2, [r2, #0]
 8014e5c:	4293      	cmp	r3, r2
 8014e5e:	da35      	bge.n	8014ecc <tcp_parseopt+0xcc>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 8014e60:	f7ff ff98 	bl	8014d94 <tcp_get_next_optbyte>
 8014e64:	4603      	mov	r3, r0
 8014e66:	b29b      	uxth	r3, r3
 8014e68:	021b      	lsls	r3, r3, #8
 8014e6a:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 8014e6c:	f7ff ff92 	bl	8014d94 <tcp_get_next_optbyte>
 8014e70:	4603      	mov	r3, r0
 8014e72:	b29a      	uxth	r2, r3
 8014e74:	89bb      	ldrh	r3, [r7, #12]
 8014e76:	4313      	orrs	r3, r2
 8014e78:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 8014e7a:	89bb      	ldrh	r3, [r7, #12]
 8014e7c:	f240 32ca 	movw	r2, #970	; 0x3ca
 8014e80:	4293      	cmp	r3, r2
 8014e82:	d804      	bhi.n	8014e8e <tcp_parseopt+0x8e>
 8014e84:	89bb      	ldrh	r3, [r7, #12]
 8014e86:	2b00      	cmp	r3, #0
 8014e88:	d001      	beq.n	8014e8e <tcp_parseopt+0x8e>
 8014e8a:	89ba      	ldrh	r2, [r7, #12]
 8014e8c:	e001      	b.n	8014e92 <tcp_parseopt+0x92>
 8014e8e:	f240 32ca 	movw	r2, #970	; 0x3ca
 8014e92:	687b      	ldr	r3, [r7, #4]
 8014e94:	865a      	strh	r2, [r3, #50]	; 0x32
          break;
 8014e96:	e010      	b.n	8014eba <tcp_parseopt+0xba>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 8014e98:	f7ff ff7c 	bl	8014d94 <tcp_get_next_optbyte>
 8014e9c:	4603      	mov	r3, r0
 8014e9e:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 8014ea0:	7afb      	ldrb	r3, [r7, #11]
 8014ea2:	2b01      	cmp	r3, #1
 8014ea4:	d914      	bls.n	8014ed0 <tcp_parseopt+0xd0>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 8014ea6:	7afb      	ldrb	r3, [r7, #11]
 8014ea8:	b29a      	uxth	r2, r3
 8014eaa:	4b0f      	ldr	r3, [pc, #60]	; (8014ee8 <tcp_parseopt+0xe8>)
 8014eac:	881b      	ldrh	r3, [r3, #0]
 8014eae:	4413      	add	r3, r2
 8014eb0:	b29b      	uxth	r3, r3
 8014eb2:	3b02      	subs	r3, #2
 8014eb4:	b29a      	uxth	r2, r3
 8014eb6:	4b0c      	ldr	r3, [pc, #48]	; (8014ee8 <tcp_parseopt+0xe8>)
 8014eb8:	801a      	strh	r2, [r3, #0]
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8014eba:	4b0b      	ldr	r3, [pc, #44]	; (8014ee8 <tcp_parseopt+0xe8>)
 8014ebc:	881a      	ldrh	r2, [r3, #0]
 8014ebe:	4b09      	ldr	r3, [pc, #36]	; (8014ee4 <tcp_parseopt+0xe4>)
 8014ec0:	881b      	ldrh	r3, [r3, #0]
 8014ec2:	429a      	cmp	r2, r3
 8014ec4:	d3b2      	bcc.n	8014e2c <tcp_parseopt+0x2c>
 8014ec6:	e004      	b.n	8014ed2 <tcp_parseopt+0xd2>
          return;
 8014ec8:	bf00      	nop
 8014eca:	e002      	b.n	8014ed2 <tcp_parseopt+0xd2>
            return;
 8014ecc:	bf00      	nop
 8014ece:	e000      	b.n	8014ed2 <tcp_parseopt+0xd2>
            return;
 8014ed0:	bf00      	nop
      }
    }
  }
}
 8014ed2:	3710      	adds	r7, #16
 8014ed4:	46bd      	mov	sp, r7
 8014ed6:	bd80      	pop	{r7, pc}
 8014ed8:	0801cac8 	.word	0x0801cac8
 8014edc:	0801cf2c 	.word	0x0801cf2c
 8014ee0:	0801cb14 	.word	0x0801cb14
 8014ee4:	20000960 	.word	0x20000960
 8014ee8:	20000968 	.word	0x20000968

08014eec <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 8014eec:	b480      	push	{r7}
 8014eee:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 8014ef0:	4b05      	ldr	r3, [pc, #20]	; (8014f08 <tcp_trigger_input_pcb_close+0x1c>)
 8014ef2:	781b      	ldrb	r3, [r3, #0]
 8014ef4:	f043 0310 	orr.w	r3, r3, #16
 8014ef8:	b2da      	uxtb	r2, r3
 8014efa:	4b03      	ldr	r3, [pc, #12]	; (8014f08 <tcp_trigger_input_pcb_close+0x1c>)
 8014efc:	701a      	strb	r2, [r3, #0]
}
 8014efe:	bf00      	nop
 8014f00:	46bd      	mov	sp, r7
 8014f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f06:	4770      	bx	lr
 8014f08:	20000979 	.word	0x20000979

08014f0c <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 8014f0c:	b580      	push	{r7, lr}
 8014f0e:	b084      	sub	sp, #16
 8014f10:	af00      	add	r7, sp, #0
 8014f12:	60f8      	str	r0, [r7, #12]
 8014f14:	60b9      	str	r1, [r7, #8]
 8014f16:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 8014f18:	68fb      	ldr	r3, [r7, #12]
 8014f1a:	2b00      	cmp	r3, #0
 8014f1c:	d00a      	beq.n	8014f34 <tcp_route+0x28>
 8014f1e:	68fb      	ldr	r3, [r7, #12]
 8014f20:	7a1b      	ldrb	r3, [r3, #8]
 8014f22:	2b00      	cmp	r3, #0
 8014f24:	d006      	beq.n	8014f34 <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 8014f26:	68fb      	ldr	r3, [r7, #12]
 8014f28:	7a1b      	ldrb	r3, [r3, #8]
 8014f2a:	4618      	mov	r0, r3
 8014f2c:	f7fb f8b8 	bl	80100a0 <netif_get_by_index>
 8014f30:	4603      	mov	r3, r0
 8014f32:	e003      	b.n	8014f3c <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 8014f34:	6878      	ldr	r0, [r7, #4]
 8014f36:	f003 fad9 	bl	80184ec <ip4_route>
 8014f3a:	4603      	mov	r3, r0
  }
}
 8014f3c:	4618      	mov	r0, r3
 8014f3e:	3710      	adds	r7, #16
 8014f40:	46bd      	mov	sp, r7
 8014f42:	bd80      	pop	{r7, pc}

08014f44 <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 8014f44:	b590      	push	{r4, r7, lr}
 8014f46:	b087      	sub	sp, #28
 8014f48:	af00      	add	r7, sp, #0
 8014f4a:	60f8      	str	r0, [r7, #12]
 8014f4c:	60b9      	str	r1, [r7, #8]
 8014f4e:	603b      	str	r3, [r7, #0]
 8014f50:	4613      	mov	r3, r2
 8014f52:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 8014f54:	68fb      	ldr	r3, [r7, #12]
 8014f56:	2b00      	cmp	r3, #0
 8014f58:	d105      	bne.n	8014f66 <tcp_create_segment+0x22>
 8014f5a:	4b44      	ldr	r3, [pc, #272]	; (801506c <tcp_create_segment+0x128>)
 8014f5c:	22a3      	movs	r2, #163	; 0xa3
 8014f5e:	4944      	ldr	r1, [pc, #272]	; (8015070 <tcp_create_segment+0x12c>)
 8014f60:	4844      	ldr	r0, [pc, #272]	; (8015074 <tcp_create_segment+0x130>)
 8014f62:	f005 f8bd 	bl	801a0e0 <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 8014f66:	68bb      	ldr	r3, [r7, #8]
 8014f68:	2b00      	cmp	r3, #0
 8014f6a:	d105      	bne.n	8014f78 <tcp_create_segment+0x34>
 8014f6c:	4b3f      	ldr	r3, [pc, #252]	; (801506c <tcp_create_segment+0x128>)
 8014f6e:	22a4      	movs	r2, #164	; 0xa4
 8014f70:	4941      	ldr	r1, [pc, #260]	; (8015078 <tcp_create_segment+0x134>)
 8014f72:	4840      	ldr	r0, [pc, #256]	; (8015074 <tcp_create_segment+0x130>)
 8014f74:	f005 f8b4 	bl	801a0e0 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8014f78:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8014f7c:	009b      	lsls	r3, r3, #2
 8014f7e:	b2db      	uxtb	r3, r3
 8014f80:	f003 0304 	and.w	r3, r3, #4
 8014f84:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 8014f86:	2003      	movs	r0, #3
 8014f88:	f7fa fd8c 	bl	800faa4 <memp_malloc>
 8014f8c:	6138      	str	r0, [r7, #16]
 8014f8e:	693b      	ldr	r3, [r7, #16]
 8014f90:	2b00      	cmp	r3, #0
 8014f92:	d104      	bne.n	8014f9e <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 8014f94:	68b8      	ldr	r0, [r7, #8]
 8014f96:	f7fb fbe3 	bl	8010760 <pbuf_free>
    return NULL;
 8014f9a:	2300      	movs	r3, #0
 8014f9c:	e061      	b.n	8015062 <tcp_create_segment+0x11e>
  }
  seg->flags = optflags;
 8014f9e:	693b      	ldr	r3, [r7, #16]
 8014fa0:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8014fa4:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 8014fa6:	693b      	ldr	r3, [r7, #16]
 8014fa8:	2200      	movs	r2, #0
 8014faa:	601a      	str	r2, [r3, #0]
  seg->p = p;
 8014fac:	693b      	ldr	r3, [r7, #16]
 8014fae:	68ba      	ldr	r2, [r7, #8]
 8014fb0:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 8014fb2:	68bb      	ldr	r3, [r7, #8]
 8014fb4:	891a      	ldrh	r2, [r3, #8]
 8014fb6:	7dfb      	ldrb	r3, [r7, #23]
 8014fb8:	b29b      	uxth	r3, r3
 8014fba:	429a      	cmp	r2, r3
 8014fbc:	d205      	bcs.n	8014fca <tcp_create_segment+0x86>
 8014fbe:	4b2b      	ldr	r3, [pc, #172]	; (801506c <tcp_create_segment+0x128>)
 8014fc0:	22b0      	movs	r2, #176	; 0xb0
 8014fc2:	492e      	ldr	r1, [pc, #184]	; (801507c <tcp_create_segment+0x138>)
 8014fc4:	482b      	ldr	r0, [pc, #172]	; (8015074 <tcp_create_segment+0x130>)
 8014fc6:	f005 f88b 	bl	801a0e0 <iprintf>
  seg->len = p->tot_len - optlen;
 8014fca:	68bb      	ldr	r3, [r7, #8]
 8014fcc:	891a      	ldrh	r2, [r3, #8]
 8014fce:	7dfb      	ldrb	r3, [r7, #23]
 8014fd0:	b29b      	uxth	r3, r3
 8014fd2:	1ad3      	subs	r3, r2, r3
 8014fd4:	b29a      	uxth	r2, r3
 8014fd6:	693b      	ldr	r3, [r7, #16]
 8014fd8:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 8014fda:	2114      	movs	r1, #20
 8014fdc:	68b8      	ldr	r0, [r7, #8]
 8014fde:	f7fb fb29 	bl	8010634 <pbuf_add_header>
 8014fe2:	4603      	mov	r3, r0
 8014fe4:	2b00      	cmp	r3, #0
 8014fe6:	d004      	beq.n	8014ff2 <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 8014fe8:	6938      	ldr	r0, [r7, #16]
 8014fea:	f7fd f820 	bl	801202e <tcp_seg_free>
    return NULL;
 8014fee:	2300      	movs	r3, #0
 8014ff0:	e037      	b.n	8015062 <tcp_create_segment+0x11e>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 8014ff2:	693b      	ldr	r3, [r7, #16]
 8014ff4:	685b      	ldr	r3, [r3, #4]
 8014ff6:	685a      	ldr	r2, [r3, #4]
 8014ff8:	693b      	ldr	r3, [r7, #16]
 8014ffa:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 8014ffc:	68fb      	ldr	r3, [r7, #12]
 8014ffe:	8ada      	ldrh	r2, [r3, #22]
 8015000:	693b      	ldr	r3, [r7, #16]
 8015002:	68dc      	ldr	r4, [r3, #12]
 8015004:	4610      	mov	r0, r2
 8015006:	f7fa f8e8 	bl	800f1da <lwip_htons>
 801500a:	4603      	mov	r3, r0
 801500c:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 801500e:	68fb      	ldr	r3, [r7, #12]
 8015010:	8b1a      	ldrh	r2, [r3, #24]
 8015012:	693b      	ldr	r3, [r7, #16]
 8015014:	68dc      	ldr	r4, [r3, #12]
 8015016:	4610      	mov	r0, r2
 8015018:	f7fa f8df 	bl	800f1da <lwip_htons>
 801501c:	4603      	mov	r3, r0
 801501e:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 8015020:	693b      	ldr	r3, [r7, #16]
 8015022:	68dc      	ldr	r4, [r3, #12]
 8015024:	6838      	ldr	r0, [r7, #0]
 8015026:	f7fa f8ed 	bl	800f204 <lwip_htonl>
 801502a:	4603      	mov	r3, r0
 801502c:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 801502e:	7dfb      	ldrb	r3, [r7, #23]
 8015030:	089b      	lsrs	r3, r3, #2
 8015032:	b2db      	uxtb	r3, r3
 8015034:	b29b      	uxth	r3, r3
 8015036:	3305      	adds	r3, #5
 8015038:	b29b      	uxth	r3, r3
 801503a:	031b      	lsls	r3, r3, #12
 801503c:	b29a      	uxth	r2, r3
 801503e:	79fb      	ldrb	r3, [r7, #7]
 8015040:	b29b      	uxth	r3, r3
 8015042:	4313      	orrs	r3, r2
 8015044:	b29a      	uxth	r2, r3
 8015046:	693b      	ldr	r3, [r7, #16]
 8015048:	68dc      	ldr	r4, [r3, #12]
 801504a:	4610      	mov	r0, r2
 801504c:	f7fa f8c5 	bl	800f1da <lwip_htons>
 8015050:	4603      	mov	r3, r0
 8015052:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 8015054:	693b      	ldr	r3, [r7, #16]
 8015056:	68db      	ldr	r3, [r3, #12]
 8015058:	2200      	movs	r2, #0
 801505a:	749a      	strb	r2, [r3, #18]
 801505c:	2200      	movs	r2, #0
 801505e:	74da      	strb	r2, [r3, #19]
  return seg;
 8015060:	693b      	ldr	r3, [r7, #16]
}
 8015062:	4618      	mov	r0, r3
 8015064:	371c      	adds	r7, #28
 8015066:	46bd      	mov	sp, r7
 8015068:	bd90      	pop	{r4, r7, pc}
 801506a:	bf00      	nop
 801506c:	0801cf48 	.word	0x0801cf48
 8015070:	0801cf7c 	.word	0x0801cf7c
 8015074:	0801cf9c 	.word	0x0801cf9c
 8015078:	0801cfc4 	.word	0x0801cfc4
 801507c:	0801cfe8 	.word	0x0801cfe8

08015080 <tcp_pbuf_prealloc>:
#if TCP_OVERSIZE
static struct pbuf *
tcp_pbuf_prealloc(pbuf_layer layer, u16_t length, u16_t max_length,
                  u16_t *oversize, const struct tcp_pcb *pcb, u8_t apiflags,
                  u8_t first_seg)
{
 8015080:	b580      	push	{r7, lr}
 8015082:	b086      	sub	sp, #24
 8015084:	af00      	add	r7, sp, #0
 8015086:	607b      	str	r3, [r7, #4]
 8015088:	4603      	mov	r3, r0
 801508a:	73fb      	strb	r3, [r7, #15]
 801508c:	460b      	mov	r3, r1
 801508e:	81bb      	strh	r3, [r7, #12]
 8015090:	4613      	mov	r3, r2
 8015092:	817b      	strh	r3, [r7, #10]
  struct pbuf *p;
  u16_t alloc = length;
 8015094:	89bb      	ldrh	r3, [r7, #12]
 8015096:	82fb      	strh	r3, [r7, #22]

  LWIP_ASSERT("tcp_pbuf_prealloc: invalid oversize", oversize != NULL);
 8015098:	687b      	ldr	r3, [r7, #4]
 801509a:	2b00      	cmp	r3, #0
 801509c:	d105      	bne.n	80150aa <tcp_pbuf_prealloc+0x2a>
 801509e:	4b30      	ldr	r3, [pc, #192]	; (8015160 <tcp_pbuf_prealloc+0xe0>)
 80150a0:	22e8      	movs	r2, #232	; 0xe8
 80150a2:	4930      	ldr	r1, [pc, #192]	; (8015164 <tcp_pbuf_prealloc+0xe4>)
 80150a4:	4830      	ldr	r0, [pc, #192]	; (8015168 <tcp_pbuf_prealloc+0xe8>)
 80150a6:	f005 f81b 	bl	801a0e0 <iprintf>
  LWIP_ASSERT("tcp_pbuf_prealloc: invalid pcb", pcb != NULL);
 80150aa:	6a3b      	ldr	r3, [r7, #32]
 80150ac:	2b00      	cmp	r3, #0
 80150ae:	d105      	bne.n	80150bc <tcp_pbuf_prealloc+0x3c>
 80150b0:	4b2b      	ldr	r3, [pc, #172]	; (8015160 <tcp_pbuf_prealloc+0xe0>)
 80150b2:	22e9      	movs	r2, #233	; 0xe9
 80150b4:	492d      	ldr	r1, [pc, #180]	; (801516c <tcp_pbuf_prealloc+0xec>)
 80150b6:	482c      	ldr	r0, [pc, #176]	; (8015168 <tcp_pbuf_prealloc+0xe8>)
 80150b8:	f005 f812 	bl	801a0e0 <iprintf>
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(apiflags);
  LWIP_UNUSED_ARG(first_seg);
  alloc = max_length;
#else /* LWIP_NETIF_TX_SINGLE_PBUF */
  if (length < max_length) {
 80150bc:	89ba      	ldrh	r2, [r7, #12]
 80150be:	897b      	ldrh	r3, [r7, #10]
 80150c0:	429a      	cmp	r2, r3
 80150c2:	d221      	bcs.n	8015108 <tcp_pbuf_prealloc+0x88>
     *
     * Did the user set TCP_WRITE_FLAG_MORE?
     *
     * Will the Nagle algorithm defer transmission of this segment?
     */
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 80150c4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80150c8:	f003 0302 	and.w	r3, r3, #2
 80150cc:	2b00      	cmp	r3, #0
 80150ce:	d111      	bne.n	80150f4 <tcp_pbuf_prealloc+0x74>
        (!(pcb->flags & TF_NODELAY) &&
 80150d0:	6a3b      	ldr	r3, [r7, #32]
 80150d2:	8b5b      	ldrh	r3, [r3, #26]
 80150d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 80150d8:	2b00      	cmp	r3, #0
 80150da:	d115      	bne.n	8015108 <tcp_pbuf_prealloc+0x88>
        (!(pcb->flags & TF_NODELAY) &&
 80150dc:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80150e0:	2b00      	cmp	r3, #0
 80150e2:	d007      	beq.n	80150f4 <tcp_pbuf_prealloc+0x74>
         (!first_seg ||
          pcb->unsent != NULL ||
 80150e4:	6a3b      	ldr	r3, [r7, #32]
 80150e6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
         (!first_seg ||
 80150e8:	2b00      	cmp	r3, #0
 80150ea:	d103      	bne.n	80150f4 <tcp_pbuf_prealloc+0x74>
          pcb->unacked != NULL))) {
 80150ec:	6a3b      	ldr	r3, [r7, #32]
 80150ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
          pcb->unsent != NULL ||
 80150f0:	2b00      	cmp	r3, #0
 80150f2:	d009      	beq.n	8015108 <tcp_pbuf_prealloc+0x88>
      alloc = LWIP_MIN(max_length, LWIP_MEM_ALIGN_SIZE(TCP_OVERSIZE_CALC_LENGTH(length)));
 80150f4:	89bb      	ldrh	r3, [r7, #12]
 80150f6:	f203 33cd 	addw	r3, r3, #973	; 0x3cd
 80150fa:	f023 0203 	bic.w	r2, r3, #3
 80150fe:	897b      	ldrh	r3, [r7, #10]
 8015100:	4293      	cmp	r3, r2
 8015102:	bf28      	it	cs
 8015104:	4613      	movcs	r3, r2
 8015106:	82fb      	strh	r3, [r7, #22]
    }
  }
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */
  p = pbuf_alloc(layer, alloc, PBUF_RAM);
 8015108:	8af9      	ldrh	r1, [r7, #22]
 801510a:	7bfb      	ldrb	r3, [r7, #15]
 801510c:	f44f 7220 	mov.w	r2, #640	; 0x280
 8015110:	4618      	mov	r0, r3
 8015112:	f7fb f841 	bl	8010198 <pbuf_alloc>
 8015116:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8015118:	693b      	ldr	r3, [r7, #16]
 801511a:	2b00      	cmp	r3, #0
 801511c:	d101      	bne.n	8015122 <tcp_pbuf_prealloc+0xa2>
    return NULL;
 801511e:	2300      	movs	r3, #0
 8015120:	e019      	b.n	8015156 <tcp_pbuf_prealloc+0xd6>
  }
  LWIP_ASSERT("need unchained pbuf", p->next == NULL);
 8015122:	693b      	ldr	r3, [r7, #16]
 8015124:	681b      	ldr	r3, [r3, #0]
 8015126:	2b00      	cmp	r3, #0
 8015128:	d006      	beq.n	8015138 <tcp_pbuf_prealloc+0xb8>
 801512a:	4b0d      	ldr	r3, [pc, #52]	; (8015160 <tcp_pbuf_prealloc+0xe0>)
 801512c:	f240 120b 	movw	r2, #267	; 0x10b
 8015130:	490f      	ldr	r1, [pc, #60]	; (8015170 <tcp_pbuf_prealloc+0xf0>)
 8015132:	480d      	ldr	r0, [pc, #52]	; (8015168 <tcp_pbuf_prealloc+0xe8>)
 8015134:	f004 ffd4 	bl	801a0e0 <iprintf>
  *oversize = p->len - length;
 8015138:	693b      	ldr	r3, [r7, #16]
 801513a:	895a      	ldrh	r2, [r3, #10]
 801513c:	89bb      	ldrh	r3, [r7, #12]
 801513e:	1ad3      	subs	r3, r2, r3
 8015140:	b29a      	uxth	r2, r3
 8015142:	687b      	ldr	r3, [r7, #4]
 8015144:	801a      	strh	r2, [r3, #0]
  /* trim p->len to the currently used size */
  p->len = p->tot_len = length;
 8015146:	693b      	ldr	r3, [r7, #16]
 8015148:	89ba      	ldrh	r2, [r7, #12]
 801514a:	811a      	strh	r2, [r3, #8]
 801514c:	693b      	ldr	r3, [r7, #16]
 801514e:	891a      	ldrh	r2, [r3, #8]
 8015150:	693b      	ldr	r3, [r7, #16]
 8015152:	815a      	strh	r2, [r3, #10]
  return p;
 8015154:	693b      	ldr	r3, [r7, #16]
}
 8015156:	4618      	mov	r0, r3
 8015158:	3718      	adds	r7, #24
 801515a:	46bd      	mov	sp, r7
 801515c:	bd80      	pop	{r7, pc}
 801515e:	bf00      	nop
 8015160:	0801cf48 	.word	0x0801cf48
 8015164:	0801d000 	.word	0x0801d000
 8015168:	0801cf9c 	.word	0x0801cf9c
 801516c:	0801d024 	.word	0x0801d024
 8015170:	0801d044 	.word	0x0801d044

08015174 <tcp_write_checks>:
 * @param len length of data to send (checked agains snd_buf)
 * @return ERR_OK if tcp_write is allowed to proceed, another err_t otherwise
 */
static err_t
tcp_write_checks(struct tcp_pcb *pcb, u16_t len)
{
 8015174:	b580      	push	{r7, lr}
 8015176:	b082      	sub	sp, #8
 8015178:	af00      	add	r7, sp, #0
 801517a:	6078      	str	r0, [r7, #4]
 801517c:	460b      	mov	r3, r1
 801517e:	807b      	strh	r3, [r7, #2]
  LWIP_ASSERT("tcp_write_checks: invalid pcb", pcb != NULL);
 8015180:	687b      	ldr	r3, [r7, #4]
 8015182:	2b00      	cmp	r3, #0
 8015184:	d106      	bne.n	8015194 <tcp_write_checks+0x20>
 8015186:	4b34      	ldr	r3, [pc, #208]	; (8015258 <tcp_write_checks+0xe4>)
 8015188:	f240 1233 	movw	r2, #307	; 0x133
 801518c:	4933      	ldr	r1, [pc, #204]	; (801525c <tcp_write_checks+0xe8>)
 801518e:	4834      	ldr	r0, [pc, #208]	; (8015260 <tcp_write_checks+0xec>)
 8015190:	f004 ffa6 	bl	801a0e0 <iprintf>

  /* connection is in invalid state for data transmission? */
  if ((pcb->state != ESTABLISHED) &&
 8015194:	687b      	ldr	r3, [r7, #4]
 8015196:	7d1b      	ldrb	r3, [r3, #20]
 8015198:	2b04      	cmp	r3, #4
 801519a:	d00e      	beq.n	80151ba <tcp_write_checks+0x46>
      (pcb->state != CLOSE_WAIT) &&
 801519c:	687b      	ldr	r3, [r7, #4]
 801519e:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != ESTABLISHED) &&
 80151a0:	2b07      	cmp	r3, #7
 80151a2:	d00a      	beq.n	80151ba <tcp_write_checks+0x46>
      (pcb->state != SYN_SENT) &&
 80151a4:	687b      	ldr	r3, [r7, #4]
 80151a6:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != CLOSE_WAIT) &&
 80151a8:	2b02      	cmp	r3, #2
 80151aa:	d006      	beq.n	80151ba <tcp_write_checks+0x46>
      (pcb->state != SYN_RCVD)) {
 80151ac:	687b      	ldr	r3, [r7, #4]
 80151ae:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != SYN_SENT) &&
 80151b0:	2b03      	cmp	r3, #3
 80151b2:	d002      	beq.n	80151ba <tcp_write_checks+0x46>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_STATE | LWIP_DBG_LEVEL_SEVERE, ("tcp_write() called in invalid state\n"));
    return ERR_CONN;
 80151b4:	f06f 030a 	mvn.w	r3, #10
 80151b8:	e049      	b.n	801524e <tcp_write_checks+0xda>
  } else if (len == 0) {
 80151ba:	887b      	ldrh	r3, [r7, #2]
 80151bc:	2b00      	cmp	r3, #0
 80151be:	d101      	bne.n	80151c4 <tcp_write_checks+0x50>
    return ERR_OK;
 80151c0:	2300      	movs	r3, #0
 80151c2:	e044      	b.n	801524e <tcp_write_checks+0xda>
  }

  /* fail on too much data */
  if (len > pcb->snd_buf) {
 80151c4:	687b      	ldr	r3, [r7, #4]
 80151c6:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 80151ca:	887a      	ldrh	r2, [r7, #2]
 80151cc:	429a      	cmp	r2, r3
 80151ce:	d909      	bls.n	80151e4 <tcp_write_checks+0x70>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too much data (len=%"U16_F" > snd_buf=%"TCPWNDSIZE_F")\n",
                len, pcb->snd_buf));
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 80151d0:	687b      	ldr	r3, [r7, #4]
 80151d2:	8b5b      	ldrh	r3, [r3, #26]
 80151d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80151d8:	b29a      	uxth	r2, r3
 80151da:	687b      	ldr	r3, [r7, #4]
 80151dc:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 80151de:	f04f 33ff 	mov.w	r3, #4294967295
 80151e2:	e034      	b.n	801524e <tcp_write_checks+0xda>
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: queuelen: %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));

  /* If total number of pbufs on the unsent/unacked queues exceeds the
   * configured maximum, return an error */
  /* check for configured max queuelen and possible overflow */
  if (pcb->snd_queuelen >= LWIP_MIN(TCP_SND_QUEUELEN, (TCP_SNDQUEUELEN_OVERFLOW + 1))) {
 80151e4:	687b      	ldr	r3, [r7, #4]
 80151e6:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80151ea:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80151ee:	d309      	bcc.n	8015204 <tcp_write_checks+0x90>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too long queue %"U16_F" (max %"U16_F")\n",
                pcb->snd_queuelen, (u16_t)TCP_SND_QUEUELEN));
    TCP_STATS_INC(tcp.memerr);
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 80151f0:	687b      	ldr	r3, [r7, #4]
 80151f2:	8b5b      	ldrh	r3, [r3, #26]
 80151f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80151f8:	b29a      	uxth	r2, r3
 80151fa:	687b      	ldr	r3, [r7, #4]
 80151fc:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 80151fe:	f04f 33ff 	mov.w	r3, #4294967295
 8015202:	e024      	b.n	801524e <tcp_write_checks+0xda>
  }
  if (pcb->snd_queuelen != 0) {
 8015204:	687b      	ldr	r3, [r7, #4]
 8015206:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801520a:	2b00      	cmp	r3, #0
 801520c:	d00f      	beq.n	801522e <tcp_write_checks+0xba>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 801520e:	687b      	ldr	r3, [r7, #4]
 8015210:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015212:	2b00      	cmp	r3, #0
 8015214:	d11a      	bne.n	801524c <tcp_write_checks+0xd8>
 8015216:	687b      	ldr	r3, [r7, #4]
 8015218:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801521a:	2b00      	cmp	r3, #0
 801521c:	d116      	bne.n	801524c <tcp_write_checks+0xd8>
 801521e:	4b0e      	ldr	r3, [pc, #56]	; (8015258 <tcp_write_checks+0xe4>)
 8015220:	f240 1255 	movw	r2, #341	; 0x155
 8015224:	490f      	ldr	r1, [pc, #60]	; (8015264 <tcp_write_checks+0xf0>)
 8015226:	480e      	ldr	r0, [pc, #56]	; (8015260 <tcp_write_checks+0xec>)
 8015228:	f004 ff5a 	bl	801a0e0 <iprintf>
 801522c:	e00e      	b.n	801524c <tcp_write_checks+0xd8>
                pcb->unacked != NULL || pcb->unsent != NULL);
  } else {
    LWIP_ASSERT("tcp_write: no pbufs on queue => both queues empty",
 801522e:	687b      	ldr	r3, [r7, #4]
 8015230:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015232:	2b00      	cmp	r3, #0
 8015234:	d103      	bne.n	801523e <tcp_write_checks+0xca>
 8015236:	687b      	ldr	r3, [r7, #4]
 8015238:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801523a:	2b00      	cmp	r3, #0
 801523c:	d006      	beq.n	801524c <tcp_write_checks+0xd8>
 801523e:	4b06      	ldr	r3, [pc, #24]	; (8015258 <tcp_write_checks+0xe4>)
 8015240:	f44f 72ac 	mov.w	r2, #344	; 0x158
 8015244:	4908      	ldr	r1, [pc, #32]	; (8015268 <tcp_write_checks+0xf4>)
 8015246:	4806      	ldr	r0, [pc, #24]	; (8015260 <tcp_write_checks+0xec>)
 8015248:	f004 ff4a 	bl	801a0e0 <iprintf>
                pcb->unacked == NULL && pcb->unsent == NULL);
  }
  return ERR_OK;
 801524c:	2300      	movs	r3, #0
}
 801524e:	4618      	mov	r0, r3
 8015250:	3708      	adds	r7, #8
 8015252:	46bd      	mov	sp, r7
 8015254:	bd80      	pop	{r7, pc}
 8015256:	bf00      	nop
 8015258:	0801cf48 	.word	0x0801cf48
 801525c:	0801d058 	.word	0x0801d058
 8015260:	0801cf9c 	.word	0x0801cf9c
 8015264:	0801d078 	.word	0x0801d078
 8015268:	0801d0b4 	.word	0x0801d0b4

0801526c <tcp_write>:
 * - TCP_WRITE_FLAG_MORE (0x02) for TCP connection, PSH flag will not be set on last segment sent,
 * @return ERR_OK if enqueued, another err_t on error
 */
err_t
tcp_write(struct tcp_pcb *pcb, const void *arg, u16_t len, u8_t apiflags)
{
 801526c:	b590      	push	{r4, r7, lr}
 801526e:	b09b      	sub	sp, #108	; 0x6c
 8015270:	af04      	add	r7, sp, #16
 8015272:	60f8      	str	r0, [r7, #12]
 8015274:	60b9      	str	r1, [r7, #8]
 8015276:	4611      	mov	r1, r2
 8015278:	461a      	mov	r2, r3
 801527a:	460b      	mov	r3, r1
 801527c:	80fb      	strh	r3, [r7, #6]
 801527e:	4613      	mov	r3, r2
 8015280:	717b      	strb	r3, [r7, #5]
  struct pbuf *concat_p = NULL;
 8015282:	2300      	movs	r3, #0
 8015284:	657b      	str	r3, [r7, #84]	; 0x54
  struct tcp_seg *last_unsent = NULL, *seg = NULL, *prev_seg = NULL, *queue = NULL;
 8015286:	2300      	movs	r3, #0
 8015288:	653b      	str	r3, [r7, #80]	; 0x50
 801528a:	2300      	movs	r3, #0
 801528c:	64fb      	str	r3, [r7, #76]	; 0x4c
 801528e:	2300      	movs	r3, #0
 8015290:	64bb      	str	r3, [r7, #72]	; 0x48
 8015292:	2300      	movs	r3, #0
 8015294:	647b      	str	r3, [r7, #68]	; 0x44
  u16_t pos = 0; /* position in 'arg' data */
 8015296:	2300      	movs	r3, #0
 8015298:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
  u16_t queuelen;
  u8_t optlen;
  u8_t optflags = 0;
 801529c:	2300      	movs	r3, #0
 801529e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
#if TCP_OVERSIZE
  u16_t oversize = 0;
 80152a2:	2300      	movs	r3, #0
 80152a4:	827b      	strh	r3, [r7, #18]
  u16_t oversize_used = 0;
 80152a6:	2300      	movs	r3, #0
 80152a8:	87fb      	strh	r3, [r7, #62]	; 0x3e
#if TCP_OVERSIZE_DBGCHECK
  u16_t oversize_add = 0;
#endif /* TCP_OVERSIZE_DBGCHECK*/
#endif /* TCP_OVERSIZE */
  u16_t extendlen = 0;
 80152aa:	2300      	movs	r3, #0
 80152ac:	87bb      	strh	r3, [r7, #60]	; 0x3c
  u16_t concat_chksummed = 0;
#endif /* TCP_CHECKSUM_ON_COPY */
  err_t err;
  u16_t mss_local;

  LWIP_ERROR("tcp_write: invalid pcb", pcb != NULL, return ERR_ARG);
 80152ae:	68fb      	ldr	r3, [r7, #12]
 80152b0:	2b00      	cmp	r3, #0
 80152b2:	d109      	bne.n	80152c8 <tcp_write+0x5c>
 80152b4:	4ba4      	ldr	r3, [pc, #656]	; (8015548 <tcp_write+0x2dc>)
 80152b6:	f44f 72cf 	mov.w	r2, #414	; 0x19e
 80152ba:	49a4      	ldr	r1, [pc, #656]	; (801554c <tcp_write+0x2e0>)
 80152bc:	48a4      	ldr	r0, [pc, #656]	; (8015550 <tcp_write+0x2e4>)
 80152be:	f004 ff0f 	bl	801a0e0 <iprintf>
 80152c2:	f06f 030f 	mvn.w	r3, #15
 80152c6:	e32c      	b.n	8015922 <tcp_write+0x6b6>

  /* don't allocate segments bigger than half the maximum window we ever received */
  mss_local = LWIP_MIN(pcb->mss, TCPWND_MIN16(pcb->snd_wnd_max / 2));
 80152c8:	68fb      	ldr	r3, [r7, #12]
 80152ca:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80152ce:	085b      	lsrs	r3, r3, #1
 80152d0:	b29a      	uxth	r2, r3
 80152d2:	68fb      	ldr	r3, [r7, #12]
 80152d4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80152d6:	4293      	cmp	r3, r2
 80152d8:	bf28      	it	cs
 80152da:	4613      	movcs	r3, r2
 80152dc:	84bb      	strh	r3, [r7, #36]	; 0x24
  mss_local = mss_local ? mss_local : pcb->mss;
 80152de:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80152e0:	2b00      	cmp	r3, #0
 80152e2:	d102      	bne.n	80152ea <tcp_write+0x7e>
 80152e4:	68fb      	ldr	r3, [r7, #12]
 80152e6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80152e8:	e000      	b.n	80152ec <tcp_write+0x80>
 80152ea:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80152ec:	84bb      	strh	r3, [r7, #36]	; 0x24
  apiflags |= TCP_WRITE_FLAG_COPY;
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_write(pcb=%p, data=%p, len=%"U16_F", apiflags=%"U16_F")\n",
                                 (void *)pcb, arg, len, (u16_t)apiflags));
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 80152ee:	68bb      	ldr	r3, [r7, #8]
 80152f0:	2b00      	cmp	r3, #0
 80152f2:	d109      	bne.n	8015308 <tcp_write+0x9c>
 80152f4:	4b94      	ldr	r3, [pc, #592]	; (8015548 <tcp_write+0x2dc>)
 80152f6:	f240 12ad 	movw	r2, #429	; 0x1ad
 80152fa:	4996      	ldr	r1, [pc, #600]	; (8015554 <tcp_write+0x2e8>)
 80152fc:	4894      	ldr	r0, [pc, #592]	; (8015550 <tcp_write+0x2e4>)
 80152fe:	f004 feef 	bl	801a0e0 <iprintf>
 8015302:	f06f 030f 	mvn.w	r3, #15
 8015306:	e30c      	b.n	8015922 <tcp_write+0x6b6>
             arg != NULL, return ERR_ARG;);

  err = tcp_write_checks(pcb, len);
 8015308:	88fb      	ldrh	r3, [r7, #6]
 801530a:	4619      	mov	r1, r3
 801530c:	68f8      	ldr	r0, [r7, #12]
 801530e:	f7ff ff31 	bl	8015174 <tcp_write_checks>
 8015312:	4603      	mov	r3, r0
 8015314:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (err != ERR_OK) {
 8015318:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 801531c:	2b00      	cmp	r3, #0
 801531e:	d002      	beq.n	8015326 <tcp_write+0xba>
    return err;
 8015320:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8015324:	e2fd      	b.n	8015922 <tcp_write+0x6b6>
  }
  queuelen = pcb->snd_queuelen;
 8015326:	68fb      	ldr	r3, [r7, #12]
 8015328:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801532c:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
    /* ensure that segments can hold at least one data byte... */
    mss_local = LWIP_MAX(mss_local, LWIP_TCP_OPT_LEN_TS + 1);
  } else
#endif /* LWIP_TCP_TIMESTAMPS */
  {
    optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8015330:	2300      	movs	r3, #0
 8015332:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
   *
   * pos records progress as data is segmented.
   */

  /* Find the tail of the unsent queue. */
  if (pcb->unsent != NULL) {
 8015336:	68fb      	ldr	r3, [r7, #12]
 8015338:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801533a:	2b00      	cmp	r3, #0
 801533c:	f000 80f6 	beq.w	801552c <tcp_write+0x2c0>
    u16_t space;
    u16_t unsent_optlen;

    /* @todo: this could be sped up by keeping last_unsent in the pcb */
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8015340:	68fb      	ldr	r3, [r7, #12]
 8015342:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015344:	653b      	str	r3, [r7, #80]	; 0x50
 8015346:	e002      	b.n	801534e <tcp_write+0xe2>
         last_unsent = last_unsent->next);
 8015348:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801534a:	681b      	ldr	r3, [r3, #0]
 801534c:	653b      	str	r3, [r7, #80]	; 0x50
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 801534e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015350:	681b      	ldr	r3, [r3, #0]
 8015352:	2b00      	cmp	r3, #0
 8015354:	d1f8      	bne.n	8015348 <tcp_write+0xdc>

    /* Usable space at the end of the last unsent segment */
    unsent_optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(last_unsent->flags, pcb);
 8015356:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015358:	7a9b      	ldrb	r3, [r3, #10]
 801535a:	009b      	lsls	r3, r3, #2
 801535c:	b29b      	uxth	r3, r3
 801535e:	f003 0304 	and.w	r3, r3, #4
 8015362:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 8015364:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8015366:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015368:	891b      	ldrh	r3, [r3, #8]
 801536a:	4619      	mov	r1, r3
 801536c:	8c3b      	ldrh	r3, [r7, #32]
 801536e:	440b      	add	r3, r1
 8015370:	429a      	cmp	r2, r3
 8015372:	da06      	bge.n	8015382 <tcp_write+0x116>
 8015374:	4b74      	ldr	r3, [pc, #464]	; (8015548 <tcp_write+0x2dc>)
 8015376:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 801537a:	4977      	ldr	r1, [pc, #476]	; (8015558 <tcp_write+0x2ec>)
 801537c:	4874      	ldr	r0, [pc, #464]	; (8015550 <tcp_write+0x2e4>)
 801537e:	f004 feaf 	bl	801a0e0 <iprintf>
    space = mss_local - (last_unsent->len + unsent_optlen);
 8015382:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015384:	891a      	ldrh	r2, [r3, #8]
 8015386:	8c3b      	ldrh	r3, [r7, #32]
 8015388:	4413      	add	r3, r2
 801538a:	b29b      	uxth	r3, r3
 801538c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801538e:	1ad3      	subs	r3, r2, r3
 8015390:	877b      	strh	r3, [r7, #58]	; 0x3a
#if TCP_OVERSIZE_DBGCHECK
    /* check that pcb->unsent_oversize matches last_unsent->oversize_left */
    LWIP_ASSERT("unsent_oversize mismatch (pcb vs. last_unsent)",
                pcb->unsent_oversize == last_unsent->oversize_left);
#endif /* TCP_OVERSIZE_DBGCHECK */
    oversize = pcb->unsent_oversize;
 8015392:	68fb      	ldr	r3, [r7, #12]
 8015394:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8015398:	827b      	strh	r3, [r7, #18]
    if (oversize > 0) {
 801539a:	8a7b      	ldrh	r3, [r7, #18]
 801539c:	2b00      	cmp	r3, #0
 801539e:	d026      	beq.n	80153ee <tcp_write+0x182>
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 80153a0:	8a7b      	ldrh	r3, [r7, #18]
 80153a2:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 80153a4:	429a      	cmp	r2, r3
 80153a6:	d206      	bcs.n	80153b6 <tcp_write+0x14a>
 80153a8:	4b67      	ldr	r3, [pc, #412]	; (8015548 <tcp_write+0x2dc>)
 80153aa:	f44f 72fc 	mov.w	r2, #504	; 0x1f8
 80153ae:	496b      	ldr	r1, [pc, #428]	; (801555c <tcp_write+0x2f0>)
 80153b0:	4867      	ldr	r0, [pc, #412]	; (8015550 <tcp_write+0x2e4>)
 80153b2:	f004 fe95 	bl	801a0e0 <iprintf>
      seg = last_unsent;
 80153b6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80153b8:	64fb      	str	r3, [r7, #76]	; 0x4c
      oversize_used = LWIP_MIN(space, LWIP_MIN(oversize, len));
 80153ba:	8a7b      	ldrh	r3, [r7, #18]
 80153bc:	88fa      	ldrh	r2, [r7, #6]
 80153be:	4293      	cmp	r3, r2
 80153c0:	bf28      	it	cs
 80153c2:	4613      	movcs	r3, r2
 80153c4:	b29b      	uxth	r3, r3
 80153c6:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 80153c8:	4293      	cmp	r3, r2
 80153ca:	bf28      	it	cs
 80153cc:	4613      	movcs	r3, r2
 80153ce:	87fb      	strh	r3, [r7, #62]	; 0x3e
      pos += oversize_used;
 80153d0:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80153d4:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80153d6:	4413      	add	r3, r2
 80153d8:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      oversize -= oversize_used;
 80153dc:	8a7a      	ldrh	r2, [r7, #18]
 80153de:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80153e0:	1ad3      	subs	r3, r2, r3
 80153e2:	b29b      	uxth	r3, r3
 80153e4:	827b      	strh	r3, [r7, #18]
      space -= oversize_used;
 80153e6:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 80153e8:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80153ea:	1ad3      	subs	r3, r2, r3
 80153ec:	877b      	strh	r3, [r7, #58]	; 0x3a
    }
    /* now we are either finished or oversize is zero */
    LWIP_ASSERT("inconsistent oversize vs. len", (oversize == 0) || (pos == len));
 80153ee:	8a7b      	ldrh	r3, [r7, #18]
 80153f0:	2b00      	cmp	r3, #0
 80153f2:	d00b      	beq.n	801540c <tcp_write+0x1a0>
 80153f4:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80153f8:	88fb      	ldrh	r3, [r7, #6]
 80153fa:	429a      	cmp	r2, r3
 80153fc:	d006      	beq.n	801540c <tcp_write+0x1a0>
 80153fe:	4b52      	ldr	r3, [pc, #328]	; (8015548 <tcp_write+0x2dc>)
 8015400:	f44f 7200 	mov.w	r2, #512	; 0x200
 8015404:	4956      	ldr	r1, [pc, #344]	; (8015560 <tcp_write+0x2f4>)
 8015406:	4852      	ldr	r0, [pc, #328]	; (8015550 <tcp_write+0x2e4>)
 8015408:	f004 fe6a 	bl	801a0e0 <iprintf>
     *
     * This phase is skipped for LWIP_NETIF_TX_SINGLE_PBUF as we could only execute
     * it after rexmit puts a segment from unacked to unsent and at this point,
     * oversize info is lost.
     */
    if ((pos < len) && (space > 0) && (last_unsent->len > 0)) {
 801540c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8015410:	88fb      	ldrh	r3, [r7, #6]
 8015412:	429a      	cmp	r2, r3
 8015414:	f080 8168 	bcs.w	80156e8 <tcp_write+0x47c>
 8015418:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801541a:	2b00      	cmp	r3, #0
 801541c:	f000 8164 	beq.w	80156e8 <tcp_write+0x47c>
 8015420:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015422:	891b      	ldrh	r3, [r3, #8]
 8015424:	2b00      	cmp	r3, #0
 8015426:	f000 815f 	beq.w	80156e8 <tcp_write+0x47c>
      u16_t seglen = LWIP_MIN(space, len - pos);
 801542a:	88fa      	ldrh	r2, [r7, #6]
 801542c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8015430:	1ad2      	subs	r2, r2, r3
 8015432:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8015434:	4293      	cmp	r3, r2
 8015436:	bfa8      	it	ge
 8015438:	4613      	movge	r3, r2
 801543a:	83fb      	strh	r3, [r7, #30]
      seg = last_unsent;
 801543c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801543e:	64fb      	str	r3, [r7, #76]	; 0x4c

      /* Create a pbuf with a copy or reference to seglen bytes. We
       * can use PBUF_RAW here since the data appears in the middle of
       * a segment. A header will never be prepended. */
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 8015440:	797b      	ldrb	r3, [r7, #5]
 8015442:	f003 0301 	and.w	r3, r3, #1
 8015446:	2b00      	cmp	r3, #0
 8015448:	d027      	beq.n	801549a <tcp_write+0x22e>
        /* Data is copied */
        if ((concat_p = tcp_pbuf_prealloc(PBUF_RAW, seglen, space, &oversize, pcb, apiflags, 1)) == NULL) {
 801544a:	f107 0012 	add.w	r0, r7, #18
 801544e:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8015450:	8bf9      	ldrh	r1, [r7, #30]
 8015452:	2301      	movs	r3, #1
 8015454:	9302      	str	r3, [sp, #8]
 8015456:	797b      	ldrb	r3, [r7, #5]
 8015458:	9301      	str	r3, [sp, #4]
 801545a:	68fb      	ldr	r3, [r7, #12]
 801545c:	9300      	str	r3, [sp, #0]
 801545e:	4603      	mov	r3, r0
 8015460:	2000      	movs	r0, #0
 8015462:	f7ff fe0d 	bl	8015080 <tcp_pbuf_prealloc>
 8015466:	6578      	str	r0, [r7, #84]	; 0x54
 8015468:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801546a:	2b00      	cmp	r3, #0
 801546c:	f000 8227 	beq.w	80158be <tcp_write+0x652>
          goto memerr;
        }
#if TCP_OVERSIZE_DBGCHECK
        oversize_add = oversize;
#endif /* TCP_OVERSIZE_DBGCHECK */
        TCP_DATA_COPY2(concat_p->payload, (const u8_t *)arg + pos, seglen, &concat_chksum, &concat_chksum_swapped);
 8015470:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8015472:	6858      	ldr	r0, [r3, #4]
 8015474:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8015478:	68ba      	ldr	r2, [r7, #8]
 801547a:	4413      	add	r3, r2
 801547c:	8bfa      	ldrh	r2, [r7, #30]
 801547e:	4619      	mov	r1, r3
 8015480:	f004 fd6e 	bl	8019f60 <memcpy>
#if TCP_CHECKSUM_ON_COPY
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
        queuelen += pbuf_clen(concat_p);
 8015484:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8015486:	f7fb f9f3 	bl	8010870 <pbuf_clen>
 801548a:	4603      	mov	r3, r0
 801548c:	461a      	mov	r2, r3
 801548e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8015492:	4413      	add	r3, r2
 8015494:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8015498:	e041      	b.n	801551e <tcp_write+0x2b2>
      } else {
        /* Data is not copied */
        /* If the last unsent pbuf is of type PBUF_ROM, try to extend it. */
        struct pbuf *p;
        for (p = last_unsent->p; p->next != NULL; p = p->next);
 801549a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801549c:	685b      	ldr	r3, [r3, #4]
 801549e:	637b      	str	r3, [r7, #52]	; 0x34
 80154a0:	e002      	b.n	80154a8 <tcp_write+0x23c>
 80154a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80154a4:	681b      	ldr	r3, [r3, #0]
 80154a6:	637b      	str	r3, [r7, #52]	; 0x34
 80154a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80154aa:	681b      	ldr	r3, [r3, #0]
 80154ac:	2b00      	cmp	r3, #0
 80154ae:	d1f8      	bne.n	80154a2 <tcp_write+0x236>
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 80154b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80154b2:	7b1b      	ldrb	r3, [r3, #12]
 80154b4:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80154b8:	2b00      	cmp	r3, #0
 80154ba:	d115      	bne.n	80154e8 <tcp_write+0x27c>
            (const u8_t *)p->payload + p->len == (const u8_t *)arg) {
 80154bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80154be:	685b      	ldr	r3, [r3, #4]
 80154c0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80154c2:	8952      	ldrh	r2, [r2, #10]
 80154c4:	4413      	add	r3, r2
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 80154c6:	68ba      	ldr	r2, [r7, #8]
 80154c8:	429a      	cmp	r2, r3
 80154ca:	d10d      	bne.n	80154e8 <tcp_write+0x27c>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 80154cc:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80154d0:	2b00      	cmp	r3, #0
 80154d2:	d006      	beq.n	80154e2 <tcp_write+0x276>
 80154d4:	4b1c      	ldr	r3, [pc, #112]	; (8015548 <tcp_write+0x2dc>)
 80154d6:	f240 2231 	movw	r2, #561	; 0x231
 80154da:	4922      	ldr	r1, [pc, #136]	; (8015564 <tcp_write+0x2f8>)
 80154dc:	481c      	ldr	r0, [pc, #112]	; (8015550 <tcp_write+0x2e4>)
 80154de:	f004 fdff 	bl	801a0e0 <iprintf>
          extendlen = seglen;
 80154e2:	8bfb      	ldrh	r3, [r7, #30]
 80154e4:	87bb      	strh	r3, [r7, #60]	; 0x3c
 80154e6:	e01a      	b.n	801551e <tcp_write+0x2b2>
        } else {
          if ((concat_p = pbuf_alloc(PBUF_RAW, seglen, PBUF_ROM)) == NULL) {
 80154e8:	8bfb      	ldrh	r3, [r7, #30]
 80154ea:	2201      	movs	r2, #1
 80154ec:	4619      	mov	r1, r3
 80154ee:	2000      	movs	r0, #0
 80154f0:	f7fa fe52 	bl	8010198 <pbuf_alloc>
 80154f4:	6578      	str	r0, [r7, #84]	; 0x54
 80154f6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80154f8:	2b00      	cmp	r3, #0
 80154fa:	f000 81e2 	beq.w	80158c2 <tcp_write+0x656>
            LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                        ("tcp_write: could not allocate memory for zero-copy pbuf\n"));
            goto memerr;
          }
          /* reference the non-volatile payload data */
          ((struct pbuf_rom *)concat_p)->payload = (const u8_t *)arg + pos;
 80154fe:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8015502:	68ba      	ldr	r2, [r7, #8]
 8015504:	441a      	add	r2, r3
 8015506:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8015508:	605a      	str	r2, [r3, #4]
          queuelen += pbuf_clen(concat_p);
 801550a:	6d78      	ldr	r0, [r7, #84]	; 0x54
 801550c:	f7fb f9b0 	bl	8010870 <pbuf_clen>
 8015510:	4603      	mov	r3, r0
 8015512:	461a      	mov	r2, r3
 8015514:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8015518:	4413      	add	r3, r2
 801551a:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
                           &concat_chksum, &concat_chksum_swapped);
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
      }

      pos += seglen;
 801551e:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8015522:	8bfb      	ldrh	r3, [r7, #30]
 8015524:	4413      	add	r3, r2
 8015526:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 801552a:	e0dd      	b.n	80156e8 <tcp_write+0x47c>
    }
#endif /* !LWIP_NETIF_TX_SINGLE_PBUF */
  } else {
#if TCP_OVERSIZE
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 801552c:	68fb      	ldr	r3, [r7, #12]
 801552e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8015532:	2b00      	cmp	r3, #0
 8015534:	f000 80d8 	beq.w	80156e8 <tcp_write+0x47c>
 8015538:	4b03      	ldr	r3, [pc, #12]	; (8015548 <tcp_write+0x2dc>)
 801553a:	f240 224a 	movw	r2, #586	; 0x24a
 801553e:	490a      	ldr	r1, [pc, #40]	; (8015568 <tcp_write+0x2fc>)
 8015540:	4803      	ldr	r0, [pc, #12]	; (8015550 <tcp_write+0x2e4>)
 8015542:	f004 fdcd 	bl	801a0e0 <iprintf>
   * Phase 3: Create new segments.
   *
   * The new segments are chained together in the local 'queue'
   * variable, ready to be appended to pcb->unsent.
   */
  while (pos < len) {
 8015546:	e0cf      	b.n	80156e8 <tcp_write+0x47c>
 8015548:	0801cf48 	.word	0x0801cf48
 801554c:	0801d0e8 	.word	0x0801d0e8
 8015550:	0801cf9c 	.word	0x0801cf9c
 8015554:	0801d100 	.word	0x0801d100
 8015558:	0801d134 	.word	0x0801d134
 801555c:	0801d14c 	.word	0x0801d14c
 8015560:	0801d16c 	.word	0x0801d16c
 8015564:	0801d18c 	.word	0x0801d18c
 8015568:	0801d1b8 	.word	0x0801d1b8
    struct pbuf *p;
    u16_t left = len - pos;
 801556c:	88fa      	ldrh	r2, [r7, #6]
 801556e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8015572:	1ad3      	subs	r3, r2, r3
 8015574:	83bb      	strh	r3, [r7, #28]
    u16_t max_len = mss_local - optlen;
 8015576:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801557a:	b29b      	uxth	r3, r3
 801557c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801557e:	1ad3      	subs	r3, r2, r3
 8015580:	837b      	strh	r3, [r7, #26]
    u16_t seglen = LWIP_MIN(left, max_len);
 8015582:	8b7a      	ldrh	r2, [r7, #26]
 8015584:	8bbb      	ldrh	r3, [r7, #28]
 8015586:	4293      	cmp	r3, r2
 8015588:	bf28      	it	cs
 801558a:	4613      	movcs	r3, r2
 801558c:	833b      	strh	r3, [r7, #24]
#if TCP_CHECKSUM_ON_COPY
    u16_t chksum = 0;
    u8_t chksum_swapped = 0;
#endif /* TCP_CHECKSUM_ON_COPY */

    if (apiflags & TCP_WRITE_FLAG_COPY) {
 801558e:	797b      	ldrb	r3, [r7, #5]
 8015590:	f003 0301 	and.w	r3, r3, #1
 8015594:	2b00      	cmp	r3, #0
 8015596:	d036      	beq.n	8015606 <tcp_write+0x39a>
      /* If copy is set, memory should be allocated and data copied
       * into pbuf */
      if ((p = tcp_pbuf_prealloc(PBUF_TRANSPORT, seglen + optlen, mss_local, &oversize, pcb, apiflags, queue == NULL)) == NULL) {
 8015598:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801559c:	b29a      	uxth	r2, r3
 801559e:	8b3b      	ldrh	r3, [r7, #24]
 80155a0:	4413      	add	r3, r2
 80155a2:	b299      	uxth	r1, r3
 80155a4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80155a6:	2b00      	cmp	r3, #0
 80155a8:	bf0c      	ite	eq
 80155aa:	2301      	moveq	r3, #1
 80155ac:	2300      	movne	r3, #0
 80155ae:	b2db      	uxtb	r3, r3
 80155b0:	f107 0012 	add.w	r0, r7, #18
 80155b4:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80155b6:	9302      	str	r3, [sp, #8]
 80155b8:	797b      	ldrb	r3, [r7, #5]
 80155ba:	9301      	str	r3, [sp, #4]
 80155bc:	68fb      	ldr	r3, [r7, #12]
 80155be:	9300      	str	r3, [sp, #0]
 80155c0:	4603      	mov	r3, r0
 80155c2:	2036      	movs	r0, #54	; 0x36
 80155c4:	f7ff fd5c 	bl	8015080 <tcp_pbuf_prealloc>
 80155c8:	6338      	str	r0, [r7, #48]	; 0x30
 80155ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80155cc:	2b00      	cmp	r3, #0
 80155ce:	f000 817a 	beq.w	80158c6 <tcp_write+0x65a>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write : could not allocate memory for pbuf copy size %"U16_F"\n", seglen));
        goto memerr;
      }
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 80155d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80155d4:	895b      	ldrh	r3, [r3, #10]
 80155d6:	8b3a      	ldrh	r2, [r7, #24]
 80155d8:	429a      	cmp	r2, r3
 80155da:	d906      	bls.n	80155ea <tcp_write+0x37e>
 80155dc:	4b8d      	ldr	r3, [pc, #564]	; (8015814 <tcp_write+0x5a8>)
 80155de:	f240 2266 	movw	r2, #614	; 0x266
 80155e2:	498d      	ldr	r1, [pc, #564]	; (8015818 <tcp_write+0x5ac>)
 80155e4:	488d      	ldr	r0, [pc, #564]	; (801581c <tcp_write+0x5b0>)
 80155e6:	f004 fd7b 	bl	801a0e0 <iprintf>
                  (p->len >= seglen));
      TCP_DATA_COPY2((char *)p->payload + optlen, (const u8_t *)arg + pos, seglen, &chksum, &chksum_swapped);
 80155ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80155ec:	685a      	ldr	r2, [r3, #4]
 80155ee:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80155f2:	18d0      	adds	r0, r2, r3
 80155f4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80155f8:	68ba      	ldr	r2, [r7, #8]
 80155fa:	4413      	add	r3, r2
 80155fc:	8b3a      	ldrh	r2, [r7, #24]
 80155fe:	4619      	mov	r1, r3
 8015600:	f004 fcae 	bl	8019f60 <memcpy>
 8015604:	e02f      	b.n	8015666 <tcp_write+0x3fa>
       * sent out on the link (as it has to be ACKed by the remote
       * party) we can safely use PBUF_ROM instead of PBUF_REF here.
       */
      struct pbuf *p2;
#if TCP_OVERSIZE
      LWIP_ASSERT("oversize == 0", oversize == 0);
 8015606:	8a7b      	ldrh	r3, [r7, #18]
 8015608:	2b00      	cmp	r3, #0
 801560a:	d006      	beq.n	801561a <tcp_write+0x3ae>
 801560c:	4b81      	ldr	r3, [pc, #516]	; (8015814 <tcp_write+0x5a8>)
 801560e:	f240 2271 	movw	r2, #625	; 0x271
 8015612:	4983      	ldr	r1, [pc, #524]	; (8015820 <tcp_write+0x5b4>)
 8015614:	4881      	ldr	r0, [pc, #516]	; (801581c <tcp_write+0x5b0>)
 8015616:	f004 fd63 	bl	801a0e0 <iprintf>
#endif /* TCP_OVERSIZE */
      if ((p2 = pbuf_alloc(PBUF_TRANSPORT, seglen, PBUF_ROM)) == NULL) {
 801561a:	8b3b      	ldrh	r3, [r7, #24]
 801561c:	2201      	movs	r2, #1
 801561e:	4619      	mov	r1, r3
 8015620:	2036      	movs	r0, #54	; 0x36
 8015622:	f7fa fdb9 	bl	8010198 <pbuf_alloc>
 8015626:	6178      	str	r0, [r7, #20]
 8015628:	697b      	ldr	r3, [r7, #20]
 801562a:	2b00      	cmp	r3, #0
 801562c:	f000 814d 	beq.w	80158ca <tcp_write+0x65e>
        chksum_swapped = 1;
        chksum = SWAP_BYTES_IN_WORD(chksum);
      }
#endif /* TCP_CHECKSUM_ON_COPY */
      /* reference the non-volatile payload data */
      ((struct pbuf_rom *)p2)->payload = (const u8_t *)arg + pos;
 8015630:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8015634:	68ba      	ldr	r2, [r7, #8]
 8015636:	441a      	add	r2, r3
 8015638:	697b      	ldr	r3, [r7, #20]
 801563a:	605a      	str	r2, [r3, #4]

      /* Second, allocate a pbuf for the headers. */
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 801563c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8015640:	b29b      	uxth	r3, r3
 8015642:	f44f 7220 	mov.w	r2, #640	; 0x280
 8015646:	4619      	mov	r1, r3
 8015648:	2036      	movs	r0, #54	; 0x36
 801564a:	f7fa fda5 	bl	8010198 <pbuf_alloc>
 801564e:	6338      	str	r0, [r7, #48]	; 0x30
 8015650:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015652:	2b00      	cmp	r3, #0
 8015654:	d103      	bne.n	801565e <tcp_write+0x3f2>
        /* If allocation fails, we have to deallocate the data pbuf as
         * well. */
        pbuf_free(p2);
 8015656:	6978      	ldr	r0, [r7, #20]
 8015658:	f7fb f882 	bl	8010760 <pbuf_free>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: could not allocate memory for header pbuf\n"));
        goto memerr;
 801565c:	e138      	b.n	80158d0 <tcp_write+0x664>
      }
      /* Concatenate the headers and data pbufs together. */
      pbuf_cat(p/*header*/, p2/*data*/);
 801565e:	6979      	ldr	r1, [r7, #20]
 8015660:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8015662:	f7fb f93f 	bl	80108e4 <pbuf_cat>
    }

    queuelen += pbuf_clen(p);
 8015666:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8015668:	f7fb f902 	bl	8010870 <pbuf_clen>
 801566c:	4603      	mov	r3, r0
 801566e:	461a      	mov	r2, r3
 8015670:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8015674:	4413      	add	r3, r2
 8015676:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

    /* Now that there are more segments queued, we check again if the
     * length of the queue exceeds the configured maximum or
     * overflows. */
    if (queuelen > LWIP_MIN(TCP_SND_QUEUELEN, TCP_SNDQUEUELEN_OVERFLOW)) {
 801567a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 801567e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8015682:	d903      	bls.n	801568c <tcp_write+0x420>
      LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: queue too long %"U16_F" (%d)\n",
                  queuelen, (int)TCP_SND_QUEUELEN));
      pbuf_free(p);
 8015684:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8015686:	f7fb f86b 	bl	8010760 <pbuf_free>
      goto memerr;
 801568a:	e121      	b.n	80158d0 <tcp_write+0x664>
    }

    if ((seg = tcp_create_segment(pcb, p, 0, pcb->snd_lbb + pos, optflags)) == NULL) {
 801568c:	68fb      	ldr	r3, [r7, #12]
 801568e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8015690:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8015694:	441a      	add	r2, r3
 8015696:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801569a:	9300      	str	r3, [sp, #0]
 801569c:	4613      	mov	r3, r2
 801569e:	2200      	movs	r2, #0
 80156a0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80156a2:	68f8      	ldr	r0, [r7, #12]
 80156a4:	f7ff fc4e 	bl	8014f44 <tcp_create_segment>
 80156a8:	64f8      	str	r0, [r7, #76]	; 0x4c
 80156aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80156ac:	2b00      	cmp	r3, #0
 80156ae:	f000 810e 	beq.w	80158ce <tcp_write+0x662>
    seg->chksum_swapped = chksum_swapped;
    seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

    /* first segment of to-be-queued data? */
    if (queue == NULL) {
 80156b2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80156b4:	2b00      	cmp	r3, #0
 80156b6:	d102      	bne.n	80156be <tcp_write+0x452>
      queue = seg;
 80156b8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80156ba:	647b      	str	r3, [r7, #68]	; 0x44
 80156bc:	e00c      	b.n	80156d8 <tcp_write+0x46c>
    } else {
      /* Attach the segment to the end of the queued segments */
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 80156be:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80156c0:	2b00      	cmp	r3, #0
 80156c2:	d106      	bne.n	80156d2 <tcp_write+0x466>
 80156c4:	4b53      	ldr	r3, [pc, #332]	; (8015814 <tcp_write+0x5a8>)
 80156c6:	f240 22ab 	movw	r2, #683	; 0x2ab
 80156ca:	4956      	ldr	r1, [pc, #344]	; (8015824 <tcp_write+0x5b8>)
 80156cc:	4853      	ldr	r0, [pc, #332]	; (801581c <tcp_write+0x5b0>)
 80156ce:	f004 fd07 	bl	801a0e0 <iprintf>
      prev_seg->next = seg;
 80156d2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80156d4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80156d6:	601a      	str	r2, [r3, #0]
    }
    /* remember last segment of to-be-queued data for next iteration */
    prev_seg = seg;
 80156d8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80156da:	64bb      	str	r3, [r7, #72]	; 0x48

    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_TRACE, ("tcp_write: queueing %"U32_F":%"U32_F"\n",
                lwip_ntohl(seg->tcphdr->seqno),
                lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg)));

    pos += seglen;
 80156dc:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80156e0:	8b3b      	ldrh	r3, [r7, #24]
 80156e2:	4413      	add	r3, r2
 80156e4:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
  while (pos < len) {
 80156e8:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80156ec:	88fb      	ldrh	r3, [r7, #6]
 80156ee:	429a      	cmp	r2, r3
 80156f0:	f4ff af3c 	bcc.w	801556c <tcp_write+0x300>
  /*
   * Phase 1: If data has been added to the preallocated tail of
   * last_unsent, we update the length fields of the pbuf chain.
   */
#if TCP_OVERSIZE
  if (oversize_used > 0) {
 80156f4:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80156f6:	2b00      	cmp	r3, #0
 80156f8:	d02c      	beq.n	8015754 <tcp_write+0x4e8>
    struct pbuf *p;
    /* Bump tot_len of whole chain, len of tail */
    for (p = last_unsent->p; p; p = p->next) {
 80156fa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80156fc:	685b      	ldr	r3, [r3, #4]
 80156fe:	62fb      	str	r3, [r7, #44]	; 0x2c
 8015700:	e01e      	b.n	8015740 <tcp_write+0x4d4>
      p->tot_len += oversize_used;
 8015702:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015704:	891a      	ldrh	r2, [r3, #8]
 8015706:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8015708:	4413      	add	r3, r2
 801570a:	b29a      	uxth	r2, r3
 801570c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801570e:	811a      	strh	r2, [r3, #8]
      if (p->next == NULL) {
 8015710:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015712:	681b      	ldr	r3, [r3, #0]
 8015714:	2b00      	cmp	r3, #0
 8015716:	d110      	bne.n	801573a <tcp_write+0x4ce>
        TCP_DATA_COPY((char *)p->payload + p->len, arg, oversize_used, last_unsent);
 8015718:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801571a:	685b      	ldr	r3, [r3, #4]
 801571c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801571e:	8952      	ldrh	r2, [r2, #10]
 8015720:	4413      	add	r3, r2
 8015722:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8015724:	68b9      	ldr	r1, [r7, #8]
 8015726:	4618      	mov	r0, r3
 8015728:	f004 fc1a 	bl	8019f60 <memcpy>
        p->len += oversize_used;
 801572c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801572e:	895a      	ldrh	r2, [r3, #10]
 8015730:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8015732:	4413      	add	r3, r2
 8015734:	b29a      	uxth	r2, r3
 8015736:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015738:	815a      	strh	r2, [r3, #10]
    for (p = last_unsent->p; p; p = p->next) {
 801573a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801573c:	681b      	ldr	r3, [r3, #0]
 801573e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8015740:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015742:	2b00      	cmp	r3, #0
 8015744:	d1dd      	bne.n	8015702 <tcp_write+0x496>
      }
    }
    last_unsent->len += oversize_used;
 8015746:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015748:	891a      	ldrh	r2, [r3, #8]
 801574a:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801574c:	4413      	add	r3, r2
 801574e:	b29a      	uxth	r2, r3
 8015750:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015752:	811a      	strh	r2, [r3, #8]
    LWIP_ASSERT("last_unsent->oversize_left >= oversize_used",
                last_unsent->oversize_left >= oversize_used);
    last_unsent->oversize_left -= oversize_used;
#endif /* TCP_OVERSIZE_DBGCHECK */
  }
  pcb->unsent_oversize = oversize;
 8015754:	8a7a      	ldrh	r2, [r7, #18]
 8015756:	68fb      	ldr	r3, [r7, #12]
 8015758:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /*
   * Phase 2: concat_p can be concatenated onto last_unsent->p, unless we
   * determined that the last ROM pbuf can be extended to include the new data.
   */
  if (concat_p != NULL) {
 801575c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801575e:	2b00      	cmp	r3, #0
 8015760:	d018      	beq.n	8015794 <tcp_write+0x528>
    LWIP_ASSERT("tcp_write: cannot concatenate when pcb->unsent is empty",
 8015762:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015764:	2b00      	cmp	r3, #0
 8015766:	d106      	bne.n	8015776 <tcp_write+0x50a>
 8015768:	4b2a      	ldr	r3, [pc, #168]	; (8015814 <tcp_write+0x5a8>)
 801576a:	f44f 7238 	mov.w	r2, #736	; 0x2e0
 801576e:	492e      	ldr	r1, [pc, #184]	; (8015828 <tcp_write+0x5bc>)
 8015770:	482a      	ldr	r0, [pc, #168]	; (801581c <tcp_write+0x5b0>)
 8015772:	f004 fcb5 	bl	801a0e0 <iprintf>
                (last_unsent != NULL));
    pbuf_cat(last_unsent->p, concat_p);
 8015776:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015778:	685b      	ldr	r3, [r3, #4]
 801577a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 801577c:	4618      	mov	r0, r3
 801577e:	f7fb f8b1 	bl	80108e4 <pbuf_cat>
    last_unsent->len += concat_p->tot_len;
 8015782:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015784:	891a      	ldrh	r2, [r3, #8]
 8015786:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8015788:	891b      	ldrh	r3, [r3, #8]
 801578a:	4413      	add	r3, r2
 801578c:	b29a      	uxth	r2, r3
 801578e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015790:	811a      	strh	r2, [r3, #8]
 8015792:	e037      	b.n	8015804 <tcp_write+0x598>
  } else if (extendlen > 0) {
 8015794:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8015796:	2b00      	cmp	r3, #0
 8015798:	d034      	beq.n	8015804 <tcp_write+0x598>
    struct pbuf *p;
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 801579a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801579c:	2b00      	cmp	r3, #0
 801579e:	d003      	beq.n	80157a8 <tcp_write+0x53c>
 80157a0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80157a2:	685b      	ldr	r3, [r3, #4]
 80157a4:	2b00      	cmp	r3, #0
 80157a6:	d106      	bne.n	80157b6 <tcp_write+0x54a>
 80157a8:	4b1a      	ldr	r3, [pc, #104]	; (8015814 <tcp_write+0x5a8>)
 80157aa:	f240 22e6 	movw	r2, #742	; 0x2e6
 80157ae:	491f      	ldr	r1, [pc, #124]	; (801582c <tcp_write+0x5c0>)
 80157b0:	481a      	ldr	r0, [pc, #104]	; (801581c <tcp_write+0x5b0>)
 80157b2:	f004 fc95 	bl	801a0e0 <iprintf>
                last_unsent != NULL && last_unsent->p != NULL);
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 80157b6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80157b8:	685b      	ldr	r3, [r3, #4]
 80157ba:	62bb      	str	r3, [r7, #40]	; 0x28
 80157bc:	e009      	b.n	80157d2 <tcp_write+0x566>
      p->tot_len += extendlen;
 80157be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80157c0:	891a      	ldrh	r2, [r3, #8]
 80157c2:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80157c4:	4413      	add	r3, r2
 80157c6:	b29a      	uxth	r2, r3
 80157c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80157ca:	811a      	strh	r2, [r3, #8]
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 80157cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80157ce:	681b      	ldr	r3, [r3, #0]
 80157d0:	62bb      	str	r3, [r7, #40]	; 0x28
 80157d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80157d4:	681b      	ldr	r3, [r3, #0]
 80157d6:	2b00      	cmp	r3, #0
 80157d8:	d1f1      	bne.n	80157be <tcp_write+0x552>
    }
    p->tot_len += extendlen;
 80157da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80157dc:	891a      	ldrh	r2, [r3, #8]
 80157de:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80157e0:	4413      	add	r3, r2
 80157e2:	b29a      	uxth	r2, r3
 80157e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80157e6:	811a      	strh	r2, [r3, #8]
    p->len += extendlen;
 80157e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80157ea:	895a      	ldrh	r2, [r3, #10]
 80157ec:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80157ee:	4413      	add	r3, r2
 80157f0:	b29a      	uxth	r2, r3
 80157f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80157f4:	815a      	strh	r2, [r3, #10]
    last_unsent->len += extendlen;
 80157f6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80157f8:	891a      	ldrh	r2, [r3, #8]
 80157fa:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80157fc:	4413      	add	r3, r2
 80157fe:	b29a      	uxth	r2, r3
 8015800:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015802:	811a      	strh	r2, [r3, #8]

  /*
   * Phase 3: Append queue to pcb->unsent. Queue may be NULL, but that
   * is harmless
   */
  if (last_unsent == NULL) {
 8015804:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015806:	2b00      	cmp	r3, #0
 8015808:	d112      	bne.n	8015830 <tcp_write+0x5c4>
    pcb->unsent = queue;
 801580a:	68fb      	ldr	r3, [r7, #12]
 801580c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 801580e:	66da      	str	r2, [r3, #108]	; 0x6c
 8015810:	e011      	b.n	8015836 <tcp_write+0x5ca>
 8015812:	bf00      	nop
 8015814:	0801cf48 	.word	0x0801cf48
 8015818:	0801d1e8 	.word	0x0801d1e8
 801581c:	0801cf9c 	.word	0x0801cf9c
 8015820:	0801d228 	.word	0x0801d228
 8015824:	0801d238 	.word	0x0801d238
 8015828:	0801d24c 	.word	0x0801d24c
 801582c:	0801d284 	.word	0x0801d284
  } else {
    last_unsent->next = queue;
 8015830:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015832:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8015834:	601a      	str	r2, [r3, #0]
  }

  /*
   * Finally update the pcb state.
   */
  pcb->snd_lbb += len;
 8015836:	68fb      	ldr	r3, [r7, #12]
 8015838:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 801583a:	88fb      	ldrh	r3, [r7, #6]
 801583c:	441a      	add	r2, r3
 801583e:	68fb      	ldr	r3, [r7, #12]
 8015840:	65da      	str	r2, [r3, #92]	; 0x5c
  pcb->snd_buf -= len;
 8015842:	68fb      	ldr	r3, [r7, #12]
 8015844:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 8015848:	88fb      	ldrh	r3, [r7, #6]
 801584a:	1ad3      	subs	r3, r2, r3
 801584c:	b29a      	uxth	r2, r3
 801584e:	68fb      	ldr	r3, [r7, #12]
 8015850:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
  pcb->snd_queuelen = queuelen;
 8015854:	68fb      	ldr	r3, [r7, #12]
 8015856:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 801585a:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: %"S16_F" (after enqueued)\n",
                               pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 801585e:	68fb      	ldr	r3, [r7, #12]
 8015860:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8015864:	2b00      	cmp	r3, #0
 8015866:	d00e      	beq.n	8015886 <tcp_write+0x61a>
    LWIP_ASSERT("tcp_write: valid queue length",
 8015868:	68fb      	ldr	r3, [r7, #12]
 801586a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801586c:	2b00      	cmp	r3, #0
 801586e:	d10a      	bne.n	8015886 <tcp_write+0x61a>
 8015870:	68fb      	ldr	r3, [r7, #12]
 8015872:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015874:	2b00      	cmp	r3, #0
 8015876:	d106      	bne.n	8015886 <tcp_write+0x61a>
 8015878:	4b2c      	ldr	r3, [pc, #176]	; (801592c <tcp_write+0x6c0>)
 801587a:	f240 3212 	movw	r2, #786	; 0x312
 801587e:	492c      	ldr	r1, [pc, #176]	; (8015930 <tcp_write+0x6c4>)
 8015880:	482c      	ldr	r0, [pc, #176]	; (8015934 <tcp_write+0x6c8>)
 8015882:	f004 fc2d 	bl	801a0e0 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  /* Set the PSH flag in the last segment that we enqueued. */
  if (seg != NULL && seg->tcphdr != NULL && ((apiflags & TCP_WRITE_FLAG_MORE) == 0)) {
 8015886:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8015888:	2b00      	cmp	r3, #0
 801588a:	d016      	beq.n	80158ba <tcp_write+0x64e>
 801588c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801588e:	68db      	ldr	r3, [r3, #12]
 8015890:	2b00      	cmp	r3, #0
 8015892:	d012      	beq.n	80158ba <tcp_write+0x64e>
 8015894:	797b      	ldrb	r3, [r7, #5]
 8015896:	f003 0302 	and.w	r3, r3, #2
 801589a:	2b00      	cmp	r3, #0
 801589c:	d10d      	bne.n	80158ba <tcp_write+0x64e>
    TCPH_SET_FLAG(seg->tcphdr, TCP_PSH);
 801589e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80158a0:	68db      	ldr	r3, [r3, #12]
 80158a2:	899b      	ldrh	r3, [r3, #12]
 80158a4:	b29c      	uxth	r4, r3
 80158a6:	2008      	movs	r0, #8
 80158a8:	f7f9 fc97 	bl	800f1da <lwip_htons>
 80158ac:	4603      	mov	r3, r0
 80158ae:	461a      	mov	r2, r3
 80158b0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80158b2:	68db      	ldr	r3, [r3, #12]
 80158b4:	4322      	orrs	r2, r4
 80158b6:	b292      	uxth	r2, r2
 80158b8:	819a      	strh	r2, [r3, #12]
  }

  return ERR_OK;
 80158ba:	2300      	movs	r3, #0
 80158bc:	e031      	b.n	8015922 <tcp_write+0x6b6>
          goto memerr;
 80158be:	bf00      	nop
 80158c0:	e006      	b.n	80158d0 <tcp_write+0x664>
            goto memerr;
 80158c2:	bf00      	nop
 80158c4:	e004      	b.n	80158d0 <tcp_write+0x664>
        goto memerr;
 80158c6:	bf00      	nop
 80158c8:	e002      	b.n	80158d0 <tcp_write+0x664>
        goto memerr;
 80158ca:	bf00      	nop
 80158cc:	e000      	b.n	80158d0 <tcp_write+0x664>
      goto memerr;
 80158ce:	bf00      	nop
memerr:
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 80158d0:	68fb      	ldr	r3, [r7, #12]
 80158d2:	8b5b      	ldrh	r3, [r3, #26]
 80158d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80158d8:	b29a      	uxth	r2, r3
 80158da:	68fb      	ldr	r3, [r7, #12]
 80158dc:	835a      	strh	r2, [r3, #26]
  TCP_STATS_INC(tcp.memerr);

  if (concat_p != NULL) {
 80158de:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80158e0:	2b00      	cmp	r3, #0
 80158e2:	d002      	beq.n	80158ea <tcp_write+0x67e>
    pbuf_free(concat_p);
 80158e4:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80158e6:	f7fa ff3b 	bl	8010760 <pbuf_free>
  }
  if (queue != NULL) {
 80158ea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80158ec:	2b00      	cmp	r3, #0
 80158ee:	d002      	beq.n	80158f6 <tcp_write+0x68a>
    tcp_segs_free(queue);
 80158f0:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80158f2:	f7fc fb87 	bl	8012004 <tcp_segs_free>
  }
  if (pcb->snd_queuelen != 0) {
 80158f6:	68fb      	ldr	r3, [r7, #12]
 80158f8:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80158fc:	2b00      	cmp	r3, #0
 80158fe:	d00e      	beq.n	801591e <tcp_write+0x6b2>
    LWIP_ASSERT("tcp_write: valid queue length", pcb->unacked != NULL ||
 8015900:	68fb      	ldr	r3, [r7, #12]
 8015902:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015904:	2b00      	cmp	r3, #0
 8015906:	d10a      	bne.n	801591e <tcp_write+0x6b2>
 8015908:	68fb      	ldr	r3, [r7, #12]
 801590a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801590c:	2b00      	cmp	r3, #0
 801590e:	d106      	bne.n	801591e <tcp_write+0x6b2>
 8015910:	4b06      	ldr	r3, [pc, #24]	; (801592c <tcp_write+0x6c0>)
 8015912:	f240 3227 	movw	r2, #807	; 0x327
 8015916:	4906      	ldr	r1, [pc, #24]	; (8015930 <tcp_write+0x6c4>)
 8015918:	4806      	ldr	r0, [pc, #24]	; (8015934 <tcp_write+0x6c8>)
 801591a:	f004 fbe1 	bl	801a0e0 <iprintf>
                pcb->unsent != NULL);
  }
  LWIP_DEBUGF(TCP_QLEN_DEBUG | LWIP_DBG_STATE, ("tcp_write: %"S16_F" (with mem err)\n", pcb->snd_queuelen));
  return ERR_MEM;
 801591e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8015922:	4618      	mov	r0, r3
 8015924:	375c      	adds	r7, #92	; 0x5c
 8015926:	46bd      	mov	sp, r7
 8015928:	bd90      	pop	{r4, r7, pc}
 801592a:	bf00      	nop
 801592c:	0801cf48 	.word	0x0801cf48
 8015930:	0801d2bc 	.word	0x0801d2bc
 8015934:	0801cf9c 	.word	0x0801cf9c

08015938 <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 8015938:	b590      	push	{r4, r7, lr}
 801593a:	b08b      	sub	sp, #44	; 0x2c
 801593c:	af02      	add	r7, sp, #8
 801593e:	6078      	str	r0, [r7, #4]
 8015940:	460b      	mov	r3, r1
 8015942:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 8015944:	2300      	movs	r3, #0
 8015946:	61fb      	str	r3, [r7, #28]
 8015948:	2300      	movs	r3, #0
 801594a:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 801594c:	2300      	movs	r3, #0
 801594e:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 8015950:	687b      	ldr	r3, [r7, #4]
 8015952:	2b00      	cmp	r3, #0
 8015954:	d106      	bne.n	8015964 <tcp_split_unsent_seg+0x2c>
 8015956:	4b95      	ldr	r3, [pc, #596]	; (8015bac <tcp_split_unsent_seg+0x274>)
 8015958:	f240 324b 	movw	r2, #843	; 0x34b
 801595c:	4994      	ldr	r1, [pc, #592]	; (8015bb0 <tcp_split_unsent_seg+0x278>)
 801595e:	4895      	ldr	r0, [pc, #596]	; (8015bb4 <tcp_split_unsent_seg+0x27c>)
 8015960:	f004 fbbe 	bl	801a0e0 <iprintf>

  useg = pcb->unsent;
 8015964:	687b      	ldr	r3, [r7, #4]
 8015966:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015968:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 801596a:	697b      	ldr	r3, [r7, #20]
 801596c:	2b00      	cmp	r3, #0
 801596e:	d102      	bne.n	8015976 <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 8015970:	f04f 33ff 	mov.w	r3, #4294967295
 8015974:	e116      	b.n	8015ba4 <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 8015976:	887b      	ldrh	r3, [r7, #2]
 8015978:	2b00      	cmp	r3, #0
 801597a:	d109      	bne.n	8015990 <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 801597c:	4b8b      	ldr	r3, [pc, #556]	; (8015bac <tcp_split_unsent_seg+0x274>)
 801597e:	f240 3253 	movw	r2, #851	; 0x353
 8015982:	498d      	ldr	r1, [pc, #564]	; (8015bb8 <tcp_split_unsent_seg+0x280>)
 8015984:	488b      	ldr	r0, [pc, #556]	; (8015bb4 <tcp_split_unsent_seg+0x27c>)
 8015986:	f004 fbab 	bl	801a0e0 <iprintf>
    return ERR_VAL;
 801598a:	f06f 0305 	mvn.w	r3, #5
 801598e:	e109      	b.n	8015ba4 <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 8015990:	697b      	ldr	r3, [r7, #20]
 8015992:	891b      	ldrh	r3, [r3, #8]
 8015994:	887a      	ldrh	r2, [r7, #2]
 8015996:	429a      	cmp	r2, r3
 8015998:	d301      	bcc.n	801599e <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 801599a:	2300      	movs	r3, #0
 801599c:	e102      	b.n	8015ba4 <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 801599e:	687b      	ldr	r3, [r7, #4]
 80159a0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80159a2:	887a      	ldrh	r2, [r7, #2]
 80159a4:	429a      	cmp	r2, r3
 80159a6:	d906      	bls.n	80159b6 <tcp_split_unsent_seg+0x7e>
 80159a8:	4b80      	ldr	r3, [pc, #512]	; (8015bac <tcp_split_unsent_seg+0x274>)
 80159aa:	f240 325b 	movw	r2, #859	; 0x35b
 80159ae:	4983      	ldr	r1, [pc, #524]	; (8015bbc <tcp_split_unsent_seg+0x284>)
 80159b0:	4880      	ldr	r0, [pc, #512]	; (8015bb4 <tcp_split_unsent_seg+0x27c>)
 80159b2:	f004 fb95 	bl	801a0e0 <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 80159b6:	697b      	ldr	r3, [r7, #20]
 80159b8:	891b      	ldrh	r3, [r3, #8]
 80159ba:	2b00      	cmp	r3, #0
 80159bc:	d106      	bne.n	80159cc <tcp_split_unsent_seg+0x94>
 80159be:	4b7b      	ldr	r3, [pc, #492]	; (8015bac <tcp_split_unsent_seg+0x274>)
 80159c0:	f44f 7257 	mov.w	r2, #860	; 0x35c
 80159c4:	497e      	ldr	r1, [pc, #504]	; (8015bc0 <tcp_split_unsent_seg+0x288>)
 80159c6:	487b      	ldr	r0, [pc, #492]	; (8015bb4 <tcp_split_unsent_seg+0x27c>)
 80159c8:	f004 fb8a 	bl	801a0e0 <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 80159cc:	697b      	ldr	r3, [r7, #20]
 80159ce:	7a9b      	ldrb	r3, [r3, #10]
 80159d0:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 80159d2:	7bfb      	ldrb	r3, [r7, #15]
 80159d4:	009b      	lsls	r3, r3, #2
 80159d6:	b2db      	uxtb	r3, r3
 80159d8:	f003 0304 	and.w	r3, r3, #4
 80159dc:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 80159de:	697b      	ldr	r3, [r7, #20]
 80159e0:	891a      	ldrh	r2, [r3, #8]
 80159e2:	887b      	ldrh	r3, [r7, #2]
 80159e4:	1ad3      	subs	r3, r2, r3
 80159e6:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 80159e8:	7bbb      	ldrb	r3, [r7, #14]
 80159ea:	b29a      	uxth	r2, r3
 80159ec:	89bb      	ldrh	r3, [r7, #12]
 80159ee:	4413      	add	r3, r2
 80159f0:	b29b      	uxth	r3, r3
 80159f2:	f44f 7220 	mov.w	r2, #640	; 0x280
 80159f6:	4619      	mov	r1, r3
 80159f8:	2036      	movs	r0, #54	; 0x36
 80159fa:	f7fa fbcd 	bl	8010198 <pbuf_alloc>
 80159fe:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8015a00:	693b      	ldr	r3, [r7, #16]
 8015a02:	2b00      	cmp	r3, #0
 8015a04:	f000 80b7 	beq.w	8015b76 <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 8015a08:	697b      	ldr	r3, [r7, #20]
 8015a0a:	685b      	ldr	r3, [r3, #4]
 8015a0c:	891a      	ldrh	r2, [r3, #8]
 8015a0e:	697b      	ldr	r3, [r7, #20]
 8015a10:	891b      	ldrh	r3, [r3, #8]
 8015a12:	1ad3      	subs	r3, r2, r3
 8015a14:	b29a      	uxth	r2, r3
 8015a16:	887b      	ldrh	r3, [r7, #2]
 8015a18:	4413      	add	r3, r2
 8015a1a:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 8015a1c:	697b      	ldr	r3, [r7, #20]
 8015a1e:	6858      	ldr	r0, [r3, #4]
 8015a20:	693b      	ldr	r3, [r7, #16]
 8015a22:	685a      	ldr	r2, [r3, #4]
 8015a24:	7bbb      	ldrb	r3, [r7, #14]
 8015a26:	18d1      	adds	r1, r2, r3
 8015a28:	897b      	ldrh	r3, [r7, #10]
 8015a2a:	89ba      	ldrh	r2, [r7, #12]
 8015a2c:	f7fb f882 	bl	8010b34 <pbuf_copy_partial>
 8015a30:	4603      	mov	r3, r0
 8015a32:	461a      	mov	r2, r3
 8015a34:	89bb      	ldrh	r3, [r7, #12]
 8015a36:	4293      	cmp	r3, r2
 8015a38:	f040 809f 	bne.w	8015b7a <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 8015a3c:	697b      	ldr	r3, [r7, #20]
 8015a3e:	68db      	ldr	r3, [r3, #12]
 8015a40:	899b      	ldrh	r3, [r3, #12]
 8015a42:	b29b      	uxth	r3, r3
 8015a44:	4618      	mov	r0, r3
 8015a46:	f7f9 fbc8 	bl	800f1da <lwip_htons>
 8015a4a:	4603      	mov	r3, r0
 8015a4c:	b2db      	uxtb	r3, r3
 8015a4e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8015a52:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 8015a54:	2300      	movs	r3, #0
 8015a56:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 8015a58:	7efb      	ldrb	r3, [r7, #27]
 8015a5a:	f003 0308 	and.w	r3, r3, #8
 8015a5e:	2b00      	cmp	r3, #0
 8015a60:	d007      	beq.n	8015a72 <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 8015a62:	7efb      	ldrb	r3, [r7, #27]
 8015a64:	f023 0308 	bic.w	r3, r3, #8
 8015a68:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 8015a6a:	7ebb      	ldrb	r3, [r7, #26]
 8015a6c:	f043 0308 	orr.w	r3, r3, #8
 8015a70:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 8015a72:	7efb      	ldrb	r3, [r7, #27]
 8015a74:	f003 0301 	and.w	r3, r3, #1
 8015a78:	2b00      	cmp	r3, #0
 8015a7a:	d007      	beq.n	8015a8c <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 8015a7c:	7efb      	ldrb	r3, [r7, #27]
 8015a7e:	f023 0301 	bic.w	r3, r3, #1
 8015a82:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 8015a84:	7ebb      	ldrb	r3, [r7, #26]
 8015a86:	f043 0301 	orr.w	r3, r3, #1
 8015a8a:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 8015a8c:	697b      	ldr	r3, [r7, #20]
 8015a8e:	68db      	ldr	r3, [r3, #12]
 8015a90:	685b      	ldr	r3, [r3, #4]
 8015a92:	4618      	mov	r0, r3
 8015a94:	f7f9 fbb6 	bl	800f204 <lwip_htonl>
 8015a98:	4602      	mov	r2, r0
 8015a9a:	887b      	ldrh	r3, [r7, #2]
 8015a9c:	18d1      	adds	r1, r2, r3
 8015a9e:	7eba      	ldrb	r2, [r7, #26]
 8015aa0:	7bfb      	ldrb	r3, [r7, #15]
 8015aa2:	9300      	str	r3, [sp, #0]
 8015aa4:	460b      	mov	r3, r1
 8015aa6:	6939      	ldr	r1, [r7, #16]
 8015aa8:	6878      	ldr	r0, [r7, #4]
 8015aaa:	f7ff fa4b 	bl	8014f44 <tcp_create_segment>
 8015aae:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 8015ab0:	69fb      	ldr	r3, [r7, #28]
 8015ab2:	2b00      	cmp	r3, #0
 8015ab4:	d063      	beq.n	8015b7e <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 8015ab6:	697b      	ldr	r3, [r7, #20]
 8015ab8:	685b      	ldr	r3, [r3, #4]
 8015aba:	4618      	mov	r0, r3
 8015abc:	f7fa fed8 	bl	8010870 <pbuf_clen>
 8015ac0:	4603      	mov	r3, r0
 8015ac2:	461a      	mov	r2, r3
 8015ac4:	687b      	ldr	r3, [r7, #4]
 8015ac6:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8015aca:	1a9b      	subs	r3, r3, r2
 8015acc:	b29a      	uxth	r2, r3
 8015ace:	687b      	ldr	r3, [r7, #4]
 8015ad0:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 8015ad4:	697b      	ldr	r3, [r7, #20]
 8015ad6:	6858      	ldr	r0, [r3, #4]
 8015ad8:	697b      	ldr	r3, [r7, #20]
 8015ada:	685b      	ldr	r3, [r3, #4]
 8015adc:	891a      	ldrh	r2, [r3, #8]
 8015ade:	89bb      	ldrh	r3, [r7, #12]
 8015ae0:	1ad3      	subs	r3, r2, r3
 8015ae2:	b29b      	uxth	r3, r3
 8015ae4:	4619      	mov	r1, r3
 8015ae6:	f7fa fcb5 	bl	8010454 <pbuf_realloc>
  useg->len -= remainder;
 8015aea:	697b      	ldr	r3, [r7, #20]
 8015aec:	891a      	ldrh	r2, [r3, #8]
 8015aee:	89bb      	ldrh	r3, [r7, #12]
 8015af0:	1ad3      	subs	r3, r2, r3
 8015af2:	b29a      	uxth	r2, r3
 8015af4:	697b      	ldr	r3, [r7, #20]
 8015af6:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 8015af8:	697b      	ldr	r3, [r7, #20]
 8015afa:	68db      	ldr	r3, [r3, #12]
 8015afc:	899b      	ldrh	r3, [r3, #12]
 8015afe:	b29c      	uxth	r4, r3
 8015b00:	7efb      	ldrb	r3, [r7, #27]
 8015b02:	b29b      	uxth	r3, r3
 8015b04:	4618      	mov	r0, r3
 8015b06:	f7f9 fb68 	bl	800f1da <lwip_htons>
 8015b0a:	4603      	mov	r3, r0
 8015b0c:	461a      	mov	r2, r3
 8015b0e:	697b      	ldr	r3, [r7, #20]
 8015b10:	68db      	ldr	r3, [r3, #12]
 8015b12:	4322      	orrs	r2, r4
 8015b14:	b292      	uxth	r2, r2
 8015b16:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 8015b18:	697b      	ldr	r3, [r7, #20]
 8015b1a:	685b      	ldr	r3, [r3, #4]
 8015b1c:	4618      	mov	r0, r3
 8015b1e:	f7fa fea7 	bl	8010870 <pbuf_clen>
 8015b22:	4603      	mov	r3, r0
 8015b24:	461a      	mov	r2, r3
 8015b26:	687b      	ldr	r3, [r7, #4]
 8015b28:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8015b2c:	4413      	add	r3, r2
 8015b2e:	b29a      	uxth	r2, r3
 8015b30:	687b      	ldr	r3, [r7, #4]
 8015b32:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8015b36:	69fb      	ldr	r3, [r7, #28]
 8015b38:	685b      	ldr	r3, [r3, #4]
 8015b3a:	4618      	mov	r0, r3
 8015b3c:	f7fa fe98 	bl	8010870 <pbuf_clen>
 8015b40:	4603      	mov	r3, r0
 8015b42:	461a      	mov	r2, r3
 8015b44:	687b      	ldr	r3, [r7, #4]
 8015b46:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8015b4a:	4413      	add	r3, r2
 8015b4c:	b29a      	uxth	r2, r3
 8015b4e:	687b      	ldr	r3, [r7, #4]
 8015b50:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 8015b54:	697b      	ldr	r3, [r7, #20]
 8015b56:	681a      	ldr	r2, [r3, #0]
 8015b58:	69fb      	ldr	r3, [r7, #28]
 8015b5a:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 8015b5c:	697b      	ldr	r3, [r7, #20]
 8015b5e:	69fa      	ldr	r2, [r7, #28]
 8015b60:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 8015b62:	69fb      	ldr	r3, [r7, #28]
 8015b64:	681b      	ldr	r3, [r3, #0]
 8015b66:	2b00      	cmp	r3, #0
 8015b68:	d103      	bne.n	8015b72 <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 8015b6a:	687b      	ldr	r3, [r7, #4]
 8015b6c:	2200      	movs	r2, #0
 8015b6e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 8015b72:	2300      	movs	r3, #0
 8015b74:	e016      	b.n	8015ba4 <tcp_split_unsent_seg+0x26c>
    goto memerr;
 8015b76:	bf00      	nop
 8015b78:	e002      	b.n	8015b80 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8015b7a:	bf00      	nop
 8015b7c:	e000      	b.n	8015b80 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8015b7e:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 8015b80:	69fb      	ldr	r3, [r7, #28]
 8015b82:	2b00      	cmp	r3, #0
 8015b84:	d006      	beq.n	8015b94 <tcp_split_unsent_seg+0x25c>
 8015b86:	4b09      	ldr	r3, [pc, #36]	; (8015bac <tcp_split_unsent_seg+0x274>)
 8015b88:	f44f 7276 	mov.w	r2, #984	; 0x3d8
 8015b8c:	490d      	ldr	r1, [pc, #52]	; (8015bc4 <tcp_split_unsent_seg+0x28c>)
 8015b8e:	4809      	ldr	r0, [pc, #36]	; (8015bb4 <tcp_split_unsent_seg+0x27c>)
 8015b90:	f004 faa6 	bl	801a0e0 <iprintf>
  if (p != NULL) {
 8015b94:	693b      	ldr	r3, [r7, #16]
 8015b96:	2b00      	cmp	r3, #0
 8015b98:	d002      	beq.n	8015ba0 <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 8015b9a:	6938      	ldr	r0, [r7, #16]
 8015b9c:	f7fa fde0 	bl	8010760 <pbuf_free>
  }

  return ERR_MEM;
 8015ba0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8015ba4:	4618      	mov	r0, r3
 8015ba6:	3724      	adds	r7, #36	; 0x24
 8015ba8:	46bd      	mov	sp, r7
 8015baa:	bd90      	pop	{r4, r7, pc}
 8015bac:	0801cf48 	.word	0x0801cf48
 8015bb0:	0801d2dc 	.word	0x0801d2dc
 8015bb4:	0801cf9c 	.word	0x0801cf9c
 8015bb8:	0801d300 	.word	0x0801d300
 8015bbc:	0801d324 	.word	0x0801d324
 8015bc0:	0801d334 	.word	0x0801d334
 8015bc4:	0801d344 	.word	0x0801d344

08015bc8 <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 8015bc8:	b590      	push	{r4, r7, lr}
 8015bca:	b085      	sub	sp, #20
 8015bcc:	af00      	add	r7, sp, #0
 8015bce:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 8015bd0:	687b      	ldr	r3, [r7, #4]
 8015bd2:	2b00      	cmp	r3, #0
 8015bd4:	d106      	bne.n	8015be4 <tcp_send_fin+0x1c>
 8015bd6:	4b21      	ldr	r3, [pc, #132]	; (8015c5c <tcp_send_fin+0x94>)
 8015bd8:	f240 32eb 	movw	r2, #1003	; 0x3eb
 8015bdc:	4920      	ldr	r1, [pc, #128]	; (8015c60 <tcp_send_fin+0x98>)
 8015bde:	4821      	ldr	r0, [pc, #132]	; (8015c64 <tcp_send_fin+0x9c>)
 8015be0:	f004 fa7e 	bl	801a0e0 <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 8015be4:	687b      	ldr	r3, [r7, #4]
 8015be6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015be8:	2b00      	cmp	r3, #0
 8015bea:	d02e      	beq.n	8015c4a <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8015bec:	687b      	ldr	r3, [r7, #4]
 8015bee:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015bf0:	60fb      	str	r3, [r7, #12]
 8015bf2:	e002      	b.n	8015bfa <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 8015bf4:	68fb      	ldr	r3, [r7, #12]
 8015bf6:	681b      	ldr	r3, [r3, #0]
 8015bf8:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8015bfa:	68fb      	ldr	r3, [r7, #12]
 8015bfc:	681b      	ldr	r3, [r3, #0]
 8015bfe:	2b00      	cmp	r3, #0
 8015c00:	d1f8      	bne.n	8015bf4 <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 8015c02:	68fb      	ldr	r3, [r7, #12]
 8015c04:	68db      	ldr	r3, [r3, #12]
 8015c06:	899b      	ldrh	r3, [r3, #12]
 8015c08:	b29b      	uxth	r3, r3
 8015c0a:	4618      	mov	r0, r3
 8015c0c:	f7f9 fae5 	bl	800f1da <lwip_htons>
 8015c10:	4603      	mov	r3, r0
 8015c12:	b2db      	uxtb	r3, r3
 8015c14:	f003 0307 	and.w	r3, r3, #7
 8015c18:	2b00      	cmp	r3, #0
 8015c1a:	d116      	bne.n	8015c4a <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 8015c1c:	68fb      	ldr	r3, [r7, #12]
 8015c1e:	68db      	ldr	r3, [r3, #12]
 8015c20:	899b      	ldrh	r3, [r3, #12]
 8015c22:	b29c      	uxth	r4, r3
 8015c24:	2001      	movs	r0, #1
 8015c26:	f7f9 fad8 	bl	800f1da <lwip_htons>
 8015c2a:	4603      	mov	r3, r0
 8015c2c:	461a      	mov	r2, r3
 8015c2e:	68fb      	ldr	r3, [r7, #12]
 8015c30:	68db      	ldr	r3, [r3, #12]
 8015c32:	4322      	orrs	r2, r4
 8015c34:	b292      	uxth	r2, r2
 8015c36:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 8015c38:	687b      	ldr	r3, [r7, #4]
 8015c3a:	8b5b      	ldrh	r3, [r3, #26]
 8015c3c:	f043 0320 	orr.w	r3, r3, #32
 8015c40:	b29a      	uxth	r2, r3
 8015c42:	687b      	ldr	r3, [r7, #4]
 8015c44:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 8015c46:	2300      	movs	r3, #0
 8015c48:	e004      	b.n	8015c54 <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 8015c4a:	2101      	movs	r1, #1
 8015c4c:	6878      	ldr	r0, [r7, #4]
 8015c4e:	f000 f80b 	bl	8015c68 <tcp_enqueue_flags>
 8015c52:	4603      	mov	r3, r0
}
 8015c54:	4618      	mov	r0, r3
 8015c56:	3714      	adds	r7, #20
 8015c58:	46bd      	mov	sp, r7
 8015c5a:	bd90      	pop	{r4, r7, pc}
 8015c5c:	0801cf48 	.word	0x0801cf48
 8015c60:	0801d350 	.word	0x0801d350
 8015c64:	0801cf9c 	.word	0x0801cf9c

08015c68 <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 8015c68:	b580      	push	{r7, lr}
 8015c6a:	b08a      	sub	sp, #40	; 0x28
 8015c6c:	af02      	add	r7, sp, #8
 8015c6e:	6078      	str	r0, [r7, #4]
 8015c70:	460b      	mov	r3, r1
 8015c72:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 8015c74:	2300      	movs	r3, #0
 8015c76:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 8015c78:	2300      	movs	r3, #0
 8015c7a:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 8015c7c:	78fb      	ldrb	r3, [r7, #3]
 8015c7e:	f003 0303 	and.w	r3, r3, #3
 8015c82:	2b00      	cmp	r3, #0
 8015c84:	d106      	bne.n	8015c94 <tcp_enqueue_flags+0x2c>
 8015c86:	4b67      	ldr	r3, [pc, #412]	; (8015e24 <tcp_enqueue_flags+0x1bc>)
 8015c88:	f240 4211 	movw	r2, #1041	; 0x411
 8015c8c:	4966      	ldr	r1, [pc, #408]	; (8015e28 <tcp_enqueue_flags+0x1c0>)
 8015c8e:	4867      	ldr	r0, [pc, #412]	; (8015e2c <tcp_enqueue_flags+0x1c4>)
 8015c90:	f004 fa26 	bl	801a0e0 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 8015c94:	687b      	ldr	r3, [r7, #4]
 8015c96:	2b00      	cmp	r3, #0
 8015c98:	d106      	bne.n	8015ca8 <tcp_enqueue_flags+0x40>
 8015c9a:	4b62      	ldr	r3, [pc, #392]	; (8015e24 <tcp_enqueue_flags+0x1bc>)
 8015c9c:	f240 4213 	movw	r2, #1043	; 0x413
 8015ca0:	4963      	ldr	r1, [pc, #396]	; (8015e30 <tcp_enqueue_flags+0x1c8>)
 8015ca2:	4862      	ldr	r0, [pc, #392]	; (8015e2c <tcp_enqueue_flags+0x1c4>)
 8015ca4:	f004 fa1c 	bl	801a0e0 <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 8015ca8:	78fb      	ldrb	r3, [r7, #3]
 8015caa:	f003 0302 	and.w	r3, r3, #2
 8015cae:	2b00      	cmp	r3, #0
 8015cb0:	d001      	beq.n	8015cb6 <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 8015cb2:	2301      	movs	r3, #1
 8015cb4:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8015cb6:	7ffb      	ldrb	r3, [r7, #31]
 8015cb8:	009b      	lsls	r3, r3, #2
 8015cba:	b2db      	uxtb	r3, r3
 8015cbc:	f003 0304 	and.w	r3, r3, #4
 8015cc0:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8015cc2:	7dfb      	ldrb	r3, [r7, #23]
 8015cc4:	b29b      	uxth	r3, r3
 8015cc6:	f44f 7220 	mov.w	r2, #640	; 0x280
 8015cca:	4619      	mov	r1, r3
 8015ccc:	2036      	movs	r0, #54	; 0x36
 8015cce:	f7fa fa63 	bl	8010198 <pbuf_alloc>
 8015cd2:	6138      	str	r0, [r7, #16]
 8015cd4:	693b      	ldr	r3, [r7, #16]
 8015cd6:	2b00      	cmp	r3, #0
 8015cd8:	d109      	bne.n	8015cee <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8015cda:	687b      	ldr	r3, [r7, #4]
 8015cdc:	8b5b      	ldrh	r3, [r3, #26]
 8015cde:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015ce2:	b29a      	uxth	r2, r3
 8015ce4:	687b      	ldr	r3, [r7, #4]
 8015ce6:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8015ce8:	f04f 33ff 	mov.w	r3, #4294967295
 8015cec:	e095      	b.n	8015e1a <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 8015cee:	693b      	ldr	r3, [r7, #16]
 8015cf0:	895a      	ldrh	r2, [r3, #10]
 8015cf2:	7dfb      	ldrb	r3, [r7, #23]
 8015cf4:	b29b      	uxth	r3, r3
 8015cf6:	429a      	cmp	r2, r3
 8015cf8:	d206      	bcs.n	8015d08 <tcp_enqueue_flags+0xa0>
 8015cfa:	4b4a      	ldr	r3, [pc, #296]	; (8015e24 <tcp_enqueue_flags+0x1bc>)
 8015cfc:	f240 4239 	movw	r2, #1081	; 0x439
 8015d00:	494c      	ldr	r1, [pc, #304]	; (8015e34 <tcp_enqueue_flags+0x1cc>)
 8015d02:	484a      	ldr	r0, [pc, #296]	; (8015e2c <tcp_enqueue_flags+0x1c4>)
 8015d04:	f004 f9ec 	bl	801a0e0 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 8015d08:	687b      	ldr	r3, [r7, #4]
 8015d0a:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8015d0c:	78fa      	ldrb	r2, [r7, #3]
 8015d0e:	7ffb      	ldrb	r3, [r7, #31]
 8015d10:	9300      	str	r3, [sp, #0]
 8015d12:	460b      	mov	r3, r1
 8015d14:	6939      	ldr	r1, [r7, #16]
 8015d16:	6878      	ldr	r0, [r7, #4]
 8015d18:	f7ff f914 	bl	8014f44 <tcp_create_segment>
 8015d1c:	60f8      	str	r0, [r7, #12]
 8015d1e:	68fb      	ldr	r3, [r7, #12]
 8015d20:	2b00      	cmp	r3, #0
 8015d22:	d109      	bne.n	8015d38 <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8015d24:	687b      	ldr	r3, [r7, #4]
 8015d26:	8b5b      	ldrh	r3, [r3, #26]
 8015d28:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015d2c:	b29a      	uxth	r2, r3
 8015d2e:	687b      	ldr	r3, [r7, #4]
 8015d30:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8015d32:	f04f 33ff 	mov.w	r3, #4294967295
 8015d36:	e070      	b.n	8015e1a <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 8015d38:	68fb      	ldr	r3, [r7, #12]
 8015d3a:	68db      	ldr	r3, [r3, #12]
 8015d3c:	f003 0303 	and.w	r3, r3, #3
 8015d40:	2b00      	cmp	r3, #0
 8015d42:	d006      	beq.n	8015d52 <tcp_enqueue_flags+0xea>
 8015d44:	4b37      	ldr	r3, [pc, #220]	; (8015e24 <tcp_enqueue_flags+0x1bc>)
 8015d46:	f240 4242 	movw	r2, #1090	; 0x442
 8015d4a:	493b      	ldr	r1, [pc, #236]	; (8015e38 <tcp_enqueue_flags+0x1d0>)
 8015d4c:	4837      	ldr	r0, [pc, #220]	; (8015e2c <tcp_enqueue_flags+0x1c4>)
 8015d4e:	f004 f9c7 	bl	801a0e0 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 8015d52:	68fb      	ldr	r3, [r7, #12]
 8015d54:	891b      	ldrh	r3, [r3, #8]
 8015d56:	2b00      	cmp	r3, #0
 8015d58:	d006      	beq.n	8015d68 <tcp_enqueue_flags+0x100>
 8015d5a:	4b32      	ldr	r3, [pc, #200]	; (8015e24 <tcp_enqueue_flags+0x1bc>)
 8015d5c:	f240 4243 	movw	r2, #1091	; 0x443
 8015d60:	4936      	ldr	r1, [pc, #216]	; (8015e3c <tcp_enqueue_flags+0x1d4>)
 8015d62:	4832      	ldr	r0, [pc, #200]	; (8015e2c <tcp_enqueue_flags+0x1c4>)
 8015d64:	f004 f9bc 	bl	801a0e0 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 8015d68:	687b      	ldr	r3, [r7, #4]
 8015d6a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015d6c:	2b00      	cmp	r3, #0
 8015d6e:	d103      	bne.n	8015d78 <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 8015d70:	687b      	ldr	r3, [r7, #4]
 8015d72:	68fa      	ldr	r2, [r7, #12]
 8015d74:	66da      	str	r2, [r3, #108]	; 0x6c
 8015d76:	e00d      	b.n	8015d94 <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 8015d78:	687b      	ldr	r3, [r7, #4]
 8015d7a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015d7c:	61bb      	str	r3, [r7, #24]
 8015d7e:	e002      	b.n	8015d86 <tcp_enqueue_flags+0x11e>
 8015d80:	69bb      	ldr	r3, [r7, #24]
 8015d82:	681b      	ldr	r3, [r3, #0]
 8015d84:	61bb      	str	r3, [r7, #24]
 8015d86:	69bb      	ldr	r3, [r7, #24]
 8015d88:	681b      	ldr	r3, [r3, #0]
 8015d8a:	2b00      	cmp	r3, #0
 8015d8c:	d1f8      	bne.n	8015d80 <tcp_enqueue_flags+0x118>
    useg->next = seg;
 8015d8e:	69bb      	ldr	r3, [r7, #24]
 8015d90:	68fa      	ldr	r2, [r7, #12]
 8015d92:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 8015d94:	687b      	ldr	r3, [r7, #4]
 8015d96:	2200      	movs	r2, #0
 8015d98:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 8015d9c:	78fb      	ldrb	r3, [r7, #3]
 8015d9e:	f003 0302 	and.w	r3, r3, #2
 8015da2:	2b00      	cmp	r3, #0
 8015da4:	d104      	bne.n	8015db0 <tcp_enqueue_flags+0x148>
 8015da6:	78fb      	ldrb	r3, [r7, #3]
 8015da8:	f003 0301 	and.w	r3, r3, #1
 8015dac:	2b00      	cmp	r3, #0
 8015dae:	d004      	beq.n	8015dba <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 8015db0:	687b      	ldr	r3, [r7, #4]
 8015db2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8015db4:	1c5a      	adds	r2, r3, #1
 8015db6:	687b      	ldr	r3, [r7, #4]
 8015db8:	65da      	str	r2, [r3, #92]	; 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 8015dba:	78fb      	ldrb	r3, [r7, #3]
 8015dbc:	f003 0301 	and.w	r3, r3, #1
 8015dc0:	2b00      	cmp	r3, #0
 8015dc2:	d006      	beq.n	8015dd2 <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 8015dc4:	687b      	ldr	r3, [r7, #4]
 8015dc6:	8b5b      	ldrh	r3, [r3, #26]
 8015dc8:	f043 0320 	orr.w	r3, r3, #32
 8015dcc:	b29a      	uxth	r2, r3
 8015dce:	687b      	ldr	r3, [r7, #4]
 8015dd0:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8015dd2:	68fb      	ldr	r3, [r7, #12]
 8015dd4:	685b      	ldr	r3, [r3, #4]
 8015dd6:	4618      	mov	r0, r3
 8015dd8:	f7fa fd4a 	bl	8010870 <pbuf_clen>
 8015ddc:	4603      	mov	r3, r0
 8015dde:	461a      	mov	r2, r3
 8015de0:	687b      	ldr	r3, [r7, #4]
 8015de2:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8015de6:	4413      	add	r3, r2
 8015de8:	b29a      	uxth	r2, r3
 8015dea:	687b      	ldr	r3, [r7, #4]
 8015dec:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 8015df0:	687b      	ldr	r3, [r7, #4]
 8015df2:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8015df6:	2b00      	cmp	r3, #0
 8015df8:	d00e      	beq.n	8015e18 <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 8015dfa:	687b      	ldr	r3, [r7, #4]
 8015dfc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015dfe:	2b00      	cmp	r3, #0
 8015e00:	d10a      	bne.n	8015e18 <tcp_enqueue_flags+0x1b0>
 8015e02:	687b      	ldr	r3, [r7, #4]
 8015e04:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015e06:	2b00      	cmp	r3, #0
 8015e08:	d106      	bne.n	8015e18 <tcp_enqueue_flags+0x1b0>
 8015e0a:	4b06      	ldr	r3, [pc, #24]	; (8015e24 <tcp_enqueue_flags+0x1bc>)
 8015e0c:	f240 4265 	movw	r2, #1125	; 0x465
 8015e10:	490b      	ldr	r1, [pc, #44]	; (8015e40 <tcp_enqueue_flags+0x1d8>)
 8015e12:	4806      	ldr	r0, [pc, #24]	; (8015e2c <tcp_enqueue_flags+0x1c4>)
 8015e14:	f004 f964 	bl	801a0e0 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 8015e18:	2300      	movs	r3, #0
}
 8015e1a:	4618      	mov	r0, r3
 8015e1c:	3720      	adds	r7, #32
 8015e1e:	46bd      	mov	sp, r7
 8015e20:	bd80      	pop	{r7, pc}
 8015e22:	bf00      	nop
 8015e24:	0801cf48 	.word	0x0801cf48
 8015e28:	0801d36c 	.word	0x0801d36c
 8015e2c:	0801cf9c 	.word	0x0801cf9c
 8015e30:	0801d3c4 	.word	0x0801d3c4
 8015e34:	0801d3e4 	.word	0x0801d3e4
 8015e38:	0801d420 	.word	0x0801d420
 8015e3c:	0801d438 	.word	0x0801d438
 8015e40:	0801d464 	.word	0x0801d464

08015e44 <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 8015e44:	b5b0      	push	{r4, r5, r7, lr}
 8015e46:	b08a      	sub	sp, #40	; 0x28
 8015e48:	af00      	add	r7, sp, #0
 8015e4a:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 8015e4c:	687b      	ldr	r3, [r7, #4]
 8015e4e:	2b00      	cmp	r3, #0
 8015e50:	d106      	bne.n	8015e60 <tcp_output+0x1c>
 8015e52:	4b9e      	ldr	r3, [pc, #632]	; (80160cc <tcp_output+0x288>)
 8015e54:	f240 42e1 	movw	r2, #1249	; 0x4e1
 8015e58:	499d      	ldr	r1, [pc, #628]	; (80160d0 <tcp_output+0x28c>)
 8015e5a:	489e      	ldr	r0, [pc, #632]	; (80160d4 <tcp_output+0x290>)
 8015e5c:	f004 f940 	bl	801a0e0 <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 8015e60:	687b      	ldr	r3, [r7, #4]
 8015e62:	7d1b      	ldrb	r3, [r3, #20]
 8015e64:	2b01      	cmp	r3, #1
 8015e66:	d106      	bne.n	8015e76 <tcp_output+0x32>
 8015e68:	4b98      	ldr	r3, [pc, #608]	; (80160cc <tcp_output+0x288>)
 8015e6a:	f240 42e3 	movw	r2, #1251	; 0x4e3
 8015e6e:	499a      	ldr	r1, [pc, #616]	; (80160d8 <tcp_output+0x294>)
 8015e70:	4898      	ldr	r0, [pc, #608]	; (80160d4 <tcp_output+0x290>)
 8015e72:	f004 f935 	bl	801a0e0 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 8015e76:	4b99      	ldr	r3, [pc, #612]	; (80160dc <tcp_output+0x298>)
 8015e78:	681b      	ldr	r3, [r3, #0]
 8015e7a:	687a      	ldr	r2, [r7, #4]
 8015e7c:	429a      	cmp	r2, r3
 8015e7e:	d101      	bne.n	8015e84 <tcp_output+0x40>
    return ERR_OK;
 8015e80:	2300      	movs	r3, #0
 8015e82:	e1ce      	b.n	8016222 <tcp_output+0x3de>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 8015e84:	687b      	ldr	r3, [r7, #4]
 8015e86:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8015e8a:	687b      	ldr	r3, [r7, #4]
 8015e8c:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8015e90:	4293      	cmp	r3, r2
 8015e92:	bf28      	it	cs
 8015e94:	4613      	movcs	r3, r2
 8015e96:	b29b      	uxth	r3, r3
 8015e98:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 8015e9a:	687b      	ldr	r3, [r7, #4]
 8015e9c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015e9e:	627b      	str	r3, [r7, #36]	; 0x24

  if (seg == NULL) {
 8015ea0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015ea2:	2b00      	cmp	r3, #0
 8015ea4:	d10b      	bne.n	8015ebe <tcp_output+0x7a>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 8015ea6:	687b      	ldr	r3, [r7, #4]
 8015ea8:	8b5b      	ldrh	r3, [r3, #26]
 8015eaa:	f003 0302 	and.w	r3, r3, #2
 8015eae:	2b00      	cmp	r3, #0
 8015eb0:	f000 81aa 	beq.w	8016208 <tcp_output+0x3c4>
      return tcp_send_empty_ack(pcb);
 8015eb4:	6878      	ldr	r0, [r7, #4]
 8015eb6:	f000 fdcb 	bl	8016a50 <tcp_send_empty_ack>
 8015eba:	4603      	mov	r3, r0
 8015ebc:	e1b1      	b.n	8016222 <tcp_output+0x3de>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 8015ebe:	6879      	ldr	r1, [r7, #4]
 8015ec0:	687b      	ldr	r3, [r7, #4]
 8015ec2:	3304      	adds	r3, #4
 8015ec4:	461a      	mov	r2, r3
 8015ec6:	6878      	ldr	r0, [r7, #4]
 8015ec8:	f7ff f820 	bl	8014f0c <tcp_route>
 8015ecc:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 8015ece:	697b      	ldr	r3, [r7, #20]
 8015ed0:	2b00      	cmp	r3, #0
 8015ed2:	d102      	bne.n	8015eda <tcp_output+0x96>
    return ERR_RTE;
 8015ed4:	f06f 0303 	mvn.w	r3, #3
 8015ed8:	e1a3      	b.n	8016222 <tcp_output+0x3de>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 8015eda:	687b      	ldr	r3, [r7, #4]
 8015edc:	2b00      	cmp	r3, #0
 8015ede:	d003      	beq.n	8015ee8 <tcp_output+0xa4>
 8015ee0:	687b      	ldr	r3, [r7, #4]
 8015ee2:	681b      	ldr	r3, [r3, #0]
 8015ee4:	2b00      	cmp	r3, #0
 8015ee6:	d111      	bne.n	8015f0c <tcp_output+0xc8>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 8015ee8:	697b      	ldr	r3, [r7, #20]
 8015eea:	2b00      	cmp	r3, #0
 8015eec:	d002      	beq.n	8015ef4 <tcp_output+0xb0>
 8015eee:	697b      	ldr	r3, [r7, #20]
 8015ef0:	3304      	adds	r3, #4
 8015ef2:	e000      	b.n	8015ef6 <tcp_output+0xb2>
 8015ef4:	2300      	movs	r3, #0
 8015ef6:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 8015ef8:	693b      	ldr	r3, [r7, #16]
 8015efa:	2b00      	cmp	r3, #0
 8015efc:	d102      	bne.n	8015f04 <tcp_output+0xc0>
      return ERR_RTE;
 8015efe:	f06f 0303 	mvn.w	r3, #3
 8015f02:	e18e      	b.n	8016222 <tcp_output+0x3de>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 8015f04:	693b      	ldr	r3, [r7, #16]
 8015f06:	681a      	ldr	r2, [r3, #0]
 8015f08:	687b      	ldr	r3, [r7, #4]
 8015f0a:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 8015f0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015f0e:	68db      	ldr	r3, [r3, #12]
 8015f10:	685b      	ldr	r3, [r3, #4]
 8015f12:	4618      	mov	r0, r3
 8015f14:	f7f9 f976 	bl	800f204 <lwip_htonl>
 8015f18:	4602      	mov	r2, r0
 8015f1a:	687b      	ldr	r3, [r7, #4]
 8015f1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8015f1e:	1ad3      	subs	r3, r2, r3
 8015f20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015f22:	8912      	ldrh	r2, [r2, #8]
 8015f24:	4413      	add	r3, r2
 8015f26:	69ba      	ldr	r2, [r7, #24]
 8015f28:	429a      	cmp	r2, r3
 8015f2a:	d227      	bcs.n	8015f7c <tcp_output+0x138>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 8015f2c:	687b      	ldr	r3, [r7, #4]
 8015f2e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8015f32:	461a      	mov	r2, r3
 8015f34:	69bb      	ldr	r3, [r7, #24]
 8015f36:	4293      	cmp	r3, r2
 8015f38:	d114      	bne.n	8015f64 <tcp_output+0x120>
 8015f3a:	687b      	ldr	r3, [r7, #4]
 8015f3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015f3e:	2b00      	cmp	r3, #0
 8015f40:	d110      	bne.n	8015f64 <tcp_output+0x120>
 8015f42:	687b      	ldr	r3, [r7, #4]
 8015f44:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8015f48:	2b00      	cmp	r3, #0
 8015f4a:	d10b      	bne.n	8015f64 <tcp_output+0x120>
      pcb->persist_cnt = 0;
 8015f4c:	687b      	ldr	r3, [r7, #4]
 8015f4e:	2200      	movs	r2, #0
 8015f50:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
      pcb->persist_backoff = 1;
 8015f54:	687b      	ldr	r3, [r7, #4]
 8015f56:	2201      	movs	r2, #1
 8015f58:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
      pcb->persist_probe = 0;
 8015f5c:	687b      	ldr	r3, [r7, #4]
 8015f5e:	2200      	movs	r2, #0
 8015f60:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 8015f64:	687b      	ldr	r3, [r7, #4]
 8015f66:	8b5b      	ldrh	r3, [r3, #26]
 8015f68:	f003 0302 	and.w	r3, r3, #2
 8015f6c:	2b00      	cmp	r3, #0
 8015f6e:	f000 814d 	beq.w	801620c <tcp_output+0x3c8>
      return tcp_send_empty_ack(pcb);
 8015f72:	6878      	ldr	r0, [r7, #4]
 8015f74:	f000 fd6c 	bl	8016a50 <tcp_send_empty_ack>
 8015f78:	4603      	mov	r3, r0
 8015f7a:	e152      	b.n	8016222 <tcp_output+0x3de>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 8015f7c:	687b      	ldr	r3, [r7, #4]
 8015f7e:	2200      	movs	r2, #0
 8015f80:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 8015f84:	687b      	ldr	r3, [r7, #4]
 8015f86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015f88:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 8015f8a:	6a3b      	ldr	r3, [r7, #32]
 8015f8c:	2b00      	cmp	r3, #0
 8015f8e:	f000 811c 	beq.w	80161ca <tcp_output+0x386>
    for (; useg->next != NULL; useg = useg->next);
 8015f92:	e002      	b.n	8015f9a <tcp_output+0x156>
 8015f94:	6a3b      	ldr	r3, [r7, #32]
 8015f96:	681b      	ldr	r3, [r3, #0]
 8015f98:	623b      	str	r3, [r7, #32]
 8015f9a:	6a3b      	ldr	r3, [r7, #32]
 8015f9c:	681b      	ldr	r3, [r3, #0]
 8015f9e:	2b00      	cmp	r3, #0
 8015fa0:	d1f8      	bne.n	8015f94 <tcp_output+0x150>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 8015fa2:	e112      	b.n	80161ca <tcp_output+0x386>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 8015fa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015fa6:	68db      	ldr	r3, [r3, #12]
 8015fa8:	899b      	ldrh	r3, [r3, #12]
 8015faa:	b29b      	uxth	r3, r3
 8015fac:	4618      	mov	r0, r3
 8015fae:	f7f9 f914 	bl	800f1da <lwip_htons>
 8015fb2:	4603      	mov	r3, r0
 8015fb4:	b2db      	uxtb	r3, r3
 8015fb6:	f003 0304 	and.w	r3, r3, #4
 8015fba:	2b00      	cmp	r3, #0
 8015fbc:	d006      	beq.n	8015fcc <tcp_output+0x188>
 8015fbe:	4b43      	ldr	r3, [pc, #268]	; (80160cc <tcp_output+0x288>)
 8015fc0:	f240 5236 	movw	r2, #1334	; 0x536
 8015fc4:	4946      	ldr	r1, [pc, #280]	; (80160e0 <tcp_output+0x29c>)
 8015fc6:	4843      	ldr	r0, [pc, #268]	; (80160d4 <tcp_output+0x290>)
 8015fc8:	f004 f88a 	bl	801a0e0 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8015fcc:	687b      	ldr	r3, [r7, #4]
 8015fce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015fd0:	2b00      	cmp	r3, #0
 8015fd2:	d020      	beq.n	8016016 <tcp_output+0x1d2>
 8015fd4:	687b      	ldr	r3, [r7, #4]
 8015fd6:	8b5b      	ldrh	r3, [r3, #26]
 8015fd8:	f003 0344 	and.w	r3, r3, #68	; 0x44
 8015fdc:	2b00      	cmp	r3, #0
 8015fde:	d11a      	bne.n	8016016 <tcp_output+0x1d2>
 8015fe0:	687b      	ldr	r3, [r7, #4]
 8015fe2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015fe4:	2b00      	cmp	r3, #0
 8015fe6:	d00b      	beq.n	8016000 <tcp_output+0x1bc>
 8015fe8:	687b      	ldr	r3, [r7, #4]
 8015fea:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015fec:	681b      	ldr	r3, [r3, #0]
 8015fee:	2b00      	cmp	r3, #0
 8015ff0:	d111      	bne.n	8016016 <tcp_output+0x1d2>
 8015ff2:	687b      	ldr	r3, [r7, #4]
 8015ff4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015ff6:	891a      	ldrh	r2, [r3, #8]
 8015ff8:	687b      	ldr	r3, [r7, #4]
 8015ffa:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8015ffc:	429a      	cmp	r2, r3
 8015ffe:	d20a      	bcs.n	8016016 <tcp_output+0x1d2>
 8016000:	687b      	ldr	r3, [r7, #4]
 8016002:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8016006:	2b00      	cmp	r3, #0
 8016008:	d005      	beq.n	8016016 <tcp_output+0x1d2>
 801600a:	687b      	ldr	r3, [r7, #4]
 801600c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8016010:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8016014:	d301      	bcc.n	801601a <tcp_output+0x1d6>
 8016016:	2301      	movs	r3, #1
 8016018:	e000      	b.n	801601c <tcp_output+0x1d8>
 801601a:	2300      	movs	r3, #0
 801601c:	2b00      	cmp	r3, #0
 801601e:	d106      	bne.n	801602e <tcp_output+0x1ea>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 8016020:	687b      	ldr	r3, [r7, #4]
 8016022:	8b5b      	ldrh	r3, [r3, #26]
 8016024:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8016028:	2b00      	cmp	r3, #0
 801602a:	f000 80e3 	beq.w	80161f4 <tcp_output+0x3b0>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 801602e:	687b      	ldr	r3, [r7, #4]
 8016030:	7d1b      	ldrb	r3, [r3, #20]
 8016032:	2b02      	cmp	r3, #2
 8016034:	d00d      	beq.n	8016052 <tcp_output+0x20e>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 8016036:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016038:	68db      	ldr	r3, [r3, #12]
 801603a:	899b      	ldrh	r3, [r3, #12]
 801603c:	b29c      	uxth	r4, r3
 801603e:	2010      	movs	r0, #16
 8016040:	f7f9 f8cb 	bl	800f1da <lwip_htons>
 8016044:	4603      	mov	r3, r0
 8016046:	461a      	mov	r2, r3
 8016048:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801604a:	68db      	ldr	r3, [r3, #12]
 801604c:	4322      	orrs	r2, r4
 801604e:	b292      	uxth	r2, r2
 8016050:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 8016052:	697a      	ldr	r2, [r7, #20]
 8016054:	6879      	ldr	r1, [r7, #4]
 8016056:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8016058:	f000 f908 	bl	801626c <tcp_output_segment>
 801605c:	4603      	mov	r3, r0
 801605e:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 8016060:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016064:	2b00      	cmp	r3, #0
 8016066:	d009      	beq.n	801607c <tcp_output+0x238>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8016068:	687b      	ldr	r3, [r7, #4]
 801606a:	8b5b      	ldrh	r3, [r3, #26]
 801606c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8016070:	b29a      	uxth	r2, r3
 8016072:	687b      	ldr	r3, [r7, #4]
 8016074:	835a      	strh	r2, [r3, #26]
      return err;
 8016076:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801607a:	e0d2      	b.n	8016222 <tcp_output+0x3de>
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 801607c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801607e:	681a      	ldr	r2, [r3, #0]
 8016080:	687b      	ldr	r3, [r7, #4]
 8016082:	66da      	str	r2, [r3, #108]	; 0x6c
    if (pcb->state != SYN_SENT) {
 8016084:	687b      	ldr	r3, [r7, #4]
 8016086:	7d1b      	ldrb	r3, [r3, #20]
 8016088:	2b02      	cmp	r3, #2
 801608a:	d006      	beq.n	801609a <tcp_output+0x256>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801608c:	687b      	ldr	r3, [r7, #4]
 801608e:	8b5b      	ldrh	r3, [r3, #26]
 8016090:	f023 0303 	bic.w	r3, r3, #3
 8016094:	b29a      	uxth	r2, r3
 8016096:	687b      	ldr	r3, [r7, #4]
 8016098:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801609a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801609c:	68db      	ldr	r3, [r3, #12]
 801609e:	685b      	ldr	r3, [r3, #4]
 80160a0:	4618      	mov	r0, r3
 80160a2:	f7f9 f8af 	bl	800f204 <lwip_htonl>
 80160a6:	4604      	mov	r4, r0
 80160a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80160aa:	891b      	ldrh	r3, [r3, #8]
 80160ac:	461d      	mov	r5, r3
 80160ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80160b0:	68db      	ldr	r3, [r3, #12]
 80160b2:	899b      	ldrh	r3, [r3, #12]
 80160b4:	b29b      	uxth	r3, r3
 80160b6:	4618      	mov	r0, r3
 80160b8:	f7f9 f88f 	bl	800f1da <lwip_htons>
 80160bc:	4603      	mov	r3, r0
 80160be:	b2db      	uxtb	r3, r3
 80160c0:	f003 0303 	and.w	r3, r3, #3
 80160c4:	2b00      	cmp	r3, #0
 80160c6:	d00d      	beq.n	80160e4 <tcp_output+0x2a0>
 80160c8:	2301      	movs	r3, #1
 80160ca:	e00c      	b.n	80160e6 <tcp_output+0x2a2>
 80160cc:	0801cf48 	.word	0x0801cf48
 80160d0:	0801d48c 	.word	0x0801d48c
 80160d4:	0801cf9c 	.word	0x0801cf9c
 80160d8:	0801d4a4 	.word	0x0801d4a4
 80160dc:	2001bc9c 	.word	0x2001bc9c
 80160e0:	0801d4cc 	.word	0x0801d4cc
 80160e4:	2300      	movs	r3, #0
 80160e6:	442b      	add	r3, r5
 80160e8:	4423      	add	r3, r4
 80160ea:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 80160ec:	687b      	ldr	r3, [r7, #4]
 80160ee:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80160f0:	68bb      	ldr	r3, [r7, #8]
 80160f2:	1ad3      	subs	r3, r2, r3
 80160f4:	2b00      	cmp	r3, #0
 80160f6:	da02      	bge.n	80160fe <tcp_output+0x2ba>
      pcb->snd_nxt = snd_nxt;
 80160f8:	687b      	ldr	r3, [r7, #4]
 80160fa:	68ba      	ldr	r2, [r7, #8]
 80160fc:	651a      	str	r2, [r3, #80]	; 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 80160fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016100:	891b      	ldrh	r3, [r3, #8]
 8016102:	461c      	mov	r4, r3
 8016104:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016106:	68db      	ldr	r3, [r3, #12]
 8016108:	899b      	ldrh	r3, [r3, #12]
 801610a:	b29b      	uxth	r3, r3
 801610c:	4618      	mov	r0, r3
 801610e:	f7f9 f864 	bl	800f1da <lwip_htons>
 8016112:	4603      	mov	r3, r0
 8016114:	b2db      	uxtb	r3, r3
 8016116:	f003 0303 	and.w	r3, r3, #3
 801611a:	2b00      	cmp	r3, #0
 801611c:	d001      	beq.n	8016122 <tcp_output+0x2de>
 801611e:	2301      	movs	r3, #1
 8016120:	e000      	b.n	8016124 <tcp_output+0x2e0>
 8016122:	2300      	movs	r3, #0
 8016124:	4423      	add	r3, r4
 8016126:	2b00      	cmp	r3, #0
 8016128:	d049      	beq.n	80161be <tcp_output+0x37a>
      seg->next = NULL;
 801612a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801612c:	2200      	movs	r2, #0
 801612e:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 8016130:	687b      	ldr	r3, [r7, #4]
 8016132:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016134:	2b00      	cmp	r3, #0
 8016136:	d105      	bne.n	8016144 <tcp_output+0x300>
        pcb->unacked = seg;
 8016138:	687b      	ldr	r3, [r7, #4]
 801613a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801613c:	671a      	str	r2, [r3, #112]	; 0x70
        useg = seg;
 801613e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016140:	623b      	str	r3, [r7, #32]
 8016142:	e03f      	b.n	80161c4 <tcp_output+0x380>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 8016144:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016146:	68db      	ldr	r3, [r3, #12]
 8016148:	685b      	ldr	r3, [r3, #4]
 801614a:	4618      	mov	r0, r3
 801614c:	f7f9 f85a 	bl	800f204 <lwip_htonl>
 8016150:	4604      	mov	r4, r0
 8016152:	6a3b      	ldr	r3, [r7, #32]
 8016154:	68db      	ldr	r3, [r3, #12]
 8016156:	685b      	ldr	r3, [r3, #4]
 8016158:	4618      	mov	r0, r3
 801615a:	f7f9 f853 	bl	800f204 <lwip_htonl>
 801615e:	4603      	mov	r3, r0
 8016160:	1ae3      	subs	r3, r4, r3
 8016162:	2b00      	cmp	r3, #0
 8016164:	da24      	bge.n	80161b0 <tcp_output+0x36c>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 8016166:	687b      	ldr	r3, [r7, #4]
 8016168:	3370      	adds	r3, #112	; 0x70
 801616a:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 801616c:	e002      	b.n	8016174 <tcp_output+0x330>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 801616e:	69fb      	ldr	r3, [r7, #28]
 8016170:	681b      	ldr	r3, [r3, #0]
 8016172:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8016174:	69fb      	ldr	r3, [r7, #28]
 8016176:	681b      	ldr	r3, [r3, #0]
 8016178:	2b00      	cmp	r3, #0
 801617a:	d011      	beq.n	80161a0 <tcp_output+0x35c>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 801617c:	69fb      	ldr	r3, [r7, #28]
 801617e:	681b      	ldr	r3, [r3, #0]
 8016180:	68db      	ldr	r3, [r3, #12]
 8016182:	685b      	ldr	r3, [r3, #4]
 8016184:	4618      	mov	r0, r3
 8016186:	f7f9 f83d 	bl	800f204 <lwip_htonl>
 801618a:	4604      	mov	r4, r0
 801618c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801618e:	68db      	ldr	r3, [r3, #12]
 8016190:	685b      	ldr	r3, [r3, #4]
 8016192:	4618      	mov	r0, r3
 8016194:	f7f9 f836 	bl	800f204 <lwip_htonl>
 8016198:	4603      	mov	r3, r0
 801619a:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 801619c:	2b00      	cmp	r3, #0
 801619e:	dbe6      	blt.n	801616e <tcp_output+0x32a>
          }
          seg->next = (*cur_seg);
 80161a0:	69fb      	ldr	r3, [r7, #28]
 80161a2:	681a      	ldr	r2, [r3, #0]
 80161a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80161a6:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 80161a8:	69fb      	ldr	r3, [r7, #28]
 80161aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80161ac:	601a      	str	r2, [r3, #0]
 80161ae:	e009      	b.n	80161c4 <tcp_output+0x380>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 80161b0:	6a3b      	ldr	r3, [r7, #32]
 80161b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80161b4:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 80161b6:	6a3b      	ldr	r3, [r7, #32]
 80161b8:	681b      	ldr	r3, [r3, #0]
 80161ba:	623b      	str	r3, [r7, #32]
 80161bc:	e002      	b.n	80161c4 <tcp_output+0x380>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 80161be:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80161c0:	f7fb ff35 	bl	801202e <tcp_seg_free>
    }
    seg = pcb->unsent;
 80161c4:	687b      	ldr	r3, [r7, #4]
 80161c6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80161c8:	627b      	str	r3, [r7, #36]	; 0x24
  while (seg != NULL &&
 80161ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80161cc:	2b00      	cmp	r3, #0
 80161ce:	d012      	beq.n	80161f6 <tcp_output+0x3b2>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 80161d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80161d2:	68db      	ldr	r3, [r3, #12]
 80161d4:	685b      	ldr	r3, [r3, #4]
 80161d6:	4618      	mov	r0, r3
 80161d8:	f7f9 f814 	bl	800f204 <lwip_htonl>
 80161dc:	4602      	mov	r2, r0
 80161de:	687b      	ldr	r3, [r7, #4]
 80161e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80161e2:	1ad3      	subs	r3, r2, r3
 80161e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80161e6:	8912      	ldrh	r2, [r2, #8]
 80161e8:	4413      	add	r3, r2
  while (seg != NULL &&
 80161ea:	69ba      	ldr	r2, [r7, #24]
 80161ec:	429a      	cmp	r2, r3
 80161ee:	f4bf aed9 	bcs.w	8015fa4 <tcp_output+0x160>
 80161f2:	e000      	b.n	80161f6 <tcp_output+0x3b2>
      break;
 80161f4:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 80161f6:	687b      	ldr	r3, [r7, #4]
 80161f8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80161fa:	2b00      	cmp	r3, #0
 80161fc:	d108      	bne.n	8016210 <tcp_output+0x3cc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 80161fe:	687b      	ldr	r3, [r7, #4]
 8016200:	2200      	movs	r2, #0
 8016202:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
 8016206:	e004      	b.n	8016212 <tcp_output+0x3ce>
    goto output_done;
 8016208:	bf00      	nop
 801620a:	e002      	b.n	8016212 <tcp_output+0x3ce>
    goto output_done;
 801620c:	bf00      	nop
 801620e:	e000      	b.n	8016212 <tcp_output+0x3ce>
  }
#endif /* TCP_OVERSIZE */

output_done:
 8016210:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 8016212:	687b      	ldr	r3, [r7, #4]
 8016214:	8b5b      	ldrh	r3, [r3, #26]
 8016216:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 801621a:	b29a      	uxth	r2, r3
 801621c:	687b      	ldr	r3, [r7, #4]
 801621e:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 8016220:	2300      	movs	r3, #0
}
 8016222:	4618      	mov	r0, r3
 8016224:	3728      	adds	r7, #40	; 0x28
 8016226:	46bd      	mov	sp, r7
 8016228:	bdb0      	pop	{r4, r5, r7, pc}
 801622a:	bf00      	nop

0801622c <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 801622c:	b580      	push	{r7, lr}
 801622e:	b082      	sub	sp, #8
 8016230:	af00      	add	r7, sp, #0
 8016232:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 8016234:	687b      	ldr	r3, [r7, #4]
 8016236:	2b00      	cmp	r3, #0
 8016238:	d106      	bne.n	8016248 <tcp_output_segment_busy+0x1c>
 801623a:	4b09      	ldr	r3, [pc, #36]	; (8016260 <tcp_output_segment_busy+0x34>)
 801623c:	f240 529a 	movw	r2, #1434	; 0x59a
 8016240:	4908      	ldr	r1, [pc, #32]	; (8016264 <tcp_output_segment_busy+0x38>)
 8016242:	4809      	ldr	r0, [pc, #36]	; (8016268 <tcp_output_segment_busy+0x3c>)
 8016244:	f003 ff4c 	bl	801a0e0 <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 8016248:	687b      	ldr	r3, [r7, #4]
 801624a:	685b      	ldr	r3, [r3, #4]
 801624c:	7b9b      	ldrb	r3, [r3, #14]
 801624e:	2b01      	cmp	r3, #1
 8016250:	d001      	beq.n	8016256 <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 8016252:	2301      	movs	r3, #1
 8016254:	e000      	b.n	8016258 <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 8016256:	2300      	movs	r3, #0
}
 8016258:	4618      	mov	r0, r3
 801625a:	3708      	adds	r7, #8
 801625c:	46bd      	mov	sp, r7
 801625e:	bd80      	pop	{r7, pc}
 8016260:	0801cf48 	.word	0x0801cf48
 8016264:	0801d4e4 	.word	0x0801d4e4
 8016268:	0801cf9c 	.word	0x0801cf9c

0801626c <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 801626c:	b5b0      	push	{r4, r5, r7, lr}
 801626e:	b08c      	sub	sp, #48	; 0x30
 8016270:	af04      	add	r7, sp, #16
 8016272:	60f8      	str	r0, [r7, #12]
 8016274:	60b9      	str	r1, [r7, #8]
 8016276:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 8016278:	68fb      	ldr	r3, [r7, #12]
 801627a:	2b00      	cmp	r3, #0
 801627c:	d106      	bne.n	801628c <tcp_output_segment+0x20>
 801627e:	4b63      	ldr	r3, [pc, #396]	; (801640c <tcp_output_segment+0x1a0>)
 8016280:	f44f 62b7 	mov.w	r2, #1464	; 0x5b8
 8016284:	4962      	ldr	r1, [pc, #392]	; (8016410 <tcp_output_segment+0x1a4>)
 8016286:	4863      	ldr	r0, [pc, #396]	; (8016414 <tcp_output_segment+0x1a8>)
 8016288:	f003 ff2a 	bl	801a0e0 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 801628c:	68bb      	ldr	r3, [r7, #8]
 801628e:	2b00      	cmp	r3, #0
 8016290:	d106      	bne.n	80162a0 <tcp_output_segment+0x34>
 8016292:	4b5e      	ldr	r3, [pc, #376]	; (801640c <tcp_output_segment+0x1a0>)
 8016294:	f240 52b9 	movw	r2, #1465	; 0x5b9
 8016298:	495f      	ldr	r1, [pc, #380]	; (8016418 <tcp_output_segment+0x1ac>)
 801629a:	485e      	ldr	r0, [pc, #376]	; (8016414 <tcp_output_segment+0x1a8>)
 801629c:	f003 ff20 	bl	801a0e0 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 80162a0:	687b      	ldr	r3, [r7, #4]
 80162a2:	2b00      	cmp	r3, #0
 80162a4:	d106      	bne.n	80162b4 <tcp_output_segment+0x48>
 80162a6:	4b59      	ldr	r3, [pc, #356]	; (801640c <tcp_output_segment+0x1a0>)
 80162a8:	f240 52ba 	movw	r2, #1466	; 0x5ba
 80162ac:	495b      	ldr	r1, [pc, #364]	; (801641c <tcp_output_segment+0x1b0>)
 80162ae:	4859      	ldr	r0, [pc, #356]	; (8016414 <tcp_output_segment+0x1a8>)
 80162b0:	f003 ff16 	bl	801a0e0 <iprintf>

  if (tcp_output_segment_busy(seg)) {
 80162b4:	68f8      	ldr	r0, [r7, #12]
 80162b6:	f7ff ffb9 	bl	801622c <tcp_output_segment_busy>
 80162ba:	4603      	mov	r3, r0
 80162bc:	2b00      	cmp	r3, #0
 80162be:	d001      	beq.n	80162c4 <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 80162c0:	2300      	movs	r3, #0
 80162c2:	e09f      	b.n	8016404 <tcp_output_segment+0x198>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 80162c4:	68bb      	ldr	r3, [r7, #8]
 80162c6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80162c8:	68fb      	ldr	r3, [r7, #12]
 80162ca:	68dc      	ldr	r4, [r3, #12]
 80162cc:	4610      	mov	r0, r2
 80162ce:	f7f8 ff99 	bl	800f204 <lwip_htonl>
 80162d2:	4603      	mov	r3, r0
 80162d4:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 80162d6:	68bb      	ldr	r3, [r7, #8]
 80162d8:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 80162da:	68fb      	ldr	r3, [r7, #12]
 80162dc:	68dc      	ldr	r4, [r3, #12]
 80162de:	4610      	mov	r0, r2
 80162e0:	f7f8 ff7b 	bl	800f1da <lwip_htons>
 80162e4:	4603      	mov	r3, r0
 80162e6:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 80162e8:	68bb      	ldr	r3, [r7, #8]
 80162ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80162ec:	68ba      	ldr	r2, [r7, #8]
 80162ee:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 80162f0:	441a      	add	r2, r3
 80162f2:	68bb      	ldr	r3, [r7, #8]
 80162f4:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 80162f6:	68fb      	ldr	r3, [r7, #12]
 80162f8:	68db      	ldr	r3, [r3, #12]
 80162fa:	3314      	adds	r3, #20
 80162fc:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 80162fe:	68fb      	ldr	r3, [r7, #12]
 8016300:	7a9b      	ldrb	r3, [r3, #10]
 8016302:	f003 0301 	and.w	r3, r3, #1
 8016306:	2b00      	cmp	r3, #0
 8016308:	d015      	beq.n	8016336 <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 801630a:	68bb      	ldr	r3, [r7, #8]
 801630c:	3304      	adds	r3, #4
 801630e:	461a      	mov	r2, r3
 8016310:	6879      	ldr	r1, [r7, #4]
 8016312:	f240 30ca 	movw	r0, #970	; 0x3ca
 8016316:	f7fc fa31 	bl	801277c <tcp_eff_send_mss_netif>
 801631a:	4603      	mov	r3, r0
 801631c:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 801631e:	8b7b      	ldrh	r3, [r7, #26]
 8016320:	f043 7301 	orr.w	r3, r3, #33816576	; 0x2040000
 8016324:	4618      	mov	r0, r3
 8016326:	f7f8 ff6d 	bl	800f204 <lwip_htonl>
 801632a:	4602      	mov	r2, r0
 801632c:	69fb      	ldr	r3, [r7, #28]
 801632e:	601a      	str	r2, [r3, #0]
    opts += 1;
 8016330:	69fb      	ldr	r3, [r7, #28]
 8016332:	3304      	adds	r3, #4
 8016334:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 8016336:	68bb      	ldr	r3, [r7, #8]
 8016338:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 801633c:	2b00      	cmp	r3, #0
 801633e:	da02      	bge.n	8016346 <tcp_output_segment+0xda>
    pcb->rtime = 0;
 8016340:	68bb      	ldr	r3, [r7, #8]
 8016342:	2200      	movs	r2, #0
 8016344:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  if (pcb->rttest == 0) {
 8016346:	68bb      	ldr	r3, [r7, #8]
 8016348:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801634a:	2b00      	cmp	r3, #0
 801634c:	d10c      	bne.n	8016368 <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 801634e:	4b34      	ldr	r3, [pc, #208]	; (8016420 <tcp_output_segment+0x1b4>)
 8016350:	681a      	ldr	r2, [r3, #0]
 8016352:	68bb      	ldr	r3, [r7, #8]
 8016354:	635a      	str	r2, [r3, #52]	; 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 8016356:	68fb      	ldr	r3, [r7, #12]
 8016358:	68db      	ldr	r3, [r3, #12]
 801635a:	685b      	ldr	r3, [r3, #4]
 801635c:	4618      	mov	r0, r3
 801635e:	f7f8 ff51 	bl	800f204 <lwip_htonl>
 8016362:	4602      	mov	r2, r0
 8016364:	68bb      	ldr	r3, [r7, #8]
 8016366:	639a      	str	r2, [r3, #56]	; 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 8016368:	68fb      	ldr	r3, [r7, #12]
 801636a:	68da      	ldr	r2, [r3, #12]
 801636c:	68fb      	ldr	r3, [r7, #12]
 801636e:	685b      	ldr	r3, [r3, #4]
 8016370:	685b      	ldr	r3, [r3, #4]
 8016372:	1ad3      	subs	r3, r2, r3
 8016374:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 8016376:	68fb      	ldr	r3, [r7, #12]
 8016378:	685b      	ldr	r3, [r3, #4]
 801637a:	8959      	ldrh	r1, [r3, #10]
 801637c:	68fb      	ldr	r3, [r7, #12]
 801637e:	685b      	ldr	r3, [r3, #4]
 8016380:	8b3a      	ldrh	r2, [r7, #24]
 8016382:	1a8a      	subs	r2, r1, r2
 8016384:	b292      	uxth	r2, r2
 8016386:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 8016388:	68fb      	ldr	r3, [r7, #12]
 801638a:	685b      	ldr	r3, [r3, #4]
 801638c:	8919      	ldrh	r1, [r3, #8]
 801638e:	68fb      	ldr	r3, [r7, #12]
 8016390:	685b      	ldr	r3, [r3, #4]
 8016392:	8b3a      	ldrh	r2, [r7, #24]
 8016394:	1a8a      	subs	r2, r1, r2
 8016396:	b292      	uxth	r2, r2
 8016398:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 801639a:	68fb      	ldr	r3, [r7, #12]
 801639c:	685b      	ldr	r3, [r3, #4]
 801639e:	68fa      	ldr	r2, [r7, #12]
 80163a0:	68d2      	ldr	r2, [r2, #12]
 80163a2:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 80163a4:	68fb      	ldr	r3, [r7, #12]
 80163a6:	68db      	ldr	r3, [r3, #12]
 80163a8:	2200      	movs	r2, #0
 80163aa:	741a      	strb	r2, [r3, #16]
 80163ac:	2200      	movs	r2, #0
 80163ae:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 80163b0:	68fb      	ldr	r3, [r7, #12]
 80163b2:	68db      	ldr	r3, [r3, #12]
 80163b4:	f103 0214 	add.w	r2, r3, #20
 80163b8:	68fb      	ldr	r3, [r7, #12]
 80163ba:	7a9b      	ldrb	r3, [r3, #10]
 80163bc:	009b      	lsls	r3, r3, #2
 80163be:	f003 0304 	and.w	r3, r3, #4
 80163c2:	4413      	add	r3, r2
 80163c4:	69fa      	ldr	r2, [r7, #28]
 80163c6:	429a      	cmp	r2, r3
 80163c8:	d006      	beq.n	80163d8 <tcp_output_segment+0x16c>
 80163ca:	4b10      	ldr	r3, [pc, #64]	; (801640c <tcp_output_segment+0x1a0>)
 80163cc:	f240 621c 	movw	r2, #1564	; 0x61c
 80163d0:	4914      	ldr	r1, [pc, #80]	; (8016424 <tcp_output_segment+0x1b8>)
 80163d2:	4810      	ldr	r0, [pc, #64]	; (8016414 <tcp_output_segment+0x1a8>)
 80163d4:	f003 fe84 	bl	801a0e0 <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 80163d8:	68fb      	ldr	r3, [r7, #12]
 80163da:	6858      	ldr	r0, [r3, #4]
 80163dc:	68b9      	ldr	r1, [r7, #8]
 80163de:	68bb      	ldr	r3, [r7, #8]
 80163e0:	1d1c      	adds	r4, r3, #4
 80163e2:	68bb      	ldr	r3, [r7, #8]
 80163e4:	7add      	ldrb	r5, [r3, #11]
 80163e6:	68bb      	ldr	r3, [r7, #8]
 80163e8:	7a9b      	ldrb	r3, [r3, #10]
 80163ea:	687a      	ldr	r2, [r7, #4]
 80163ec:	9202      	str	r2, [sp, #8]
 80163ee:	2206      	movs	r2, #6
 80163f0:	9201      	str	r2, [sp, #4]
 80163f2:	9300      	str	r3, [sp, #0]
 80163f4:	462b      	mov	r3, r5
 80163f6:	4622      	mov	r2, r4
 80163f8:	f002 fa36 	bl	8018868 <ip4_output_if>
 80163fc:	4603      	mov	r3, r0
 80163fe:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 8016400:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8016404:	4618      	mov	r0, r3
 8016406:	3720      	adds	r7, #32
 8016408:	46bd      	mov	sp, r7
 801640a:	bdb0      	pop	{r4, r5, r7, pc}
 801640c:	0801cf48 	.word	0x0801cf48
 8016410:	0801d50c 	.word	0x0801d50c
 8016414:	0801cf9c 	.word	0x0801cf9c
 8016418:	0801d52c 	.word	0x0801d52c
 801641c:	0801d54c 	.word	0x0801d54c
 8016420:	2001bc8c 	.word	0x2001bc8c
 8016424:	0801d570 	.word	0x0801d570

08016428 <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 8016428:	b5b0      	push	{r4, r5, r7, lr}
 801642a:	b084      	sub	sp, #16
 801642c:	af00      	add	r7, sp, #0
 801642e:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 8016430:	687b      	ldr	r3, [r7, #4]
 8016432:	2b00      	cmp	r3, #0
 8016434:	d106      	bne.n	8016444 <tcp_rexmit_rto_prepare+0x1c>
 8016436:	4b31      	ldr	r3, [pc, #196]	; (80164fc <tcp_rexmit_rto_prepare+0xd4>)
 8016438:	f240 6263 	movw	r2, #1635	; 0x663
 801643c:	4930      	ldr	r1, [pc, #192]	; (8016500 <tcp_rexmit_rto_prepare+0xd8>)
 801643e:	4831      	ldr	r0, [pc, #196]	; (8016504 <tcp_rexmit_rto_prepare+0xdc>)
 8016440:	f003 fe4e 	bl	801a0e0 <iprintf>

  if (pcb->unacked == NULL) {
 8016444:	687b      	ldr	r3, [r7, #4]
 8016446:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016448:	2b00      	cmp	r3, #0
 801644a:	d102      	bne.n	8016452 <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 801644c:	f06f 0305 	mvn.w	r3, #5
 8016450:	e050      	b.n	80164f4 <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8016452:	687b      	ldr	r3, [r7, #4]
 8016454:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016456:	60fb      	str	r3, [r7, #12]
 8016458:	e00b      	b.n	8016472 <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 801645a:	68f8      	ldr	r0, [r7, #12]
 801645c:	f7ff fee6 	bl	801622c <tcp_output_segment_busy>
 8016460:	4603      	mov	r3, r0
 8016462:	2b00      	cmp	r3, #0
 8016464:	d002      	beq.n	801646c <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 8016466:	f06f 0305 	mvn.w	r3, #5
 801646a:	e043      	b.n	80164f4 <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 801646c:	68fb      	ldr	r3, [r7, #12]
 801646e:	681b      	ldr	r3, [r3, #0]
 8016470:	60fb      	str	r3, [r7, #12]
 8016472:	68fb      	ldr	r3, [r7, #12]
 8016474:	681b      	ldr	r3, [r3, #0]
 8016476:	2b00      	cmp	r3, #0
 8016478:	d1ef      	bne.n	801645a <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 801647a:	68f8      	ldr	r0, [r7, #12]
 801647c:	f7ff fed6 	bl	801622c <tcp_output_segment_busy>
 8016480:	4603      	mov	r3, r0
 8016482:	2b00      	cmp	r3, #0
 8016484:	d002      	beq.n	801648c <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 8016486:	f06f 0305 	mvn.w	r3, #5
 801648a:	e033      	b.n	80164f4 <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 801648c:	687b      	ldr	r3, [r7, #4]
 801648e:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8016490:	68fb      	ldr	r3, [r7, #12]
 8016492:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 8016494:	687b      	ldr	r3, [r7, #4]
 8016496:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8016498:	687b      	ldr	r3, [r7, #4]
 801649a:	66da      	str	r2, [r3, #108]	; 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 801649c:	687b      	ldr	r3, [r7, #4]
 801649e:	2200      	movs	r2, #0
 80164a0:	671a      	str	r2, [r3, #112]	; 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 80164a2:	687b      	ldr	r3, [r7, #4]
 80164a4:	8b5b      	ldrh	r3, [r3, #26]
 80164a6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80164aa:	b29a      	uxth	r2, r3
 80164ac:	687b      	ldr	r3, [r7, #4]
 80164ae:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 80164b0:	68fb      	ldr	r3, [r7, #12]
 80164b2:	68db      	ldr	r3, [r3, #12]
 80164b4:	685b      	ldr	r3, [r3, #4]
 80164b6:	4618      	mov	r0, r3
 80164b8:	f7f8 fea4 	bl	800f204 <lwip_htonl>
 80164bc:	4604      	mov	r4, r0
 80164be:	68fb      	ldr	r3, [r7, #12]
 80164c0:	891b      	ldrh	r3, [r3, #8]
 80164c2:	461d      	mov	r5, r3
 80164c4:	68fb      	ldr	r3, [r7, #12]
 80164c6:	68db      	ldr	r3, [r3, #12]
 80164c8:	899b      	ldrh	r3, [r3, #12]
 80164ca:	b29b      	uxth	r3, r3
 80164cc:	4618      	mov	r0, r3
 80164ce:	f7f8 fe84 	bl	800f1da <lwip_htons>
 80164d2:	4603      	mov	r3, r0
 80164d4:	b2db      	uxtb	r3, r3
 80164d6:	f003 0303 	and.w	r3, r3, #3
 80164da:	2b00      	cmp	r3, #0
 80164dc:	d001      	beq.n	80164e2 <tcp_rexmit_rto_prepare+0xba>
 80164de:	2301      	movs	r3, #1
 80164e0:	e000      	b.n	80164e4 <tcp_rexmit_rto_prepare+0xbc>
 80164e2:	2300      	movs	r3, #0
 80164e4:	442b      	add	r3, r5
 80164e6:	18e2      	adds	r2, r4, r3
 80164e8:	687b      	ldr	r3, [r7, #4]
 80164ea:	64da      	str	r2, [r3, #76]	; 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 80164ec:	687b      	ldr	r3, [r7, #4]
 80164ee:	2200      	movs	r2, #0
 80164f0:	635a      	str	r2, [r3, #52]	; 0x34

  return ERR_OK;
 80164f2:	2300      	movs	r3, #0
}
 80164f4:	4618      	mov	r0, r3
 80164f6:	3710      	adds	r7, #16
 80164f8:	46bd      	mov	sp, r7
 80164fa:	bdb0      	pop	{r4, r5, r7, pc}
 80164fc:	0801cf48 	.word	0x0801cf48
 8016500:	0801d584 	.word	0x0801d584
 8016504:	0801cf9c 	.word	0x0801cf9c

08016508 <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 8016508:	b580      	push	{r7, lr}
 801650a:	b082      	sub	sp, #8
 801650c:	af00      	add	r7, sp, #0
 801650e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 8016510:	687b      	ldr	r3, [r7, #4]
 8016512:	2b00      	cmp	r3, #0
 8016514:	d106      	bne.n	8016524 <tcp_rexmit_rto_commit+0x1c>
 8016516:	4b0d      	ldr	r3, [pc, #52]	; (801654c <tcp_rexmit_rto_commit+0x44>)
 8016518:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 801651c:	490c      	ldr	r1, [pc, #48]	; (8016550 <tcp_rexmit_rto_commit+0x48>)
 801651e:	480d      	ldr	r0, [pc, #52]	; (8016554 <tcp_rexmit_rto_commit+0x4c>)
 8016520:	f003 fdde 	bl	801a0e0 <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 8016524:	687b      	ldr	r3, [r7, #4]
 8016526:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801652a:	2bff      	cmp	r3, #255	; 0xff
 801652c:	d007      	beq.n	801653e <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 801652e:	687b      	ldr	r3, [r7, #4]
 8016530:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8016534:	3301      	adds	r3, #1
 8016536:	b2da      	uxtb	r2, r3
 8016538:	687b      	ldr	r3, [r7, #4]
 801653a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 801653e:	6878      	ldr	r0, [r7, #4]
 8016540:	f7ff fc80 	bl	8015e44 <tcp_output>
}
 8016544:	bf00      	nop
 8016546:	3708      	adds	r7, #8
 8016548:	46bd      	mov	sp, r7
 801654a:	bd80      	pop	{r7, pc}
 801654c:	0801cf48 	.word	0x0801cf48
 8016550:	0801d5a8 	.word	0x0801d5a8
 8016554:	0801cf9c 	.word	0x0801cf9c

08016558 <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 8016558:	b580      	push	{r7, lr}
 801655a:	b082      	sub	sp, #8
 801655c:	af00      	add	r7, sp, #0
 801655e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 8016560:	687b      	ldr	r3, [r7, #4]
 8016562:	2b00      	cmp	r3, #0
 8016564:	d106      	bne.n	8016574 <tcp_rexmit_rto+0x1c>
 8016566:	4b0a      	ldr	r3, [pc, #40]	; (8016590 <tcp_rexmit_rto+0x38>)
 8016568:	f240 62ad 	movw	r2, #1709	; 0x6ad
 801656c:	4909      	ldr	r1, [pc, #36]	; (8016594 <tcp_rexmit_rto+0x3c>)
 801656e:	480a      	ldr	r0, [pc, #40]	; (8016598 <tcp_rexmit_rto+0x40>)
 8016570:	f003 fdb6 	bl	801a0e0 <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 8016574:	6878      	ldr	r0, [r7, #4]
 8016576:	f7ff ff57 	bl	8016428 <tcp_rexmit_rto_prepare>
 801657a:	4603      	mov	r3, r0
 801657c:	2b00      	cmp	r3, #0
 801657e:	d102      	bne.n	8016586 <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 8016580:	6878      	ldr	r0, [r7, #4]
 8016582:	f7ff ffc1 	bl	8016508 <tcp_rexmit_rto_commit>
  }
}
 8016586:	bf00      	nop
 8016588:	3708      	adds	r7, #8
 801658a:	46bd      	mov	sp, r7
 801658c:	bd80      	pop	{r7, pc}
 801658e:	bf00      	nop
 8016590:	0801cf48 	.word	0x0801cf48
 8016594:	0801d5cc 	.word	0x0801d5cc
 8016598:	0801cf9c 	.word	0x0801cf9c

0801659c <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 801659c:	b590      	push	{r4, r7, lr}
 801659e:	b085      	sub	sp, #20
 80165a0:	af00      	add	r7, sp, #0
 80165a2:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 80165a4:	687b      	ldr	r3, [r7, #4]
 80165a6:	2b00      	cmp	r3, #0
 80165a8:	d106      	bne.n	80165b8 <tcp_rexmit+0x1c>
 80165aa:	4b2f      	ldr	r3, [pc, #188]	; (8016668 <tcp_rexmit+0xcc>)
 80165ac:	f240 62c1 	movw	r2, #1729	; 0x6c1
 80165b0:	492e      	ldr	r1, [pc, #184]	; (801666c <tcp_rexmit+0xd0>)
 80165b2:	482f      	ldr	r0, [pc, #188]	; (8016670 <tcp_rexmit+0xd4>)
 80165b4:	f003 fd94 	bl	801a0e0 <iprintf>

  if (pcb->unacked == NULL) {
 80165b8:	687b      	ldr	r3, [r7, #4]
 80165ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80165bc:	2b00      	cmp	r3, #0
 80165be:	d102      	bne.n	80165c6 <tcp_rexmit+0x2a>
    return ERR_VAL;
 80165c0:	f06f 0305 	mvn.w	r3, #5
 80165c4:	e04c      	b.n	8016660 <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 80165c6:	687b      	ldr	r3, [r7, #4]
 80165c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80165ca:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 80165cc:	68b8      	ldr	r0, [r7, #8]
 80165ce:	f7ff fe2d 	bl	801622c <tcp_output_segment_busy>
 80165d2:	4603      	mov	r3, r0
 80165d4:	2b00      	cmp	r3, #0
 80165d6:	d002      	beq.n	80165de <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 80165d8:	f06f 0305 	mvn.w	r3, #5
 80165dc:	e040      	b.n	8016660 <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 80165de:	68bb      	ldr	r3, [r7, #8]
 80165e0:	681a      	ldr	r2, [r3, #0]
 80165e2:	687b      	ldr	r3, [r7, #4]
 80165e4:	671a      	str	r2, [r3, #112]	; 0x70

  cur_seg = &(pcb->unsent);
 80165e6:	687b      	ldr	r3, [r7, #4]
 80165e8:	336c      	adds	r3, #108	; 0x6c
 80165ea:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 80165ec:	e002      	b.n	80165f4 <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 80165ee:	68fb      	ldr	r3, [r7, #12]
 80165f0:	681b      	ldr	r3, [r3, #0]
 80165f2:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 80165f4:	68fb      	ldr	r3, [r7, #12]
 80165f6:	681b      	ldr	r3, [r3, #0]
 80165f8:	2b00      	cmp	r3, #0
 80165fa:	d011      	beq.n	8016620 <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 80165fc:	68fb      	ldr	r3, [r7, #12]
 80165fe:	681b      	ldr	r3, [r3, #0]
 8016600:	68db      	ldr	r3, [r3, #12]
 8016602:	685b      	ldr	r3, [r3, #4]
 8016604:	4618      	mov	r0, r3
 8016606:	f7f8 fdfd 	bl	800f204 <lwip_htonl>
 801660a:	4604      	mov	r4, r0
 801660c:	68bb      	ldr	r3, [r7, #8]
 801660e:	68db      	ldr	r3, [r3, #12]
 8016610:	685b      	ldr	r3, [r3, #4]
 8016612:	4618      	mov	r0, r3
 8016614:	f7f8 fdf6 	bl	800f204 <lwip_htonl>
 8016618:	4603      	mov	r3, r0
 801661a:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 801661c:	2b00      	cmp	r3, #0
 801661e:	dbe6      	blt.n	80165ee <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 8016620:	68fb      	ldr	r3, [r7, #12]
 8016622:	681a      	ldr	r2, [r3, #0]
 8016624:	68bb      	ldr	r3, [r7, #8]
 8016626:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 8016628:	68fb      	ldr	r3, [r7, #12]
 801662a:	68ba      	ldr	r2, [r7, #8]
 801662c:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 801662e:	68bb      	ldr	r3, [r7, #8]
 8016630:	681b      	ldr	r3, [r3, #0]
 8016632:	2b00      	cmp	r3, #0
 8016634:	d103      	bne.n	801663e <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8016636:	687b      	ldr	r3, [r7, #4]
 8016638:	2200      	movs	r2, #0
 801663a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 801663e:	687b      	ldr	r3, [r7, #4]
 8016640:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8016644:	2bff      	cmp	r3, #255	; 0xff
 8016646:	d007      	beq.n	8016658 <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 8016648:	687b      	ldr	r3, [r7, #4]
 801664a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801664e:	3301      	adds	r3, #1
 8016650:	b2da      	uxtb	r2, r3
 8016652:	687b      	ldr	r3, [r7, #4]
 8016654:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 8016658:	687b      	ldr	r3, [r7, #4]
 801665a:	2200      	movs	r2, #0
 801665c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 801665e:	2300      	movs	r3, #0
}
 8016660:	4618      	mov	r0, r3
 8016662:	3714      	adds	r7, #20
 8016664:	46bd      	mov	sp, r7
 8016666:	bd90      	pop	{r4, r7, pc}
 8016668:	0801cf48 	.word	0x0801cf48
 801666c:	0801d5e8 	.word	0x0801d5e8
 8016670:	0801cf9c 	.word	0x0801cf9c

08016674 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 8016674:	b580      	push	{r7, lr}
 8016676:	b082      	sub	sp, #8
 8016678:	af00      	add	r7, sp, #0
 801667a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 801667c:	687b      	ldr	r3, [r7, #4]
 801667e:	2b00      	cmp	r3, #0
 8016680:	d106      	bne.n	8016690 <tcp_rexmit_fast+0x1c>
 8016682:	4b2a      	ldr	r3, [pc, #168]	; (801672c <tcp_rexmit_fast+0xb8>)
 8016684:	f240 62f9 	movw	r2, #1785	; 0x6f9
 8016688:	4929      	ldr	r1, [pc, #164]	; (8016730 <tcp_rexmit_fast+0xbc>)
 801668a:	482a      	ldr	r0, [pc, #168]	; (8016734 <tcp_rexmit_fast+0xc0>)
 801668c:	f003 fd28 	bl	801a0e0 <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 8016690:	687b      	ldr	r3, [r7, #4]
 8016692:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016694:	2b00      	cmp	r3, #0
 8016696:	d044      	beq.n	8016722 <tcp_rexmit_fast+0xae>
 8016698:	687b      	ldr	r3, [r7, #4]
 801669a:	8b5b      	ldrh	r3, [r3, #26]
 801669c:	f003 0304 	and.w	r3, r3, #4
 80166a0:	2b00      	cmp	r3, #0
 80166a2:	d13e      	bne.n	8016722 <tcp_rexmit_fast+0xae>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 80166a4:	6878      	ldr	r0, [r7, #4]
 80166a6:	f7ff ff79 	bl	801659c <tcp_rexmit>
 80166aa:	4603      	mov	r3, r0
 80166ac:	2b00      	cmp	r3, #0
 80166ae:	d138      	bne.n	8016722 <tcp_rexmit_fast+0xae>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 80166b0:	687b      	ldr	r3, [r7, #4]
 80166b2:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 80166b6:	687b      	ldr	r3, [r7, #4]
 80166b8:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80166bc:	4293      	cmp	r3, r2
 80166be:	bf28      	it	cs
 80166c0:	4613      	movcs	r3, r2
 80166c2:	b29b      	uxth	r3, r3
 80166c4:	0fda      	lsrs	r2, r3, #31
 80166c6:	4413      	add	r3, r2
 80166c8:	105b      	asrs	r3, r3, #1
 80166ca:	b29a      	uxth	r2, r3
 80166cc:	687b      	ldr	r3, [r7, #4]
 80166ce:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 80166d2:	687b      	ldr	r3, [r7, #4]
 80166d4:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 80166d8:	461a      	mov	r2, r3
 80166da:	687b      	ldr	r3, [r7, #4]
 80166dc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80166de:	005b      	lsls	r3, r3, #1
 80166e0:	429a      	cmp	r2, r3
 80166e2:	d206      	bcs.n	80166f2 <tcp_rexmit_fast+0x7e>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 80166e4:	687b      	ldr	r3, [r7, #4]
 80166e6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80166e8:	005b      	lsls	r3, r3, #1
 80166ea:	b29a      	uxth	r2, r3
 80166ec:	687b      	ldr	r3, [r7, #4]
 80166ee:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 80166f2:	687b      	ldr	r3, [r7, #4]
 80166f4:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 80166f8:	687b      	ldr	r3, [r7, #4]
 80166fa:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80166fc:	4619      	mov	r1, r3
 80166fe:	0049      	lsls	r1, r1, #1
 8016700:	440b      	add	r3, r1
 8016702:	b29b      	uxth	r3, r3
 8016704:	4413      	add	r3, r2
 8016706:	b29a      	uxth	r2, r3
 8016708:	687b      	ldr	r3, [r7, #4]
 801670a:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
      tcp_set_flags(pcb, TF_INFR);
 801670e:	687b      	ldr	r3, [r7, #4]
 8016710:	8b5b      	ldrh	r3, [r3, #26]
 8016712:	f043 0304 	orr.w	r3, r3, #4
 8016716:	b29a      	uxth	r2, r3
 8016718:	687b      	ldr	r3, [r7, #4]
 801671a:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 801671c:	687b      	ldr	r3, [r7, #4]
 801671e:	2200      	movs	r2, #0
 8016720:	861a      	strh	r2, [r3, #48]	; 0x30
    }
  }
}
 8016722:	bf00      	nop
 8016724:	3708      	adds	r7, #8
 8016726:	46bd      	mov	sp, r7
 8016728:	bd80      	pop	{r7, pc}
 801672a:	bf00      	nop
 801672c:	0801cf48 	.word	0x0801cf48
 8016730:	0801d600 	.word	0x0801d600
 8016734:	0801cf9c 	.word	0x0801cf9c

08016738 <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 8016738:	b580      	push	{r7, lr}
 801673a:	b086      	sub	sp, #24
 801673c:	af00      	add	r7, sp, #0
 801673e:	60f8      	str	r0, [r7, #12]
 8016740:	607b      	str	r3, [r7, #4]
 8016742:	460b      	mov	r3, r1
 8016744:	817b      	strh	r3, [r7, #10]
 8016746:	4613      	mov	r3, r2
 8016748:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 801674a:	897a      	ldrh	r2, [r7, #10]
 801674c:	893b      	ldrh	r3, [r7, #8]
 801674e:	4413      	add	r3, r2
 8016750:	b29b      	uxth	r3, r3
 8016752:	3314      	adds	r3, #20
 8016754:	b29b      	uxth	r3, r3
 8016756:	f44f 7220 	mov.w	r2, #640	; 0x280
 801675a:	4619      	mov	r1, r3
 801675c:	2022      	movs	r0, #34	; 0x22
 801675e:	f7f9 fd1b 	bl	8010198 <pbuf_alloc>
 8016762:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 8016764:	697b      	ldr	r3, [r7, #20]
 8016766:	2b00      	cmp	r3, #0
 8016768:	d04d      	beq.n	8016806 <tcp_output_alloc_header_common+0xce>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 801676a:	897b      	ldrh	r3, [r7, #10]
 801676c:	3313      	adds	r3, #19
 801676e:	697a      	ldr	r2, [r7, #20]
 8016770:	8952      	ldrh	r2, [r2, #10]
 8016772:	4293      	cmp	r3, r2
 8016774:	db06      	blt.n	8016784 <tcp_output_alloc_header_common+0x4c>
 8016776:	4b26      	ldr	r3, [pc, #152]	; (8016810 <tcp_output_alloc_header_common+0xd8>)
 8016778:	f240 7223 	movw	r2, #1827	; 0x723
 801677c:	4925      	ldr	r1, [pc, #148]	; (8016814 <tcp_output_alloc_header_common+0xdc>)
 801677e:	4826      	ldr	r0, [pc, #152]	; (8016818 <tcp_output_alloc_header_common+0xe0>)
 8016780:	f003 fcae 	bl	801a0e0 <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 8016784:	697b      	ldr	r3, [r7, #20]
 8016786:	685b      	ldr	r3, [r3, #4]
 8016788:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 801678a:	8c3b      	ldrh	r3, [r7, #32]
 801678c:	4618      	mov	r0, r3
 801678e:	f7f8 fd24 	bl	800f1da <lwip_htons>
 8016792:	4603      	mov	r3, r0
 8016794:	461a      	mov	r2, r3
 8016796:	693b      	ldr	r3, [r7, #16]
 8016798:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 801679a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801679c:	4618      	mov	r0, r3
 801679e:	f7f8 fd1c 	bl	800f1da <lwip_htons>
 80167a2:	4603      	mov	r3, r0
 80167a4:	461a      	mov	r2, r3
 80167a6:	693b      	ldr	r3, [r7, #16]
 80167a8:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 80167aa:	693b      	ldr	r3, [r7, #16]
 80167ac:	687a      	ldr	r2, [r7, #4]
 80167ae:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 80167b0:	68f8      	ldr	r0, [r7, #12]
 80167b2:	f7f8 fd27 	bl	800f204 <lwip_htonl>
 80167b6:	4602      	mov	r2, r0
 80167b8:	693b      	ldr	r3, [r7, #16]
 80167ba:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 80167bc:	897b      	ldrh	r3, [r7, #10]
 80167be:	089b      	lsrs	r3, r3, #2
 80167c0:	b29b      	uxth	r3, r3
 80167c2:	3305      	adds	r3, #5
 80167c4:	b29b      	uxth	r3, r3
 80167c6:	031b      	lsls	r3, r3, #12
 80167c8:	b29a      	uxth	r2, r3
 80167ca:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80167ce:	b29b      	uxth	r3, r3
 80167d0:	4313      	orrs	r3, r2
 80167d2:	b29b      	uxth	r3, r3
 80167d4:	4618      	mov	r0, r3
 80167d6:	f7f8 fd00 	bl	800f1da <lwip_htons>
 80167da:	4603      	mov	r3, r0
 80167dc:	461a      	mov	r2, r3
 80167de:	693b      	ldr	r3, [r7, #16]
 80167e0:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 80167e2:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80167e4:	4618      	mov	r0, r3
 80167e6:	f7f8 fcf8 	bl	800f1da <lwip_htons>
 80167ea:	4603      	mov	r3, r0
 80167ec:	461a      	mov	r2, r3
 80167ee:	693b      	ldr	r3, [r7, #16]
 80167f0:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 80167f2:	693b      	ldr	r3, [r7, #16]
 80167f4:	2200      	movs	r2, #0
 80167f6:	741a      	strb	r2, [r3, #16]
 80167f8:	2200      	movs	r2, #0
 80167fa:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 80167fc:	693b      	ldr	r3, [r7, #16]
 80167fe:	2200      	movs	r2, #0
 8016800:	749a      	strb	r2, [r3, #18]
 8016802:	2200      	movs	r2, #0
 8016804:	74da      	strb	r2, [r3, #19]
  }
  return p;
 8016806:	697b      	ldr	r3, [r7, #20]
}
 8016808:	4618      	mov	r0, r3
 801680a:	3718      	adds	r7, #24
 801680c:	46bd      	mov	sp, r7
 801680e:	bd80      	pop	{r7, pc}
 8016810:	0801cf48 	.word	0x0801cf48
 8016814:	0801d620 	.word	0x0801d620
 8016818:	0801cf9c 	.word	0x0801cf9c

0801681c <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 801681c:	b5b0      	push	{r4, r5, r7, lr}
 801681e:	b08a      	sub	sp, #40	; 0x28
 8016820:	af04      	add	r7, sp, #16
 8016822:	60f8      	str	r0, [r7, #12]
 8016824:	607b      	str	r3, [r7, #4]
 8016826:	460b      	mov	r3, r1
 8016828:	817b      	strh	r3, [r7, #10]
 801682a:	4613      	mov	r3, r2
 801682c:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 801682e:	68fb      	ldr	r3, [r7, #12]
 8016830:	2b00      	cmp	r3, #0
 8016832:	d106      	bne.n	8016842 <tcp_output_alloc_header+0x26>
 8016834:	4b15      	ldr	r3, [pc, #84]	; (801688c <tcp_output_alloc_header+0x70>)
 8016836:	f240 7242 	movw	r2, #1858	; 0x742
 801683a:	4915      	ldr	r1, [pc, #84]	; (8016890 <tcp_output_alloc_header+0x74>)
 801683c:	4815      	ldr	r0, [pc, #84]	; (8016894 <tcp_output_alloc_header+0x78>)
 801683e:	f003 fc4f 	bl	801a0e0 <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 8016842:	68fb      	ldr	r3, [r7, #12]
 8016844:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8016846:	68fb      	ldr	r3, [r7, #12]
 8016848:	8adb      	ldrh	r3, [r3, #22]
 801684a:	68fa      	ldr	r2, [r7, #12]
 801684c:	8b12      	ldrh	r2, [r2, #24]
 801684e:	68f9      	ldr	r1, [r7, #12]
 8016850:	8d49      	ldrh	r1, [r1, #42]	; 0x2a
 8016852:	893d      	ldrh	r5, [r7, #8]
 8016854:	897c      	ldrh	r4, [r7, #10]
 8016856:	9103      	str	r1, [sp, #12]
 8016858:	2110      	movs	r1, #16
 801685a:	9102      	str	r1, [sp, #8]
 801685c:	9201      	str	r2, [sp, #4]
 801685e:	9300      	str	r3, [sp, #0]
 8016860:	687b      	ldr	r3, [r7, #4]
 8016862:	462a      	mov	r2, r5
 8016864:	4621      	mov	r1, r4
 8016866:	f7ff ff67 	bl	8016738 <tcp_output_alloc_header_common>
 801686a:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 801686c:	697b      	ldr	r3, [r7, #20]
 801686e:	2b00      	cmp	r3, #0
 8016870:	d006      	beq.n	8016880 <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8016872:	68fb      	ldr	r3, [r7, #12]
 8016874:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016876:	68fa      	ldr	r2, [r7, #12]
 8016878:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 801687a:	441a      	add	r2, r3
 801687c:	68fb      	ldr	r3, [r7, #12]
 801687e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  return p;
 8016880:	697b      	ldr	r3, [r7, #20]
}
 8016882:	4618      	mov	r0, r3
 8016884:	3718      	adds	r7, #24
 8016886:	46bd      	mov	sp, r7
 8016888:	bdb0      	pop	{r4, r5, r7, pc}
 801688a:	bf00      	nop
 801688c:	0801cf48 	.word	0x0801cf48
 8016890:	0801d650 	.word	0x0801d650
 8016894:	0801cf9c 	.word	0x0801cf9c

08016898 <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 8016898:	b580      	push	{r7, lr}
 801689a:	b088      	sub	sp, #32
 801689c:	af00      	add	r7, sp, #0
 801689e:	60f8      	str	r0, [r7, #12]
 80168a0:	60b9      	str	r1, [r7, #8]
 80168a2:	4611      	mov	r1, r2
 80168a4:	461a      	mov	r2, r3
 80168a6:	460b      	mov	r3, r1
 80168a8:	71fb      	strb	r3, [r7, #7]
 80168aa:	4613      	mov	r3, r2
 80168ac:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 80168ae:	2300      	movs	r3, #0
 80168b0:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 80168b2:	68bb      	ldr	r3, [r7, #8]
 80168b4:	2b00      	cmp	r3, #0
 80168b6:	d106      	bne.n	80168c6 <tcp_output_fill_options+0x2e>
 80168b8:	4b13      	ldr	r3, [pc, #76]	; (8016908 <tcp_output_fill_options+0x70>)
 80168ba:	f240 7256 	movw	r2, #1878	; 0x756
 80168be:	4913      	ldr	r1, [pc, #76]	; (801690c <tcp_output_fill_options+0x74>)
 80168c0:	4813      	ldr	r0, [pc, #76]	; (8016910 <tcp_output_fill_options+0x78>)
 80168c2:	f003 fc0d 	bl	801a0e0 <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 80168c6:	68bb      	ldr	r3, [r7, #8]
 80168c8:	685b      	ldr	r3, [r3, #4]
 80168ca:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 80168cc:	69bb      	ldr	r3, [r7, #24]
 80168ce:	3314      	adds	r3, #20
 80168d0:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 80168d2:	69bb      	ldr	r3, [r7, #24]
 80168d4:	f103 0214 	add.w	r2, r3, #20
 80168d8:	8bfb      	ldrh	r3, [r7, #30]
 80168da:	009b      	lsls	r3, r3, #2
 80168dc:	4619      	mov	r1, r3
 80168de:	79fb      	ldrb	r3, [r7, #7]
 80168e0:	009b      	lsls	r3, r3, #2
 80168e2:	f003 0304 	and.w	r3, r3, #4
 80168e6:	440b      	add	r3, r1
 80168e8:	4413      	add	r3, r2
 80168ea:	697a      	ldr	r2, [r7, #20]
 80168ec:	429a      	cmp	r2, r3
 80168ee:	d006      	beq.n	80168fe <tcp_output_fill_options+0x66>
 80168f0:	4b05      	ldr	r3, [pc, #20]	; (8016908 <tcp_output_fill_options+0x70>)
 80168f2:	f240 7275 	movw	r2, #1909	; 0x775
 80168f6:	4907      	ldr	r1, [pc, #28]	; (8016914 <tcp_output_fill_options+0x7c>)
 80168f8:	4805      	ldr	r0, [pc, #20]	; (8016910 <tcp_output_fill_options+0x78>)
 80168fa:	f003 fbf1 	bl	801a0e0 <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 80168fe:	bf00      	nop
 8016900:	3720      	adds	r7, #32
 8016902:	46bd      	mov	sp, r7
 8016904:	bd80      	pop	{r7, pc}
 8016906:	bf00      	nop
 8016908:	0801cf48 	.word	0x0801cf48
 801690c:	0801d678 	.word	0x0801d678
 8016910:	0801cf9c 	.word	0x0801cf9c
 8016914:	0801d570 	.word	0x0801d570

08016918 <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 8016918:	b580      	push	{r7, lr}
 801691a:	b08a      	sub	sp, #40	; 0x28
 801691c:	af04      	add	r7, sp, #16
 801691e:	60f8      	str	r0, [r7, #12]
 8016920:	60b9      	str	r1, [r7, #8]
 8016922:	607a      	str	r2, [r7, #4]
 8016924:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 8016926:	68bb      	ldr	r3, [r7, #8]
 8016928:	2b00      	cmp	r3, #0
 801692a:	d106      	bne.n	801693a <tcp_output_control_segment+0x22>
 801692c:	4b1c      	ldr	r3, [pc, #112]	; (80169a0 <tcp_output_control_segment+0x88>)
 801692e:	f240 7287 	movw	r2, #1927	; 0x787
 8016932:	491c      	ldr	r1, [pc, #112]	; (80169a4 <tcp_output_control_segment+0x8c>)
 8016934:	481c      	ldr	r0, [pc, #112]	; (80169a8 <tcp_output_control_segment+0x90>)
 8016936:	f003 fbd3 	bl	801a0e0 <iprintf>

  netif = tcp_route(pcb, src, dst);
 801693a:	683a      	ldr	r2, [r7, #0]
 801693c:	6879      	ldr	r1, [r7, #4]
 801693e:	68f8      	ldr	r0, [r7, #12]
 8016940:	f7fe fae4 	bl	8014f0c <tcp_route>
 8016944:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 8016946:	693b      	ldr	r3, [r7, #16]
 8016948:	2b00      	cmp	r3, #0
 801694a:	d102      	bne.n	8016952 <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 801694c:	23fc      	movs	r3, #252	; 0xfc
 801694e:	75fb      	strb	r3, [r7, #23]
 8016950:	e01c      	b.n	801698c <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 8016952:	68fb      	ldr	r3, [r7, #12]
 8016954:	2b00      	cmp	r3, #0
 8016956:	d006      	beq.n	8016966 <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 8016958:	68fb      	ldr	r3, [r7, #12]
 801695a:	7adb      	ldrb	r3, [r3, #11]
 801695c:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 801695e:	68fb      	ldr	r3, [r7, #12]
 8016960:	7a9b      	ldrb	r3, [r3, #10]
 8016962:	757b      	strb	r3, [r7, #21]
 8016964:	e003      	b.n	801696e <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 8016966:	23ff      	movs	r3, #255	; 0xff
 8016968:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 801696a:	2300      	movs	r3, #0
 801696c:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 801696e:	7dba      	ldrb	r2, [r7, #22]
 8016970:	693b      	ldr	r3, [r7, #16]
 8016972:	9302      	str	r3, [sp, #8]
 8016974:	2306      	movs	r3, #6
 8016976:	9301      	str	r3, [sp, #4]
 8016978:	7d7b      	ldrb	r3, [r7, #21]
 801697a:	9300      	str	r3, [sp, #0]
 801697c:	4613      	mov	r3, r2
 801697e:	683a      	ldr	r2, [r7, #0]
 8016980:	6879      	ldr	r1, [r7, #4]
 8016982:	68b8      	ldr	r0, [r7, #8]
 8016984:	f001 ff70 	bl	8018868 <ip4_output_if>
 8016988:	4603      	mov	r3, r0
 801698a:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 801698c:	68b8      	ldr	r0, [r7, #8]
 801698e:	f7f9 fee7 	bl	8010760 <pbuf_free>
  return err;
 8016992:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8016996:	4618      	mov	r0, r3
 8016998:	3718      	adds	r7, #24
 801699a:	46bd      	mov	sp, r7
 801699c:	bd80      	pop	{r7, pc}
 801699e:	bf00      	nop
 80169a0:	0801cf48 	.word	0x0801cf48
 80169a4:	0801d6a0 	.word	0x0801d6a0
 80169a8:	0801cf9c 	.word	0x0801cf9c

080169ac <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 80169ac:	b590      	push	{r4, r7, lr}
 80169ae:	b08b      	sub	sp, #44	; 0x2c
 80169b0:	af04      	add	r7, sp, #16
 80169b2:	60f8      	str	r0, [r7, #12]
 80169b4:	60b9      	str	r1, [r7, #8]
 80169b6:	607a      	str	r2, [r7, #4]
 80169b8:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 80169ba:	683b      	ldr	r3, [r7, #0]
 80169bc:	2b00      	cmp	r3, #0
 80169be:	d106      	bne.n	80169ce <tcp_rst+0x22>
 80169c0:	4b1f      	ldr	r3, [pc, #124]	; (8016a40 <tcp_rst+0x94>)
 80169c2:	f240 72c4 	movw	r2, #1988	; 0x7c4
 80169c6:	491f      	ldr	r1, [pc, #124]	; (8016a44 <tcp_rst+0x98>)
 80169c8:	481f      	ldr	r0, [pc, #124]	; (8016a48 <tcp_rst+0x9c>)
 80169ca:	f003 fb89 	bl	801a0e0 <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 80169ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80169d0:	2b00      	cmp	r3, #0
 80169d2:	d106      	bne.n	80169e2 <tcp_rst+0x36>
 80169d4:	4b1a      	ldr	r3, [pc, #104]	; (8016a40 <tcp_rst+0x94>)
 80169d6:	f240 72c5 	movw	r2, #1989	; 0x7c5
 80169da:	491c      	ldr	r1, [pc, #112]	; (8016a4c <tcp_rst+0xa0>)
 80169dc:	481a      	ldr	r0, [pc, #104]	; (8016a48 <tcp_rst+0x9c>)
 80169de:	f003 fb7f 	bl	801a0e0 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 80169e2:	2300      	movs	r3, #0
 80169e4:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 80169e6:	f642 030f 	movw	r3, #10255	; 0x280f
 80169ea:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 80169ec:	7dfb      	ldrb	r3, [r7, #23]
 80169ee:	b29c      	uxth	r4, r3
 80169f0:	68b8      	ldr	r0, [r7, #8]
 80169f2:	f7f8 fc07 	bl	800f204 <lwip_htonl>
 80169f6:	4602      	mov	r2, r0
 80169f8:	8abb      	ldrh	r3, [r7, #20]
 80169fa:	9303      	str	r3, [sp, #12]
 80169fc:	2314      	movs	r3, #20
 80169fe:	9302      	str	r3, [sp, #8]
 8016a00:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8016a02:	9301      	str	r3, [sp, #4]
 8016a04:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8016a06:	9300      	str	r3, [sp, #0]
 8016a08:	4613      	mov	r3, r2
 8016a0a:	2200      	movs	r2, #0
 8016a0c:	4621      	mov	r1, r4
 8016a0e:	6878      	ldr	r0, [r7, #4]
 8016a10:	f7ff fe92 	bl	8016738 <tcp_output_alloc_header_common>
 8016a14:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 8016a16:	693b      	ldr	r3, [r7, #16]
 8016a18:	2b00      	cmp	r3, #0
 8016a1a:	d00c      	beq.n	8016a36 <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8016a1c:	7dfb      	ldrb	r3, [r7, #23]
 8016a1e:	2200      	movs	r2, #0
 8016a20:	6939      	ldr	r1, [r7, #16]
 8016a22:	68f8      	ldr	r0, [r7, #12]
 8016a24:	f7ff ff38 	bl	8016898 <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 8016a28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016a2a:	683a      	ldr	r2, [r7, #0]
 8016a2c:	6939      	ldr	r1, [r7, #16]
 8016a2e:	68f8      	ldr	r0, [r7, #12]
 8016a30:	f7ff ff72 	bl	8016918 <tcp_output_control_segment>
 8016a34:	e000      	b.n	8016a38 <tcp_rst+0x8c>
    return;
 8016a36:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 8016a38:	371c      	adds	r7, #28
 8016a3a:	46bd      	mov	sp, r7
 8016a3c:	bd90      	pop	{r4, r7, pc}
 8016a3e:	bf00      	nop
 8016a40:	0801cf48 	.word	0x0801cf48
 8016a44:	0801d6cc 	.word	0x0801d6cc
 8016a48:	0801cf9c 	.word	0x0801cf9c
 8016a4c:	0801d6e8 	.word	0x0801d6e8

08016a50 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 8016a50:	b590      	push	{r4, r7, lr}
 8016a52:	b087      	sub	sp, #28
 8016a54:	af00      	add	r7, sp, #0
 8016a56:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 8016a58:	2300      	movs	r3, #0
 8016a5a:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 8016a5c:	2300      	movs	r3, #0
 8016a5e:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 8016a60:	687b      	ldr	r3, [r7, #4]
 8016a62:	2b00      	cmp	r3, #0
 8016a64:	d106      	bne.n	8016a74 <tcp_send_empty_ack+0x24>
 8016a66:	4b28      	ldr	r3, [pc, #160]	; (8016b08 <tcp_send_empty_ack+0xb8>)
 8016a68:	f240 72ea 	movw	r2, #2026	; 0x7ea
 8016a6c:	4927      	ldr	r1, [pc, #156]	; (8016b0c <tcp_send_empty_ack+0xbc>)
 8016a6e:	4828      	ldr	r0, [pc, #160]	; (8016b10 <tcp_send_empty_ack+0xc0>)
 8016a70:	f003 fb36 	bl	801a0e0 <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8016a74:	7dfb      	ldrb	r3, [r7, #23]
 8016a76:	009b      	lsls	r3, r3, #2
 8016a78:	b2db      	uxtb	r3, r3
 8016a7a:	f003 0304 	and.w	r3, r3, #4
 8016a7e:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 8016a80:	7d7b      	ldrb	r3, [r7, #21]
 8016a82:	b29c      	uxth	r4, r3
 8016a84:	687b      	ldr	r3, [r7, #4]
 8016a86:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8016a88:	4618      	mov	r0, r3
 8016a8a:	f7f8 fbbb 	bl	800f204 <lwip_htonl>
 8016a8e:	4603      	mov	r3, r0
 8016a90:	2200      	movs	r2, #0
 8016a92:	4621      	mov	r1, r4
 8016a94:	6878      	ldr	r0, [r7, #4]
 8016a96:	f7ff fec1 	bl	801681c <tcp_output_alloc_header>
 8016a9a:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8016a9c:	693b      	ldr	r3, [r7, #16]
 8016a9e:	2b00      	cmp	r3, #0
 8016aa0:	d109      	bne.n	8016ab6 <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8016aa2:	687b      	ldr	r3, [r7, #4]
 8016aa4:	8b5b      	ldrh	r3, [r3, #26]
 8016aa6:	f043 0303 	orr.w	r3, r3, #3
 8016aaa:	b29a      	uxth	r2, r3
 8016aac:	687b      	ldr	r3, [r7, #4]
 8016aae:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 8016ab0:	f06f 0301 	mvn.w	r3, #1
 8016ab4:	e023      	b.n	8016afe <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 8016ab6:	7dbb      	ldrb	r3, [r7, #22]
 8016ab8:	7dfa      	ldrb	r2, [r7, #23]
 8016aba:	6939      	ldr	r1, [r7, #16]
 8016abc:	6878      	ldr	r0, [r7, #4]
 8016abe:	f7ff feeb 	bl	8016898 <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8016ac2:	687a      	ldr	r2, [r7, #4]
 8016ac4:	687b      	ldr	r3, [r7, #4]
 8016ac6:	3304      	adds	r3, #4
 8016ac8:	6939      	ldr	r1, [r7, #16]
 8016aca:	6878      	ldr	r0, [r7, #4]
 8016acc:	f7ff ff24 	bl	8016918 <tcp_output_control_segment>
 8016ad0:	4603      	mov	r3, r0
 8016ad2:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 8016ad4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016ad8:	2b00      	cmp	r3, #0
 8016ada:	d007      	beq.n	8016aec <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8016adc:	687b      	ldr	r3, [r7, #4]
 8016ade:	8b5b      	ldrh	r3, [r3, #26]
 8016ae0:	f043 0303 	orr.w	r3, r3, #3
 8016ae4:	b29a      	uxth	r2, r3
 8016ae6:	687b      	ldr	r3, [r7, #4]
 8016ae8:	835a      	strh	r2, [r3, #26]
 8016aea:	e006      	b.n	8016afa <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8016aec:	687b      	ldr	r3, [r7, #4]
 8016aee:	8b5b      	ldrh	r3, [r3, #26]
 8016af0:	f023 0303 	bic.w	r3, r3, #3
 8016af4:	b29a      	uxth	r2, r3
 8016af6:	687b      	ldr	r3, [r7, #4]
 8016af8:	835a      	strh	r2, [r3, #26]
  }

  return err;
 8016afa:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8016afe:	4618      	mov	r0, r3
 8016b00:	371c      	adds	r7, #28
 8016b02:	46bd      	mov	sp, r7
 8016b04:	bd90      	pop	{r4, r7, pc}
 8016b06:	bf00      	nop
 8016b08:	0801cf48 	.word	0x0801cf48
 8016b0c:	0801d704 	.word	0x0801d704
 8016b10:	0801cf9c 	.word	0x0801cf9c

08016b14 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 8016b14:	b590      	push	{r4, r7, lr}
 8016b16:	b087      	sub	sp, #28
 8016b18:	af00      	add	r7, sp, #0
 8016b1a:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8016b1c:	2300      	movs	r3, #0
 8016b1e:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 8016b20:	687b      	ldr	r3, [r7, #4]
 8016b22:	2b00      	cmp	r3, #0
 8016b24:	d106      	bne.n	8016b34 <tcp_keepalive+0x20>
 8016b26:	4b18      	ldr	r3, [pc, #96]	; (8016b88 <tcp_keepalive+0x74>)
 8016b28:	f640 0224 	movw	r2, #2084	; 0x824
 8016b2c:	4917      	ldr	r1, [pc, #92]	; (8016b8c <tcp_keepalive+0x78>)
 8016b2e:	4818      	ldr	r0, [pc, #96]	; (8016b90 <tcp_keepalive+0x7c>)
 8016b30:	f003 fad6 	bl	801a0e0 <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 8016b34:	7dfb      	ldrb	r3, [r7, #23]
 8016b36:	b29c      	uxth	r4, r3
 8016b38:	687b      	ldr	r3, [r7, #4]
 8016b3a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8016b3c:	3b01      	subs	r3, #1
 8016b3e:	4618      	mov	r0, r3
 8016b40:	f7f8 fb60 	bl	800f204 <lwip_htonl>
 8016b44:	4603      	mov	r3, r0
 8016b46:	2200      	movs	r2, #0
 8016b48:	4621      	mov	r1, r4
 8016b4a:	6878      	ldr	r0, [r7, #4]
 8016b4c:	f7ff fe66 	bl	801681c <tcp_output_alloc_header>
 8016b50:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8016b52:	693b      	ldr	r3, [r7, #16]
 8016b54:	2b00      	cmp	r3, #0
 8016b56:	d102      	bne.n	8016b5e <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 8016b58:	f04f 33ff 	mov.w	r3, #4294967295
 8016b5c:	e010      	b.n	8016b80 <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8016b5e:	7dfb      	ldrb	r3, [r7, #23]
 8016b60:	2200      	movs	r2, #0
 8016b62:	6939      	ldr	r1, [r7, #16]
 8016b64:	6878      	ldr	r0, [r7, #4]
 8016b66:	f7ff fe97 	bl	8016898 <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8016b6a:	687a      	ldr	r2, [r7, #4]
 8016b6c:	687b      	ldr	r3, [r7, #4]
 8016b6e:	3304      	adds	r3, #4
 8016b70:	6939      	ldr	r1, [r7, #16]
 8016b72:	6878      	ldr	r0, [r7, #4]
 8016b74:	f7ff fed0 	bl	8016918 <tcp_output_control_segment>
 8016b78:	4603      	mov	r3, r0
 8016b7a:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8016b7c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8016b80:	4618      	mov	r0, r3
 8016b82:	371c      	adds	r7, #28
 8016b84:	46bd      	mov	sp, r7
 8016b86:	bd90      	pop	{r4, r7, pc}
 8016b88:	0801cf48 	.word	0x0801cf48
 8016b8c:	0801d724 	.word	0x0801d724
 8016b90:	0801cf9c 	.word	0x0801cf9c

08016b94 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 8016b94:	b590      	push	{r4, r7, lr}
 8016b96:	b08b      	sub	sp, #44	; 0x2c
 8016b98:	af00      	add	r7, sp, #0
 8016b9a:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8016b9c:	2300      	movs	r3, #0
 8016b9e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 8016ba2:	687b      	ldr	r3, [r7, #4]
 8016ba4:	2b00      	cmp	r3, #0
 8016ba6:	d106      	bne.n	8016bb6 <tcp_zero_window_probe+0x22>
 8016ba8:	4b4c      	ldr	r3, [pc, #304]	; (8016cdc <tcp_zero_window_probe+0x148>)
 8016baa:	f640 024f 	movw	r2, #2127	; 0x84f
 8016bae:	494c      	ldr	r1, [pc, #304]	; (8016ce0 <tcp_zero_window_probe+0x14c>)
 8016bb0:	484c      	ldr	r0, [pc, #304]	; (8016ce4 <tcp_zero_window_probe+0x150>)
 8016bb2:	f003 fa95 	bl	801a0e0 <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 8016bb6:	687b      	ldr	r3, [r7, #4]
 8016bb8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016bba:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 8016bbc:	6a3b      	ldr	r3, [r7, #32]
 8016bbe:	2b00      	cmp	r3, #0
 8016bc0:	d101      	bne.n	8016bc6 <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 8016bc2:	2300      	movs	r3, #0
 8016bc4:	e086      	b.n	8016cd4 <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 8016bc6:	687b      	ldr	r3, [r7, #4]
 8016bc8:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 8016bcc:	2bff      	cmp	r3, #255	; 0xff
 8016bce:	d007      	beq.n	8016be0 <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 8016bd0:	687b      	ldr	r3, [r7, #4]
 8016bd2:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 8016bd6:	3301      	adds	r3, #1
 8016bd8:	b2da      	uxtb	r2, r3
 8016bda:	687b      	ldr	r3, [r7, #4]
 8016bdc:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 8016be0:	6a3b      	ldr	r3, [r7, #32]
 8016be2:	68db      	ldr	r3, [r3, #12]
 8016be4:	899b      	ldrh	r3, [r3, #12]
 8016be6:	b29b      	uxth	r3, r3
 8016be8:	4618      	mov	r0, r3
 8016bea:	f7f8 faf6 	bl	800f1da <lwip_htons>
 8016bee:	4603      	mov	r3, r0
 8016bf0:	b2db      	uxtb	r3, r3
 8016bf2:	f003 0301 	and.w	r3, r3, #1
 8016bf6:	2b00      	cmp	r3, #0
 8016bf8:	d005      	beq.n	8016c06 <tcp_zero_window_probe+0x72>
 8016bfa:	6a3b      	ldr	r3, [r7, #32]
 8016bfc:	891b      	ldrh	r3, [r3, #8]
 8016bfe:	2b00      	cmp	r3, #0
 8016c00:	d101      	bne.n	8016c06 <tcp_zero_window_probe+0x72>
 8016c02:	2301      	movs	r3, #1
 8016c04:	e000      	b.n	8016c08 <tcp_zero_window_probe+0x74>
 8016c06:	2300      	movs	r3, #0
 8016c08:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 8016c0a:	7ffb      	ldrb	r3, [r7, #31]
 8016c0c:	2b00      	cmp	r3, #0
 8016c0e:	bf0c      	ite	eq
 8016c10:	2301      	moveq	r3, #1
 8016c12:	2300      	movne	r3, #0
 8016c14:	b2db      	uxtb	r3, r3
 8016c16:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 8016c18:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016c1c:	b299      	uxth	r1, r3
 8016c1e:	6a3b      	ldr	r3, [r7, #32]
 8016c20:	68db      	ldr	r3, [r3, #12]
 8016c22:	685b      	ldr	r3, [r3, #4]
 8016c24:	8bba      	ldrh	r2, [r7, #28]
 8016c26:	6878      	ldr	r0, [r7, #4]
 8016c28:	f7ff fdf8 	bl	801681c <tcp_output_alloc_header>
 8016c2c:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 8016c2e:	69bb      	ldr	r3, [r7, #24]
 8016c30:	2b00      	cmp	r3, #0
 8016c32:	d102      	bne.n	8016c3a <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 8016c34:	f04f 33ff 	mov.w	r3, #4294967295
 8016c38:	e04c      	b.n	8016cd4 <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 8016c3a:	69bb      	ldr	r3, [r7, #24]
 8016c3c:	685b      	ldr	r3, [r3, #4]
 8016c3e:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 8016c40:	7ffb      	ldrb	r3, [r7, #31]
 8016c42:	2b00      	cmp	r3, #0
 8016c44:	d011      	beq.n	8016c6a <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 8016c46:	697b      	ldr	r3, [r7, #20]
 8016c48:	899b      	ldrh	r3, [r3, #12]
 8016c4a:	b29b      	uxth	r3, r3
 8016c4c:	b21b      	sxth	r3, r3
 8016c4e:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8016c52:	b21c      	sxth	r4, r3
 8016c54:	2011      	movs	r0, #17
 8016c56:	f7f8 fac0 	bl	800f1da <lwip_htons>
 8016c5a:	4603      	mov	r3, r0
 8016c5c:	b21b      	sxth	r3, r3
 8016c5e:	4323      	orrs	r3, r4
 8016c60:	b21b      	sxth	r3, r3
 8016c62:	b29a      	uxth	r2, r3
 8016c64:	697b      	ldr	r3, [r7, #20]
 8016c66:	819a      	strh	r2, [r3, #12]
 8016c68:	e010      	b.n	8016c8c <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 8016c6a:	69bb      	ldr	r3, [r7, #24]
 8016c6c:	685b      	ldr	r3, [r3, #4]
 8016c6e:	3314      	adds	r3, #20
 8016c70:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 8016c72:	6a3b      	ldr	r3, [r7, #32]
 8016c74:	6858      	ldr	r0, [r3, #4]
 8016c76:	6a3b      	ldr	r3, [r7, #32]
 8016c78:	685b      	ldr	r3, [r3, #4]
 8016c7a:	891a      	ldrh	r2, [r3, #8]
 8016c7c:	6a3b      	ldr	r3, [r7, #32]
 8016c7e:	891b      	ldrh	r3, [r3, #8]
 8016c80:	1ad3      	subs	r3, r2, r3
 8016c82:	b29b      	uxth	r3, r3
 8016c84:	2201      	movs	r2, #1
 8016c86:	6939      	ldr	r1, [r7, #16]
 8016c88:	f7f9 ff54 	bl	8010b34 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 8016c8c:	6a3b      	ldr	r3, [r7, #32]
 8016c8e:	68db      	ldr	r3, [r3, #12]
 8016c90:	685b      	ldr	r3, [r3, #4]
 8016c92:	4618      	mov	r0, r3
 8016c94:	f7f8 fab6 	bl	800f204 <lwip_htonl>
 8016c98:	4603      	mov	r3, r0
 8016c9a:	3301      	adds	r3, #1
 8016c9c:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8016c9e:	687b      	ldr	r3, [r7, #4]
 8016ca0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8016ca2:	68fb      	ldr	r3, [r7, #12]
 8016ca4:	1ad3      	subs	r3, r2, r3
 8016ca6:	2b00      	cmp	r3, #0
 8016ca8:	da02      	bge.n	8016cb0 <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 8016caa:	687b      	ldr	r3, [r7, #4]
 8016cac:	68fa      	ldr	r2, [r7, #12]
 8016cae:	651a      	str	r2, [r3, #80]	; 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8016cb0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016cb4:	2200      	movs	r2, #0
 8016cb6:	69b9      	ldr	r1, [r7, #24]
 8016cb8:	6878      	ldr	r0, [r7, #4]
 8016cba:	f7ff fded 	bl	8016898 <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8016cbe:	687a      	ldr	r2, [r7, #4]
 8016cc0:	687b      	ldr	r3, [r7, #4]
 8016cc2:	3304      	adds	r3, #4
 8016cc4:	69b9      	ldr	r1, [r7, #24]
 8016cc6:	6878      	ldr	r0, [r7, #4]
 8016cc8:	f7ff fe26 	bl	8016918 <tcp_output_control_segment>
 8016ccc:	4603      	mov	r3, r0
 8016cce:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8016cd0:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8016cd4:	4618      	mov	r0, r3
 8016cd6:	372c      	adds	r7, #44	; 0x2c
 8016cd8:	46bd      	mov	sp, r7
 8016cda:	bd90      	pop	{r4, r7, pc}
 8016cdc:	0801cf48 	.word	0x0801cf48
 8016ce0:	0801d740 	.word	0x0801d740
 8016ce4:	0801cf9c 	.word	0x0801cf9c

08016ce8 <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 8016ce8:	b580      	push	{r7, lr}
 8016cea:	b082      	sub	sp, #8
 8016cec:	af00      	add	r7, sp, #0
 8016cee:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 8016cf0:	f7fa f8a0 	bl	8010e34 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 8016cf4:	4b0a      	ldr	r3, [pc, #40]	; (8016d20 <tcpip_tcp_timer+0x38>)
 8016cf6:	681b      	ldr	r3, [r3, #0]
 8016cf8:	2b00      	cmp	r3, #0
 8016cfa:	d103      	bne.n	8016d04 <tcpip_tcp_timer+0x1c>
 8016cfc:	4b09      	ldr	r3, [pc, #36]	; (8016d24 <tcpip_tcp_timer+0x3c>)
 8016cfe:	681b      	ldr	r3, [r3, #0]
 8016d00:	2b00      	cmp	r3, #0
 8016d02:	d005      	beq.n	8016d10 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8016d04:	2200      	movs	r2, #0
 8016d06:	4908      	ldr	r1, [pc, #32]	; (8016d28 <tcpip_tcp_timer+0x40>)
 8016d08:	20fa      	movs	r0, #250	; 0xfa
 8016d0a:	f000 f8f3 	bl	8016ef4 <sys_timeout>
 8016d0e:	e003      	b.n	8016d18 <tcpip_tcp_timer+0x30>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 8016d10:	4b06      	ldr	r3, [pc, #24]	; (8016d2c <tcpip_tcp_timer+0x44>)
 8016d12:	2200      	movs	r2, #0
 8016d14:	601a      	str	r2, [r3, #0]
  }
}
 8016d16:	bf00      	nop
 8016d18:	bf00      	nop
 8016d1a:	3708      	adds	r7, #8
 8016d1c:	46bd      	mov	sp, r7
 8016d1e:	bd80      	pop	{r7, pc}
 8016d20:	2001bc88 	.word	0x2001bc88
 8016d24:	2001bc98 	.word	0x2001bc98
 8016d28:	08016ce9 	.word	0x08016ce9
 8016d2c:	20000988 	.word	0x20000988

08016d30 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 8016d30:	b580      	push	{r7, lr}
 8016d32:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 8016d34:	4b0a      	ldr	r3, [pc, #40]	; (8016d60 <tcp_timer_needed+0x30>)
 8016d36:	681b      	ldr	r3, [r3, #0]
 8016d38:	2b00      	cmp	r3, #0
 8016d3a:	d10f      	bne.n	8016d5c <tcp_timer_needed+0x2c>
 8016d3c:	4b09      	ldr	r3, [pc, #36]	; (8016d64 <tcp_timer_needed+0x34>)
 8016d3e:	681b      	ldr	r3, [r3, #0]
 8016d40:	2b00      	cmp	r3, #0
 8016d42:	d103      	bne.n	8016d4c <tcp_timer_needed+0x1c>
 8016d44:	4b08      	ldr	r3, [pc, #32]	; (8016d68 <tcp_timer_needed+0x38>)
 8016d46:	681b      	ldr	r3, [r3, #0]
 8016d48:	2b00      	cmp	r3, #0
 8016d4a:	d007      	beq.n	8016d5c <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 8016d4c:	4b04      	ldr	r3, [pc, #16]	; (8016d60 <tcp_timer_needed+0x30>)
 8016d4e:	2201      	movs	r2, #1
 8016d50:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8016d52:	2200      	movs	r2, #0
 8016d54:	4905      	ldr	r1, [pc, #20]	; (8016d6c <tcp_timer_needed+0x3c>)
 8016d56:	20fa      	movs	r0, #250	; 0xfa
 8016d58:	f000 f8cc 	bl	8016ef4 <sys_timeout>
  }
}
 8016d5c:	bf00      	nop
 8016d5e:	bd80      	pop	{r7, pc}
 8016d60:	20000988 	.word	0x20000988
 8016d64:	2001bc88 	.word	0x2001bc88
 8016d68:	2001bc98 	.word	0x2001bc98
 8016d6c:	08016ce9 	.word	0x08016ce9

08016d70 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 8016d70:	b580      	push	{r7, lr}
 8016d72:	b086      	sub	sp, #24
 8016d74:	af00      	add	r7, sp, #0
 8016d76:	60f8      	str	r0, [r7, #12]
 8016d78:	60b9      	str	r1, [r7, #8]
 8016d7a:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 8016d7c:	2006      	movs	r0, #6
 8016d7e:	f7f8 fe91 	bl	800faa4 <memp_malloc>
 8016d82:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 8016d84:	693b      	ldr	r3, [r7, #16]
 8016d86:	2b00      	cmp	r3, #0
 8016d88:	d109      	bne.n	8016d9e <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 8016d8a:	693b      	ldr	r3, [r7, #16]
 8016d8c:	2b00      	cmp	r3, #0
 8016d8e:	d151      	bne.n	8016e34 <sys_timeout_abs+0xc4>
 8016d90:	4b2a      	ldr	r3, [pc, #168]	; (8016e3c <sys_timeout_abs+0xcc>)
 8016d92:	22be      	movs	r2, #190	; 0xbe
 8016d94:	492a      	ldr	r1, [pc, #168]	; (8016e40 <sys_timeout_abs+0xd0>)
 8016d96:	482b      	ldr	r0, [pc, #172]	; (8016e44 <sys_timeout_abs+0xd4>)
 8016d98:	f003 f9a2 	bl	801a0e0 <iprintf>
    return;
 8016d9c:	e04a      	b.n	8016e34 <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 8016d9e:	693b      	ldr	r3, [r7, #16]
 8016da0:	2200      	movs	r2, #0
 8016da2:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 8016da4:	693b      	ldr	r3, [r7, #16]
 8016da6:	68ba      	ldr	r2, [r7, #8]
 8016da8:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 8016daa:	693b      	ldr	r3, [r7, #16]
 8016dac:	687a      	ldr	r2, [r7, #4]
 8016dae:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 8016db0:	693b      	ldr	r3, [r7, #16]
 8016db2:	68fa      	ldr	r2, [r7, #12]
 8016db4:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 8016db6:	4b24      	ldr	r3, [pc, #144]	; (8016e48 <sys_timeout_abs+0xd8>)
 8016db8:	681b      	ldr	r3, [r3, #0]
 8016dba:	2b00      	cmp	r3, #0
 8016dbc:	d103      	bne.n	8016dc6 <sys_timeout_abs+0x56>
    next_timeout = timeout;
 8016dbe:	4a22      	ldr	r2, [pc, #136]	; (8016e48 <sys_timeout_abs+0xd8>)
 8016dc0:	693b      	ldr	r3, [r7, #16]
 8016dc2:	6013      	str	r3, [r2, #0]
    return;
 8016dc4:	e037      	b.n	8016e36 <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 8016dc6:	693b      	ldr	r3, [r7, #16]
 8016dc8:	685a      	ldr	r2, [r3, #4]
 8016dca:	4b1f      	ldr	r3, [pc, #124]	; (8016e48 <sys_timeout_abs+0xd8>)
 8016dcc:	681b      	ldr	r3, [r3, #0]
 8016dce:	685b      	ldr	r3, [r3, #4]
 8016dd0:	1ad3      	subs	r3, r2, r3
 8016dd2:	0fdb      	lsrs	r3, r3, #31
 8016dd4:	f003 0301 	and.w	r3, r3, #1
 8016dd8:	b2db      	uxtb	r3, r3
 8016dda:	2b00      	cmp	r3, #0
 8016ddc:	d007      	beq.n	8016dee <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 8016dde:	4b1a      	ldr	r3, [pc, #104]	; (8016e48 <sys_timeout_abs+0xd8>)
 8016de0:	681a      	ldr	r2, [r3, #0]
 8016de2:	693b      	ldr	r3, [r7, #16]
 8016de4:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 8016de6:	4a18      	ldr	r2, [pc, #96]	; (8016e48 <sys_timeout_abs+0xd8>)
 8016de8:	693b      	ldr	r3, [r7, #16]
 8016dea:	6013      	str	r3, [r2, #0]
 8016dec:	e023      	b.n	8016e36 <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 8016dee:	4b16      	ldr	r3, [pc, #88]	; (8016e48 <sys_timeout_abs+0xd8>)
 8016df0:	681b      	ldr	r3, [r3, #0]
 8016df2:	617b      	str	r3, [r7, #20]
 8016df4:	e01a      	b.n	8016e2c <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 8016df6:	697b      	ldr	r3, [r7, #20]
 8016df8:	681b      	ldr	r3, [r3, #0]
 8016dfa:	2b00      	cmp	r3, #0
 8016dfc:	d00b      	beq.n	8016e16 <sys_timeout_abs+0xa6>
 8016dfe:	693b      	ldr	r3, [r7, #16]
 8016e00:	685a      	ldr	r2, [r3, #4]
 8016e02:	697b      	ldr	r3, [r7, #20]
 8016e04:	681b      	ldr	r3, [r3, #0]
 8016e06:	685b      	ldr	r3, [r3, #4]
 8016e08:	1ad3      	subs	r3, r2, r3
 8016e0a:	0fdb      	lsrs	r3, r3, #31
 8016e0c:	f003 0301 	and.w	r3, r3, #1
 8016e10:	b2db      	uxtb	r3, r3
 8016e12:	2b00      	cmp	r3, #0
 8016e14:	d007      	beq.n	8016e26 <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 8016e16:	697b      	ldr	r3, [r7, #20]
 8016e18:	681a      	ldr	r2, [r3, #0]
 8016e1a:	693b      	ldr	r3, [r7, #16]
 8016e1c:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 8016e1e:	697b      	ldr	r3, [r7, #20]
 8016e20:	693a      	ldr	r2, [r7, #16]
 8016e22:	601a      	str	r2, [r3, #0]
        break;
 8016e24:	e007      	b.n	8016e36 <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 8016e26:	697b      	ldr	r3, [r7, #20]
 8016e28:	681b      	ldr	r3, [r3, #0]
 8016e2a:	617b      	str	r3, [r7, #20]
 8016e2c:	697b      	ldr	r3, [r7, #20]
 8016e2e:	2b00      	cmp	r3, #0
 8016e30:	d1e1      	bne.n	8016df6 <sys_timeout_abs+0x86>
 8016e32:	e000      	b.n	8016e36 <sys_timeout_abs+0xc6>
    return;
 8016e34:	bf00      	nop
      }
    }
  }
}
 8016e36:	3718      	adds	r7, #24
 8016e38:	46bd      	mov	sp, r7
 8016e3a:	bd80      	pop	{r7, pc}
 8016e3c:	0801d764 	.word	0x0801d764
 8016e40:	0801d798 	.word	0x0801d798
 8016e44:	0801d7d8 	.word	0x0801d7d8
 8016e48:	20000980 	.word	0x20000980

08016e4c <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 8016e4c:	b580      	push	{r7, lr}
 8016e4e:	b086      	sub	sp, #24
 8016e50:	af00      	add	r7, sp, #0
 8016e52:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 8016e54:	687b      	ldr	r3, [r7, #4]
 8016e56:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 8016e58:	697b      	ldr	r3, [r7, #20]
 8016e5a:	685b      	ldr	r3, [r3, #4]
 8016e5c:	4798      	blx	r3

  now = sys_now();
 8016e5e:	f7f4 fecd 	bl	800bbfc <sys_now>
 8016e62:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 8016e64:	697b      	ldr	r3, [r7, #20]
 8016e66:	681a      	ldr	r2, [r3, #0]
 8016e68:	4b0f      	ldr	r3, [pc, #60]	; (8016ea8 <lwip_cyclic_timer+0x5c>)
 8016e6a:	681b      	ldr	r3, [r3, #0]
 8016e6c:	4413      	add	r3, r2
 8016e6e:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 8016e70:	68fa      	ldr	r2, [r7, #12]
 8016e72:	693b      	ldr	r3, [r7, #16]
 8016e74:	1ad3      	subs	r3, r2, r3
 8016e76:	0fdb      	lsrs	r3, r3, #31
 8016e78:	f003 0301 	and.w	r3, r3, #1
 8016e7c:	b2db      	uxtb	r3, r3
 8016e7e:	2b00      	cmp	r3, #0
 8016e80:	d009      	beq.n	8016e96 <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 8016e82:	697b      	ldr	r3, [r7, #20]
 8016e84:	681a      	ldr	r2, [r3, #0]
 8016e86:	693b      	ldr	r3, [r7, #16]
 8016e88:	4413      	add	r3, r2
 8016e8a:	687a      	ldr	r2, [r7, #4]
 8016e8c:	4907      	ldr	r1, [pc, #28]	; (8016eac <lwip_cyclic_timer+0x60>)
 8016e8e:	4618      	mov	r0, r3
 8016e90:	f7ff ff6e 	bl	8016d70 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 8016e94:	e004      	b.n	8016ea0 <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 8016e96:	687a      	ldr	r2, [r7, #4]
 8016e98:	4904      	ldr	r1, [pc, #16]	; (8016eac <lwip_cyclic_timer+0x60>)
 8016e9a:	68f8      	ldr	r0, [r7, #12]
 8016e9c:	f7ff ff68 	bl	8016d70 <sys_timeout_abs>
}
 8016ea0:	bf00      	nop
 8016ea2:	3718      	adds	r7, #24
 8016ea4:	46bd      	mov	sp, r7
 8016ea6:	bd80      	pop	{r7, pc}
 8016ea8:	20000984 	.word	0x20000984
 8016eac:	08016e4d 	.word	0x08016e4d

08016eb0 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 8016eb0:	b580      	push	{r7, lr}
 8016eb2:	b082      	sub	sp, #8
 8016eb4:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8016eb6:	2301      	movs	r3, #1
 8016eb8:	607b      	str	r3, [r7, #4]
 8016eba:	e00e      	b.n	8016eda <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 8016ebc:	4a0b      	ldr	r2, [pc, #44]	; (8016eec <sys_timeouts_init+0x3c>)
 8016ebe:	687b      	ldr	r3, [r7, #4]
 8016ec0:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8016ec4:	687b      	ldr	r3, [r7, #4]
 8016ec6:	00db      	lsls	r3, r3, #3
 8016ec8:	4a08      	ldr	r2, [pc, #32]	; (8016eec <sys_timeouts_init+0x3c>)
 8016eca:	4413      	add	r3, r2
 8016ecc:	461a      	mov	r2, r3
 8016ece:	4908      	ldr	r1, [pc, #32]	; (8016ef0 <sys_timeouts_init+0x40>)
 8016ed0:	f000 f810 	bl	8016ef4 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8016ed4:	687b      	ldr	r3, [r7, #4]
 8016ed6:	3301      	adds	r3, #1
 8016ed8:	607b      	str	r3, [r7, #4]
 8016eda:	687b      	ldr	r3, [r7, #4]
 8016edc:	2b02      	cmp	r3, #2
 8016ede:	d9ed      	bls.n	8016ebc <sys_timeouts_init+0xc>
  }
}
 8016ee0:	bf00      	nop
 8016ee2:	bf00      	nop
 8016ee4:	3708      	adds	r7, #8
 8016ee6:	46bd      	mov	sp, r7
 8016ee8:	bd80      	pop	{r7, pc}
 8016eea:	bf00      	nop
 8016eec:	08094d24 	.word	0x08094d24
 8016ef0:	08016e4d 	.word	0x08016e4d

08016ef4 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 8016ef4:	b580      	push	{r7, lr}
 8016ef6:	b086      	sub	sp, #24
 8016ef8:	af00      	add	r7, sp, #0
 8016efa:	60f8      	str	r0, [r7, #12]
 8016efc:	60b9      	str	r1, [r7, #8]
 8016efe:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 8016f00:	68fb      	ldr	r3, [r7, #12]
 8016f02:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8016f06:	d306      	bcc.n	8016f16 <sys_timeout+0x22>
 8016f08:	4b0a      	ldr	r3, [pc, #40]	; (8016f34 <sys_timeout+0x40>)
 8016f0a:	f240 1229 	movw	r2, #297	; 0x129
 8016f0e:	490a      	ldr	r1, [pc, #40]	; (8016f38 <sys_timeout+0x44>)
 8016f10:	480a      	ldr	r0, [pc, #40]	; (8016f3c <sys_timeout+0x48>)
 8016f12:	f003 f8e5 	bl	801a0e0 <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 8016f16:	f7f4 fe71 	bl	800bbfc <sys_now>
 8016f1a:	4602      	mov	r2, r0
 8016f1c:	68fb      	ldr	r3, [r7, #12]
 8016f1e:	4413      	add	r3, r2
 8016f20:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 8016f22:	687a      	ldr	r2, [r7, #4]
 8016f24:	68b9      	ldr	r1, [r7, #8]
 8016f26:	6978      	ldr	r0, [r7, #20]
 8016f28:	f7ff ff22 	bl	8016d70 <sys_timeout_abs>
#endif
}
 8016f2c:	bf00      	nop
 8016f2e:	3718      	adds	r7, #24
 8016f30:	46bd      	mov	sp, r7
 8016f32:	bd80      	pop	{r7, pc}
 8016f34:	0801d764 	.word	0x0801d764
 8016f38:	0801d800 	.word	0x0801d800
 8016f3c:	0801d7d8 	.word	0x0801d7d8

08016f40 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 8016f40:	b580      	push	{r7, lr}
 8016f42:	b084      	sub	sp, #16
 8016f44:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 8016f46:	f7f4 fe59 	bl	800bbfc <sys_now>
 8016f4a:	60f8      	str	r0, [r7, #12]
  do {
    struct sys_timeo *tmptimeout;
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();
 8016f4c:	4b1a      	ldr	r3, [pc, #104]	; (8016fb8 <sys_check_timeouts+0x78>)
 8016f4e:	781b      	ldrb	r3, [r3, #0]
 8016f50:	b2db      	uxtb	r3, r3
 8016f52:	2b00      	cmp	r3, #0
 8016f54:	d001      	beq.n	8016f5a <sys_check_timeouts+0x1a>
 8016f56:	f7f9 f8c9 	bl	80100ec <pbuf_free_ooseq>

    tmptimeout = next_timeout;
 8016f5a:	4b18      	ldr	r3, [pc, #96]	; (8016fbc <sys_check_timeouts+0x7c>)
 8016f5c:	681b      	ldr	r3, [r3, #0]
 8016f5e:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 8016f60:	68bb      	ldr	r3, [r7, #8]
 8016f62:	2b00      	cmp	r3, #0
 8016f64:	d022      	beq.n	8016fac <sys_check_timeouts+0x6c>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 8016f66:	68bb      	ldr	r3, [r7, #8]
 8016f68:	685b      	ldr	r3, [r3, #4]
 8016f6a:	68fa      	ldr	r2, [r7, #12]
 8016f6c:	1ad3      	subs	r3, r2, r3
 8016f6e:	0fdb      	lsrs	r3, r3, #31
 8016f70:	f003 0301 	and.w	r3, r3, #1
 8016f74:	b2db      	uxtb	r3, r3
 8016f76:	2b00      	cmp	r3, #0
 8016f78:	d11a      	bne.n	8016fb0 <sys_check_timeouts+0x70>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 8016f7a:	68bb      	ldr	r3, [r7, #8]
 8016f7c:	681b      	ldr	r3, [r3, #0]
 8016f7e:	4a0f      	ldr	r2, [pc, #60]	; (8016fbc <sys_check_timeouts+0x7c>)
 8016f80:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 8016f82:	68bb      	ldr	r3, [r7, #8]
 8016f84:	689b      	ldr	r3, [r3, #8]
 8016f86:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 8016f88:	68bb      	ldr	r3, [r7, #8]
 8016f8a:	68db      	ldr	r3, [r3, #12]
 8016f8c:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 8016f8e:	68bb      	ldr	r3, [r7, #8]
 8016f90:	685b      	ldr	r3, [r3, #4]
 8016f92:	4a0b      	ldr	r2, [pc, #44]	; (8016fc0 <sys_check_timeouts+0x80>)
 8016f94:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 8016f96:	68b9      	ldr	r1, [r7, #8]
 8016f98:	2006      	movs	r0, #6
 8016f9a:	f7f8 fdcf 	bl	800fb3c <memp_free>
    if (handler != NULL) {
 8016f9e:	687b      	ldr	r3, [r7, #4]
 8016fa0:	2b00      	cmp	r3, #0
 8016fa2:	d0d3      	beq.n	8016f4c <sys_check_timeouts+0xc>
      handler(arg);
 8016fa4:	687b      	ldr	r3, [r7, #4]
 8016fa6:	6838      	ldr	r0, [r7, #0]
 8016fa8:	4798      	blx	r3
  do {
 8016faa:	e7cf      	b.n	8016f4c <sys_check_timeouts+0xc>
      return;
 8016fac:	bf00      	nop
 8016fae:	e000      	b.n	8016fb2 <sys_check_timeouts+0x72>
      return;
 8016fb0:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 8016fb2:	3710      	adds	r7, #16
 8016fb4:	46bd      	mov	sp, r7
 8016fb6:	bd80      	pop	{r7, pc}
 8016fb8:	2001bc80 	.word	0x2001bc80
 8016fbc:	20000980 	.word	0x20000980
 8016fc0:	20000984 	.word	0x20000984

08016fc4 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 8016fc4:	b580      	push	{r7, lr}
 8016fc6:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8016fc8:	f003 f92e 	bl	801a228 <rand>
 8016fcc:	4603      	mov	r3, r0
 8016fce:	b29b      	uxth	r3, r3
 8016fd0:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8016fd4:	b29b      	uxth	r3, r3
 8016fd6:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 8016fda:	b29a      	uxth	r2, r3
 8016fdc:	4b01      	ldr	r3, [pc, #4]	; (8016fe4 <udp_init+0x20>)
 8016fde:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8016fe0:	bf00      	nop
 8016fe2:	bd80      	pop	{r7, pc}
 8016fe4:	200000b0 	.word	0x200000b0

08016fe8 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 8016fe8:	b580      	push	{r7, lr}
 8016fea:	b084      	sub	sp, #16
 8016fec:	af00      	add	r7, sp, #0
 8016fee:	60f8      	str	r0, [r7, #12]
 8016ff0:	60b9      	str	r1, [r7, #8]
 8016ff2:	4613      	mov	r3, r2
 8016ff4:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 8016ff6:	68fb      	ldr	r3, [r7, #12]
 8016ff8:	2b00      	cmp	r3, #0
 8016ffa:	d105      	bne.n	8017008 <udp_input_local_match+0x20>
 8016ffc:	4b27      	ldr	r3, [pc, #156]	; (801709c <udp_input_local_match+0xb4>)
 8016ffe:	2287      	movs	r2, #135	; 0x87
 8017000:	4927      	ldr	r1, [pc, #156]	; (80170a0 <udp_input_local_match+0xb8>)
 8017002:	4828      	ldr	r0, [pc, #160]	; (80170a4 <udp_input_local_match+0xbc>)
 8017004:	f003 f86c 	bl	801a0e0 <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 8017008:	68bb      	ldr	r3, [r7, #8]
 801700a:	2b00      	cmp	r3, #0
 801700c:	d105      	bne.n	801701a <udp_input_local_match+0x32>
 801700e:	4b23      	ldr	r3, [pc, #140]	; (801709c <udp_input_local_match+0xb4>)
 8017010:	2288      	movs	r2, #136	; 0x88
 8017012:	4925      	ldr	r1, [pc, #148]	; (80170a8 <udp_input_local_match+0xc0>)
 8017014:	4823      	ldr	r0, [pc, #140]	; (80170a4 <udp_input_local_match+0xbc>)
 8017016:	f003 f863 	bl	801a0e0 <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801701a:	68fb      	ldr	r3, [r7, #12]
 801701c:	7a1b      	ldrb	r3, [r3, #8]
 801701e:	2b00      	cmp	r3, #0
 8017020:	d00b      	beq.n	801703a <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8017022:	68fb      	ldr	r3, [r7, #12]
 8017024:	7a1a      	ldrb	r2, [r3, #8]
 8017026:	4b21      	ldr	r3, [pc, #132]	; (80170ac <udp_input_local_match+0xc4>)
 8017028:	685b      	ldr	r3, [r3, #4]
 801702a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801702e:	3301      	adds	r3, #1
 8017030:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8017032:	429a      	cmp	r2, r3
 8017034:	d001      	beq.n	801703a <udp_input_local_match+0x52>
    return 0;
 8017036:	2300      	movs	r3, #0
 8017038:	e02b      	b.n	8017092 <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 801703a:	79fb      	ldrb	r3, [r7, #7]
 801703c:	2b00      	cmp	r3, #0
 801703e:	d018      	beq.n	8017072 <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8017040:	68fb      	ldr	r3, [r7, #12]
 8017042:	2b00      	cmp	r3, #0
 8017044:	d013      	beq.n	801706e <udp_input_local_match+0x86>
 8017046:	68fb      	ldr	r3, [r7, #12]
 8017048:	681b      	ldr	r3, [r3, #0]
 801704a:	2b00      	cmp	r3, #0
 801704c:	d00f      	beq.n	801706e <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801704e:	4b17      	ldr	r3, [pc, #92]	; (80170ac <udp_input_local_match+0xc4>)
 8017050:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8017052:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017056:	d00a      	beq.n	801706e <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 8017058:	68fb      	ldr	r3, [r7, #12]
 801705a:	681a      	ldr	r2, [r3, #0]
 801705c:	4b13      	ldr	r3, [pc, #76]	; (80170ac <udp_input_local_match+0xc4>)
 801705e:	695b      	ldr	r3, [r3, #20]
 8017060:	405a      	eors	r2, r3
 8017062:	68bb      	ldr	r3, [r7, #8]
 8017064:	3308      	adds	r3, #8
 8017066:	681b      	ldr	r3, [r3, #0]
 8017068:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801706a:	2b00      	cmp	r3, #0
 801706c:	d110      	bne.n	8017090 <udp_input_local_match+0xa8>
          return 1;
 801706e:	2301      	movs	r3, #1
 8017070:	e00f      	b.n	8017092 <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8017072:	68fb      	ldr	r3, [r7, #12]
 8017074:	2b00      	cmp	r3, #0
 8017076:	d009      	beq.n	801708c <udp_input_local_match+0xa4>
 8017078:	68fb      	ldr	r3, [r7, #12]
 801707a:	681b      	ldr	r3, [r3, #0]
 801707c:	2b00      	cmp	r3, #0
 801707e:	d005      	beq.n	801708c <udp_input_local_match+0xa4>
 8017080:	68fb      	ldr	r3, [r7, #12]
 8017082:	681a      	ldr	r2, [r3, #0]
 8017084:	4b09      	ldr	r3, [pc, #36]	; (80170ac <udp_input_local_match+0xc4>)
 8017086:	695b      	ldr	r3, [r3, #20]
 8017088:	429a      	cmp	r2, r3
 801708a:	d101      	bne.n	8017090 <udp_input_local_match+0xa8>
        return 1;
 801708c:	2301      	movs	r3, #1
 801708e:	e000      	b.n	8017092 <udp_input_local_match+0xaa>
      }
  }

  return 0;
 8017090:	2300      	movs	r3, #0
}
 8017092:	4618      	mov	r0, r3
 8017094:	3710      	adds	r7, #16
 8017096:	46bd      	mov	sp, r7
 8017098:	bd80      	pop	{r7, pc}
 801709a:	bf00      	nop
 801709c:	0801d84c 	.word	0x0801d84c
 80170a0:	0801d87c 	.word	0x0801d87c
 80170a4:	0801d8a0 	.word	0x0801d8a0
 80170a8:	0801d8c8 	.word	0x0801d8c8
 80170ac:	2000ec7c 	.word	0x2000ec7c

080170b0 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 80170b0:	b590      	push	{r4, r7, lr}
 80170b2:	b08d      	sub	sp, #52	; 0x34
 80170b4:	af02      	add	r7, sp, #8
 80170b6:	6078      	str	r0, [r7, #4]
 80170b8:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 80170ba:	2300      	movs	r3, #0
 80170bc:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 80170be:	687b      	ldr	r3, [r7, #4]
 80170c0:	2b00      	cmp	r3, #0
 80170c2:	d105      	bne.n	80170d0 <udp_input+0x20>
 80170c4:	4b7c      	ldr	r3, [pc, #496]	; (80172b8 <udp_input+0x208>)
 80170c6:	22cf      	movs	r2, #207	; 0xcf
 80170c8:	497c      	ldr	r1, [pc, #496]	; (80172bc <udp_input+0x20c>)
 80170ca:	487d      	ldr	r0, [pc, #500]	; (80172c0 <udp_input+0x210>)
 80170cc:	f003 f808 	bl	801a0e0 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 80170d0:	683b      	ldr	r3, [r7, #0]
 80170d2:	2b00      	cmp	r3, #0
 80170d4:	d105      	bne.n	80170e2 <udp_input+0x32>
 80170d6:	4b78      	ldr	r3, [pc, #480]	; (80172b8 <udp_input+0x208>)
 80170d8:	22d0      	movs	r2, #208	; 0xd0
 80170da:	497a      	ldr	r1, [pc, #488]	; (80172c4 <udp_input+0x214>)
 80170dc:	4878      	ldr	r0, [pc, #480]	; (80172c0 <udp_input+0x210>)
 80170de:	f002 ffff 	bl	801a0e0 <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 80170e2:	687b      	ldr	r3, [r7, #4]
 80170e4:	895b      	ldrh	r3, [r3, #10]
 80170e6:	2b07      	cmp	r3, #7
 80170e8:	d803      	bhi.n	80170f2 <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 80170ea:	6878      	ldr	r0, [r7, #4]
 80170ec:	f7f9 fb38 	bl	8010760 <pbuf_free>
    goto end;
 80170f0:	e0de      	b.n	80172b0 <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 80170f2:	687b      	ldr	r3, [r7, #4]
 80170f4:	685b      	ldr	r3, [r3, #4]
 80170f6:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 80170f8:	4b73      	ldr	r3, [pc, #460]	; (80172c8 <udp_input+0x218>)
 80170fa:	695b      	ldr	r3, [r3, #20]
 80170fc:	4a72      	ldr	r2, [pc, #456]	; (80172c8 <udp_input+0x218>)
 80170fe:	6812      	ldr	r2, [r2, #0]
 8017100:	4611      	mov	r1, r2
 8017102:	4618      	mov	r0, r3
 8017104:	f001 fc88 	bl	8018a18 <ip4_addr_isbroadcast_u32>
 8017108:	4603      	mov	r3, r0
 801710a:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 801710c:	697b      	ldr	r3, [r7, #20]
 801710e:	881b      	ldrh	r3, [r3, #0]
 8017110:	b29b      	uxth	r3, r3
 8017112:	4618      	mov	r0, r3
 8017114:	f7f8 f861 	bl	800f1da <lwip_htons>
 8017118:	4603      	mov	r3, r0
 801711a:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 801711c:	697b      	ldr	r3, [r7, #20]
 801711e:	885b      	ldrh	r3, [r3, #2]
 8017120:	b29b      	uxth	r3, r3
 8017122:	4618      	mov	r0, r3
 8017124:	f7f8 f859 	bl	800f1da <lwip_htons>
 8017128:	4603      	mov	r3, r0
 801712a:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 801712c:	2300      	movs	r3, #0
 801712e:	627b      	str	r3, [r7, #36]	; 0x24
  prev = NULL;
 8017130:	2300      	movs	r3, #0
 8017132:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 8017134:	2300      	movs	r3, #0
 8017136:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8017138:	4b64      	ldr	r3, [pc, #400]	; (80172cc <udp_input+0x21c>)
 801713a:	681b      	ldr	r3, [r3, #0]
 801713c:	627b      	str	r3, [r7, #36]	; 0x24
 801713e:	e054      	b.n	80171ea <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 8017140:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017142:	8a5b      	ldrh	r3, [r3, #18]
 8017144:	89fa      	ldrh	r2, [r7, #14]
 8017146:	429a      	cmp	r2, r3
 8017148:	d14a      	bne.n	80171e0 <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 801714a:	7cfb      	ldrb	r3, [r7, #19]
 801714c:	461a      	mov	r2, r3
 801714e:	6839      	ldr	r1, [r7, #0]
 8017150:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8017152:	f7ff ff49 	bl	8016fe8 <udp_input_local_match>
 8017156:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 8017158:	2b00      	cmp	r3, #0
 801715a:	d041      	beq.n	80171e0 <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 801715c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801715e:	7c1b      	ldrb	r3, [r3, #16]
 8017160:	f003 0304 	and.w	r3, r3, #4
 8017164:	2b00      	cmp	r3, #0
 8017166:	d11d      	bne.n	80171a4 <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 8017168:	69fb      	ldr	r3, [r7, #28]
 801716a:	2b00      	cmp	r3, #0
 801716c:	d102      	bne.n	8017174 <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 801716e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017170:	61fb      	str	r3, [r7, #28]
 8017172:	e017      	b.n	80171a4 <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 8017174:	7cfb      	ldrb	r3, [r7, #19]
 8017176:	2b00      	cmp	r3, #0
 8017178:	d014      	beq.n	80171a4 <udp_input+0xf4>
 801717a:	4b53      	ldr	r3, [pc, #332]	; (80172c8 <udp_input+0x218>)
 801717c:	695b      	ldr	r3, [r3, #20]
 801717e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017182:	d10f      	bne.n	80171a4 <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 8017184:	69fb      	ldr	r3, [r7, #28]
 8017186:	681a      	ldr	r2, [r3, #0]
 8017188:	683b      	ldr	r3, [r7, #0]
 801718a:	3304      	adds	r3, #4
 801718c:	681b      	ldr	r3, [r3, #0]
 801718e:	429a      	cmp	r2, r3
 8017190:	d008      	beq.n	80171a4 <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 8017192:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017194:	681a      	ldr	r2, [r3, #0]
 8017196:	683b      	ldr	r3, [r7, #0]
 8017198:	3304      	adds	r3, #4
 801719a:	681b      	ldr	r3, [r3, #0]
 801719c:	429a      	cmp	r2, r3
 801719e:	d101      	bne.n	80171a4 <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 80171a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80171a2:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 80171a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80171a6:	8a9b      	ldrh	r3, [r3, #20]
 80171a8:	8a3a      	ldrh	r2, [r7, #16]
 80171aa:	429a      	cmp	r2, r3
 80171ac:	d118      	bne.n	80171e0 <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 80171ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80171b0:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 80171b2:	2b00      	cmp	r3, #0
 80171b4:	d005      	beq.n	80171c2 <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 80171b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80171b8:	685a      	ldr	r2, [r3, #4]
 80171ba:	4b43      	ldr	r3, [pc, #268]	; (80172c8 <udp_input+0x218>)
 80171bc:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 80171be:	429a      	cmp	r2, r3
 80171c0:	d10e      	bne.n	80171e0 <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 80171c2:	6a3b      	ldr	r3, [r7, #32]
 80171c4:	2b00      	cmp	r3, #0
 80171c6:	d014      	beq.n	80171f2 <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 80171c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80171ca:	68da      	ldr	r2, [r3, #12]
 80171cc:	6a3b      	ldr	r3, [r7, #32]
 80171ce:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 80171d0:	4b3e      	ldr	r3, [pc, #248]	; (80172cc <udp_input+0x21c>)
 80171d2:	681a      	ldr	r2, [r3, #0]
 80171d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80171d6:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 80171d8:	4a3c      	ldr	r2, [pc, #240]	; (80172cc <udp_input+0x21c>)
 80171da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80171dc:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 80171de:	e008      	b.n	80171f2 <udp_input+0x142>
      }
    }

    prev = pcb;
 80171e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80171e2:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80171e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80171e6:	68db      	ldr	r3, [r3, #12]
 80171e8:	627b      	str	r3, [r7, #36]	; 0x24
 80171ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80171ec:	2b00      	cmp	r3, #0
 80171ee:	d1a7      	bne.n	8017140 <udp_input+0x90>
 80171f0:	e000      	b.n	80171f4 <udp_input+0x144>
        break;
 80171f2:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 80171f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80171f6:	2b00      	cmp	r3, #0
 80171f8:	d101      	bne.n	80171fe <udp_input+0x14e>
    pcb = uncon_pcb;
 80171fa:	69fb      	ldr	r3, [r7, #28]
 80171fc:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 80171fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017200:	2b00      	cmp	r3, #0
 8017202:	d002      	beq.n	801720a <udp_input+0x15a>
    for_us = 1;
 8017204:	2301      	movs	r3, #1
 8017206:	76fb      	strb	r3, [r7, #27]
 8017208:	e00a      	b.n	8017220 <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 801720a:	683b      	ldr	r3, [r7, #0]
 801720c:	3304      	adds	r3, #4
 801720e:	681a      	ldr	r2, [r3, #0]
 8017210:	4b2d      	ldr	r3, [pc, #180]	; (80172c8 <udp_input+0x218>)
 8017212:	695b      	ldr	r3, [r3, #20]
 8017214:	429a      	cmp	r2, r3
 8017216:	bf0c      	ite	eq
 8017218:	2301      	moveq	r3, #1
 801721a:	2300      	movne	r3, #0
 801721c:	b2db      	uxtb	r3, r3
 801721e:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 8017220:	7efb      	ldrb	r3, [r7, #27]
 8017222:	2b00      	cmp	r3, #0
 8017224:	d041      	beq.n	80172aa <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 8017226:	2108      	movs	r1, #8
 8017228:	6878      	ldr	r0, [r7, #4]
 801722a:	f7f9 fa13 	bl	8010654 <pbuf_remove_header>
 801722e:	4603      	mov	r3, r0
 8017230:	2b00      	cmp	r3, #0
 8017232:	d00a      	beq.n	801724a <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 8017234:	4b20      	ldr	r3, [pc, #128]	; (80172b8 <udp_input+0x208>)
 8017236:	f44f 72b8 	mov.w	r2, #368	; 0x170
 801723a:	4925      	ldr	r1, [pc, #148]	; (80172d0 <udp_input+0x220>)
 801723c:	4820      	ldr	r0, [pc, #128]	; (80172c0 <udp_input+0x210>)
 801723e:	f002 ff4f 	bl	801a0e0 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 8017242:	6878      	ldr	r0, [r7, #4]
 8017244:	f7f9 fa8c 	bl	8010760 <pbuf_free>
      goto end;
 8017248:	e032      	b.n	80172b0 <udp_input+0x200>
    }

    if (pcb != NULL) {
 801724a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801724c:	2b00      	cmp	r3, #0
 801724e:	d012      	beq.n	8017276 <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 8017250:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017252:	699b      	ldr	r3, [r3, #24]
 8017254:	2b00      	cmp	r3, #0
 8017256:	d00a      	beq.n	801726e <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 8017258:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801725a:	699c      	ldr	r4, [r3, #24]
 801725c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801725e:	69d8      	ldr	r0, [r3, #28]
 8017260:	8a3b      	ldrh	r3, [r7, #16]
 8017262:	9300      	str	r3, [sp, #0]
 8017264:	4b1b      	ldr	r3, [pc, #108]	; (80172d4 <udp_input+0x224>)
 8017266:	687a      	ldr	r2, [r7, #4]
 8017268:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801726a:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 801726c:	e021      	b.n	80172b2 <udp_input+0x202>
        pbuf_free(p);
 801726e:	6878      	ldr	r0, [r7, #4]
 8017270:	f7f9 fa76 	bl	8010760 <pbuf_free>
        goto end;
 8017274:	e01c      	b.n	80172b0 <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 8017276:	7cfb      	ldrb	r3, [r7, #19]
 8017278:	2b00      	cmp	r3, #0
 801727a:	d112      	bne.n	80172a2 <udp_input+0x1f2>
 801727c:	4b12      	ldr	r3, [pc, #72]	; (80172c8 <udp_input+0x218>)
 801727e:	695b      	ldr	r3, [r3, #20]
 8017280:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8017284:	2be0      	cmp	r3, #224	; 0xe0
 8017286:	d00c      	beq.n	80172a2 <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 8017288:	4b0f      	ldr	r3, [pc, #60]	; (80172c8 <udp_input+0x218>)
 801728a:	899b      	ldrh	r3, [r3, #12]
 801728c:	3308      	adds	r3, #8
 801728e:	b29b      	uxth	r3, r3
 8017290:	b21b      	sxth	r3, r3
 8017292:	4619      	mov	r1, r3
 8017294:	6878      	ldr	r0, [r7, #4]
 8017296:	f7f9 fa50 	bl	801073a <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 801729a:	2103      	movs	r1, #3
 801729c:	6878      	ldr	r0, [r7, #4]
 801729e:	f001 f89b 	bl	80183d8 <icmp_dest_unreach>
      pbuf_free(p);
 80172a2:	6878      	ldr	r0, [r7, #4]
 80172a4:	f7f9 fa5c 	bl	8010760 <pbuf_free>
  return;
 80172a8:	e003      	b.n	80172b2 <udp_input+0x202>
    pbuf_free(p);
 80172aa:	6878      	ldr	r0, [r7, #4]
 80172ac:	f7f9 fa58 	bl	8010760 <pbuf_free>
  return;
 80172b0:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 80172b2:	372c      	adds	r7, #44	; 0x2c
 80172b4:	46bd      	mov	sp, r7
 80172b6:	bd90      	pop	{r4, r7, pc}
 80172b8:	0801d84c 	.word	0x0801d84c
 80172bc:	0801d8f0 	.word	0x0801d8f0
 80172c0:	0801d8a0 	.word	0x0801d8a0
 80172c4:	0801d908 	.word	0x0801d908
 80172c8:	2000ec7c 	.word	0x2000ec7c
 80172cc:	2001bca0 	.word	0x2001bca0
 80172d0:	0801d924 	.word	0x0801d924
 80172d4:	2000ec8c 	.word	0x2000ec8c

080172d8 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 80172d8:	b480      	push	{r7}
 80172da:	b085      	sub	sp, #20
 80172dc:	af00      	add	r7, sp, #0
 80172de:	6078      	str	r0, [r7, #4]
 80172e0:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 80172e2:	687b      	ldr	r3, [r7, #4]
 80172e4:	2b00      	cmp	r3, #0
 80172e6:	d01e      	beq.n	8017326 <udp_netif_ip_addr_changed+0x4e>
 80172e8:	687b      	ldr	r3, [r7, #4]
 80172ea:	681b      	ldr	r3, [r3, #0]
 80172ec:	2b00      	cmp	r3, #0
 80172ee:	d01a      	beq.n	8017326 <udp_netif_ip_addr_changed+0x4e>
 80172f0:	683b      	ldr	r3, [r7, #0]
 80172f2:	2b00      	cmp	r3, #0
 80172f4:	d017      	beq.n	8017326 <udp_netif_ip_addr_changed+0x4e>
 80172f6:	683b      	ldr	r3, [r7, #0]
 80172f8:	681b      	ldr	r3, [r3, #0]
 80172fa:	2b00      	cmp	r3, #0
 80172fc:	d013      	beq.n	8017326 <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 80172fe:	4b0d      	ldr	r3, [pc, #52]	; (8017334 <udp_netif_ip_addr_changed+0x5c>)
 8017300:	681b      	ldr	r3, [r3, #0]
 8017302:	60fb      	str	r3, [r7, #12]
 8017304:	e00c      	b.n	8017320 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 8017306:	68fb      	ldr	r3, [r7, #12]
 8017308:	681a      	ldr	r2, [r3, #0]
 801730a:	687b      	ldr	r3, [r7, #4]
 801730c:	681b      	ldr	r3, [r3, #0]
 801730e:	429a      	cmp	r2, r3
 8017310:	d103      	bne.n	801731a <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 8017312:	683b      	ldr	r3, [r7, #0]
 8017314:	681a      	ldr	r2, [r3, #0]
 8017316:	68fb      	ldr	r3, [r7, #12]
 8017318:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801731a:	68fb      	ldr	r3, [r7, #12]
 801731c:	68db      	ldr	r3, [r3, #12]
 801731e:	60fb      	str	r3, [r7, #12]
 8017320:	68fb      	ldr	r3, [r7, #12]
 8017322:	2b00      	cmp	r3, #0
 8017324:	d1ef      	bne.n	8017306 <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 8017326:	bf00      	nop
 8017328:	3714      	adds	r7, #20
 801732a:	46bd      	mov	sp, r7
 801732c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017330:	4770      	bx	lr
 8017332:	bf00      	nop
 8017334:	2001bca0 	.word	0x2001bca0

08017338 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 8017338:	b580      	push	{r7, lr}
 801733a:	b082      	sub	sp, #8
 801733c:	af00      	add	r7, sp, #0
 801733e:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 8017340:	4915      	ldr	r1, [pc, #84]	; (8017398 <etharp_free_entry+0x60>)
 8017342:	687a      	ldr	r2, [r7, #4]
 8017344:	4613      	mov	r3, r2
 8017346:	005b      	lsls	r3, r3, #1
 8017348:	4413      	add	r3, r2
 801734a:	00db      	lsls	r3, r3, #3
 801734c:	440b      	add	r3, r1
 801734e:	681b      	ldr	r3, [r3, #0]
 8017350:	2b00      	cmp	r3, #0
 8017352:	d013      	beq.n	801737c <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 8017354:	4910      	ldr	r1, [pc, #64]	; (8017398 <etharp_free_entry+0x60>)
 8017356:	687a      	ldr	r2, [r7, #4]
 8017358:	4613      	mov	r3, r2
 801735a:	005b      	lsls	r3, r3, #1
 801735c:	4413      	add	r3, r2
 801735e:	00db      	lsls	r3, r3, #3
 8017360:	440b      	add	r3, r1
 8017362:	681b      	ldr	r3, [r3, #0]
 8017364:	4618      	mov	r0, r3
 8017366:	f7f9 f9fb 	bl	8010760 <pbuf_free>
    arp_table[i].q = NULL;
 801736a:	490b      	ldr	r1, [pc, #44]	; (8017398 <etharp_free_entry+0x60>)
 801736c:	687a      	ldr	r2, [r7, #4]
 801736e:	4613      	mov	r3, r2
 8017370:	005b      	lsls	r3, r3, #1
 8017372:	4413      	add	r3, r2
 8017374:	00db      	lsls	r3, r3, #3
 8017376:	440b      	add	r3, r1
 8017378:	2200      	movs	r2, #0
 801737a:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 801737c:	4906      	ldr	r1, [pc, #24]	; (8017398 <etharp_free_entry+0x60>)
 801737e:	687a      	ldr	r2, [r7, #4]
 8017380:	4613      	mov	r3, r2
 8017382:	005b      	lsls	r3, r3, #1
 8017384:	4413      	add	r3, r2
 8017386:	00db      	lsls	r3, r3, #3
 8017388:	440b      	add	r3, r1
 801738a:	3314      	adds	r3, #20
 801738c:	2200      	movs	r2, #0
 801738e:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 8017390:	bf00      	nop
 8017392:	3708      	adds	r7, #8
 8017394:	46bd      	mov	sp, r7
 8017396:	bd80      	pop	{r7, pc}
 8017398:	2000098c 	.word	0x2000098c

0801739c <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 801739c:	b580      	push	{r7, lr}
 801739e:	b082      	sub	sp, #8
 80173a0:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80173a2:	2300      	movs	r3, #0
 80173a4:	607b      	str	r3, [r7, #4]
 80173a6:	e096      	b.n	80174d6 <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 80173a8:	494f      	ldr	r1, [pc, #316]	; (80174e8 <etharp_tmr+0x14c>)
 80173aa:	687a      	ldr	r2, [r7, #4]
 80173ac:	4613      	mov	r3, r2
 80173ae:	005b      	lsls	r3, r3, #1
 80173b0:	4413      	add	r3, r2
 80173b2:	00db      	lsls	r3, r3, #3
 80173b4:	440b      	add	r3, r1
 80173b6:	3314      	adds	r3, #20
 80173b8:	781b      	ldrb	r3, [r3, #0]
 80173ba:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 80173bc:	78fb      	ldrb	r3, [r7, #3]
 80173be:	2b00      	cmp	r3, #0
 80173c0:	f000 8086 	beq.w	80174d0 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 80173c4:	4948      	ldr	r1, [pc, #288]	; (80174e8 <etharp_tmr+0x14c>)
 80173c6:	687a      	ldr	r2, [r7, #4]
 80173c8:	4613      	mov	r3, r2
 80173ca:	005b      	lsls	r3, r3, #1
 80173cc:	4413      	add	r3, r2
 80173ce:	00db      	lsls	r3, r3, #3
 80173d0:	440b      	add	r3, r1
 80173d2:	3312      	adds	r3, #18
 80173d4:	881b      	ldrh	r3, [r3, #0]
 80173d6:	3301      	adds	r3, #1
 80173d8:	b298      	uxth	r0, r3
 80173da:	4943      	ldr	r1, [pc, #268]	; (80174e8 <etharp_tmr+0x14c>)
 80173dc:	687a      	ldr	r2, [r7, #4]
 80173de:	4613      	mov	r3, r2
 80173e0:	005b      	lsls	r3, r3, #1
 80173e2:	4413      	add	r3, r2
 80173e4:	00db      	lsls	r3, r3, #3
 80173e6:	440b      	add	r3, r1
 80173e8:	3312      	adds	r3, #18
 80173ea:	4602      	mov	r2, r0
 80173ec:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 80173ee:	493e      	ldr	r1, [pc, #248]	; (80174e8 <etharp_tmr+0x14c>)
 80173f0:	687a      	ldr	r2, [r7, #4]
 80173f2:	4613      	mov	r3, r2
 80173f4:	005b      	lsls	r3, r3, #1
 80173f6:	4413      	add	r3, r2
 80173f8:	00db      	lsls	r3, r3, #3
 80173fa:	440b      	add	r3, r1
 80173fc:	3312      	adds	r3, #18
 80173fe:	881b      	ldrh	r3, [r3, #0]
 8017400:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8017404:	d215      	bcs.n	8017432 <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8017406:	4938      	ldr	r1, [pc, #224]	; (80174e8 <etharp_tmr+0x14c>)
 8017408:	687a      	ldr	r2, [r7, #4]
 801740a:	4613      	mov	r3, r2
 801740c:	005b      	lsls	r3, r3, #1
 801740e:	4413      	add	r3, r2
 8017410:	00db      	lsls	r3, r3, #3
 8017412:	440b      	add	r3, r1
 8017414:	3314      	adds	r3, #20
 8017416:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8017418:	2b01      	cmp	r3, #1
 801741a:	d10e      	bne.n	801743a <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 801741c:	4932      	ldr	r1, [pc, #200]	; (80174e8 <etharp_tmr+0x14c>)
 801741e:	687a      	ldr	r2, [r7, #4]
 8017420:	4613      	mov	r3, r2
 8017422:	005b      	lsls	r3, r3, #1
 8017424:	4413      	add	r3, r2
 8017426:	00db      	lsls	r3, r3, #3
 8017428:	440b      	add	r3, r1
 801742a:	3312      	adds	r3, #18
 801742c:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801742e:	2b04      	cmp	r3, #4
 8017430:	d903      	bls.n	801743a <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 8017432:	6878      	ldr	r0, [r7, #4]
 8017434:	f7ff ff80 	bl	8017338 <etharp_free_entry>
 8017438:	e04a      	b.n	80174d0 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 801743a:	492b      	ldr	r1, [pc, #172]	; (80174e8 <etharp_tmr+0x14c>)
 801743c:	687a      	ldr	r2, [r7, #4]
 801743e:	4613      	mov	r3, r2
 8017440:	005b      	lsls	r3, r3, #1
 8017442:	4413      	add	r3, r2
 8017444:	00db      	lsls	r3, r3, #3
 8017446:	440b      	add	r3, r1
 8017448:	3314      	adds	r3, #20
 801744a:	781b      	ldrb	r3, [r3, #0]
 801744c:	2b03      	cmp	r3, #3
 801744e:	d10a      	bne.n	8017466 <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 8017450:	4925      	ldr	r1, [pc, #148]	; (80174e8 <etharp_tmr+0x14c>)
 8017452:	687a      	ldr	r2, [r7, #4]
 8017454:	4613      	mov	r3, r2
 8017456:	005b      	lsls	r3, r3, #1
 8017458:	4413      	add	r3, r2
 801745a:	00db      	lsls	r3, r3, #3
 801745c:	440b      	add	r3, r1
 801745e:	3314      	adds	r3, #20
 8017460:	2204      	movs	r2, #4
 8017462:	701a      	strb	r2, [r3, #0]
 8017464:	e034      	b.n	80174d0 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 8017466:	4920      	ldr	r1, [pc, #128]	; (80174e8 <etharp_tmr+0x14c>)
 8017468:	687a      	ldr	r2, [r7, #4]
 801746a:	4613      	mov	r3, r2
 801746c:	005b      	lsls	r3, r3, #1
 801746e:	4413      	add	r3, r2
 8017470:	00db      	lsls	r3, r3, #3
 8017472:	440b      	add	r3, r1
 8017474:	3314      	adds	r3, #20
 8017476:	781b      	ldrb	r3, [r3, #0]
 8017478:	2b04      	cmp	r3, #4
 801747a:	d10a      	bne.n	8017492 <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 801747c:	491a      	ldr	r1, [pc, #104]	; (80174e8 <etharp_tmr+0x14c>)
 801747e:	687a      	ldr	r2, [r7, #4]
 8017480:	4613      	mov	r3, r2
 8017482:	005b      	lsls	r3, r3, #1
 8017484:	4413      	add	r3, r2
 8017486:	00db      	lsls	r3, r3, #3
 8017488:	440b      	add	r3, r1
 801748a:	3314      	adds	r3, #20
 801748c:	2202      	movs	r2, #2
 801748e:	701a      	strb	r2, [r3, #0]
 8017490:	e01e      	b.n	80174d0 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8017492:	4915      	ldr	r1, [pc, #84]	; (80174e8 <etharp_tmr+0x14c>)
 8017494:	687a      	ldr	r2, [r7, #4]
 8017496:	4613      	mov	r3, r2
 8017498:	005b      	lsls	r3, r3, #1
 801749a:	4413      	add	r3, r2
 801749c:	00db      	lsls	r3, r3, #3
 801749e:	440b      	add	r3, r1
 80174a0:	3314      	adds	r3, #20
 80174a2:	781b      	ldrb	r3, [r3, #0]
 80174a4:	2b01      	cmp	r3, #1
 80174a6:	d113      	bne.n	80174d0 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 80174a8:	490f      	ldr	r1, [pc, #60]	; (80174e8 <etharp_tmr+0x14c>)
 80174aa:	687a      	ldr	r2, [r7, #4]
 80174ac:	4613      	mov	r3, r2
 80174ae:	005b      	lsls	r3, r3, #1
 80174b0:	4413      	add	r3, r2
 80174b2:	00db      	lsls	r3, r3, #3
 80174b4:	440b      	add	r3, r1
 80174b6:	3308      	adds	r3, #8
 80174b8:	6818      	ldr	r0, [r3, #0]
 80174ba:	687a      	ldr	r2, [r7, #4]
 80174bc:	4613      	mov	r3, r2
 80174be:	005b      	lsls	r3, r3, #1
 80174c0:	4413      	add	r3, r2
 80174c2:	00db      	lsls	r3, r3, #3
 80174c4:	4a08      	ldr	r2, [pc, #32]	; (80174e8 <etharp_tmr+0x14c>)
 80174c6:	4413      	add	r3, r2
 80174c8:	3304      	adds	r3, #4
 80174ca:	4619      	mov	r1, r3
 80174cc:	f000 fe6e 	bl	80181ac <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80174d0:	687b      	ldr	r3, [r7, #4]
 80174d2:	3301      	adds	r3, #1
 80174d4:	607b      	str	r3, [r7, #4]
 80174d6:	687b      	ldr	r3, [r7, #4]
 80174d8:	2b09      	cmp	r3, #9
 80174da:	f77f af65 	ble.w	80173a8 <etharp_tmr+0xc>
      }
    }
  }
}
 80174de:	bf00      	nop
 80174e0:	bf00      	nop
 80174e2:	3708      	adds	r7, #8
 80174e4:	46bd      	mov	sp, r7
 80174e6:	bd80      	pop	{r7, pc}
 80174e8:	2000098c 	.word	0x2000098c

080174ec <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 80174ec:	b580      	push	{r7, lr}
 80174ee:	b08a      	sub	sp, #40	; 0x28
 80174f0:	af00      	add	r7, sp, #0
 80174f2:	60f8      	str	r0, [r7, #12]
 80174f4:	460b      	mov	r3, r1
 80174f6:	607a      	str	r2, [r7, #4]
 80174f8:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 80174fa:	230a      	movs	r3, #10
 80174fc:	84fb      	strh	r3, [r7, #38]	; 0x26
 80174fe:	230a      	movs	r3, #10
 8017500:	84bb      	strh	r3, [r7, #36]	; 0x24
  s16_t empty = ARP_TABLE_SIZE;
 8017502:	230a      	movs	r3, #10
 8017504:	847b      	strh	r3, [r7, #34]	; 0x22
  s16_t i = 0;
 8017506:	2300      	movs	r3, #0
 8017508:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 801750a:	230a      	movs	r3, #10
 801750c:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 801750e:	2300      	movs	r3, #0
 8017510:	83bb      	strh	r3, [r7, #28]
 8017512:	2300      	movs	r3, #0
 8017514:	837b      	strh	r3, [r7, #26]
 8017516:	2300      	movs	r3, #0
 8017518:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801751a:	2300      	movs	r3, #0
 801751c:	843b      	strh	r3, [r7, #32]
 801751e:	e0ae      	b.n	801767e <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 8017520:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017524:	49a6      	ldr	r1, [pc, #664]	; (80177c0 <etharp_find_entry+0x2d4>)
 8017526:	4613      	mov	r3, r2
 8017528:	005b      	lsls	r3, r3, #1
 801752a:	4413      	add	r3, r2
 801752c:	00db      	lsls	r3, r3, #3
 801752e:	440b      	add	r3, r1
 8017530:	3314      	adds	r3, #20
 8017532:	781b      	ldrb	r3, [r3, #0]
 8017534:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 8017536:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 801753a:	2b0a      	cmp	r3, #10
 801753c:	d105      	bne.n	801754a <etharp_find_entry+0x5e>
 801753e:	7dfb      	ldrb	r3, [r7, #23]
 8017540:	2b00      	cmp	r3, #0
 8017542:	d102      	bne.n	801754a <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 8017544:	8c3b      	ldrh	r3, [r7, #32]
 8017546:	847b      	strh	r3, [r7, #34]	; 0x22
 8017548:	e095      	b.n	8017676 <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 801754a:	7dfb      	ldrb	r3, [r7, #23]
 801754c:	2b00      	cmp	r3, #0
 801754e:	f000 8092 	beq.w	8017676 <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 8017552:	7dfb      	ldrb	r3, [r7, #23]
 8017554:	2b01      	cmp	r3, #1
 8017556:	d009      	beq.n	801756c <etharp_find_entry+0x80>
 8017558:	7dfb      	ldrb	r3, [r7, #23]
 801755a:	2b01      	cmp	r3, #1
 801755c:	d806      	bhi.n	801756c <etharp_find_entry+0x80>
 801755e:	4b99      	ldr	r3, [pc, #612]	; (80177c4 <etharp_find_entry+0x2d8>)
 8017560:	f240 1223 	movw	r2, #291	; 0x123
 8017564:	4998      	ldr	r1, [pc, #608]	; (80177c8 <etharp_find_entry+0x2dc>)
 8017566:	4899      	ldr	r0, [pc, #612]	; (80177cc <etharp_find_entry+0x2e0>)
 8017568:	f002 fdba 	bl	801a0e0 <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 801756c:	68fb      	ldr	r3, [r7, #12]
 801756e:	2b00      	cmp	r3, #0
 8017570:	d020      	beq.n	80175b4 <etharp_find_entry+0xc8>
 8017572:	68fb      	ldr	r3, [r7, #12]
 8017574:	6819      	ldr	r1, [r3, #0]
 8017576:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801757a:	4891      	ldr	r0, [pc, #580]	; (80177c0 <etharp_find_entry+0x2d4>)
 801757c:	4613      	mov	r3, r2
 801757e:	005b      	lsls	r3, r3, #1
 8017580:	4413      	add	r3, r2
 8017582:	00db      	lsls	r3, r3, #3
 8017584:	4403      	add	r3, r0
 8017586:	3304      	adds	r3, #4
 8017588:	681b      	ldr	r3, [r3, #0]
 801758a:	4299      	cmp	r1, r3
 801758c:	d112      	bne.n	80175b4 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 801758e:	687b      	ldr	r3, [r7, #4]
 8017590:	2b00      	cmp	r3, #0
 8017592:	d00c      	beq.n	80175ae <etharp_find_entry+0xc2>
 8017594:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017598:	4989      	ldr	r1, [pc, #548]	; (80177c0 <etharp_find_entry+0x2d4>)
 801759a:	4613      	mov	r3, r2
 801759c:	005b      	lsls	r3, r3, #1
 801759e:	4413      	add	r3, r2
 80175a0:	00db      	lsls	r3, r3, #3
 80175a2:	440b      	add	r3, r1
 80175a4:	3308      	adds	r3, #8
 80175a6:	681b      	ldr	r3, [r3, #0]
 80175a8:	687a      	ldr	r2, [r7, #4]
 80175aa:	429a      	cmp	r2, r3
 80175ac:	d102      	bne.n	80175b4 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 80175ae:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80175b2:	e100      	b.n	80177b6 <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 80175b4:	7dfb      	ldrb	r3, [r7, #23]
 80175b6:	2b01      	cmp	r3, #1
 80175b8:	d140      	bne.n	801763c <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 80175ba:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80175be:	4980      	ldr	r1, [pc, #512]	; (80177c0 <etharp_find_entry+0x2d4>)
 80175c0:	4613      	mov	r3, r2
 80175c2:	005b      	lsls	r3, r3, #1
 80175c4:	4413      	add	r3, r2
 80175c6:	00db      	lsls	r3, r3, #3
 80175c8:	440b      	add	r3, r1
 80175ca:	681b      	ldr	r3, [r3, #0]
 80175cc:	2b00      	cmp	r3, #0
 80175ce:	d01a      	beq.n	8017606 <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 80175d0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80175d4:	497a      	ldr	r1, [pc, #488]	; (80177c0 <etharp_find_entry+0x2d4>)
 80175d6:	4613      	mov	r3, r2
 80175d8:	005b      	lsls	r3, r3, #1
 80175da:	4413      	add	r3, r2
 80175dc:	00db      	lsls	r3, r3, #3
 80175de:	440b      	add	r3, r1
 80175e0:	3312      	adds	r3, #18
 80175e2:	881b      	ldrh	r3, [r3, #0]
 80175e4:	8bba      	ldrh	r2, [r7, #28]
 80175e6:	429a      	cmp	r2, r3
 80175e8:	d845      	bhi.n	8017676 <etharp_find_entry+0x18a>
            old_queue = i;
 80175ea:	8c3b      	ldrh	r3, [r7, #32]
 80175ec:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 80175ee:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80175f2:	4973      	ldr	r1, [pc, #460]	; (80177c0 <etharp_find_entry+0x2d4>)
 80175f4:	4613      	mov	r3, r2
 80175f6:	005b      	lsls	r3, r3, #1
 80175f8:	4413      	add	r3, r2
 80175fa:	00db      	lsls	r3, r3, #3
 80175fc:	440b      	add	r3, r1
 80175fe:	3312      	adds	r3, #18
 8017600:	881b      	ldrh	r3, [r3, #0]
 8017602:	83bb      	strh	r3, [r7, #28]
 8017604:	e037      	b.n	8017676 <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 8017606:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801760a:	496d      	ldr	r1, [pc, #436]	; (80177c0 <etharp_find_entry+0x2d4>)
 801760c:	4613      	mov	r3, r2
 801760e:	005b      	lsls	r3, r3, #1
 8017610:	4413      	add	r3, r2
 8017612:	00db      	lsls	r3, r3, #3
 8017614:	440b      	add	r3, r1
 8017616:	3312      	adds	r3, #18
 8017618:	881b      	ldrh	r3, [r3, #0]
 801761a:	8b7a      	ldrh	r2, [r7, #26]
 801761c:	429a      	cmp	r2, r3
 801761e:	d82a      	bhi.n	8017676 <etharp_find_entry+0x18a>
            old_pending = i;
 8017620:	8c3b      	ldrh	r3, [r7, #32]
 8017622:	84fb      	strh	r3, [r7, #38]	; 0x26
            age_pending = arp_table[i].ctime;
 8017624:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017628:	4965      	ldr	r1, [pc, #404]	; (80177c0 <etharp_find_entry+0x2d4>)
 801762a:	4613      	mov	r3, r2
 801762c:	005b      	lsls	r3, r3, #1
 801762e:	4413      	add	r3, r2
 8017630:	00db      	lsls	r3, r3, #3
 8017632:	440b      	add	r3, r1
 8017634:	3312      	adds	r3, #18
 8017636:	881b      	ldrh	r3, [r3, #0]
 8017638:	837b      	strh	r3, [r7, #26]
 801763a:	e01c      	b.n	8017676 <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 801763c:	7dfb      	ldrb	r3, [r7, #23]
 801763e:	2b01      	cmp	r3, #1
 8017640:	d919      	bls.n	8017676 <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 8017642:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017646:	495e      	ldr	r1, [pc, #376]	; (80177c0 <etharp_find_entry+0x2d4>)
 8017648:	4613      	mov	r3, r2
 801764a:	005b      	lsls	r3, r3, #1
 801764c:	4413      	add	r3, r2
 801764e:	00db      	lsls	r3, r3, #3
 8017650:	440b      	add	r3, r1
 8017652:	3312      	adds	r3, #18
 8017654:	881b      	ldrh	r3, [r3, #0]
 8017656:	8b3a      	ldrh	r2, [r7, #24]
 8017658:	429a      	cmp	r2, r3
 801765a:	d80c      	bhi.n	8017676 <etharp_find_entry+0x18a>
            old_stable = i;
 801765c:	8c3b      	ldrh	r3, [r7, #32]
 801765e:	84bb      	strh	r3, [r7, #36]	; 0x24
            age_stable = arp_table[i].ctime;
 8017660:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017664:	4956      	ldr	r1, [pc, #344]	; (80177c0 <etharp_find_entry+0x2d4>)
 8017666:	4613      	mov	r3, r2
 8017668:	005b      	lsls	r3, r3, #1
 801766a:	4413      	add	r3, r2
 801766c:	00db      	lsls	r3, r3, #3
 801766e:	440b      	add	r3, r1
 8017670:	3312      	adds	r3, #18
 8017672:	881b      	ldrh	r3, [r3, #0]
 8017674:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8017676:	8c3b      	ldrh	r3, [r7, #32]
 8017678:	3301      	adds	r3, #1
 801767a:	b29b      	uxth	r3, r3
 801767c:	843b      	strh	r3, [r7, #32]
 801767e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8017682:	2b09      	cmp	r3, #9
 8017684:	f77f af4c 	ble.w	8017520 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 8017688:	7afb      	ldrb	r3, [r7, #11]
 801768a:	f003 0302 	and.w	r3, r3, #2
 801768e:	2b00      	cmp	r3, #0
 8017690:	d108      	bne.n	80176a4 <etharp_find_entry+0x1b8>
 8017692:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8017696:	2b0a      	cmp	r3, #10
 8017698:	d107      	bne.n	80176aa <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 801769a:	7afb      	ldrb	r3, [r7, #11]
 801769c:	f003 0301 	and.w	r3, r3, #1
 80176a0:	2b00      	cmp	r3, #0
 80176a2:	d102      	bne.n	80176aa <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 80176a4:	f04f 33ff 	mov.w	r3, #4294967295
 80176a8:	e085      	b.n	80177b6 <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 80176aa:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 80176ae:	2b09      	cmp	r3, #9
 80176b0:	dc02      	bgt.n	80176b8 <etharp_find_entry+0x1cc>
    i = empty;
 80176b2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80176b4:	843b      	strh	r3, [r7, #32]
 80176b6:	e039      	b.n	801772c <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 80176b8:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 80176bc:	2b09      	cmp	r3, #9
 80176be:	dc14      	bgt.n	80176ea <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 80176c0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80176c2:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 80176c4:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80176c8:	493d      	ldr	r1, [pc, #244]	; (80177c0 <etharp_find_entry+0x2d4>)
 80176ca:	4613      	mov	r3, r2
 80176cc:	005b      	lsls	r3, r3, #1
 80176ce:	4413      	add	r3, r2
 80176d0:	00db      	lsls	r3, r3, #3
 80176d2:	440b      	add	r3, r1
 80176d4:	681b      	ldr	r3, [r3, #0]
 80176d6:	2b00      	cmp	r3, #0
 80176d8:	d018      	beq.n	801770c <etharp_find_entry+0x220>
 80176da:	4b3a      	ldr	r3, [pc, #232]	; (80177c4 <etharp_find_entry+0x2d8>)
 80176dc:	f240 126d 	movw	r2, #365	; 0x16d
 80176e0:	493b      	ldr	r1, [pc, #236]	; (80177d0 <etharp_find_entry+0x2e4>)
 80176e2:	483a      	ldr	r0, [pc, #232]	; (80177cc <etharp_find_entry+0x2e0>)
 80176e4:	f002 fcfc 	bl	801a0e0 <iprintf>
 80176e8:	e010      	b.n	801770c <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 80176ea:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 80176ee:	2b09      	cmp	r3, #9
 80176f0:	dc02      	bgt.n	80176f8 <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 80176f2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80176f4:	843b      	strh	r3, [r7, #32]
 80176f6:	e009      	b.n	801770c <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 80176f8:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80176fc:	2b09      	cmp	r3, #9
 80176fe:	dc02      	bgt.n	8017706 <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 8017700:	8bfb      	ldrh	r3, [r7, #30]
 8017702:	843b      	strh	r3, [r7, #32]
 8017704:	e002      	b.n	801770c <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 8017706:	f04f 33ff 	mov.w	r3, #4294967295
 801770a:	e054      	b.n	80177b6 <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801770c:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8017710:	2b09      	cmp	r3, #9
 8017712:	dd06      	ble.n	8017722 <etharp_find_entry+0x236>
 8017714:	4b2b      	ldr	r3, [pc, #172]	; (80177c4 <etharp_find_entry+0x2d8>)
 8017716:	f240 127f 	movw	r2, #383	; 0x17f
 801771a:	492e      	ldr	r1, [pc, #184]	; (80177d4 <etharp_find_entry+0x2e8>)
 801771c:	482b      	ldr	r0, [pc, #172]	; (80177cc <etharp_find_entry+0x2e0>)
 801771e:	f002 fcdf 	bl	801a0e0 <iprintf>
    etharp_free_entry(i);
 8017722:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8017726:	4618      	mov	r0, r3
 8017728:	f7ff fe06 	bl	8017338 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801772c:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8017730:	2b09      	cmp	r3, #9
 8017732:	dd06      	ble.n	8017742 <etharp_find_entry+0x256>
 8017734:	4b23      	ldr	r3, [pc, #140]	; (80177c4 <etharp_find_entry+0x2d8>)
 8017736:	f240 1283 	movw	r2, #387	; 0x183
 801773a:	4926      	ldr	r1, [pc, #152]	; (80177d4 <etharp_find_entry+0x2e8>)
 801773c:	4823      	ldr	r0, [pc, #140]	; (80177cc <etharp_find_entry+0x2e0>)
 801773e:	f002 fccf 	bl	801a0e0 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 8017742:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017746:	491e      	ldr	r1, [pc, #120]	; (80177c0 <etharp_find_entry+0x2d4>)
 8017748:	4613      	mov	r3, r2
 801774a:	005b      	lsls	r3, r3, #1
 801774c:	4413      	add	r3, r2
 801774e:	00db      	lsls	r3, r3, #3
 8017750:	440b      	add	r3, r1
 8017752:	3314      	adds	r3, #20
 8017754:	781b      	ldrb	r3, [r3, #0]
 8017756:	2b00      	cmp	r3, #0
 8017758:	d006      	beq.n	8017768 <etharp_find_entry+0x27c>
 801775a:	4b1a      	ldr	r3, [pc, #104]	; (80177c4 <etharp_find_entry+0x2d8>)
 801775c:	f44f 72c2 	mov.w	r2, #388	; 0x184
 8017760:	491d      	ldr	r1, [pc, #116]	; (80177d8 <etharp_find_entry+0x2ec>)
 8017762:	481a      	ldr	r0, [pc, #104]	; (80177cc <etharp_find_entry+0x2e0>)
 8017764:	f002 fcbc 	bl	801a0e0 <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 8017768:	68fb      	ldr	r3, [r7, #12]
 801776a:	2b00      	cmp	r3, #0
 801776c:	d00b      	beq.n	8017786 <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 801776e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017772:	68fb      	ldr	r3, [r7, #12]
 8017774:	6819      	ldr	r1, [r3, #0]
 8017776:	4812      	ldr	r0, [pc, #72]	; (80177c0 <etharp_find_entry+0x2d4>)
 8017778:	4613      	mov	r3, r2
 801777a:	005b      	lsls	r3, r3, #1
 801777c:	4413      	add	r3, r2
 801777e:	00db      	lsls	r3, r3, #3
 8017780:	4403      	add	r3, r0
 8017782:	3304      	adds	r3, #4
 8017784:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 8017786:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801778a:	490d      	ldr	r1, [pc, #52]	; (80177c0 <etharp_find_entry+0x2d4>)
 801778c:	4613      	mov	r3, r2
 801778e:	005b      	lsls	r3, r3, #1
 8017790:	4413      	add	r3, r2
 8017792:	00db      	lsls	r3, r3, #3
 8017794:	440b      	add	r3, r1
 8017796:	3312      	adds	r3, #18
 8017798:	2200      	movs	r2, #0
 801779a:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 801779c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80177a0:	4907      	ldr	r1, [pc, #28]	; (80177c0 <etharp_find_entry+0x2d4>)
 80177a2:	4613      	mov	r3, r2
 80177a4:	005b      	lsls	r3, r3, #1
 80177a6:	4413      	add	r3, r2
 80177a8:	00db      	lsls	r3, r3, #3
 80177aa:	440b      	add	r3, r1
 80177ac:	3308      	adds	r3, #8
 80177ae:	687a      	ldr	r2, [r7, #4]
 80177b0:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 80177b2:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 80177b6:	4618      	mov	r0, r3
 80177b8:	3728      	adds	r7, #40	; 0x28
 80177ba:	46bd      	mov	sp, r7
 80177bc:	bd80      	pop	{r7, pc}
 80177be:	bf00      	nop
 80177c0:	2000098c 	.word	0x2000098c
 80177c4:	0801dbb0 	.word	0x0801dbb0
 80177c8:	0801dbe8 	.word	0x0801dbe8
 80177cc:	0801dc28 	.word	0x0801dc28
 80177d0:	0801dc50 	.word	0x0801dc50
 80177d4:	0801dc68 	.word	0x0801dc68
 80177d8:	0801dc7c 	.word	0x0801dc7c

080177dc <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 80177dc:	b580      	push	{r7, lr}
 80177de:	b088      	sub	sp, #32
 80177e0:	af02      	add	r7, sp, #8
 80177e2:	60f8      	str	r0, [r7, #12]
 80177e4:	60b9      	str	r1, [r7, #8]
 80177e6:	607a      	str	r2, [r7, #4]
 80177e8:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 80177ea:	68fb      	ldr	r3, [r7, #12]
 80177ec:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80177f0:	2b06      	cmp	r3, #6
 80177f2:	d006      	beq.n	8017802 <etharp_update_arp_entry+0x26>
 80177f4:	4b48      	ldr	r3, [pc, #288]	; (8017918 <etharp_update_arp_entry+0x13c>)
 80177f6:	f240 12a9 	movw	r2, #425	; 0x1a9
 80177fa:	4948      	ldr	r1, [pc, #288]	; (801791c <etharp_update_arp_entry+0x140>)
 80177fc:	4848      	ldr	r0, [pc, #288]	; (8017920 <etharp_update_arp_entry+0x144>)
 80177fe:	f002 fc6f 	bl	801a0e0 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 8017802:	68bb      	ldr	r3, [r7, #8]
 8017804:	2b00      	cmp	r3, #0
 8017806:	d012      	beq.n	801782e <etharp_update_arp_entry+0x52>
 8017808:	68bb      	ldr	r3, [r7, #8]
 801780a:	681b      	ldr	r3, [r3, #0]
 801780c:	2b00      	cmp	r3, #0
 801780e:	d00e      	beq.n	801782e <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8017810:	68bb      	ldr	r3, [r7, #8]
 8017812:	681b      	ldr	r3, [r3, #0]
 8017814:	68f9      	ldr	r1, [r7, #12]
 8017816:	4618      	mov	r0, r3
 8017818:	f001 f8fe 	bl	8018a18 <ip4_addr_isbroadcast_u32>
 801781c:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 801781e:	2b00      	cmp	r3, #0
 8017820:	d105      	bne.n	801782e <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 8017822:	68bb      	ldr	r3, [r7, #8]
 8017824:	681b      	ldr	r3, [r3, #0]
 8017826:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801782a:	2be0      	cmp	r3, #224	; 0xe0
 801782c:	d102      	bne.n	8017834 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801782e:	f06f 030f 	mvn.w	r3, #15
 8017832:	e06c      	b.n	801790e <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 8017834:	78fb      	ldrb	r3, [r7, #3]
 8017836:	68fa      	ldr	r2, [r7, #12]
 8017838:	4619      	mov	r1, r3
 801783a:	68b8      	ldr	r0, [r7, #8]
 801783c:	f7ff fe56 	bl	80174ec <etharp_find_entry>
 8017840:	4603      	mov	r3, r0
 8017842:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 8017844:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8017848:	2b00      	cmp	r3, #0
 801784a:	da02      	bge.n	8017852 <etharp_update_arp_entry+0x76>
    return (err_t)i;
 801784c:	8afb      	ldrh	r3, [r7, #22]
 801784e:	b25b      	sxtb	r3, r3
 8017850:	e05d      	b.n	801790e <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 8017852:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8017856:	4933      	ldr	r1, [pc, #204]	; (8017924 <etharp_update_arp_entry+0x148>)
 8017858:	4613      	mov	r3, r2
 801785a:	005b      	lsls	r3, r3, #1
 801785c:	4413      	add	r3, r2
 801785e:	00db      	lsls	r3, r3, #3
 8017860:	440b      	add	r3, r1
 8017862:	3314      	adds	r3, #20
 8017864:	2202      	movs	r2, #2
 8017866:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 8017868:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801786c:	492d      	ldr	r1, [pc, #180]	; (8017924 <etharp_update_arp_entry+0x148>)
 801786e:	4613      	mov	r3, r2
 8017870:	005b      	lsls	r3, r3, #1
 8017872:	4413      	add	r3, r2
 8017874:	00db      	lsls	r3, r3, #3
 8017876:	440b      	add	r3, r1
 8017878:	3308      	adds	r3, #8
 801787a:	68fa      	ldr	r2, [r7, #12]
 801787c:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 801787e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8017882:	4613      	mov	r3, r2
 8017884:	005b      	lsls	r3, r3, #1
 8017886:	4413      	add	r3, r2
 8017888:	00db      	lsls	r3, r3, #3
 801788a:	3308      	adds	r3, #8
 801788c:	4a25      	ldr	r2, [pc, #148]	; (8017924 <etharp_update_arp_entry+0x148>)
 801788e:	4413      	add	r3, r2
 8017890:	3304      	adds	r3, #4
 8017892:	2206      	movs	r2, #6
 8017894:	6879      	ldr	r1, [r7, #4]
 8017896:	4618      	mov	r0, r3
 8017898:	f002 fb62 	bl	8019f60 <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 801789c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80178a0:	4920      	ldr	r1, [pc, #128]	; (8017924 <etharp_update_arp_entry+0x148>)
 80178a2:	4613      	mov	r3, r2
 80178a4:	005b      	lsls	r3, r3, #1
 80178a6:	4413      	add	r3, r2
 80178a8:	00db      	lsls	r3, r3, #3
 80178aa:	440b      	add	r3, r1
 80178ac:	3312      	adds	r3, #18
 80178ae:	2200      	movs	r2, #0
 80178b0:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 80178b2:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80178b6:	491b      	ldr	r1, [pc, #108]	; (8017924 <etharp_update_arp_entry+0x148>)
 80178b8:	4613      	mov	r3, r2
 80178ba:	005b      	lsls	r3, r3, #1
 80178bc:	4413      	add	r3, r2
 80178be:	00db      	lsls	r3, r3, #3
 80178c0:	440b      	add	r3, r1
 80178c2:	681b      	ldr	r3, [r3, #0]
 80178c4:	2b00      	cmp	r3, #0
 80178c6:	d021      	beq.n	801790c <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 80178c8:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80178cc:	4915      	ldr	r1, [pc, #84]	; (8017924 <etharp_update_arp_entry+0x148>)
 80178ce:	4613      	mov	r3, r2
 80178d0:	005b      	lsls	r3, r3, #1
 80178d2:	4413      	add	r3, r2
 80178d4:	00db      	lsls	r3, r3, #3
 80178d6:	440b      	add	r3, r1
 80178d8:	681b      	ldr	r3, [r3, #0]
 80178da:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 80178dc:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80178e0:	4910      	ldr	r1, [pc, #64]	; (8017924 <etharp_update_arp_entry+0x148>)
 80178e2:	4613      	mov	r3, r2
 80178e4:	005b      	lsls	r3, r3, #1
 80178e6:	4413      	add	r3, r2
 80178e8:	00db      	lsls	r3, r3, #3
 80178ea:	440b      	add	r3, r1
 80178ec:	2200      	movs	r2, #0
 80178ee:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 80178f0:	68fb      	ldr	r3, [r7, #12]
 80178f2:	f103 0226 	add.w	r2, r3, #38	; 0x26
 80178f6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80178fa:	9300      	str	r3, [sp, #0]
 80178fc:	687b      	ldr	r3, [r7, #4]
 80178fe:	6939      	ldr	r1, [r7, #16]
 8017900:	68f8      	ldr	r0, [r7, #12]
 8017902:	f001 ff91 	bl	8019828 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 8017906:	6938      	ldr	r0, [r7, #16]
 8017908:	f7f8 ff2a 	bl	8010760 <pbuf_free>
  }
  return ERR_OK;
 801790c:	2300      	movs	r3, #0
}
 801790e:	4618      	mov	r0, r3
 8017910:	3718      	adds	r7, #24
 8017912:	46bd      	mov	sp, r7
 8017914:	bd80      	pop	{r7, pc}
 8017916:	bf00      	nop
 8017918:	0801dbb0 	.word	0x0801dbb0
 801791c:	0801dca8 	.word	0x0801dca8
 8017920:	0801dc28 	.word	0x0801dc28
 8017924:	2000098c 	.word	0x2000098c

08017928 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 8017928:	b580      	push	{r7, lr}
 801792a:	b084      	sub	sp, #16
 801792c:	af00      	add	r7, sp, #0
 801792e:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8017930:	2300      	movs	r3, #0
 8017932:	60fb      	str	r3, [r7, #12]
 8017934:	e01e      	b.n	8017974 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 8017936:	4913      	ldr	r1, [pc, #76]	; (8017984 <etharp_cleanup_netif+0x5c>)
 8017938:	68fa      	ldr	r2, [r7, #12]
 801793a:	4613      	mov	r3, r2
 801793c:	005b      	lsls	r3, r3, #1
 801793e:	4413      	add	r3, r2
 8017940:	00db      	lsls	r3, r3, #3
 8017942:	440b      	add	r3, r1
 8017944:	3314      	adds	r3, #20
 8017946:	781b      	ldrb	r3, [r3, #0]
 8017948:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 801794a:	7afb      	ldrb	r3, [r7, #11]
 801794c:	2b00      	cmp	r3, #0
 801794e:	d00e      	beq.n	801796e <etharp_cleanup_netif+0x46>
 8017950:	490c      	ldr	r1, [pc, #48]	; (8017984 <etharp_cleanup_netif+0x5c>)
 8017952:	68fa      	ldr	r2, [r7, #12]
 8017954:	4613      	mov	r3, r2
 8017956:	005b      	lsls	r3, r3, #1
 8017958:	4413      	add	r3, r2
 801795a:	00db      	lsls	r3, r3, #3
 801795c:	440b      	add	r3, r1
 801795e:	3308      	adds	r3, #8
 8017960:	681b      	ldr	r3, [r3, #0]
 8017962:	687a      	ldr	r2, [r7, #4]
 8017964:	429a      	cmp	r2, r3
 8017966:	d102      	bne.n	801796e <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 8017968:	68f8      	ldr	r0, [r7, #12]
 801796a:	f7ff fce5 	bl	8017338 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801796e:	68fb      	ldr	r3, [r7, #12]
 8017970:	3301      	adds	r3, #1
 8017972:	60fb      	str	r3, [r7, #12]
 8017974:	68fb      	ldr	r3, [r7, #12]
 8017976:	2b09      	cmp	r3, #9
 8017978:	dddd      	ble.n	8017936 <etharp_cleanup_netif+0xe>
    }
  }
}
 801797a:	bf00      	nop
 801797c:	bf00      	nop
 801797e:	3710      	adds	r7, #16
 8017980:	46bd      	mov	sp, r7
 8017982:	bd80      	pop	{r7, pc}
 8017984:	2000098c 	.word	0x2000098c

08017988 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 8017988:	b5b0      	push	{r4, r5, r7, lr}
 801798a:	b08a      	sub	sp, #40	; 0x28
 801798c:	af04      	add	r7, sp, #16
 801798e:	6078      	str	r0, [r7, #4]
 8017990:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 8017992:	683b      	ldr	r3, [r7, #0]
 8017994:	2b00      	cmp	r3, #0
 8017996:	d107      	bne.n	80179a8 <etharp_input+0x20>
 8017998:	4b3d      	ldr	r3, [pc, #244]	; (8017a90 <etharp_input+0x108>)
 801799a:	f240 228a 	movw	r2, #650	; 0x28a
 801799e:	493d      	ldr	r1, [pc, #244]	; (8017a94 <etharp_input+0x10c>)
 80179a0:	483d      	ldr	r0, [pc, #244]	; (8017a98 <etharp_input+0x110>)
 80179a2:	f002 fb9d 	bl	801a0e0 <iprintf>
 80179a6:	e06f      	b.n	8017a88 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 80179a8:	687b      	ldr	r3, [r7, #4]
 80179aa:	685b      	ldr	r3, [r3, #4]
 80179ac:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 80179ae:	693b      	ldr	r3, [r7, #16]
 80179b0:	881b      	ldrh	r3, [r3, #0]
 80179b2:	b29b      	uxth	r3, r3
 80179b4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80179b8:	d10c      	bne.n	80179d4 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 80179ba:	693b      	ldr	r3, [r7, #16]
 80179bc:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 80179be:	2b06      	cmp	r3, #6
 80179c0:	d108      	bne.n	80179d4 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 80179c2:	693b      	ldr	r3, [r7, #16]
 80179c4:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 80179c6:	2b04      	cmp	r3, #4
 80179c8:	d104      	bne.n	80179d4 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 80179ca:	693b      	ldr	r3, [r7, #16]
 80179cc:	885b      	ldrh	r3, [r3, #2]
 80179ce:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 80179d0:	2b08      	cmp	r3, #8
 80179d2:	d003      	beq.n	80179dc <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 80179d4:	6878      	ldr	r0, [r7, #4]
 80179d6:	f7f8 fec3 	bl	8010760 <pbuf_free>
    return;
 80179da:	e055      	b.n	8017a88 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 80179dc:	693b      	ldr	r3, [r7, #16]
 80179de:	330e      	adds	r3, #14
 80179e0:	681b      	ldr	r3, [r3, #0]
 80179e2:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 80179e4:	693b      	ldr	r3, [r7, #16]
 80179e6:	3318      	adds	r3, #24
 80179e8:	681b      	ldr	r3, [r3, #0]
 80179ea:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 80179ec:	683b      	ldr	r3, [r7, #0]
 80179ee:	3304      	adds	r3, #4
 80179f0:	681b      	ldr	r3, [r3, #0]
 80179f2:	2b00      	cmp	r3, #0
 80179f4:	d102      	bne.n	80179fc <etharp_input+0x74>
    for_us = 0;
 80179f6:	2300      	movs	r3, #0
 80179f8:	75fb      	strb	r3, [r7, #23]
 80179fa:	e009      	b.n	8017a10 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 80179fc:	68ba      	ldr	r2, [r7, #8]
 80179fe:	683b      	ldr	r3, [r7, #0]
 8017a00:	3304      	adds	r3, #4
 8017a02:	681b      	ldr	r3, [r3, #0]
 8017a04:	429a      	cmp	r2, r3
 8017a06:	bf0c      	ite	eq
 8017a08:	2301      	moveq	r3, #1
 8017a0a:	2300      	movne	r3, #0
 8017a0c:	b2db      	uxtb	r3, r3
 8017a0e:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 8017a10:	693b      	ldr	r3, [r7, #16]
 8017a12:	f103 0208 	add.w	r2, r3, #8
 8017a16:	7dfb      	ldrb	r3, [r7, #23]
 8017a18:	2b00      	cmp	r3, #0
 8017a1a:	d001      	beq.n	8017a20 <etharp_input+0x98>
 8017a1c:	2301      	movs	r3, #1
 8017a1e:	e000      	b.n	8017a22 <etharp_input+0x9a>
 8017a20:	2302      	movs	r3, #2
 8017a22:	f107 010c 	add.w	r1, r7, #12
 8017a26:	6838      	ldr	r0, [r7, #0]
 8017a28:	f7ff fed8 	bl	80177dc <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 8017a2c:	693b      	ldr	r3, [r7, #16]
 8017a2e:	88db      	ldrh	r3, [r3, #6]
 8017a30:	b29b      	uxth	r3, r3
 8017a32:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8017a36:	d003      	beq.n	8017a40 <etharp_input+0xb8>
 8017a38:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8017a3c:	d01e      	beq.n	8017a7c <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 8017a3e:	e020      	b.n	8017a82 <etharp_input+0xfa>
      if (for_us) {
 8017a40:	7dfb      	ldrb	r3, [r7, #23]
 8017a42:	2b00      	cmp	r3, #0
 8017a44:	d01c      	beq.n	8017a80 <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 8017a46:	683b      	ldr	r3, [r7, #0]
 8017a48:	f103 0026 	add.w	r0, r3, #38	; 0x26
 8017a4c:	693b      	ldr	r3, [r7, #16]
 8017a4e:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 8017a52:	683b      	ldr	r3, [r7, #0]
 8017a54:	f103 0526 	add.w	r5, r3, #38	; 0x26
 8017a58:	683b      	ldr	r3, [r7, #0]
 8017a5a:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 8017a5c:	693a      	ldr	r2, [r7, #16]
 8017a5e:	3208      	adds	r2, #8
        etharp_raw(netif,
 8017a60:	2102      	movs	r1, #2
 8017a62:	9103      	str	r1, [sp, #12]
 8017a64:	f107 010c 	add.w	r1, r7, #12
 8017a68:	9102      	str	r1, [sp, #8]
 8017a6a:	9201      	str	r2, [sp, #4]
 8017a6c:	9300      	str	r3, [sp, #0]
 8017a6e:	462b      	mov	r3, r5
 8017a70:	4622      	mov	r2, r4
 8017a72:	4601      	mov	r1, r0
 8017a74:	6838      	ldr	r0, [r7, #0]
 8017a76:	f000 faeb 	bl	8018050 <etharp_raw>
      break;
 8017a7a:	e001      	b.n	8017a80 <etharp_input+0xf8>
      break;
 8017a7c:	bf00      	nop
 8017a7e:	e000      	b.n	8017a82 <etharp_input+0xfa>
      break;
 8017a80:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 8017a82:	6878      	ldr	r0, [r7, #4]
 8017a84:	f7f8 fe6c 	bl	8010760 <pbuf_free>
}
 8017a88:	3718      	adds	r7, #24
 8017a8a:	46bd      	mov	sp, r7
 8017a8c:	bdb0      	pop	{r4, r5, r7, pc}
 8017a8e:	bf00      	nop
 8017a90:	0801dbb0 	.word	0x0801dbb0
 8017a94:	0801dd00 	.word	0x0801dd00
 8017a98:	0801dc28 	.word	0x0801dc28

08017a9c <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 8017a9c:	b580      	push	{r7, lr}
 8017a9e:	b086      	sub	sp, #24
 8017aa0:	af02      	add	r7, sp, #8
 8017aa2:	60f8      	str	r0, [r7, #12]
 8017aa4:	60b9      	str	r1, [r7, #8]
 8017aa6:	4613      	mov	r3, r2
 8017aa8:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 8017aaa:	79fa      	ldrb	r2, [r7, #7]
 8017aac:	4944      	ldr	r1, [pc, #272]	; (8017bc0 <etharp_output_to_arp_index+0x124>)
 8017aae:	4613      	mov	r3, r2
 8017ab0:	005b      	lsls	r3, r3, #1
 8017ab2:	4413      	add	r3, r2
 8017ab4:	00db      	lsls	r3, r3, #3
 8017ab6:	440b      	add	r3, r1
 8017ab8:	3314      	adds	r3, #20
 8017aba:	781b      	ldrb	r3, [r3, #0]
 8017abc:	2b01      	cmp	r3, #1
 8017abe:	d806      	bhi.n	8017ace <etharp_output_to_arp_index+0x32>
 8017ac0:	4b40      	ldr	r3, [pc, #256]	; (8017bc4 <etharp_output_to_arp_index+0x128>)
 8017ac2:	f240 22ee 	movw	r2, #750	; 0x2ee
 8017ac6:	4940      	ldr	r1, [pc, #256]	; (8017bc8 <etharp_output_to_arp_index+0x12c>)
 8017ac8:	4840      	ldr	r0, [pc, #256]	; (8017bcc <etharp_output_to_arp_index+0x130>)
 8017aca:	f002 fb09 	bl	801a0e0 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 8017ace:	79fa      	ldrb	r2, [r7, #7]
 8017ad0:	493b      	ldr	r1, [pc, #236]	; (8017bc0 <etharp_output_to_arp_index+0x124>)
 8017ad2:	4613      	mov	r3, r2
 8017ad4:	005b      	lsls	r3, r3, #1
 8017ad6:	4413      	add	r3, r2
 8017ad8:	00db      	lsls	r3, r3, #3
 8017ada:	440b      	add	r3, r1
 8017adc:	3314      	adds	r3, #20
 8017ade:	781b      	ldrb	r3, [r3, #0]
 8017ae0:	2b02      	cmp	r3, #2
 8017ae2:	d153      	bne.n	8017b8c <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 8017ae4:	79fa      	ldrb	r2, [r7, #7]
 8017ae6:	4936      	ldr	r1, [pc, #216]	; (8017bc0 <etharp_output_to_arp_index+0x124>)
 8017ae8:	4613      	mov	r3, r2
 8017aea:	005b      	lsls	r3, r3, #1
 8017aec:	4413      	add	r3, r2
 8017aee:	00db      	lsls	r3, r3, #3
 8017af0:	440b      	add	r3, r1
 8017af2:	3312      	adds	r3, #18
 8017af4:	881b      	ldrh	r3, [r3, #0]
 8017af6:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 8017afa:	d919      	bls.n	8017b30 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 8017afc:	79fa      	ldrb	r2, [r7, #7]
 8017afe:	4613      	mov	r3, r2
 8017b00:	005b      	lsls	r3, r3, #1
 8017b02:	4413      	add	r3, r2
 8017b04:	00db      	lsls	r3, r3, #3
 8017b06:	4a2e      	ldr	r2, [pc, #184]	; (8017bc0 <etharp_output_to_arp_index+0x124>)
 8017b08:	4413      	add	r3, r2
 8017b0a:	3304      	adds	r3, #4
 8017b0c:	4619      	mov	r1, r3
 8017b0e:	68f8      	ldr	r0, [r7, #12]
 8017b10:	f000 fb4c 	bl	80181ac <etharp_request>
 8017b14:	4603      	mov	r3, r0
 8017b16:	2b00      	cmp	r3, #0
 8017b18:	d138      	bne.n	8017b8c <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8017b1a:	79fa      	ldrb	r2, [r7, #7]
 8017b1c:	4928      	ldr	r1, [pc, #160]	; (8017bc0 <etharp_output_to_arp_index+0x124>)
 8017b1e:	4613      	mov	r3, r2
 8017b20:	005b      	lsls	r3, r3, #1
 8017b22:	4413      	add	r3, r2
 8017b24:	00db      	lsls	r3, r3, #3
 8017b26:	440b      	add	r3, r1
 8017b28:	3314      	adds	r3, #20
 8017b2a:	2203      	movs	r2, #3
 8017b2c:	701a      	strb	r2, [r3, #0]
 8017b2e:	e02d      	b.n	8017b8c <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 8017b30:	79fa      	ldrb	r2, [r7, #7]
 8017b32:	4923      	ldr	r1, [pc, #140]	; (8017bc0 <etharp_output_to_arp_index+0x124>)
 8017b34:	4613      	mov	r3, r2
 8017b36:	005b      	lsls	r3, r3, #1
 8017b38:	4413      	add	r3, r2
 8017b3a:	00db      	lsls	r3, r3, #3
 8017b3c:	440b      	add	r3, r1
 8017b3e:	3312      	adds	r3, #18
 8017b40:	881b      	ldrh	r3, [r3, #0]
 8017b42:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 8017b46:	d321      	bcc.n	8017b8c <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 8017b48:	79fa      	ldrb	r2, [r7, #7]
 8017b4a:	4613      	mov	r3, r2
 8017b4c:	005b      	lsls	r3, r3, #1
 8017b4e:	4413      	add	r3, r2
 8017b50:	00db      	lsls	r3, r3, #3
 8017b52:	4a1b      	ldr	r2, [pc, #108]	; (8017bc0 <etharp_output_to_arp_index+0x124>)
 8017b54:	4413      	add	r3, r2
 8017b56:	1d19      	adds	r1, r3, #4
 8017b58:	79fa      	ldrb	r2, [r7, #7]
 8017b5a:	4613      	mov	r3, r2
 8017b5c:	005b      	lsls	r3, r3, #1
 8017b5e:	4413      	add	r3, r2
 8017b60:	00db      	lsls	r3, r3, #3
 8017b62:	3308      	adds	r3, #8
 8017b64:	4a16      	ldr	r2, [pc, #88]	; (8017bc0 <etharp_output_to_arp_index+0x124>)
 8017b66:	4413      	add	r3, r2
 8017b68:	3304      	adds	r3, #4
 8017b6a:	461a      	mov	r2, r3
 8017b6c:	68f8      	ldr	r0, [r7, #12]
 8017b6e:	f000 fafb 	bl	8018168 <etharp_request_dst>
 8017b72:	4603      	mov	r3, r0
 8017b74:	2b00      	cmp	r3, #0
 8017b76:	d109      	bne.n	8017b8c <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8017b78:	79fa      	ldrb	r2, [r7, #7]
 8017b7a:	4911      	ldr	r1, [pc, #68]	; (8017bc0 <etharp_output_to_arp_index+0x124>)
 8017b7c:	4613      	mov	r3, r2
 8017b7e:	005b      	lsls	r3, r3, #1
 8017b80:	4413      	add	r3, r2
 8017b82:	00db      	lsls	r3, r3, #3
 8017b84:	440b      	add	r3, r1
 8017b86:	3314      	adds	r3, #20
 8017b88:	2203      	movs	r2, #3
 8017b8a:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 8017b8c:	68fb      	ldr	r3, [r7, #12]
 8017b8e:	f103 0126 	add.w	r1, r3, #38	; 0x26
 8017b92:	79fa      	ldrb	r2, [r7, #7]
 8017b94:	4613      	mov	r3, r2
 8017b96:	005b      	lsls	r3, r3, #1
 8017b98:	4413      	add	r3, r2
 8017b9a:	00db      	lsls	r3, r3, #3
 8017b9c:	3308      	adds	r3, #8
 8017b9e:	4a08      	ldr	r2, [pc, #32]	; (8017bc0 <etharp_output_to_arp_index+0x124>)
 8017ba0:	4413      	add	r3, r2
 8017ba2:	3304      	adds	r3, #4
 8017ba4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8017ba8:	9200      	str	r2, [sp, #0]
 8017baa:	460a      	mov	r2, r1
 8017bac:	68b9      	ldr	r1, [r7, #8]
 8017bae:	68f8      	ldr	r0, [r7, #12]
 8017bb0:	f001 fe3a 	bl	8019828 <ethernet_output>
 8017bb4:	4603      	mov	r3, r0
}
 8017bb6:	4618      	mov	r0, r3
 8017bb8:	3710      	adds	r7, #16
 8017bba:	46bd      	mov	sp, r7
 8017bbc:	bd80      	pop	{r7, pc}
 8017bbe:	bf00      	nop
 8017bc0:	2000098c 	.word	0x2000098c
 8017bc4:	0801dbb0 	.word	0x0801dbb0
 8017bc8:	0801dd20 	.word	0x0801dd20
 8017bcc:	0801dc28 	.word	0x0801dc28

08017bd0 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 8017bd0:	b580      	push	{r7, lr}
 8017bd2:	b08a      	sub	sp, #40	; 0x28
 8017bd4:	af02      	add	r7, sp, #8
 8017bd6:	60f8      	str	r0, [r7, #12]
 8017bd8:	60b9      	str	r1, [r7, #8]
 8017bda:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 8017bdc:	687b      	ldr	r3, [r7, #4]
 8017bde:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 8017be0:	68fb      	ldr	r3, [r7, #12]
 8017be2:	2b00      	cmp	r3, #0
 8017be4:	d106      	bne.n	8017bf4 <etharp_output+0x24>
 8017be6:	4b73      	ldr	r3, [pc, #460]	; (8017db4 <etharp_output+0x1e4>)
 8017be8:	f240 321e 	movw	r2, #798	; 0x31e
 8017bec:	4972      	ldr	r1, [pc, #456]	; (8017db8 <etharp_output+0x1e8>)
 8017bee:	4873      	ldr	r0, [pc, #460]	; (8017dbc <etharp_output+0x1ec>)
 8017bf0:	f002 fa76 	bl	801a0e0 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 8017bf4:	68bb      	ldr	r3, [r7, #8]
 8017bf6:	2b00      	cmp	r3, #0
 8017bf8:	d106      	bne.n	8017c08 <etharp_output+0x38>
 8017bfa:	4b6e      	ldr	r3, [pc, #440]	; (8017db4 <etharp_output+0x1e4>)
 8017bfc:	f240 321f 	movw	r2, #799	; 0x31f
 8017c00:	496f      	ldr	r1, [pc, #444]	; (8017dc0 <etharp_output+0x1f0>)
 8017c02:	486e      	ldr	r0, [pc, #440]	; (8017dbc <etharp_output+0x1ec>)
 8017c04:	f002 fa6c 	bl	801a0e0 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 8017c08:	687b      	ldr	r3, [r7, #4]
 8017c0a:	2b00      	cmp	r3, #0
 8017c0c:	d106      	bne.n	8017c1c <etharp_output+0x4c>
 8017c0e:	4b69      	ldr	r3, [pc, #420]	; (8017db4 <etharp_output+0x1e4>)
 8017c10:	f44f 7248 	mov.w	r2, #800	; 0x320
 8017c14:	496b      	ldr	r1, [pc, #428]	; (8017dc4 <etharp_output+0x1f4>)
 8017c16:	4869      	ldr	r0, [pc, #420]	; (8017dbc <etharp_output+0x1ec>)
 8017c18:	f002 fa62 	bl	801a0e0 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 8017c1c:	687b      	ldr	r3, [r7, #4]
 8017c1e:	681b      	ldr	r3, [r3, #0]
 8017c20:	68f9      	ldr	r1, [r7, #12]
 8017c22:	4618      	mov	r0, r3
 8017c24:	f000 fef8 	bl	8018a18 <ip4_addr_isbroadcast_u32>
 8017c28:	4603      	mov	r3, r0
 8017c2a:	2b00      	cmp	r3, #0
 8017c2c:	d002      	beq.n	8017c34 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 8017c2e:	4b66      	ldr	r3, [pc, #408]	; (8017dc8 <etharp_output+0x1f8>)
 8017c30:	61fb      	str	r3, [r7, #28]
 8017c32:	e0af      	b.n	8017d94 <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 8017c34:	687b      	ldr	r3, [r7, #4]
 8017c36:	681b      	ldr	r3, [r3, #0]
 8017c38:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8017c3c:	2be0      	cmp	r3, #224	; 0xe0
 8017c3e:	d118      	bne.n	8017c72 <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 8017c40:	2301      	movs	r3, #1
 8017c42:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 8017c44:	2300      	movs	r3, #0
 8017c46:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 8017c48:	235e      	movs	r3, #94	; 0x5e
 8017c4a:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 8017c4c:	687b      	ldr	r3, [r7, #4]
 8017c4e:	3301      	adds	r3, #1
 8017c50:	781b      	ldrb	r3, [r3, #0]
 8017c52:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8017c56:	b2db      	uxtb	r3, r3
 8017c58:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 8017c5a:	687b      	ldr	r3, [r7, #4]
 8017c5c:	3302      	adds	r3, #2
 8017c5e:	781b      	ldrb	r3, [r3, #0]
 8017c60:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 8017c62:	687b      	ldr	r3, [r7, #4]
 8017c64:	3303      	adds	r3, #3
 8017c66:	781b      	ldrb	r3, [r3, #0]
 8017c68:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 8017c6a:	f107 0310 	add.w	r3, r7, #16
 8017c6e:	61fb      	str	r3, [r7, #28]
 8017c70:	e090      	b.n	8017d94 <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8017c72:	687b      	ldr	r3, [r7, #4]
 8017c74:	681a      	ldr	r2, [r3, #0]
 8017c76:	68fb      	ldr	r3, [r7, #12]
 8017c78:	3304      	adds	r3, #4
 8017c7a:	681b      	ldr	r3, [r3, #0]
 8017c7c:	405a      	eors	r2, r3
 8017c7e:	68fb      	ldr	r3, [r7, #12]
 8017c80:	3308      	adds	r3, #8
 8017c82:	681b      	ldr	r3, [r3, #0]
 8017c84:	4013      	ands	r3, r2
 8017c86:	2b00      	cmp	r3, #0
 8017c88:	d012      	beq.n	8017cb0 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 8017c8a:	687b      	ldr	r3, [r7, #4]
 8017c8c:	681b      	ldr	r3, [r3, #0]
 8017c8e:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8017c90:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 8017c94:	4293      	cmp	r3, r2
 8017c96:	d00b      	beq.n	8017cb0 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 8017c98:	68fb      	ldr	r3, [r7, #12]
 8017c9a:	330c      	adds	r3, #12
 8017c9c:	681b      	ldr	r3, [r3, #0]
 8017c9e:	2b00      	cmp	r3, #0
 8017ca0:	d003      	beq.n	8017caa <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 8017ca2:	68fb      	ldr	r3, [r7, #12]
 8017ca4:	330c      	adds	r3, #12
 8017ca6:	61bb      	str	r3, [r7, #24]
 8017ca8:	e002      	b.n	8017cb0 <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 8017caa:	f06f 0303 	mvn.w	r3, #3
 8017cae:	e07d      	b.n	8017dac <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8017cb0:	4b46      	ldr	r3, [pc, #280]	; (8017dcc <etharp_output+0x1fc>)
 8017cb2:	781b      	ldrb	r3, [r3, #0]
 8017cb4:	4619      	mov	r1, r3
 8017cb6:	4a46      	ldr	r2, [pc, #280]	; (8017dd0 <etharp_output+0x200>)
 8017cb8:	460b      	mov	r3, r1
 8017cba:	005b      	lsls	r3, r3, #1
 8017cbc:	440b      	add	r3, r1
 8017cbe:	00db      	lsls	r3, r3, #3
 8017cc0:	4413      	add	r3, r2
 8017cc2:	3314      	adds	r3, #20
 8017cc4:	781b      	ldrb	r3, [r3, #0]
 8017cc6:	2b01      	cmp	r3, #1
 8017cc8:	d925      	bls.n	8017d16 <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 8017cca:	4b40      	ldr	r3, [pc, #256]	; (8017dcc <etharp_output+0x1fc>)
 8017ccc:	781b      	ldrb	r3, [r3, #0]
 8017cce:	4619      	mov	r1, r3
 8017cd0:	4a3f      	ldr	r2, [pc, #252]	; (8017dd0 <etharp_output+0x200>)
 8017cd2:	460b      	mov	r3, r1
 8017cd4:	005b      	lsls	r3, r3, #1
 8017cd6:	440b      	add	r3, r1
 8017cd8:	00db      	lsls	r3, r3, #3
 8017cda:	4413      	add	r3, r2
 8017cdc:	3308      	adds	r3, #8
 8017cde:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8017ce0:	68fa      	ldr	r2, [r7, #12]
 8017ce2:	429a      	cmp	r2, r3
 8017ce4:	d117      	bne.n	8017d16 <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 8017ce6:	69bb      	ldr	r3, [r7, #24]
 8017ce8:	681a      	ldr	r2, [r3, #0]
 8017cea:	4b38      	ldr	r3, [pc, #224]	; (8017dcc <etharp_output+0x1fc>)
 8017cec:	781b      	ldrb	r3, [r3, #0]
 8017cee:	4618      	mov	r0, r3
 8017cf0:	4937      	ldr	r1, [pc, #220]	; (8017dd0 <etharp_output+0x200>)
 8017cf2:	4603      	mov	r3, r0
 8017cf4:	005b      	lsls	r3, r3, #1
 8017cf6:	4403      	add	r3, r0
 8017cf8:	00db      	lsls	r3, r3, #3
 8017cfa:	440b      	add	r3, r1
 8017cfc:	3304      	adds	r3, #4
 8017cfe:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 8017d00:	429a      	cmp	r2, r3
 8017d02:	d108      	bne.n	8017d16 <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 8017d04:	4b31      	ldr	r3, [pc, #196]	; (8017dcc <etharp_output+0x1fc>)
 8017d06:	781b      	ldrb	r3, [r3, #0]
 8017d08:	461a      	mov	r2, r3
 8017d0a:	68b9      	ldr	r1, [r7, #8]
 8017d0c:	68f8      	ldr	r0, [r7, #12]
 8017d0e:	f7ff fec5 	bl	8017a9c <etharp_output_to_arp_index>
 8017d12:	4603      	mov	r3, r0
 8017d14:	e04a      	b.n	8017dac <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8017d16:	2300      	movs	r3, #0
 8017d18:	75fb      	strb	r3, [r7, #23]
 8017d1a:	e031      	b.n	8017d80 <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8017d1c:	7dfa      	ldrb	r2, [r7, #23]
 8017d1e:	492c      	ldr	r1, [pc, #176]	; (8017dd0 <etharp_output+0x200>)
 8017d20:	4613      	mov	r3, r2
 8017d22:	005b      	lsls	r3, r3, #1
 8017d24:	4413      	add	r3, r2
 8017d26:	00db      	lsls	r3, r3, #3
 8017d28:	440b      	add	r3, r1
 8017d2a:	3314      	adds	r3, #20
 8017d2c:	781b      	ldrb	r3, [r3, #0]
 8017d2e:	2b01      	cmp	r3, #1
 8017d30:	d923      	bls.n	8017d7a <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 8017d32:	7dfa      	ldrb	r2, [r7, #23]
 8017d34:	4926      	ldr	r1, [pc, #152]	; (8017dd0 <etharp_output+0x200>)
 8017d36:	4613      	mov	r3, r2
 8017d38:	005b      	lsls	r3, r3, #1
 8017d3a:	4413      	add	r3, r2
 8017d3c:	00db      	lsls	r3, r3, #3
 8017d3e:	440b      	add	r3, r1
 8017d40:	3308      	adds	r3, #8
 8017d42:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8017d44:	68fa      	ldr	r2, [r7, #12]
 8017d46:	429a      	cmp	r2, r3
 8017d48:	d117      	bne.n	8017d7a <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 8017d4a:	69bb      	ldr	r3, [r7, #24]
 8017d4c:	6819      	ldr	r1, [r3, #0]
 8017d4e:	7dfa      	ldrb	r2, [r7, #23]
 8017d50:	481f      	ldr	r0, [pc, #124]	; (8017dd0 <etharp_output+0x200>)
 8017d52:	4613      	mov	r3, r2
 8017d54:	005b      	lsls	r3, r3, #1
 8017d56:	4413      	add	r3, r2
 8017d58:	00db      	lsls	r3, r3, #3
 8017d5a:	4403      	add	r3, r0
 8017d5c:	3304      	adds	r3, #4
 8017d5e:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 8017d60:	4299      	cmp	r1, r3
 8017d62:	d10a      	bne.n	8017d7a <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 8017d64:	4a19      	ldr	r2, [pc, #100]	; (8017dcc <etharp_output+0x1fc>)
 8017d66:	7dfb      	ldrb	r3, [r7, #23]
 8017d68:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 8017d6a:	7dfb      	ldrb	r3, [r7, #23]
 8017d6c:	461a      	mov	r2, r3
 8017d6e:	68b9      	ldr	r1, [r7, #8]
 8017d70:	68f8      	ldr	r0, [r7, #12]
 8017d72:	f7ff fe93 	bl	8017a9c <etharp_output_to_arp_index>
 8017d76:	4603      	mov	r3, r0
 8017d78:	e018      	b.n	8017dac <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8017d7a:	7dfb      	ldrb	r3, [r7, #23]
 8017d7c:	3301      	adds	r3, #1
 8017d7e:	75fb      	strb	r3, [r7, #23]
 8017d80:	7dfb      	ldrb	r3, [r7, #23]
 8017d82:	2b09      	cmp	r3, #9
 8017d84:	d9ca      	bls.n	8017d1c <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 8017d86:	68ba      	ldr	r2, [r7, #8]
 8017d88:	69b9      	ldr	r1, [r7, #24]
 8017d8a:	68f8      	ldr	r0, [r7, #12]
 8017d8c:	f000 f822 	bl	8017dd4 <etharp_query>
 8017d90:	4603      	mov	r3, r0
 8017d92:	e00b      	b.n	8017dac <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 8017d94:	68fb      	ldr	r3, [r7, #12]
 8017d96:	f103 0226 	add.w	r2, r3, #38	; 0x26
 8017d9a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8017d9e:	9300      	str	r3, [sp, #0]
 8017da0:	69fb      	ldr	r3, [r7, #28]
 8017da2:	68b9      	ldr	r1, [r7, #8]
 8017da4:	68f8      	ldr	r0, [r7, #12]
 8017da6:	f001 fd3f 	bl	8019828 <ethernet_output>
 8017daa:	4603      	mov	r3, r0
}
 8017dac:	4618      	mov	r0, r3
 8017dae:	3720      	adds	r7, #32
 8017db0:	46bd      	mov	sp, r7
 8017db2:	bd80      	pop	{r7, pc}
 8017db4:	0801dbb0 	.word	0x0801dbb0
 8017db8:	0801dd00 	.word	0x0801dd00
 8017dbc:	0801dc28 	.word	0x0801dc28
 8017dc0:	0801dd50 	.word	0x0801dd50
 8017dc4:	0801dcf0 	.word	0x0801dcf0
 8017dc8:	08094d40 	.word	0x08094d40
 8017dcc:	20000a7c 	.word	0x20000a7c
 8017dd0:	2000098c 	.word	0x2000098c

08017dd4 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 8017dd4:	b580      	push	{r7, lr}
 8017dd6:	b08c      	sub	sp, #48	; 0x30
 8017dd8:	af02      	add	r7, sp, #8
 8017dda:	60f8      	str	r0, [r7, #12]
 8017ddc:	60b9      	str	r1, [r7, #8]
 8017dde:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 8017de0:	68fb      	ldr	r3, [r7, #12]
 8017de2:	3326      	adds	r3, #38	; 0x26
 8017de4:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 8017de6:	23ff      	movs	r3, #255	; 0xff
 8017de8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  int is_new_entry = 0;
 8017dec:	2300      	movs	r3, #0
 8017dee:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8017df0:	68bb      	ldr	r3, [r7, #8]
 8017df2:	681b      	ldr	r3, [r3, #0]
 8017df4:	68f9      	ldr	r1, [r7, #12]
 8017df6:	4618      	mov	r0, r3
 8017df8:	f000 fe0e 	bl	8018a18 <ip4_addr_isbroadcast_u32>
 8017dfc:	4603      	mov	r3, r0
 8017dfe:	2b00      	cmp	r3, #0
 8017e00:	d10c      	bne.n	8017e1c <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8017e02:	68bb      	ldr	r3, [r7, #8]
 8017e04:	681b      	ldr	r3, [r3, #0]
 8017e06:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8017e0a:	2be0      	cmp	r3, #224	; 0xe0
 8017e0c:	d006      	beq.n	8017e1c <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8017e0e:	68bb      	ldr	r3, [r7, #8]
 8017e10:	2b00      	cmp	r3, #0
 8017e12:	d003      	beq.n	8017e1c <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 8017e14:	68bb      	ldr	r3, [r7, #8]
 8017e16:	681b      	ldr	r3, [r3, #0]
 8017e18:	2b00      	cmp	r3, #0
 8017e1a:	d102      	bne.n	8017e22 <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8017e1c:	f06f 030f 	mvn.w	r3, #15
 8017e20:	e101      	b.n	8018026 <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 8017e22:	68fa      	ldr	r2, [r7, #12]
 8017e24:	2101      	movs	r1, #1
 8017e26:	68b8      	ldr	r0, [r7, #8]
 8017e28:	f7ff fb60 	bl	80174ec <etharp_find_entry>
 8017e2c:	4603      	mov	r3, r0
 8017e2e:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 8017e30:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8017e34:	2b00      	cmp	r3, #0
 8017e36:	da02      	bge.n	8017e3e <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 8017e38:	8a7b      	ldrh	r3, [r7, #18]
 8017e3a:	b25b      	sxtb	r3, r3
 8017e3c:	e0f3      	b.n	8018026 <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 8017e3e:	8a7b      	ldrh	r3, [r7, #18]
 8017e40:	2b7e      	cmp	r3, #126	; 0x7e
 8017e42:	d906      	bls.n	8017e52 <etharp_query+0x7e>
 8017e44:	4b7a      	ldr	r3, [pc, #488]	; (8018030 <etharp_query+0x25c>)
 8017e46:	f240 32c1 	movw	r2, #961	; 0x3c1
 8017e4a:	497a      	ldr	r1, [pc, #488]	; (8018034 <etharp_query+0x260>)
 8017e4c:	487a      	ldr	r0, [pc, #488]	; (8018038 <etharp_query+0x264>)
 8017e4e:	f002 f947 	bl	801a0e0 <iprintf>
  i = (netif_addr_idx_t)i_err;
 8017e52:	8a7b      	ldrh	r3, [r7, #18]
 8017e54:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 8017e56:	7c7a      	ldrb	r2, [r7, #17]
 8017e58:	4978      	ldr	r1, [pc, #480]	; (801803c <etharp_query+0x268>)
 8017e5a:	4613      	mov	r3, r2
 8017e5c:	005b      	lsls	r3, r3, #1
 8017e5e:	4413      	add	r3, r2
 8017e60:	00db      	lsls	r3, r3, #3
 8017e62:	440b      	add	r3, r1
 8017e64:	3314      	adds	r3, #20
 8017e66:	781b      	ldrb	r3, [r3, #0]
 8017e68:	2b00      	cmp	r3, #0
 8017e6a:	d115      	bne.n	8017e98 <etharp_query+0xc4>
    is_new_entry = 1;
 8017e6c:	2301      	movs	r3, #1
 8017e6e:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 8017e70:	7c7a      	ldrb	r2, [r7, #17]
 8017e72:	4972      	ldr	r1, [pc, #456]	; (801803c <etharp_query+0x268>)
 8017e74:	4613      	mov	r3, r2
 8017e76:	005b      	lsls	r3, r3, #1
 8017e78:	4413      	add	r3, r2
 8017e7a:	00db      	lsls	r3, r3, #3
 8017e7c:	440b      	add	r3, r1
 8017e7e:	3314      	adds	r3, #20
 8017e80:	2201      	movs	r2, #1
 8017e82:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 8017e84:	7c7a      	ldrb	r2, [r7, #17]
 8017e86:	496d      	ldr	r1, [pc, #436]	; (801803c <etharp_query+0x268>)
 8017e88:	4613      	mov	r3, r2
 8017e8a:	005b      	lsls	r3, r3, #1
 8017e8c:	4413      	add	r3, r2
 8017e8e:	00db      	lsls	r3, r3, #3
 8017e90:	440b      	add	r3, r1
 8017e92:	3308      	adds	r3, #8
 8017e94:	68fa      	ldr	r2, [r7, #12]
 8017e96:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 8017e98:	7c7a      	ldrb	r2, [r7, #17]
 8017e9a:	4968      	ldr	r1, [pc, #416]	; (801803c <etharp_query+0x268>)
 8017e9c:	4613      	mov	r3, r2
 8017e9e:	005b      	lsls	r3, r3, #1
 8017ea0:	4413      	add	r3, r2
 8017ea2:	00db      	lsls	r3, r3, #3
 8017ea4:	440b      	add	r3, r1
 8017ea6:	3314      	adds	r3, #20
 8017ea8:	781b      	ldrb	r3, [r3, #0]
 8017eaa:	2b01      	cmp	r3, #1
 8017eac:	d011      	beq.n	8017ed2 <etharp_query+0xfe>
 8017eae:	7c7a      	ldrb	r2, [r7, #17]
 8017eb0:	4962      	ldr	r1, [pc, #392]	; (801803c <etharp_query+0x268>)
 8017eb2:	4613      	mov	r3, r2
 8017eb4:	005b      	lsls	r3, r3, #1
 8017eb6:	4413      	add	r3, r2
 8017eb8:	00db      	lsls	r3, r3, #3
 8017eba:	440b      	add	r3, r1
 8017ebc:	3314      	adds	r3, #20
 8017ebe:	781b      	ldrb	r3, [r3, #0]
 8017ec0:	2b01      	cmp	r3, #1
 8017ec2:	d806      	bhi.n	8017ed2 <etharp_query+0xfe>
 8017ec4:	4b5a      	ldr	r3, [pc, #360]	; (8018030 <etharp_query+0x25c>)
 8017ec6:	f240 32cd 	movw	r2, #973	; 0x3cd
 8017eca:	495d      	ldr	r1, [pc, #372]	; (8018040 <etharp_query+0x26c>)
 8017ecc:	485a      	ldr	r0, [pc, #360]	; (8018038 <etharp_query+0x264>)
 8017ece:	f002 f907 	bl	801a0e0 <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 8017ed2:	6a3b      	ldr	r3, [r7, #32]
 8017ed4:	2b00      	cmp	r3, #0
 8017ed6:	d102      	bne.n	8017ede <etharp_query+0x10a>
 8017ed8:	687b      	ldr	r3, [r7, #4]
 8017eda:	2b00      	cmp	r3, #0
 8017edc:	d10c      	bne.n	8017ef8 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 8017ede:	68b9      	ldr	r1, [r7, #8]
 8017ee0:	68f8      	ldr	r0, [r7, #12]
 8017ee2:	f000 f963 	bl	80181ac <etharp_request>
 8017ee6:	4603      	mov	r3, r0
 8017ee8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 8017eec:	687b      	ldr	r3, [r7, #4]
 8017eee:	2b00      	cmp	r3, #0
 8017ef0:	d102      	bne.n	8017ef8 <etharp_query+0x124>
      return result;
 8017ef2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8017ef6:	e096      	b.n	8018026 <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 8017ef8:	687b      	ldr	r3, [r7, #4]
 8017efa:	2b00      	cmp	r3, #0
 8017efc:	d106      	bne.n	8017f0c <etharp_query+0x138>
 8017efe:	4b4c      	ldr	r3, [pc, #304]	; (8018030 <etharp_query+0x25c>)
 8017f00:	f240 32e1 	movw	r2, #993	; 0x3e1
 8017f04:	494f      	ldr	r1, [pc, #316]	; (8018044 <etharp_query+0x270>)
 8017f06:	484c      	ldr	r0, [pc, #304]	; (8018038 <etharp_query+0x264>)
 8017f08:	f002 f8ea 	bl	801a0e0 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 8017f0c:	7c7a      	ldrb	r2, [r7, #17]
 8017f0e:	494b      	ldr	r1, [pc, #300]	; (801803c <etharp_query+0x268>)
 8017f10:	4613      	mov	r3, r2
 8017f12:	005b      	lsls	r3, r3, #1
 8017f14:	4413      	add	r3, r2
 8017f16:	00db      	lsls	r3, r3, #3
 8017f18:	440b      	add	r3, r1
 8017f1a:	3314      	adds	r3, #20
 8017f1c:	781b      	ldrb	r3, [r3, #0]
 8017f1e:	2b01      	cmp	r3, #1
 8017f20:	d917      	bls.n	8017f52 <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 8017f22:	4a49      	ldr	r2, [pc, #292]	; (8018048 <etharp_query+0x274>)
 8017f24:	7c7b      	ldrb	r3, [r7, #17]
 8017f26:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 8017f28:	7c7a      	ldrb	r2, [r7, #17]
 8017f2a:	4613      	mov	r3, r2
 8017f2c:	005b      	lsls	r3, r3, #1
 8017f2e:	4413      	add	r3, r2
 8017f30:	00db      	lsls	r3, r3, #3
 8017f32:	3308      	adds	r3, #8
 8017f34:	4a41      	ldr	r2, [pc, #260]	; (801803c <etharp_query+0x268>)
 8017f36:	4413      	add	r3, r2
 8017f38:	3304      	adds	r3, #4
 8017f3a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8017f3e:	9200      	str	r2, [sp, #0]
 8017f40:	697a      	ldr	r2, [r7, #20]
 8017f42:	6879      	ldr	r1, [r7, #4]
 8017f44:	68f8      	ldr	r0, [r7, #12]
 8017f46:	f001 fc6f 	bl	8019828 <ethernet_output>
 8017f4a:	4603      	mov	r3, r0
 8017f4c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8017f50:	e067      	b.n	8018022 <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8017f52:	7c7a      	ldrb	r2, [r7, #17]
 8017f54:	4939      	ldr	r1, [pc, #228]	; (801803c <etharp_query+0x268>)
 8017f56:	4613      	mov	r3, r2
 8017f58:	005b      	lsls	r3, r3, #1
 8017f5a:	4413      	add	r3, r2
 8017f5c:	00db      	lsls	r3, r3, #3
 8017f5e:	440b      	add	r3, r1
 8017f60:	3314      	adds	r3, #20
 8017f62:	781b      	ldrb	r3, [r3, #0]
 8017f64:	2b01      	cmp	r3, #1
 8017f66:	d15c      	bne.n	8018022 <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 8017f68:	2300      	movs	r3, #0
 8017f6a:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 8017f6c:	687b      	ldr	r3, [r7, #4]
 8017f6e:	61fb      	str	r3, [r7, #28]
    while (p) {
 8017f70:	e01c      	b.n	8017fac <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 8017f72:	69fb      	ldr	r3, [r7, #28]
 8017f74:	895a      	ldrh	r2, [r3, #10]
 8017f76:	69fb      	ldr	r3, [r7, #28]
 8017f78:	891b      	ldrh	r3, [r3, #8]
 8017f7a:	429a      	cmp	r2, r3
 8017f7c:	d10a      	bne.n	8017f94 <etharp_query+0x1c0>
 8017f7e:	69fb      	ldr	r3, [r7, #28]
 8017f80:	681b      	ldr	r3, [r3, #0]
 8017f82:	2b00      	cmp	r3, #0
 8017f84:	d006      	beq.n	8017f94 <etharp_query+0x1c0>
 8017f86:	4b2a      	ldr	r3, [pc, #168]	; (8018030 <etharp_query+0x25c>)
 8017f88:	f240 32f1 	movw	r2, #1009	; 0x3f1
 8017f8c:	492f      	ldr	r1, [pc, #188]	; (801804c <etharp_query+0x278>)
 8017f8e:	482a      	ldr	r0, [pc, #168]	; (8018038 <etharp_query+0x264>)
 8017f90:	f002 f8a6 	bl	801a0e0 <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 8017f94:	69fb      	ldr	r3, [r7, #28]
 8017f96:	7b1b      	ldrb	r3, [r3, #12]
 8017f98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8017f9c:	2b00      	cmp	r3, #0
 8017f9e:	d002      	beq.n	8017fa6 <etharp_query+0x1d2>
        copy_needed = 1;
 8017fa0:	2301      	movs	r3, #1
 8017fa2:	61bb      	str	r3, [r7, #24]
        break;
 8017fa4:	e005      	b.n	8017fb2 <etharp_query+0x1de>
      }
      p = p->next;
 8017fa6:	69fb      	ldr	r3, [r7, #28]
 8017fa8:	681b      	ldr	r3, [r3, #0]
 8017faa:	61fb      	str	r3, [r7, #28]
    while (p) {
 8017fac:	69fb      	ldr	r3, [r7, #28]
 8017fae:	2b00      	cmp	r3, #0
 8017fb0:	d1df      	bne.n	8017f72 <etharp_query+0x19e>
    }
    if (copy_needed) {
 8017fb2:	69bb      	ldr	r3, [r7, #24]
 8017fb4:	2b00      	cmp	r3, #0
 8017fb6:	d007      	beq.n	8017fc8 <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 8017fb8:	687a      	ldr	r2, [r7, #4]
 8017fba:	f44f 7120 	mov.w	r1, #640	; 0x280
 8017fbe:	200e      	movs	r0, #14
 8017fc0:	f7f8 febc 	bl	8010d3c <pbuf_clone>
 8017fc4:	61f8      	str	r0, [r7, #28]
 8017fc6:	e004      	b.n	8017fd2 <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 8017fc8:	687b      	ldr	r3, [r7, #4]
 8017fca:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 8017fcc:	69f8      	ldr	r0, [r7, #28]
 8017fce:	f7f8 fc67 	bl	80108a0 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 8017fd2:	69fb      	ldr	r3, [r7, #28]
 8017fd4:	2b00      	cmp	r3, #0
 8017fd6:	d021      	beq.n	801801c <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 8017fd8:	7c7a      	ldrb	r2, [r7, #17]
 8017fda:	4918      	ldr	r1, [pc, #96]	; (801803c <etharp_query+0x268>)
 8017fdc:	4613      	mov	r3, r2
 8017fde:	005b      	lsls	r3, r3, #1
 8017fe0:	4413      	add	r3, r2
 8017fe2:	00db      	lsls	r3, r3, #3
 8017fe4:	440b      	add	r3, r1
 8017fe6:	681b      	ldr	r3, [r3, #0]
 8017fe8:	2b00      	cmp	r3, #0
 8017fea:	d00a      	beq.n	8018002 <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 8017fec:	7c7a      	ldrb	r2, [r7, #17]
 8017fee:	4913      	ldr	r1, [pc, #76]	; (801803c <etharp_query+0x268>)
 8017ff0:	4613      	mov	r3, r2
 8017ff2:	005b      	lsls	r3, r3, #1
 8017ff4:	4413      	add	r3, r2
 8017ff6:	00db      	lsls	r3, r3, #3
 8017ff8:	440b      	add	r3, r1
 8017ffa:	681b      	ldr	r3, [r3, #0]
 8017ffc:	4618      	mov	r0, r3
 8017ffe:	f7f8 fbaf 	bl	8010760 <pbuf_free>
      }
      arp_table[i].q = p;
 8018002:	7c7a      	ldrb	r2, [r7, #17]
 8018004:	490d      	ldr	r1, [pc, #52]	; (801803c <etharp_query+0x268>)
 8018006:	4613      	mov	r3, r2
 8018008:	005b      	lsls	r3, r3, #1
 801800a:	4413      	add	r3, r2
 801800c:	00db      	lsls	r3, r3, #3
 801800e:	440b      	add	r3, r1
 8018010:	69fa      	ldr	r2, [r7, #28]
 8018012:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 8018014:	2300      	movs	r3, #0
 8018016:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801801a:	e002      	b.n	8018022 <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 801801c:	23ff      	movs	r3, #255	; 0xff
 801801e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }
  return result;
 8018022:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8018026:	4618      	mov	r0, r3
 8018028:	3728      	adds	r7, #40	; 0x28
 801802a:	46bd      	mov	sp, r7
 801802c:	bd80      	pop	{r7, pc}
 801802e:	bf00      	nop
 8018030:	0801dbb0 	.word	0x0801dbb0
 8018034:	0801dd5c 	.word	0x0801dd5c
 8018038:	0801dc28 	.word	0x0801dc28
 801803c:	2000098c 	.word	0x2000098c
 8018040:	0801dd6c 	.word	0x0801dd6c
 8018044:	0801dd50 	.word	0x0801dd50
 8018048:	20000a7c 	.word	0x20000a7c
 801804c:	0801dd94 	.word	0x0801dd94

08018050 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 8018050:	b580      	push	{r7, lr}
 8018052:	b08a      	sub	sp, #40	; 0x28
 8018054:	af02      	add	r7, sp, #8
 8018056:	60f8      	str	r0, [r7, #12]
 8018058:	60b9      	str	r1, [r7, #8]
 801805a:	607a      	str	r2, [r7, #4]
 801805c:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 801805e:	2300      	movs	r3, #0
 8018060:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 8018062:	68fb      	ldr	r3, [r7, #12]
 8018064:	2b00      	cmp	r3, #0
 8018066:	d106      	bne.n	8018076 <etharp_raw+0x26>
 8018068:	4b3a      	ldr	r3, [pc, #232]	; (8018154 <etharp_raw+0x104>)
 801806a:	f240 4257 	movw	r2, #1111	; 0x457
 801806e:	493a      	ldr	r1, [pc, #232]	; (8018158 <etharp_raw+0x108>)
 8018070:	483a      	ldr	r0, [pc, #232]	; (801815c <etharp_raw+0x10c>)
 8018072:	f002 f835 	bl	801a0e0 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 8018076:	f44f 7220 	mov.w	r2, #640	; 0x280
 801807a:	211c      	movs	r1, #28
 801807c:	200e      	movs	r0, #14
 801807e:	f7f8 f88b 	bl	8010198 <pbuf_alloc>
 8018082:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 8018084:	69bb      	ldr	r3, [r7, #24]
 8018086:	2b00      	cmp	r3, #0
 8018088:	d102      	bne.n	8018090 <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 801808a:	f04f 33ff 	mov.w	r3, #4294967295
 801808e:	e05d      	b.n	801814c <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 8018090:	69bb      	ldr	r3, [r7, #24]
 8018092:	895b      	ldrh	r3, [r3, #10]
 8018094:	2b1b      	cmp	r3, #27
 8018096:	d806      	bhi.n	80180a6 <etharp_raw+0x56>
 8018098:	4b2e      	ldr	r3, [pc, #184]	; (8018154 <etharp_raw+0x104>)
 801809a:	f240 4262 	movw	r2, #1122	; 0x462
 801809e:	4930      	ldr	r1, [pc, #192]	; (8018160 <etharp_raw+0x110>)
 80180a0:	482e      	ldr	r0, [pc, #184]	; (801815c <etharp_raw+0x10c>)
 80180a2:	f002 f81d 	bl	801a0e0 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 80180a6:	69bb      	ldr	r3, [r7, #24]
 80180a8:	685b      	ldr	r3, [r3, #4]
 80180aa:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 80180ac:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80180ae:	4618      	mov	r0, r3
 80180b0:	f7f7 f893 	bl	800f1da <lwip_htons>
 80180b4:	4603      	mov	r3, r0
 80180b6:	461a      	mov	r2, r3
 80180b8:	697b      	ldr	r3, [r7, #20]
 80180ba:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 80180bc:	68fb      	ldr	r3, [r7, #12]
 80180be:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80180c2:	2b06      	cmp	r3, #6
 80180c4:	d006      	beq.n	80180d4 <etharp_raw+0x84>
 80180c6:	4b23      	ldr	r3, [pc, #140]	; (8018154 <etharp_raw+0x104>)
 80180c8:	f240 4269 	movw	r2, #1129	; 0x469
 80180cc:	4925      	ldr	r1, [pc, #148]	; (8018164 <etharp_raw+0x114>)
 80180ce:	4823      	ldr	r0, [pc, #140]	; (801815c <etharp_raw+0x10c>)
 80180d0:	f002 f806 	bl	801a0e0 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 80180d4:	697b      	ldr	r3, [r7, #20]
 80180d6:	3308      	adds	r3, #8
 80180d8:	2206      	movs	r2, #6
 80180da:	6839      	ldr	r1, [r7, #0]
 80180dc:	4618      	mov	r0, r3
 80180de:	f001 ff3f 	bl	8019f60 <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 80180e2:	697b      	ldr	r3, [r7, #20]
 80180e4:	3312      	adds	r3, #18
 80180e6:	2206      	movs	r2, #6
 80180e8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80180ea:	4618      	mov	r0, r3
 80180ec:	f001 ff38 	bl	8019f60 <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 80180f0:	697b      	ldr	r3, [r7, #20]
 80180f2:	330e      	adds	r3, #14
 80180f4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80180f6:	6812      	ldr	r2, [r2, #0]
 80180f8:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 80180fa:	697b      	ldr	r3, [r7, #20]
 80180fc:	3318      	adds	r3, #24
 80180fe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8018100:	6812      	ldr	r2, [r2, #0]
 8018102:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 8018104:	697b      	ldr	r3, [r7, #20]
 8018106:	2200      	movs	r2, #0
 8018108:	701a      	strb	r2, [r3, #0]
 801810a:	2200      	movs	r2, #0
 801810c:	f042 0201 	orr.w	r2, r2, #1
 8018110:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 8018112:	697b      	ldr	r3, [r7, #20]
 8018114:	2200      	movs	r2, #0
 8018116:	f042 0208 	orr.w	r2, r2, #8
 801811a:	709a      	strb	r2, [r3, #2]
 801811c:	2200      	movs	r2, #0
 801811e:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 8018120:	697b      	ldr	r3, [r7, #20]
 8018122:	2206      	movs	r2, #6
 8018124:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 8018126:	697b      	ldr	r3, [r7, #20]
 8018128:	2204      	movs	r2, #4
 801812a:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 801812c:	f640 0306 	movw	r3, #2054	; 0x806
 8018130:	9300      	str	r3, [sp, #0]
 8018132:	687b      	ldr	r3, [r7, #4]
 8018134:	68ba      	ldr	r2, [r7, #8]
 8018136:	69b9      	ldr	r1, [r7, #24]
 8018138:	68f8      	ldr	r0, [r7, #12]
 801813a:	f001 fb75 	bl	8019828 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 801813e:	69b8      	ldr	r0, [r7, #24]
 8018140:	f7f8 fb0e 	bl	8010760 <pbuf_free>
  p = NULL;
 8018144:	2300      	movs	r3, #0
 8018146:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 8018148:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801814c:	4618      	mov	r0, r3
 801814e:	3720      	adds	r7, #32
 8018150:	46bd      	mov	sp, r7
 8018152:	bd80      	pop	{r7, pc}
 8018154:	0801dbb0 	.word	0x0801dbb0
 8018158:	0801dd00 	.word	0x0801dd00
 801815c:	0801dc28 	.word	0x0801dc28
 8018160:	0801ddb0 	.word	0x0801ddb0
 8018164:	0801dde4 	.word	0x0801dde4

08018168 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 8018168:	b580      	push	{r7, lr}
 801816a:	b088      	sub	sp, #32
 801816c:	af04      	add	r7, sp, #16
 801816e:	60f8      	str	r0, [r7, #12]
 8018170:	60b9      	str	r1, [r7, #8]
 8018172:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8018174:	68fb      	ldr	r3, [r7, #12]
 8018176:	f103 0126 	add.w	r1, r3, #38	; 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801817a:	68fb      	ldr	r3, [r7, #12]
 801817c:	f103 0026 	add.w	r0, r3, #38	; 0x26
 8018180:	68fb      	ldr	r3, [r7, #12]
 8018182:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8018184:	2201      	movs	r2, #1
 8018186:	9203      	str	r2, [sp, #12]
 8018188:	68ba      	ldr	r2, [r7, #8]
 801818a:	9202      	str	r2, [sp, #8]
 801818c:	4a06      	ldr	r2, [pc, #24]	; (80181a8 <etharp_request_dst+0x40>)
 801818e:	9201      	str	r2, [sp, #4]
 8018190:	9300      	str	r3, [sp, #0]
 8018192:	4603      	mov	r3, r0
 8018194:	687a      	ldr	r2, [r7, #4]
 8018196:	68f8      	ldr	r0, [r7, #12]
 8018198:	f7ff ff5a 	bl	8018050 <etharp_raw>
 801819c:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 801819e:	4618      	mov	r0, r3
 80181a0:	3710      	adds	r7, #16
 80181a2:	46bd      	mov	sp, r7
 80181a4:	bd80      	pop	{r7, pc}
 80181a6:	bf00      	nop
 80181a8:	08094d48 	.word	0x08094d48

080181ac <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 80181ac:	b580      	push	{r7, lr}
 80181ae:	b082      	sub	sp, #8
 80181b0:	af00      	add	r7, sp, #0
 80181b2:	6078      	str	r0, [r7, #4]
 80181b4:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 80181b6:	4a05      	ldr	r2, [pc, #20]	; (80181cc <etharp_request+0x20>)
 80181b8:	6839      	ldr	r1, [r7, #0]
 80181ba:	6878      	ldr	r0, [r7, #4]
 80181bc:	f7ff ffd4 	bl	8018168 <etharp_request_dst>
 80181c0:	4603      	mov	r3, r0
}
 80181c2:	4618      	mov	r0, r3
 80181c4:	3708      	adds	r7, #8
 80181c6:	46bd      	mov	sp, r7
 80181c8:	bd80      	pop	{r7, pc}
 80181ca:	bf00      	nop
 80181cc:	08094d40 	.word	0x08094d40

080181d0 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 80181d0:	b580      	push	{r7, lr}
 80181d2:	b08e      	sub	sp, #56	; 0x38
 80181d4:	af04      	add	r7, sp, #16
 80181d6:	6078      	str	r0, [r7, #4]
 80181d8:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 80181da:	4b79      	ldr	r3, [pc, #484]	; (80183c0 <icmp_input+0x1f0>)
 80181dc:	689b      	ldr	r3, [r3, #8]
 80181de:	627b      	str	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 80181e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80181e2:	781b      	ldrb	r3, [r3, #0]
 80181e4:	f003 030f 	and.w	r3, r3, #15
 80181e8:	b2db      	uxtb	r3, r3
 80181ea:	009b      	lsls	r3, r3, #2
 80181ec:	b2db      	uxtb	r3, r3
 80181ee:	847b      	strh	r3, [r7, #34]	; 0x22
  if (hlen < IP_HLEN) {
 80181f0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80181f2:	2b13      	cmp	r3, #19
 80181f4:	f240 80cd 	bls.w	8018392 <icmp_input+0x1c2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 80181f8:	687b      	ldr	r3, [r7, #4]
 80181fa:	895b      	ldrh	r3, [r3, #10]
 80181fc:	2b03      	cmp	r3, #3
 80181fe:	f240 80ca 	bls.w	8018396 <icmp_input+0x1c6>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 8018202:	687b      	ldr	r3, [r7, #4]
 8018204:	685b      	ldr	r3, [r3, #4]
 8018206:	781b      	ldrb	r3, [r3, #0]
 8018208:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 801820c:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8018210:	2b00      	cmp	r3, #0
 8018212:	f000 80b7 	beq.w	8018384 <icmp_input+0x1b4>
 8018216:	2b08      	cmp	r3, #8
 8018218:	f040 80b7 	bne.w	801838a <icmp_input+0x1ba>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 801821c:	4b69      	ldr	r3, [pc, #420]	; (80183c4 <icmp_input+0x1f4>)
 801821e:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8018220:	4b67      	ldr	r3, [pc, #412]	; (80183c0 <icmp_input+0x1f0>)
 8018222:	695b      	ldr	r3, [r3, #20]
 8018224:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8018228:	2be0      	cmp	r3, #224	; 0xe0
 801822a:	f000 80bb 	beq.w	80183a4 <icmp_input+0x1d4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 801822e:	4b64      	ldr	r3, [pc, #400]	; (80183c0 <icmp_input+0x1f0>)
 8018230:	695b      	ldr	r3, [r3, #20]
 8018232:	4a63      	ldr	r2, [pc, #396]	; (80183c0 <icmp_input+0x1f0>)
 8018234:	6812      	ldr	r2, [r2, #0]
 8018236:	4611      	mov	r1, r2
 8018238:	4618      	mov	r0, r3
 801823a:	f000 fbed 	bl	8018a18 <ip4_addr_isbroadcast_u32>
 801823e:	4603      	mov	r3, r0
 8018240:	2b00      	cmp	r3, #0
 8018242:	f040 80b1 	bne.w	80183a8 <icmp_input+0x1d8>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 8018246:	687b      	ldr	r3, [r7, #4]
 8018248:	891b      	ldrh	r3, [r3, #8]
 801824a:	2b07      	cmp	r3, #7
 801824c:	f240 80a5 	bls.w	801839a <icmp_input+0x1ca>
          return;
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8018250:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8018252:	330e      	adds	r3, #14
 8018254:	4619      	mov	r1, r3
 8018256:	6878      	ldr	r0, [r7, #4]
 8018258:	f7f8 f9ec 	bl	8010634 <pbuf_add_header>
 801825c:	4603      	mov	r3, r0
 801825e:	2b00      	cmp	r3, #0
 8018260:	d04b      	beq.n	80182fa <icmp_input+0x12a>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 8018262:	687b      	ldr	r3, [r7, #4]
 8018264:	891a      	ldrh	r2, [r3, #8]
 8018266:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8018268:	4413      	add	r3, r2
 801826a:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 801826c:	687b      	ldr	r3, [r7, #4]
 801826e:	891b      	ldrh	r3, [r3, #8]
 8018270:	8b7a      	ldrh	r2, [r7, #26]
 8018272:	429a      	cmp	r2, r3
 8018274:	f0c0 809a 	bcc.w	80183ac <icmp_input+0x1dc>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 8018278:	8b7b      	ldrh	r3, [r7, #26]
 801827a:	f44f 7220 	mov.w	r2, #640	; 0x280
 801827e:	4619      	mov	r1, r3
 8018280:	200e      	movs	r0, #14
 8018282:	f7f7 ff89 	bl	8010198 <pbuf_alloc>
 8018286:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 8018288:	697b      	ldr	r3, [r7, #20]
 801828a:	2b00      	cmp	r3, #0
 801828c:	f000 8090 	beq.w	80183b0 <icmp_input+0x1e0>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 8018290:	697b      	ldr	r3, [r7, #20]
 8018292:	895b      	ldrh	r3, [r3, #10]
 8018294:	461a      	mov	r2, r3
 8018296:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8018298:	3308      	adds	r3, #8
 801829a:	429a      	cmp	r2, r3
 801829c:	d203      	bcs.n	80182a6 <icmp_input+0xd6>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 801829e:	6978      	ldr	r0, [r7, #20]
 80182a0:	f7f8 fa5e 	bl	8010760 <pbuf_free>
          goto icmperr;
 80182a4:	e085      	b.n	80183b2 <icmp_input+0x1e2>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 80182a6:	697b      	ldr	r3, [r7, #20]
 80182a8:	685b      	ldr	r3, [r3, #4]
 80182aa:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 80182ac:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80182ae:	4618      	mov	r0, r3
 80182b0:	f001 fe56 	bl	8019f60 <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 80182b4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80182b6:	4619      	mov	r1, r3
 80182b8:	6978      	ldr	r0, [r7, #20]
 80182ba:	f7f8 f9cb 	bl	8010654 <pbuf_remove_header>
 80182be:	4603      	mov	r3, r0
 80182c0:	2b00      	cmp	r3, #0
 80182c2:	d009      	beq.n	80182d8 <icmp_input+0x108>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 80182c4:	4b40      	ldr	r3, [pc, #256]	; (80183c8 <icmp_input+0x1f8>)
 80182c6:	22b6      	movs	r2, #182	; 0xb6
 80182c8:	4940      	ldr	r1, [pc, #256]	; (80183cc <icmp_input+0x1fc>)
 80182ca:	4841      	ldr	r0, [pc, #260]	; (80183d0 <icmp_input+0x200>)
 80182cc:	f001 ff08 	bl	801a0e0 <iprintf>
          pbuf_free(r);
 80182d0:	6978      	ldr	r0, [r7, #20]
 80182d2:	f7f8 fa45 	bl	8010760 <pbuf_free>
          goto icmperr;
 80182d6:	e06c      	b.n	80183b2 <icmp_input+0x1e2>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 80182d8:	6879      	ldr	r1, [r7, #4]
 80182da:	6978      	ldr	r0, [r7, #20]
 80182dc:	f7f8 fb58 	bl	8010990 <pbuf_copy>
 80182e0:	4603      	mov	r3, r0
 80182e2:	2b00      	cmp	r3, #0
 80182e4:	d003      	beq.n	80182ee <icmp_input+0x11e>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 80182e6:	6978      	ldr	r0, [r7, #20]
 80182e8:	f7f8 fa3a 	bl	8010760 <pbuf_free>
          goto icmperr;
 80182ec:	e061      	b.n	80183b2 <icmp_input+0x1e2>
        }
        /* free the original p */
        pbuf_free(p);
 80182ee:	6878      	ldr	r0, [r7, #4]
 80182f0:	f7f8 fa36 	bl	8010760 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 80182f4:	697b      	ldr	r3, [r7, #20]
 80182f6:	607b      	str	r3, [r7, #4]
 80182f8:	e00f      	b.n	801831a <icmp_input+0x14a>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 80182fa:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80182fc:	330e      	adds	r3, #14
 80182fe:	4619      	mov	r1, r3
 8018300:	6878      	ldr	r0, [r7, #4]
 8018302:	f7f8 f9a7 	bl	8010654 <pbuf_remove_header>
 8018306:	4603      	mov	r3, r0
 8018308:	2b00      	cmp	r3, #0
 801830a:	d006      	beq.n	801831a <icmp_input+0x14a>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 801830c:	4b2e      	ldr	r3, [pc, #184]	; (80183c8 <icmp_input+0x1f8>)
 801830e:	22c7      	movs	r2, #199	; 0xc7
 8018310:	4930      	ldr	r1, [pc, #192]	; (80183d4 <icmp_input+0x204>)
 8018312:	482f      	ldr	r0, [pc, #188]	; (80183d0 <icmp_input+0x200>)
 8018314:	f001 fee4 	bl	801a0e0 <iprintf>
          goto icmperr;
 8018318:	e04b      	b.n	80183b2 <icmp_input+0x1e2>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 801831a:	687b      	ldr	r3, [r7, #4]
 801831c:	685b      	ldr	r3, [r3, #4]
 801831e:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 8018320:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8018322:	4619      	mov	r1, r3
 8018324:	6878      	ldr	r0, [r7, #4]
 8018326:	f7f8 f985 	bl	8010634 <pbuf_add_header>
 801832a:	4603      	mov	r3, r0
 801832c:	2b00      	cmp	r3, #0
 801832e:	d12b      	bne.n	8018388 <icmp_input+0x1b8>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 8018330:	687b      	ldr	r3, [r7, #4]
 8018332:	685b      	ldr	r3, [r3, #4]
 8018334:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 8018336:	69fb      	ldr	r3, [r7, #28]
 8018338:	681a      	ldr	r2, [r3, #0]
 801833a:	68fb      	ldr	r3, [r7, #12]
 801833c:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 801833e:	4b20      	ldr	r3, [pc, #128]	; (80183c0 <icmp_input+0x1f0>)
 8018340:	691a      	ldr	r2, [r3, #16]
 8018342:	68fb      	ldr	r3, [r7, #12]
 8018344:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 8018346:	693b      	ldr	r3, [r7, #16]
 8018348:	2200      	movs	r2, #0
 801834a:	701a      	strb	r2, [r3, #0]
        else {
          iecho->chksum = 0;
        }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
 801834c:	693b      	ldr	r3, [r7, #16]
 801834e:	2200      	movs	r2, #0
 8018350:	709a      	strb	r2, [r3, #2]
 8018352:	2200      	movs	r2, #0
 8018354:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 8018356:	68fb      	ldr	r3, [r7, #12]
 8018358:	22ff      	movs	r2, #255	; 0xff
 801835a:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 801835c:	68fb      	ldr	r3, [r7, #12]
 801835e:	2200      	movs	r2, #0
 8018360:	729a      	strb	r2, [r3, #10]
 8018362:	2200      	movs	r2, #0
 8018364:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 8018366:	683b      	ldr	r3, [r7, #0]
 8018368:	9302      	str	r3, [sp, #8]
 801836a:	2301      	movs	r3, #1
 801836c:	9301      	str	r3, [sp, #4]
 801836e:	2300      	movs	r3, #0
 8018370:	9300      	str	r3, [sp, #0]
 8018372:	23ff      	movs	r3, #255	; 0xff
 8018374:	2200      	movs	r2, #0
 8018376:	69f9      	ldr	r1, [r7, #28]
 8018378:	6878      	ldr	r0, [r7, #4]
 801837a:	f000 fa75 	bl	8018868 <ip4_output_if>
 801837e:	4603      	mov	r3, r0
 8018380:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 8018382:	e001      	b.n	8018388 <icmp_input+0x1b8>
      break;
 8018384:	bf00      	nop
 8018386:	e000      	b.n	801838a <icmp_input+0x1ba>
      break;
 8018388:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 801838a:	6878      	ldr	r0, [r7, #4]
 801838c:	f7f8 f9e8 	bl	8010760 <pbuf_free>
  return;
 8018390:	e013      	b.n	80183ba <icmp_input+0x1ea>
    goto lenerr;
 8018392:	bf00      	nop
 8018394:	e002      	b.n	801839c <icmp_input+0x1cc>
    goto lenerr;
 8018396:	bf00      	nop
 8018398:	e000      	b.n	801839c <icmp_input+0x1cc>
        goto lenerr;
 801839a:	bf00      	nop
lenerr:
  pbuf_free(p);
 801839c:	6878      	ldr	r0, [r7, #4]
 801839e:	f7f8 f9df 	bl	8010760 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 80183a2:	e00a      	b.n	80183ba <icmp_input+0x1ea>
        goto icmperr;
 80183a4:	bf00      	nop
 80183a6:	e004      	b.n	80183b2 <icmp_input+0x1e2>
        goto icmperr;
 80183a8:	bf00      	nop
 80183aa:	e002      	b.n	80183b2 <icmp_input+0x1e2>
          goto icmperr;
 80183ac:	bf00      	nop
 80183ae:	e000      	b.n	80183b2 <icmp_input+0x1e2>
          goto icmperr;
 80183b0:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 80183b2:	6878      	ldr	r0, [r7, #4]
 80183b4:	f7f8 f9d4 	bl	8010760 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 80183b8:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 80183ba:	3728      	adds	r7, #40	; 0x28
 80183bc:	46bd      	mov	sp, r7
 80183be:	bd80      	pop	{r7, pc}
 80183c0:	2000ec7c 	.word	0x2000ec7c
 80183c4:	2000ec90 	.word	0x2000ec90
 80183c8:	0801de28 	.word	0x0801de28
 80183cc:	0801de60 	.word	0x0801de60
 80183d0:	0801de98 	.word	0x0801de98
 80183d4:	0801dec0 	.word	0x0801dec0

080183d8 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 80183d8:	b580      	push	{r7, lr}
 80183da:	b082      	sub	sp, #8
 80183dc:	af00      	add	r7, sp, #0
 80183de:	6078      	str	r0, [r7, #4]
 80183e0:	460b      	mov	r3, r1
 80183e2:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 80183e4:	78fb      	ldrb	r3, [r7, #3]
 80183e6:	461a      	mov	r2, r3
 80183e8:	2103      	movs	r1, #3
 80183ea:	6878      	ldr	r0, [r7, #4]
 80183ec:	f000 f814 	bl	8018418 <icmp_send_response>
}
 80183f0:	bf00      	nop
 80183f2:	3708      	adds	r7, #8
 80183f4:	46bd      	mov	sp, r7
 80183f6:	bd80      	pop	{r7, pc}

080183f8 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 80183f8:	b580      	push	{r7, lr}
 80183fa:	b082      	sub	sp, #8
 80183fc:	af00      	add	r7, sp, #0
 80183fe:	6078      	str	r0, [r7, #4]
 8018400:	460b      	mov	r3, r1
 8018402:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 8018404:	78fb      	ldrb	r3, [r7, #3]
 8018406:	461a      	mov	r2, r3
 8018408:	210b      	movs	r1, #11
 801840a:	6878      	ldr	r0, [r7, #4]
 801840c:	f000 f804 	bl	8018418 <icmp_send_response>
}
 8018410:	bf00      	nop
 8018412:	3708      	adds	r7, #8
 8018414:	46bd      	mov	sp, r7
 8018416:	bd80      	pop	{r7, pc}

08018418 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 8018418:	b580      	push	{r7, lr}
 801841a:	b08c      	sub	sp, #48	; 0x30
 801841c:	af04      	add	r7, sp, #16
 801841e:	6078      	str	r0, [r7, #4]
 8018420:	460b      	mov	r3, r1
 8018422:	70fb      	strb	r3, [r7, #3]
 8018424:	4613      	mov	r3, r2
 8018426:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 8018428:	f44f 7220 	mov.w	r2, #640	; 0x280
 801842c:	2124      	movs	r1, #36	; 0x24
 801842e:	2022      	movs	r0, #34	; 0x22
 8018430:	f7f7 feb2 	bl	8010198 <pbuf_alloc>
 8018434:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 8018436:	69fb      	ldr	r3, [r7, #28]
 8018438:	2b00      	cmp	r3, #0
 801843a:	d04c      	beq.n	80184d6 <icmp_send_response+0xbe>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 801843c:	69fb      	ldr	r3, [r7, #28]
 801843e:	895b      	ldrh	r3, [r3, #10]
 8018440:	2b23      	cmp	r3, #35	; 0x23
 8018442:	d806      	bhi.n	8018452 <icmp_send_response+0x3a>
 8018444:	4b26      	ldr	r3, [pc, #152]	; (80184e0 <icmp_send_response+0xc8>)
 8018446:	f44f 72b4 	mov.w	r2, #360	; 0x168
 801844a:	4926      	ldr	r1, [pc, #152]	; (80184e4 <icmp_send_response+0xcc>)
 801844c:	4826      	ldr	r0, [pc, #152]	; (80184e8 <icmp_send_response+0xd0>)
 801844e:	f001 fe47 	bl	801a0e0 <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 8018452:	687b      	ldr	r3, [r7, #4]
 8018454:	685b      	ldr	r3, [r3, #4]
 8018456:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 8018458:	69fb      	ldr	r3, [r7, #28]
 801845a:	685b      	ldr	r3, [r3, #4]
 801845c:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 801845e:	697b      	ldr	r3, [r7, #20]
 8018460:	78fa      	ldrb	r2, [r7, #3]
 8018462:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 8018464:	697b      	ldr	r3, [r7, #20]
 8018466:	78ba      	ldrb	r2, [r7, #2]
 8018468:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 801846a:	697b      	ldr	r3, [r7, #20]
 801846c:	2200      	movs	r2, #0
 801846e:	711a      	strb	r2, [r3, #4]
 8018470:	2200      	movs	r2, #0
 8018472:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 8018474:	697b      	ldr	r3, [r7, #20]
 8018476:	2200      	movs	r2, #0
 8018478:	719a      	strb	r2, [r3, #6]
 801847a:	2200      	movs	r2, #0
 801847c:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 801847e:	69fb      	ldr	r3, [r7, #28]
 8018480:	685b      	ldr	r3, [r3, #4]
 8018482:	f103 0008 	add.w	r0, r3, #8
 8018486:	687b      	ldr	r3, [r7, #4]
 8018488:	685b      	ldr	r3, [r3, #4]
 801848a:	221c      	movs	r2, #28
 801848c:	4619      	mov	r1, r3
 801848e:	f001 fd67 	bl	8019f60 <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 8018492:	69bb      	ldr	r3, [r7, #24]
 8018494:	68db      	ldr	r3, [r3, #12]
 8018496:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 8018498:	f107 030c 	add.w	r3, r7, #12
 801849c:	4618      	mov	r0, r3
 801849e:	f000 f825 	bl	80184ec <ip4_route>
 80184a2:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 80184a4:	693b      	ldr	r3, [r7, #16]
 80184a6:	2b00      	cmp	r3, #0
 80184a8:	d011      	beq.n	80184ce <icmp_send_response+0xb6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 80184aa:	697b      	ldr	r3, [r7, #20]
 80184ac:	2200      	movs	r2, #0
 80184ae:	709a      	strb	r2, [r3, #2]
 80184b0:	2200      	movs	r2, #0
 80184b2:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 80184b4:	f107 020c 	add.w	r2, r7, #12
 80184b8:	693b      	ldr	r3, [r7, #16]
 80184ba:	9302      	str	r3, [sp, #8]
 80184bc:	2301      	movs	r3, #1
 80184be:	9301      	str	r3, [sp, #4]
 80184c0:	2300      	movs	r3, #0
 80184c2:	9300      	str	r3, [sp, #0]
 80184c4:	23ff      	movs	r3, #255	; 0xff
 80184c6:	2100      	movs	r1, #0
 80184c8:	69f8      	ldr	r0, [r7, #28]
 80184ca:	f000 f9cd 	bl	8018868 <ip4_output_if>
  }
  pbuf_free(q);
 80184ce:	69f8      	ldr	r0, [r7, #28]
 80184d0:	f7f8 f946 	bl	8010760 <pbuf_free>
 80184d4:	e000      	b.n	80184d8 <icmp_send_response+0xc0>
    return;
 80184d6:	bf00      	nop
}
 80184d8:	3720      	adds	r7, #32
 80184da:	46bd      	mov	sp, r7
 80184dc:	bd80      	pop	{r7, pc}
 80184de:	bf00      	nop
 80184e0:	0801de28 	.word	0x0801de28
 80184e4:	0801def4 	.word	0x0801def4
 80184e8:	0801de98 	.word	0x0801de98

080184ec <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 80184ec:	b480      	push	{r7}
 80184ee:	b085      	sub	sp, #20
 80184f0:	af00      	add	r7, sp, #0
 80184f2:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 80184f4:	4b33      	ldr	r3, [pc, #204]	; (80185c4 <ip4_route+0xd8>)
 80184f6:	681b      	ldr	r3, [r3, #0]
 80184f8:	60fb      	str	r3, [r7, #12]
 80184fa:	e036      	b.n	801856a <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 80184fc:	68fb      	ldr	r3, [r7, #12]
 80184fe:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8018502:	f003 0301 	and.w	r3, r3, #1
 8018506:	b2db      	uxtb	r3, r3
 8018508:	2b00      	cmp	r3, #0
 801850a:	d02b      	beq.n	8018564 <ip4_route+0x78>
 801850c:	68fb      	ldr	r3, [r7, #12]
 801850e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8018512:	089b      	lsrs	r3, r3, #2
 8018514:	f003 0301 	and.w	r3, r3, #1
 8018518:	b2db      	uxtb	r3, r3
 801851a:	2b00      	cmp	r3, #0
 801851c:	d022      	beq.n	8018564 <ip4_route+0x78>
 801851e:	68fb      	ldr	r3, [r7, #12]
 8018520:	3304      	adds	r3, #4
 8018522:	681b      	ldr	r3, [r3, #0]
 8018524:	2b00      	cmp	r3, #0
 8018526:	d01d      	beq.n	8018564 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 8018528:	687b      	ldr	r3, [r7, #4]
 801852a:	681a      	ldr	r2, [r3, #0]
 801852c:	68fb      	ldr	r3, [r7, #12]
 801852e:	3304      	adds	r3, #4
 8018530:	681b      	ldr	r3, [r3, #0]
 8018532:	405a      	eors	r2, r3
 8018534:	68fb      	ldr	r3, [r7, #12]
 8018536:	3308      	adds	r3, #8
 8018538:	681b      	ldr	r3, [r3, #0]
 801853a:	4013      	ands	r3, r2
 801853c:	2b00      	cmp	r3, #0
 801853e:	d101      	bne.n	8018544 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 8018540:	68fb      	ldr	r3, [r7, #12]
 8018542:	e038      	b.n	80185b6 <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 8018544:	68fb      	ldr	r3, [r7, #12]
 8018546:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801854a:	f003 0302 	and.w	r3, r3, #2
 801854e:	2b00      	cmp	r3, #0
 8018550:	d108      	bne.n	8018564 <ip4_route+0x78>
 8018552:	687b      	ldr	r3, [r7, #4]
 8018554:	681a      	ldr	r2, [r3, #0]
 8018556:	68fb      	ldr	r3, [r7, #12]
 8018558:	330c      	adds	r3, #12
 801855a:	681b      	ldr	r3, [r3, #0]
 801855c:	429a      	cmp	r2, r3
 801855e:	d101      	bne.n	8018564 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 8018560:	68fb      	ldr	r3, [r7, #12]
 8018562:	e028      	b.n	80185b6 <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 8018564:	68fb      	ldr	r3, [r7, #12]
 8018566:	681b      	ldr	r3, [r3, #0]
 8018568:	60fb      	str	r3, [r7, #12]
 801856a:	68fb      	ldr	r3, [r7, #12]
 801856c:	2b00      	cmp	r3, #0
 801856e:	d1c5      	bne.n	80184fc <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8018570:	4b15      	ldr	r3, [pc, #84]	; (80185c8 <ip4_route+0xdc>)
 8018572:	681b      	ldr	r3, [r3, #0]
 8018574:	2b00      	cmp	r3, #0
 8018576:	d01a      	beq.n	80185ae <ip4_route+0xc2>
 8018578:	4b13      	ldr	r3, [pc, #76]	; (80185c8 <ip4_route+0xdc>)
 801857a:	681b      	ldr	r3, [r3, #0]
 801857c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8018580:	f003 0301 	and.w	r3, r3, #1
 8018584:	2b00      	cmp	r3, #0
 8018586:	d012      	beq.n	80185ae <ip4_route+0xc2>
 8018588:	4b0f      	ldr	r3, [pc, #60]	; (80185c8 <ip4_route+0xdc>)
 801858a:	681b      	ldr	r3, [r3, #0]
 801858c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8018590:	f003 0304 	and.w	r3, r3, #4
 8018594:	2b00      	cmp	r3, #0
 8018596:	d00a      	beq.n	80185ae <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 8018598:	4b0b      	ldr	r3, [pc, #44]	; (80185c8 <ip4_route+0xdc>)
 801859a:	681b      	ldr	r3, [r3, #0]
 801859c:	3304      	adds	r3, #4
 801859e:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 80185a0:	2b00      	cmp	r3, #0
 80185a2:	d004      	beq.n	80185ae <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 80185a4:	687b      	ldr	r3, [r7, #4]
 80185a6:	681b      	ldr	r3, [r3, #0]
 80185a8:	b2db      	uxtb	r3, r3
 80185aa:	2b7f      	cmp	r3, #127	; 0x7f
 80185ac:	d101      	bne.n	80185b2 <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 80185ae:	2300      	movs	r3, #0
 80185b0:	e001      	b.n	80185b6 <ip4_route+0xca>
  }

  return netif_default;
 80185b2:	4b05      	ldr	r3, [pc, #20]	; (80185c8 <ip4_route+0xdc>)
 80185b4:	681b      	ldr	r3, [r3, #0]
}
 80185b6:	4618      	mov	r0, r3
 80185b8:	3714      	adds	r7, #20
 80185ba:	46bd      	mov	sp, r7
 80185bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80185c0:	4770      	bx	lr
 80185c2:	bf00      	nop
 80185c4:	2001bc78 	.word	0x2001bc78
 80185c8:	2001bc7c 	.word	0x2001bc7c

080185cc <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 80185cc:	b580      	push	{r7, lr}
 80185ce:	b082      	sub	sp, #8
 80185d0:	af00      	add	r7, sp, #0
 80185d2:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 80185d4:	687b      	ldr	r3, [r7, #4]
 80185d6:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80185da:	f003 0301 	and.w	r3, r3, #1
 80185de:	b2db      	uxtb	r3, r3
 80185e0:	2b00      	cmp	r3, #0
 80185e2:	d016      	beq.n	8018612 <ip4_input_accept+0x46>
 80185e4:	687b      	ldr	r3, [r7, #4]
 80185e6:	3304      	adds	r3, #4
 80185e8:	681b      	ldr	r3, [r3, #0]
 80185ea:	2b00      	cmp	r3, #0
 80185ec:	d011      	beq.n	8018612 <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 80185ee:	4b0b      	ldr	r3, [pc, #44]	; (801861c <ip4_input_accept+0x50>)
 80185f0:	695a      	ldr	r2, [r3, #20]
 80185f2:	687b      	ldr	r3, [r7, #4]
 80185f4:	3304      	adds	r3, #4
 80185f6:	681b      	ldr	r3, [r3, #0]
 80185f8:	429a      	cmp	r2, r3
 80185fa:	d008      	beq.n	801860e <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 80185fc:	4b07      	ldr	r3, [pc, #28]	; (801861c <ip4_input_accept+0x50>)
 80185fe:	695b      	ldr	r3, [r3, #20]
 8018600:	6879      	ldr	r1, [r7, #4]
 8018602:	4618      	mov	r0, r3
 8018604:	f000 fa08 	bl	8018a18 <ip4_addr_isbroadcast_u32>
 8018608:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801860a:	2b00      	cmp	r3, #0
 801860c:	d001      	beq.n	8018612 <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 801860e:	2301      	movs	r3, #1
 8018610:	e000      	b.n	8018614 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 8018612:	2300      	movs	r3, #0
}
 8018614:	4618      	mov	r0, r3
 8018616:	3708      	adds	r7, #8
 8018618:	46bd      	mov	sp, r7
 801861a:	bd80      	pop	{r7, pc}
 801861c:	2000ec7c 	.word	0x2000ec7c

08018620 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 8018620:	b580      	push	{r7, lr}
 8018622:	b086      	sub	sp, #24
 8018624:	af00      	add	r7, sp, #0
 8018626:	6078      	str	r0, [r7, #4]
 8018628:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 801862a:	687b      	ldr	r3, [r7, #4]
 801862c:	685b      	ldr	r3, [r3, #4]
 801862e:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 8018630:	697b      	ldr	r3, [r7, #20]
 8018632:	781b      	ldrb	r3, [r3, #0]
 8018634:	091b      	lsrs	r3, r3, #4
 8018636:	b2db      	uxtb	r3, r3
 8018638:	2b04      	cmp	r3, #4
 801863a:	d004      	beq.n	8018646 <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 801863c:	6878      	ldr	r0, [r7, #4]
 801863e:	f7f8 f88f 	bl	8010760 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 8018642:	2300      	movs	r3, #0
 8018644:	e107      	b.n	8018856 <ip4_input+0x236>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 8018646:	697b      	ldr	r3, [r7, #20]
 8018648:	781b      	ldrb	r3, [r3, #0]
 801864a:	f003 030f 	and.w	r3, r3, #15
 801864e:	b2db      	uxtb	r3, r3
 8018650:	009b      	lsls	r3, r3, #2
 8018652:	b2db      	uxtb	r3, r3
 8018654:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 8018656:	697b      	ldr	r3, [r7, #20]
 8018658:	885b      	ldrh	r3, [r3, #2]
 801865a:	b29b      	uxth	r3, r3
 801865c:	4618      	mov	r0, r3
 801865e:	f7f6 fdbc 	bl	800f1da <lwip_htons>
 8018662:	4603      	mov	r3, r0
 8018664:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 8018666:	687b      	ldr	r3, [r7, #4]
 8018668:	891b      	ldrh	r3, [r3, #8]
 801866a:	89ba      	ldrh	r2, [r7, #12]
 801866c:	429a      	cmp	r2, r3
 801866e:	d204      	bcs.n	801867a <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 8018670:	89bb      	ldrh	r3, [r7, #12]
 8018672:	4619      	mov	r1, r3
 8018674:	6878      	ldr	r0, [r7, #4]
 8018676:	f7f7 feed 	bl	8010454 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 801867a:	687b      	ldr	r3, [r7, #4]
 801867c:	895b      	ldrh	r3, [r3, #10]
 801867e:	89fa      	ldrh	r2, [r7, #14]
 8018680:	429a      	cmp	r2, r3
 8018682:	d807      	bhi.n	8018694 <ip4_input+0x74>
 8018684:	687b      	ldr	r3, [r7, #4]
 8018686:	891b      	ldrh	r3, [r3, #8]
 8018688:	89ba      	ldrh	r2, [r7, #12]
 801868a:	429a      	cmp	r2, r3
 801868c:	d802      	bhi.n	8018694 <ip4_input+0x74>
 801868e:	89fb      	ldrh	r3, [r7, #14]
 8018690:	2b13      	cmp	r3, #19
 8018692:	d804      	bhi.n	801869e <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 8018694:	6878      	ldr	r0, [r7, #4]
 8018696:	f7f8 f863 	bl	8010760 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 801869a:	2300      	movs	r3, #0
 801869c:	e0db      	b.n	8018856 <ip4_input+0x236>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 801869e:	697b      	ldr	r3, [r7, #20]
 80186a0:	691b      	ldr	r3, [r3, #16]
 80186a2:	4a6f      	ldr	r2, [pc, #444]	; (8018860 <ip4_input+0x240>)
 80186a4:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 80186a6:	697b      	ldr	r3, [r7, #20]
 80186a8:	68db      	ldr	r3, [r3, #12]
 80186aa:	4a6d      	ldr	r2, [pc, #436]	; (8018860 <ip4_input+0x240>)
 80186ac:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 80186ae:	4b6c      	ldr	r3, [pc, #432]	; (8018860 <ip4_input+0x240>)
 80186b0:	695b      	ldr	r3, [r3, #20]
 80186b2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80186b6:	2be0      	cmp	r3, #224	; 0xe0
 80186b8:	d112      	bne.n	80186e0 <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 80186ba:	683b      	ldr	r3, [r7, #0]
 80186bc:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80186c0:	f003 0301 	and.w	r3, r3, #1
 80186c4:	b2db      	uxtb	r3, r3
 80186c6:	2b00      	cmp	r3, #0
 80186c8:	d007      	beq.n	80186da <ip4_input+0xba>
 80186ca:	683b      	ldr	r3, [r7, #0]
 80186cc:	3304      	adds	r3, #4
 80186ce:	681b      	ldr	r3, [r3, #0]
 80186d0:	2b00      	cmp	r3, #0
 80186d2:	d002      	beq.n	80186da <ip4_input+0xba>
      netif = inp;
 80186d4:	683b      	ldr	r3, [r7, #0]
 80186d6:	613b      	str	r3, [r7, #16]
 80186d8:	e02a      	b.n	8018730 <ip4_input+0x110>
    } else {
      netif = NULL;
 80186da:	2300      	movs	r3, #0
 80186dc:	613b      	str	r3, [r7, #16]
 80186de:	e027      	b.n	8018730 <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 80186e0:	6838      	ldr	r0, [r7, #0]
 80186e2:	f7ff ff73 	bl	80185cc <ip4_input_accept>
 80186e6:	4603      	mov	r3, r0
 80186e8:	2b00      	cmp	r3, #0
 80186ea:	d002      	beq.n	80186f2 <ip4_input+0xd2>
      netif = inp;
 80186ec:	683b      	ldr	r3, [r7, #0]
 80186ee:	613b      	str	r3, [r7, #16]
 80186f0:	e01e      	b.n	8018730 <ip4_input+0x110>
    } else {
      netif = NULL;
 80186f2:	2300      	movs	r3, #0
 80186f4:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 80186f6:	4b5a      	ldr	r3, [pc, #360]	; (8018860 <ip4_input+0x240>)
 80186f8:	695b      	ldr	r3, [r3, #20]
 80186fa:	b2db      	uxtb	r3, r3
 80186fc:	2b7f      	cmp	r3, #127	; 0x7f
 80186fe:	d017      	beq.n	8018730 <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 8018700:	4b58      	ldr	r3, [pc, #352]	; (8018864 <ip4_input+0x244>)
 8018702:	681b      	ldr	r3, [r3, #0]
 8018704:	613b      	str	r3, [r7, #16]
 8018706:	e00e      	b.n	8018726 <ip4_input+0x106>
          if (netif == inp) {
 8018708:	693a      	ldr	r2, [r7, #16]
 801870a:	683b      	ldr	r3, [r7, #0]
 801870c:	429a      	cmp	r2, r3
 801870e:	d006      	beq.n	801871e <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 8018710:	6938      	ldr	r0, [r7, #16]
 8018712:	f7ff ff5b 	bl	80185cc <ip4_input_accept>
 8018716:	4603      	mov	r3, r0
 8018718:	2b00      	cmp	r3, #0
 801871a:	d108      	bne.n	801872e <ip4_input+0x10e>
 801871c:	e000      	b.n	8018720 <ip4_input+0x100>
            continue;
 801871e:	bf00      	nop
        NETIF_FOREACH(netif) {
 8018720:	693b      	ldr	r3, [r7, #16]
 8018722:	681b      	ldr	r3, [r3, #0]
 8018724:	613b      	str	r3, [r7, #16]
 8018726:	693b      	ldr	r3, [r7, #16]
 8018728:	2b00      	cmp	r3, #0
 801872a:	d1ed      	bne.n	8018708 <ip4_input+0xe8>
 801872c:	e000      	b.n	8018730 <ip4_input+0x110>
            break;
 801872e:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8018730:	4b4b      	ldr	r3, [pc, #300]	; (8018860 <ip4_input+0x240>)
 8018732:	691b      	ldr	r3, [r3, #16]
 8018734:	6839      	ldr	r1, [r7, #0]
 8018736:	4618      	mov	r0, r3
 8018738:	f000 f96e 	bl	8018a18 <ip4_addr_isbroadcast_u32>
 801873c:	4603      	mov	r3, r0
 801873e:	2b00      	cmp	r3, #0
 8018740:	d105      	bne.n	801874e <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 8018742:	4b47      	ldr	r3, [pc, #284]	; (8018860 <ip4_input+0x240>)
 8018744:	691b      	ldr	r3, [r3, #16]
 8018746:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801874a:	2be0      	cmp	r3, #224	; 0xe0
 801874c:	d104      	bne.n	8018758 <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 801874e:	6878      	ldr	r0, [r7, #4]
 8018750:	f7f8 f806 	bl	8010760 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 8018754:	2300      	movs	r3, #0
 8018756:	e07e      	b.n	8018856 <ip4_input+0x236>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 8018758:	693b      	ldr	r3, [r7, #16]
 801875a:	2b00      	cmp	r3, #0
 801875c:	d104      	bne.n	8018768 <ip4_input+0x148>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 801875e:	6878      	ldr	r0, [r7, #4]
 8018760:	f7f7 fffe 	bl	8010760 <pbuf_free>
    return ERR_OK;
 8018764:	2300      	movs	r3, #0
 8018766:	e076      	b.n	8018856 <ip4_input+0x236>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 8018768:	697b      	ldr	r3, [r7, #20]
 801876a:	88db      	ldrh	r3, [r3, #6]
 801876c:	b29b      	uxth	r3, r3
 801876e:	461a      	mov	r2, r3
 8018770:	f64f 733f 	movw	r3, #65343	; 0xff3f
 8018774:	4013      	ands	r3, r2
 8018776:	2b00      	cmp	r3, #0
 8018778:	d00b      	beq.n	8018792 <ip4_input+0x172>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 801877a:	6878      	ldr	r0, [r7, #4]
 801877c:	f000 fc92 	bl	80190a4 <ip4_reass>
 8018780:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 8018782:	687b      	ldr	r3, [r7, #4]
 8018784:	2b00      	cmp	r3, #0
 8018786:	d101      	bne.n	801878c <ip4_input+0x16c>
      return ERR_OK;
 8018788:	2300      	movs	r3, #0
 801878a:	e064      	b.n	8018856 <ip4_input+0x236>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 801878c:	687b      	ldr	r3, [r7, #4]
 801878e:	685b      	ldr	r3, [r3, #4]
 8018790:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 8018792:	4a33      	ldr	r2, [pc, #204]	; (8018860 <ip4_input+0x240>)
 8018794:	693b      	ldr	r3, [r7, #16]
 8018796:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 8018798:	4a31      	ldr	r2, [pc, #196]	; (8018860 <ip4_input+0x240>)
 801879a:	683b      	ldr	r3, [r7, #0]
 801879c:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 801879e:	4a30      	ldr	r2, [pc, #192]	; (8018860 <ip4_input+0x240>)
 80187a0:	697b      	ldr	r3, [r7, #20]
 80187a2:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 80187a4:	697b      	ldr	r3, [r7, #20]
 80187a6:	781b      	ldrb	r3, [r3, #0]
 80187a8:	f003 030f 	and.w	r3, r3, #15
 80187ac:	b2db      	uxtb	r3, r3
 80187ae:	009b      	lsls	r3, r3, #2
 80187b0:	b2db      	uxtb	r3, r3
 80187b2:	b29a      	uxth	r2, r3
 80187b4:	4b2a      	ldr	r3, [pc, #168]	; (8018860 <ip4_input+0x240>)
 80187b6:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 80187b8:	89fb      	ldrh	r3, [r7, #14]
 80187ba:	4619      	mov	r1, r3
 80187bc:	6878      	ldr	r0, [r7, #4]
 80187be:	f7f7 ff49 	bl	8010654 <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 80187c2:	697b      	ldr	r3, [r7, #20]
 80187c4:	7a5b      	ldrb	r3, [r3, #9]
 80187c6:	2b11      	cmp	r3, #17
 80187c8:	d006      	beq.n	80187d8 <ip4_input+0x1b8>
 80187ca:	2b11      	cmp	r3, #17
 80187cc:	dc13      	bgt.n	80187f6 <ip4_input+0x1d6>
 80187ce:	2b01      	cmp	r3, #1
 80187d0:	d00c      	beq.n	80187ec <ip4_input+0x1cc>
 80187d2:	2b06      	cmp	r3, #6
 80187d4:	d005      	beq.n	80187e2 <ip4_input+0x1c2>
 80187d6:	e00e      	b.n	80187f6 <ip4_input+0x1d6>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 80187d8:	6839      	ldr	r1, [r7, #0]
 80187da:	6878      	ldr	r0, [r7, #4]
 80187dc:	f7fe fc68 	bl	80170b0 <udp_input>
        break;
 80187e0:	e026      	b.n	8018830 <ip4_input+0x210>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 80187e2:	6839      	ldr	r1, [r7, #0]
 80187e4:	6878      	ldr	r0, [r7, #4]
 80187e6:	f7fa f887 	bl	80128f8 <tcp_input>
        break;
 80187ea:	e021      	b.n	8018830 <ip4_input+0x210>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 80187ec:	6839      	ldr	r1, [r7, #0]
 80187ee:	6878      	ldr	r0, [r7, #4]
 80187f0:	f7ff fcee 	bl	80181d0 <icmp_input>
        break;
 80187f4:	e01c      	b.n	8018830 <ip4_input+0x210>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 80187f6:	4b1a      	ldr	r3, [pc, #104]	; (8018860 <ip4_input+0x240>)
 80187f8:	695b      	ldr	r3, [r3, #20]
 80187fa:	6939      	ldr	r1, [r7, #16]
 80187fc:	4618      	mov	r0, r3
 80187fe:	f000 f90b 	bl	8018a18 <ip4_addr_isbroadcast_u32>
 8018802:	4603      	mov	r3, r0
 8018804:	2b00      	cmp	r3, #0
 8018806:	d10f      	bne.n	8018828 <ip4_input+0x208>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8018808:	4b15      	ldr	r3, [pc, #84]	; (8018860 <ip4_input+0x240>)
 801880a:	695b      	ldr	r3, [r3, #20]
 801880c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8018810:	2be0      	cmp	r3, #224	; 0xe0
 8018812:	d009      	beq.n	8018828 <ip4_input+0x208>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 8018814:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8018818:	4619      	mov	r1, r3
 801881a:	6878      	ldr	r0, [r7, #4]
 801881c:	f7f7 ff8d 	bl	801073a <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 8018820:	2102      	movs	r1, #2
 8018822:	6878      	ldr	r0, [r7, #4]
 8018824:	f7ff fdd8 	bl	80183d8 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 8018828:	6878      	ldr	r0, [r7, #4]
 801882a:	f7f7 ff99 	bl	8010760 <pbuf_free>
        break;
 801882e:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 8018830:	4b0b      	ldr	r3, [pc, #44]	; (8018860 <ip4_input+0x240>)
 8018832:	2200      	movs	r2, #0
 8018834:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 8018836:	4b0a      	ldr	r3, [pc, #40]	; (8018860 <ip4_input+0x240>)
 8018838:	2200      	movs	r2, #0
 801883a:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 801883c:	4b08      	ldr	r3, [pc, #32]	; (8018860 <ip4_input+0x240>)
 801883e:	2200      	movs	r2, #0
 8018840:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 8018842:	4b07      	ldr	r3, [pc, #28]	; (8018860 <ip4_input+0x240>)
 8018844:	2200      	movs	r2, #0
 8018846:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 8018848:	4b05      	ldr	r3, [pc, #20]	; (8018860 <ip4_input+0x240>)
 801884a:	2200      	movs	r2, #0
 801884c:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 801884e:	4b04      	ldr	r3, [pc, #16]	; (8018860 <ip4_input+0x240>)
 8018850:	2200      	movs	r2, #0
 8018852:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 8018854:	2300      	movs	r3, #0
}
 8018856:	4618      	mov	r0, r3
 8018858:	3718      	adds	r7, #24
 801885a:	46bd      	mov	sp, r7
 801885c:	bd80      	pop	{r7, pc}
 801885e:	bf00      	nop
 8018860:	2000ec7c 	.word	0x2000ec7c
 8018864:	2001bc78 	.word	0x2001bc78

08018868 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 8018868:	b580      	push	{r7, lr}
 801886a:	b08a      	sub	sp, #40	; 0x28
 801886c:	af04      	add	r7, sp, #16
 801886e:	60f8      	str	r0, [r7, #12]
 8018870:	60b9      	str	r1, [r7, #8]
 8018872:	607a      	str	r2, [r7, #4]
 8018874:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 8018876:	68bb      	ldr	r3, [r7, #8]
 8018878:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 801887a:	687b      	ldr	r3, [r7, #4]
 801887c:	2b00      	cmp	r3, #0
 801887e:	d009      	beq.n	8018894 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 8018880:	68bb      	ldr	r3, [r7, #8]
 8018882:	2b00      	cmp	r3, #0
 8018884:	d003      	beq.n	801888e <ip4_output_if+0x26>
 8018886:	68bb      	ldr	r3, [r7, #8]
 8018888:	681b      	ldr	r3, [r3, #0]
 801888a:	2b00      	cmp	r3, #0
 801888c:	d102      	bne.n	8018894 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 801888e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018890:	3304      	adds	r3, #4
 8018892:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 8018894:	78fa      	ldrb	r2, [r7, #3]
 8018896:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018898:	9302      	str	r3, [sp, #8]
 801889a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 801889e:	9301      	str	r3, [sp, #4]
 80188a0:	f897 3020 	ldrb.w	r3, [r7, #32]
 80188a4:	9300      	str	r3, [sp, #0]
 80188a6:	4613      	mov	r3, r2
 80188a8:	687a      	ldr	r2, [r7, #4]
 80188aa:	6979      	ldr	r1, [r7, #20]
 80188ac:	68f8      	ldr	r0, [r7, #12]
 80188ae:	f000 f805 	bl	80188bc <ip4_output_if_src>
 80188b2:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 80188b4:	4618      	mov	r0, r3
 80188b6:	3718      	adds	r7, #24
 80188b8:	46bd      	mov	sp, r7
 80188ba:	bd80      	pop	{r7, pc}

080188bc <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 80188bc:	b580      	push	{r7, lr}
 80188be:	b088      	sub	sp, #32
 80188c0:	af00      	add	r7, sp, #0
 80188c2:	60f8      	str	r0, [r7, #12]
 80188c4:	60b9      	str	r1, [r7, #8]
 80188c6:	607a      	str	r2, [r7, #4]
 80188c8:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 80188ca:	68fb      	ldr	r3, [r7, #12]
 80188cc:	7b9b      	ldrb	r3, [r3, #14]
 80188ce:	2b01      	cmp	r3, #1
 80188d0:	d006      	beq.n	80188e0 <ip4_output_if_src+0x24>
 80188d2:	4b4b      	ldr	r3, [pc, #300]	; (8018a00 <ip4_output_if_src+0x144>)
 80188d4:	f44f 7255 	mov.w	r2, #852	; 0x354
 80188d8:	494a      	ldr	r1, [pc, #296]	; (8018a04 <ip4_output_if_src+0x148>)
 80188da:	484b      	ldr	r0, [pc, #300]	; (8018a08 <ip4_output_if_src+0x14c>)
 80188dc:	f001 fc00 	bl	801a0e0 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 80188e0:	687b      	ldr	r3, [r7, #4]
 80188e2:	2b00      	cmp	r3, #0
 80188e4:	d060      	beq.n	80189a8 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 80188e6:	2314      	movs	r3, #20
 80188e8:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 80188ea:	2114      	movs	r1, #20
 80188ec:	68f8      	ldr	r0, [r7, #12]
 80188ee:	f7f7 fea1 	bl	8010634 <pbuf_add_header>
 80188f2:	4603      	mov	r3, r0
 80188f4:	2b00      	cmp	r3, #0
 80188f6:	d002      	beq.n	80188fe <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 80188f8:	f06f 0301 	mvn.w	r3, #1
 80188fc:	e07c      	b.n	80189f8 <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 80188fe:	68fb      	ldr	r3, [r7, #12]
 8018900:	685b      	ldr	r3, [r3, #4]
 8018902:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 8018904:	68fb      	ldr	r3, [r7, #12]
 8018906:	895b      	ldrh	r3, [r3, #10]
 8018908:	2b13      	cmp	r3, #19
 801890a:	d806      	bhi.n	801891a <ip4_output_if_src+0x5e>
 801890c:	4b3c      	ldr	r3, [pc, #240]	; (8018a00 <ip4_output_if_src+0x144>)
 801890e:	f44f 7262 	mov.w	r2, #904	; 0x388
 8018912:	493e      	ldr	r1, [pc, #248]	; (8018a0c <ip4_output_if_src+0x150>)
 8018914:	483c      	ldr	r0, [pc, #240]	; (8018a08 <ip4_output_if_src+0x14c>)
 8018916:	f001 fbe3 	bl	801a0e0 <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 801891a:	69fb      	ldr	r3, [r7, #28]
 801891c:	78fa      	ldrb	r2, [r7, #3]
 801891e:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 8018920:	69fb      	ldr	r3, [r7, #28]
 8018922:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8018926:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 8018928:	687b      	ldr	r3, [r7, #4]
 801892a:	681a      	ldr	r2, [r3, #0]
 801892c:	69fb      	ldr	r3, [r7, #28]
 801892e:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 8018930:	8b7b      	ldrh	r3, [r7, #26]
 8018932:	089b      	lsrs	r3, r3, #2
 8018934:	b29b      	uxth	r3, r3
 8018936:	b2db      	uxtb	r3, r3
 8018938:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801893c:	b2da      	uxtb	r2, r3
 801893e:	69fb      	ldr	r3, [r7, #28]
 8018940:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 8018942:	69fb      	ldr	r3, [r7, #28]
 8018944:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8018948:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 801894a:	68fb      	ldr	r3, [r7, #12]
 801894c:	891b      	ldrh	r3, [r3, #8]
 801894e:	4618      	mov	r0, r3
 8018950:	f7f6 fc43 	bl	800f1da <lwip_htons>
 8018954:	4603      	mov	r3, r0
 8018956:	461a      	mov	r2, r3
 8018958:	69fb      	ldr	r3, [r7, #28]
 801895a:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 801895c:	69fb      	ldr	r3, [r7, #28]
 801895e:	2200      	movs	r2, #0
 8018960:	719a      	strb	r2, [r3, #6]
 8018962:	2200      	movs	r2, #0
 8018964:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 8018966:	4b2a      	ldr	r3, [pc, #168]	; (8018a10 <ip4_output_if_src+0x154>)
 8018968:	881b      	ldrh	r3, [r3, #0]
 801896a:	4618      	mov	r0, r3
 801896c:	f7f6 fc35 	bl	800f1da <lwip_htons>
 8018970:	4603      	mov	r3, r0
 8018972:	461a      	mov	r2, r3
 8018974:	69fb      	ldr	r3, [r7, #28]
 8018976:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 8018978:	4b25      	ldr	r3, [pc, #148]	; (8018a10 <ip4_output_if_src+0x154>)
 801897a:	881b      	ldrh	r3, [r3, #0]
 801897c:	3301      	adds	r3, #1
 801897e:	b29a      	uxth	r2, r3
 8018980:	4b23      	ldr	r3, [pc, #140]	; (8018a10 <ip4_output_if_src+0x154>)
 8018982:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 8018984:	68bb      	ldr	r3, [r7, #8]
 8018986:	2b00      	cmp	r3, #0
 8018988:	d104      	bne.n	8018994 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 801898a:	4b22      	ldr	r3, [pc, #136]	; (8018a14 <ip4_output_if_src+0x158>)
 801898c:	681a      	ldr	r2, [r3, #0]
 801898e:	69fb      	ldr	r3, [r7, #28]
 8018990:	60da      	str	r2, [r3, #12]
 8018992:	e003      	b.n	801899c <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 8018994:	68bb      	ldr	r3, [r7, #8]
 8018996:	681a      	ldr	r2, [r3, #0]
 8018998:	69fb      	ldr	r3, [r7, #28]
 801899a:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 801899c:	69fb      	ldr	r3, [r7, #28]
 801899e:	2200      	movs	r2, #0
 80189a0:	729a      	strb	r2, [r3, #10]
 80189a2:	2200      	movs	r2, #0
 80189a4:	72da      	strb	r2, [r3, #11]
 80189a6:	e00f      	b.n	80189c8 <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 80189a8:	68fb      	ldr	r3, [r7, #12]
 80189aa:	895b      	ldrh	r3, [r3, #10]
 80189ac:	2b13      	cmp	r3, #19
 80189ae:	d802      	bhi.n	80189b6 <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 80189b0:	f06f 0301 	mvn.w	r3, #1
 80189b4:	e020      	b.n	80189f8 <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 80189b6:	68fb      	ldr	r3, [r7, #12]
 80189b8:	685b      	ldr	r3, [r3, #4]
 80189ba:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 80189bc:	69fb      	ldr	r3, [r7, #28]
 80189be:	691b      	ldr	r3, [r3, #16]
 80189c0:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 80189c2:	f107 0314 	add.w	r3, r7, #20
 80189c6:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 80189c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80189ca:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80189cc:	2b00      	cmp	r3, #0
 80189ce:	d00c      	beq.n	80189ea <ip4_output_if_src+0x12e>
 80189d0:	68fb      	ldr	r3, [r7, #12]
 80189d2:	891a      	ldrh	r2, [r3, #8]
 80189d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80189d6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80189d8:	429a      	cmp	r2, r3
 80189da:	d906      	bls.n	80189ea <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 80189dc:	687a      	ldr	r2, [r7, #4]
 80189de:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80189e0:	68f8      	ldr	r0, [r7, #12]
 80189e2:	f000 fd4d 	bl	8019480 <ip4_frag>
 80189e6:	4603      	mov	r3, r0
 80189e8:	e006      	b.n	80189f8 <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 80189ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80189ec:	695b      	ldr	r3, [r3, #20]
 80189ee:	687a      	ldr	r2, [r7, #4]
 80189f0:	68f9      	ldr	r1, [r7, #12]
 80189f2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80189f4:	4798      	blx	r3
 80189f6:	4603      	mov	r3, r0
}
 80189f8:	4618      	mov	r0, r3
 80189fa:	3720      	adds	r7, #32
 80189fc:	46bd      	mov	sp, r7
 80189fe:	bd80      	pop	{r7, pc}
 8018a00:	0801df20 	.word	0x0801df20
 8018a04:	0801df54 	.word	0x0801df54
 8018a08:	0801df60 	.word	0x0801df60
 8018a0c:	0801df88 	.word	0x0801df88
 8018a10:	20000a7e 	.word	0x20000a7e
 8018a14:	08094d3c 	.word	0x08094d3c

08018a18 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 8018a18:	b480      	push	{r7}
 8018a1a:	b085      	sub	sp, #20
 8018a1c:	af00      	add	r7, sp, #0
 8018a1e:	6078      	str	r0, [r7, #4]
 8018a20:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 8018a22:	687b      	ldr	r3, [r7, #4]
 8018a24:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 8018a26:	687b      	ldr	r3, [r7, #4]
 8018a28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8018a2c:	d002      	beq.n	8018a34 <ip4_addr_isbroadcast_u32+0x1c>
 8018a2e:	687b      	ldr	r3, [r7, #4]
 8018a30:	2b00      	cmp	r3, #0
 8018a32:	d101      	bne.n	8018a38 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 8018a34:	2301      	movs	r3, #1
 8018a36:	e02a      	b.n	8018a8e <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 8018a38:	683b      	ldr	r3, [r7, #0]
 8018a3a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8018a3e:	f003 0302 	and.w	r3, r3, #2
 8018a42:	2b00      	cmp	r3, #0
 8018a44:	d101      	bne.n	8018a4a <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 8018a46:	2300      	movs	r3, #0
 8018a48:	e021      	b.n	8018a8e <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 8018a4a:	683b      	ldr	r3, [r7, #0]
 8018a4c:	3304      	adds	r3, #4
 8018a4e:	681b      	ldr	r3, [r3, #0]
 8018a50:	687a      	ldr	r2, [r7, #4]
 8018a52:	429a      	cmp	r2, r3
 8018a54:	d101      	bne.n	8018a5a <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 8018a56:	2300      	movs	r3, #0
 8018a58:	e019      	b.n	8018a8e <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 8018a5a:	68fa      	ldr	r2, [r7, #12]
 8018a5c:	683b      	ldr	r3, [r7, #0]
 8018a5e:	3304      	adds	r3, #4
 8018a60:	681b      	ldr	r3, [r3, #0]
 8018a62:	405a      	eors	r2, r3
 8018a64:	683b      	ldr	r3, [r7, #0]
 8018a66:	3308      	adds	r3, #8
 8018a68:	681b      	ldr	r3, [r3, #0]
 8018a6a:	4013      	ands	r3, r2
 8018a6c:	2b00      	cmp	r3, #0
 8018a6e:	d10d      	bne.n	8018a8c <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8018a70:	683b      	ldr	r3, [r7, #0]
 8018a72:	3308      	adds	r3, #8
 8018a74:	681b      	ldr	r3, [r3, #0]
 8018a76:	43da      	mvns	r2, r3
 8018a78:	687b      	ldr	r3, [r7, #4]
 8018a7a:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 8018a7c:	683b      	ldr	r3, [r7, #0]
 8018a7e:	3308      	adds	r3, #8
 8018a80:	681b      	ldr	r3, [r3, #0]
 8018a82:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8018a84:	429a      	cmp	r2, r3
 8018a86:	d101      	bne.n	8018a8c <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 8018a88:	2301      	movs	r3, #1
 8018a8a:	e000      	b.n	8018a8e <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 8018a8c:	2300      	movs	r3, #0
  }
}
 8018a8e:	4618      	mov	r0, r3
 8018a90:	3714      	adds	r7, #20
 8018a92:	46bd      	mov	sp, r7
 8018a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018a98:	4770      	bx	lr
	...

08018a9c <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 8018a9c:	b580      	push	{r7, lr}
 8018a9e:	b084      	sub	sp, #16
 8018aa0:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 8018aa2:	2300      	movs	r3, #0
 8018aa4:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 8018aa6:	4b12      	ldr	r3, [pc, #72]	; (8018af0 <ip_reass_tmr+0x54>)
 8018aa8:	681b      	ldr	r3, [r3, #0]
 8018aaa:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 8018aac:	e018      	b.n	8018ae0 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 8018aae:	68fb      	ldr	r3, [r7, #12]
 8018ab0:	7fdb      	ldrb	r3, [r3, #31]
 8018ab2:	2b00      	cmp	r3, #0
 8018ab4:	d00b      	beq.n	8018ace <ip_reass_tmr+0x32>
      r->timer--;
 8018ab6:	68fb      	ldr	r3, [r7, #12]
 8018ab8:	7fdb      	ldrb	r3, [r3, #31]
 8018aba:	3b01      	subs	r3, #1
 8018abc:	b2da      	uxtb	r2, r3
 8018abe:	68fb      	ldr	r3, [r7, #12]
 8018ac0:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 8018ac2:	68fb      	ldr	r3, [r7, #12]
 8018ac4:	60bb      	str	r3, [r7, #8]
      r = r->next;
 8018ac6:	68fb      	ldr	r3, [r7, #12]
 8018ac8:	681b      	ldr	r3, [r3, #0]
 8018aca:	60fb      	str	r3, [r7, #12]
 8018acc:	e008      	b.n	8018ae0 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 8018ace:	68fb      	ldr	r3, [r7, #12]
 8018ad0:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 8018ad2:	68fb      	ldr	r3, [r7, #12]
 8018ad4:	681b      	ldr	r3, [r3, #0]
 8018ad6:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 8018ad8:	68b9      	ldr	r1, [r7, #8]
 8018ada:	6878      	ldr	r0, [r7, #4]
 8018adc:	f000 f80a 	bl	8018af4 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 8018ae0:	68fb      	ldr	r3, [r7, #12]
 8018ae2:	2b00      	cmp	r3, #0
 8018ae4:	d1e3      	bne.n	8018aae <ip_reass_tmr+0x12>
    }
  }
}
 8018ae6:	bf00      	nop
 8018ae8:	bf00      	nop
 8018aea:	3710      	adds	r7, #16
 8018aec:	46bd      	mov	sp, r7
 8018aee:	bd80      	pop	{r7, pc}
 8018af0:	20000a80 	.word	0x20000a80

08018af4 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8018af4:	b580      	push	{r7, lr}
 8018af6:	b088      	sub	sp, #32
 8018af8:	af00      	add	r7, sp, #0
 8018afa:	6078      	str	r0, [r7, #4]
 8018afc:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 8018afe:	2300      	movs	r3, #0
 8018b00:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 8018b02:	683a      	ldr	r2, [r7, #0]
 8018b04:	687b      	ldr	r3, [r7, #4]
 8018b06:	429a      	cmp	r2, r3
 8018b08:	d105      	bne.n	8018b16 <ip_reass_free_complete_datagram+0x22>
 8018b0a:	4b45      	ldr	r3, [pc, #276]	; (8018c20 <ip_reass_free_complete_datagram+0x12c>)
 8018b0c:	22ab      	movs	r2, #171	; 0xab
 8018b0e:	4945      	ldr	r1, [pc, #276]	; (8018c24 <ip_reass_free_complete_datagram+0x130>)
 8018b10:	4845      	ldr	r0, [pc, #276]	; (8018c28 <ip_reass_free_complete_datagram+0x134>)
 8018b12:	f001 fae5 	bl	801a0e0 <iprintf>
  if (prev != NULL) {
 8018b16:	683b      	ldr	r3, [r7, #0]
 8018b18:	2b00      	cmp	r3, #0
 8018b1a:	d00a      	beq.n	8018b32 <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 8018b1c:	683b      	ldr	r3, [r7, #0]
 8018b1e:	681b      	ldr	r3, [r3, #0]
 8018b20:	687a      	ldr	r2, [r7, #4]
 8018b22:	429a      	cmp	r2, r3
 8018b24:	d005      	beq.n	8018b32 <ip_reass_free_complete_datagram+0x3e>
 8018b26:	4b3e      	ldr	r3, [pc, #248]	; (8018c20 <ip_reass_free_complete_datagram+0x12c>)
 8018b28:	22ad      	movs	r2, #173	; 0xad
 8018b2a:	4940      	ldr	r1, [pc, #256]	; (8018c2c <ip_reass_free_complete_datagram+0x138>)
 8018b2c:	483e      	ldr	r0, [pc, #248]	; (8018c28 <ip_reass_free_complete_datagram+0x134>)
 8018b2e:	f001 fad7 	bl	801a0e0 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 8018b32:	687b      	ldr	r3, [r7, #4]
 8018b34:	685b      	ldr	r3, [r3, #4]
 8018b36:	685b      	ldr	r3, [r3, #4]
 8018b38:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 8018b3a:	697b      	ldr	r3, [r7, #20]
 8018b3c:	889b      	ldrh	r3, [r3, #4]
 8018b3e:	b29b      	uxth	r3, r3
 8018b40:	2b00      	cmp	r3, #0
 8018b42:	d12a      	bne.n	8018b9a <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 8018b44:	687b      	ldr	r3, [r7, #4]
 8018b46:	685b      	ldr	r3, [r3, #4]
 8018b48:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 8018b4a:	697b      	ldr	r3, [r7, #20]
 8018b4c:	681a      	ldr	r2, [r3, #0]
 8018b4e:	687b      	ldr	r3, [r7, #4]
 8018b50:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 8018b52:	69bb      	ldr	r3, [r7, #24]
 8018b54:	6858      	ldr	r0, [r3, #4]
 8018b56:	687b      	ldr	r3, [r7, #4]
 8018b58:	3308      	adds	r3, #8
 8018b5a:	2214      	movs	r2, #20
 8018b5c:	4619      	mov	r1, r3
 8018b5e:	f001 f9ff 	bl	8019f60 <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 8018b62:	2101      	movs	r1, #1
 8018b64:	69b8      	ldr	r0, [r7, #24]
 8018b66:	f7ff fc47 	bl	80183f8 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 8018b6a:	69b8      	ldr	r0, [r7, #24]
 8018b6c:	f7f7 fe80 	bl	8010870 <pbuf_clen>
 8018b70:	4603      	mov	r3, r0
 8018b72:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8018b74:	8bfa      	ldrh	r2, [r7, #30]
 8018b76:	8a7b      	ldrh	r3, [r7, #18]
 8018b78:	4413      	add	r3, r2
 8018b7a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8018b7e:	db05      	blt.n	8018b8c <ip_reass_free_complete_datagram+0x98>
 8018b80:	4b27      	ldr	r3, [pc, #156]	; (8018c20 <ip_reass_free_complete_datagram+0x12c>)
 8018b82:	22bc      	movs	r2, #188	; 0xbc
 8018b84:	492a      	ldr	r1, [pc, #168]	; (8018c30 <ip_reass_free_complete_datagram+0x13c>)
 8018b86:	4828      	ldr	r0, [pc, #160]	; (8018c28 <ip_reass_free_complete_datagram+0x134>)
 8018b88:	f001 faaa 	bl	801a0e0 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8018b8c:	8bfa      	ldrh	r2, [r7, #30]
 8018b8e:	8a7b      	ldrh	r3, [r7, #18]
 8018b90:	4413      	add	r3, r2
 8018b92:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 8018b94:	69b8      	ldr	r0, [r7, #24]
 8018b96:	f7f7 fde3 	bl	8010760 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 8018b9a:	687b      	ldr	r3, [r7, #4]
 8018b9c:	685b      	ldr	r3, [r3, #4]
 8018b9e:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 8018ba0:	e01f      	b.n	8018be2 <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 8018ba2:	69bb      	ldr	r3, [r7, #24]
 8018ba4:	685b      	ldr	r3, [r3, #4]
 8018ba6:	617b      	str	r3, [r7, #20]
    pcur = p;
 8018ba8:	69bb      	ldr	r3, [r7, #24]
 8018baa:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 8018bac:	697b      	ldr	r3, [r7, #20]
 8018bae:	681b      	ldr	r3, [r3, #0]
 8018bb0:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 8018bb2:	68f8      	ldr	r0, [r7, #12]
 8018bb4:	f7f7 fe5c 	bl	8010870 <pbuf_clen>
 8018bb8:	4603      	mov	r3, r0
 8018bba:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8018bbc:	8bfa      	ldrh	r2, [r7, #30]
 8018bbe:	8a7b      	ldrh	r3, [r7, #18]
 8018bc0:	4413      	add	r3, r2
 8018bc2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8018bc6:	db05      	blt.n	8018bd4 <ip_reass_free_complete_datagram+0xe0>
 8018bc8:	4b15      	ldr	r3, [pc, #84]	; (8018c20 <ip_reass_free_complete_datagram+0x12c>)
 8018bca:	22cc      	movs	r2, #204	; 0xcc
 8018bcc:	4918      	ldr	r1, [pc, #96]	; (8018c30 <ip_reass_free_complete_datagram+0x13c>)
 8018bce:	4816      	ldr	r0, [pc, #88]	; (8018c28 <ip_reass_free_complete_datagram+0x134>)
 8018bd0:	f001 fa86 	bl	801a0e0 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8018bd4:	8bfa      	ldrh	r2, [r7, #30]
 8018bd6:	8a7b      	ldrh	r3, [r7, #18]
 8018bd8:	4413      	add	r3, r2
 8018bda:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 8018bdc:	68f8      	ldr	r0, [r7, #12]
 8018bde:	f7f7 fdbf 	bl	8010760 <pbuf_free>
  while (p != NULL) {
 8018be2:	69bb      	ldr	r3, [r7, #24]
 8018be4:	2b00      	cmp	r3, #0
 8018be6:	d1dc      	bne.n	8018ba2 <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 8018be8:	6839      	ldr	r1, [r7, #0]
 8018bea:	6878      	ldr	r0, [r7, #4]
 8018bec:	f000 f8c2 	bl	8018d74 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 8018bf0:	4b10      	ldr	r3, [pc, #64]	; (8018c34 <ip_reass_free_complete_datagram+0x140>)
 8018bf2:	881b      	ldrh	r3, [r3, #0]
 8018bf4:	8bfa      	ldrh	r2, [r7, #30]
 8018bf6:	429a      	cmp	r2, r3
 8018bf8:	d905      	bls.n	8018c06 <ip_reass_free_complete_datagram+0x112>
 8018bfa:	4b09      	ldr	r3, [pc, #36]	; (8018c20 <ip_reass_free_complete_datagram+0x12c>)
 8018bfc:	22d2      	movs	r2, #210	; 0xd2
 8018bfe:	490e      	ldr	r1, [pc, #56]	; (8018c38 <ip_reass_free_complete_datagram+0x144>)
 8018c00:	4809      	ldr	r0, [pc, #36]	; (8018c28 <ip_reass_free_complete_datagram+0x134>)
 8018c02:	f001 fa6d 	bl	801a0e0 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 8018c06:	4b0b      	ldr	r3, [pc, #44]	; (8018c34 <ip_reass_free_complete_datagram+0x140>)
 8018c08:	881a      	ldrh	r2, [r3, #0]
 8018c0a:	8bfb      	ldrh	r3, [r7, #30]
 8018c0c:	1ad3      	subs	r3, r2, r3
 8018c0e:	b29a      	uxth	r2, r3
 8018c10:	4b08      	ldr	r3, [pc, #32]	; (8018c34 <ip_reass_free_complete_datagram+0x140>)
 8018c12:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 8018c14:	8bfb      	ldrh	r3, [r7, #30]
}
 8018c16:	4618      	mov	r0, r3
 8018c18:	3720      	adds	r7, #32
 8018c1a:	46bd      	mov	sp, r7
 8018c1c:	bd80      	pop	{r7, pc}
 8018c1e:	bf00      	nop
 8018c20:	0801dfb8 	.word	0x0801dfb8
 8018c24:	0801dff4 	.word	0x0801dff4
 8018c28:	0801e000 	.word	0x0801e000
 8018c2c:	0801e028 	.word	0x0801e028
 8018c30:	0801e03c 	.word	0x0801e03c
 8018c34:	20000a84 	.word	0x20000a84
 8018c38:	0801e05c 	.word	0x0801e05c

08018c3c <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 8018c3c:	b580      	push	{r7, lr}
 8018c3e:	b08a      	sub	sp, #40	; 0x28
 8018c40:	af00      	add	r7, sp, #0
 8018c42:	6078      	str	r0, [r7, #4]
 8018c44:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 8018c46:	2300      	movs	r3, #0
 8018c48:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 8018c4a:	2300      	movs	r3, #0
 8018c4c:	623b      	str	r3, [r7, #32]
    prev = NULL;
 8018c4e:	2300      	movs	r3, #0
 8018c50:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 8018c52:	2300      	movs	r3, #0
 8018c54:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 8018c56:	2300      	movs	r3, #0
 8018c58:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 8018c5a:	4b28      	ldr	r3, [pc, #160]	; (8018cfc <ip_reass_remove_oldest_datagram+0xc0>)
 8018c5c:	681b      	ldr	r3, [r3, #0]
 8018c5e:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 8018c60:	e030      	b.n	8018cc4 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 8018c62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018c64:	695a      	ldr	r2, [r3, #20]
 8018c66:	687b      	ldr	r3, [r7, #4]
 8018c68:	68db      	ldr	r3, [r3, #12]
 8018c6a:	429a      	cmp	r2, r3
 8018c6c:	d10c      	bne.n	8018c88 <ip_reass_remove_oldest_datagram+0x4c>
 8018c6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018c70:	699a      	ldr	r2, [r3, #24]
 8018c72:	687b      	ldr	r3, [r7, #4]
 8018c74:	691b      	ldr	r3, [r3, #16]
 8018c76:	429a      	cmp	r2, r3
 8018c78:	d106      	bne.n	8018c88 <ip_reass_remove_oldest_datagram+0x4c>
 8018c7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018c7c:	899a      	ldrh	r2, [r3, #12]
 8018c7e:	687b      	ldr	r3, [r7, #4]
 8018c80:	889b      	ldrh	r3, [r3, #4]
 8018c82:	b29b      	uxth	r3, r3
 8018c84:	429a      	cmp	r2, r3
 8018c86:	d014      	beq.n	8018cb2 <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 8018c88:	693b      	ldr	r3, [r7, #16]
 8018c8a:	3301      	adds	r3, #1
 8018c8c:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 8018c8e:	6a3b      	ldr	r3, [r7, #32]
 8018c90:	2b00      	cmp	r3, #0
 8018c92:	d104      	bne.n	8018c9e <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 8018c94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018c96:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8018c98:	69fb      	ldr	r3, [r7, #28]
 8018c9a:	61bb      	str	r3, [r7, #24]
 8018c9c:	e009      	b.n	8018cb2 <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 8018c9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018ca0:	7fda      	ldrb	r2, [r3, #31]
 8018ca2:	6a3b      	ldr	r3, [r7, #32]
 8018ca4:	7fdb      	ldrb	r3, [r3, #31]
 8018ca6:	429a      	cmp	r2, r3
 8018ca8:	d803      	bhi.n	8018cb2 <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 8018caa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018cac:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8018cae:	69fb      	ldr	r3, [r7, #28]
 8018cb0:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 8018cb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018cb4:	681b      	ldr	r3, [r3, #0]
 8018cb6:	2b00      	cmp	r3, #0
 8018cb8:	d001      	beq.n	8018cbe <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 8018cba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018cbc:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 8018cbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018cc0:	681b      	ldr	r3, [r3, #0]
 8018cc2:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 8018cc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018cc6:	2b00      	cmp	r3, #0
 8018cc8:	d1cb      	bne.n	8018c62 <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 8018cca:	6a3b      	ldr	r3, [r7, #32]
 8018ccc:	2b00      	cmp	r3, #0
 8018cce:	d008      	beq.n	8018ce2 <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 8018cd0:	69b9      	ldr	r1, [r7, #24]
 8018cd2:	6a38      	ldr	r0, [r7, #32]
 8018cd4:	f7ff ff0e 	bl	8018af4 <ip_reass_free_complete_datagram>
 8018cd8:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 8018cda:	697a      	ldr	r2, [r7, #20]
 8018cdc:	68fb      	ldr	r3, [r7, #12]
 8018cde:	4413      	add	r3, r2
 8018ce0:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 8018ce2:	697a      	ldr	r2, [r7, #20]
 8018ce4:	683b      	ldr	r3, [r7, #0]
 8018ce6:	429a      	cmp	r2, r3
 8018ce8:	da02      	bge.n	8018cf0 <ip_reass_remove_oldest_datagram+0xb4>
 8018cea:	693b      	ldr	r3, [r7, #16]
 8018cec:	2b01      	cmp	r3, #1
 8018cee:	dcac      	bgt.n	8018c4a <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 8018cf0:	697b      	ldr	r3, [r7, #20]
}
 8018cf2:	4618      	mov	r0, r3
 8018cf4:	3728      	adds	r7, #40	; 0x28
 8018cf6:	46bd      	mov	sp, r7
 8018cf8:	bd80      	pop	{r7, pc}
 8018cfa:	bf00      	nop
 8018cfc:	20000a80 	.word	0x20000a80

08018d00 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 8018d00:	b580      	push	{r7, lr}
 8018d02:	b084      	sub	sp, #16
 8018d04:	af00      	add	r7, sp, #0
 8018d06:	6078      	str	r0, [r7, #4]
 8018d08:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8018d0a:	2004      	movs	r0, #4
 8018d0c:	f7f6 feca 	bl	800faa4 <memp_malloc>
 8018d10:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 8018d12:	68fb      	ldr	r3, [r7, #12]
 8018d14:	2b00      	cmp	r3, #0
 8018d16:	d110      	bne.n	8018d3a <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 8018d18:	6839      	ldr	r1, [r7, #0]
 8018d1a:	6878      	ldr	r0, [r7, #4]
 8018d1c:	f7ff ff8e 	bl	8018c3c <ip_reass_remove_oldest_datagram>
 8018d20:	4602      	mov	r2, r0
 8018d22:	683b      	ldr	r3, [r7, #0]
 8018d24:	4293      	cmp	r3, r2
 8018d26:	dc03      	bgt.n	8018d30 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8018d28:	2004      	movs	r0, #4
 8018d2a:	f7f6 febb 	bl	800faa4 <memp_malloc>
 8018d2e:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 8018d30:	68fb      	ldr	r3, [r7, #12]
 8018d32:	2b00      	cmp	r3, #0
 8018d34:	d101      	bne.n	8018d3a <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 8018d36:	2300      	movs	r3, #0
 8018d38:	e016      	b.n	8018d68 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 8018d3a:	2220      	movs	r2, #32
 8018d3c:	2100      	movs	r1, #0
 8018d3e:	68f8      	ldr	r0, [r7, #12]
 8018d40:	f001 f91c 	bl	8019f7c <memset>
  ipr->timer = IP_REASS_MAXAGE;
 8018d44:	68fb      	ldr	r3, [r7, #12]
 8018d46:	220f      	movs	r2, #15
 8018d48:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 8018d4a:	4b09      	ldr	r3, [pc, #36]	; (8018d70 <ip_reass_enqueue_new_datagram+0x70>)
 8018d4c:	681a      	ldr	r2, [r3, #0]
 8018d4e:	68fb      	ldr	r3, [r7, #12]
 8018d50:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 8018d52:	4a07      	ldr	r2, [pc, #28]	; (8018d70 <ip_reass_enqueue_new_datagram+0x70>)
 8018d54:	68fb      	ldr	r3, [r7, #12]
 8018d56:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 8018d58:	68fb      	ldr	r3, [r7, #12]
 8018d5a:	3308      	adds	r3, #8
 8018d5c:	2214      	movs	r2, #20
 8018d5e:	6879      	ldr	r1, [r7, #4]
 8018d60:	4618      	mov	r0, r3
 8018d62:	f001 f8fd 	bl	8019f60 <memcpy>
  return ipr;
 8018d66:	68fb      	ldr	r3, [r7, #12]
}
 8018d68:	4618      	mov	r0, r3
 8018d6a:	3710      	adds	r7, #16
 8018d6c:	46bd      	mov	sp, r7
 8018d6e:	bd80      	pop	{r7, pc}
 8018d70:	20000a80 	.word	0x20000a80

08018d74 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8018d74:	b580      	push	{r7, lr}
 8018d76:	b082      	sub	sp, #8
 8018d78:	af00      	add	r7, sp, #0
 8018d7a:	6078      	str	r0, [r7, #4]
 8018d7c:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 8018d7e:	4b10      	ldr	r3, [pc, #64]	; (8018dc0 <ip_reass_dequeue_datagram+0x4c>)
 8018d80:	681b      	ldr	r3, [r3, #0]
 8018d82:	687a      	ldr	r2, [r7, #4]
 8018d84:	429a      	cmp	r2, r3
 8018d86:	d104      	bne.n	8018d92 <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 8018d88:	687b      	ldr	r3, [r7, #4]
 8018d8a:	681b      	ldr	r3, [r3, #0]
 8018d8c:	4a0c      	ldr	r2, [pc, #48]	; (8018dc0 <ip_reass_dequeue_datagram+0x4c>)
 8018d8e:	6013      	str	r3, [r2, #0]
 8018d90:	e00d      	b.n	8018dae <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 8018d92:	683b      	ldr	r3, [r7, #0]
 8018d94:	2b00      	cmp	r3, #0
 8018d96:	d106      	bne.n	8018da6 <ip_reass_dequeue_datagram+0x32>
 8018d98:	4b0a      	ldr	r3, [pc, #40]	; (8018dc4 <ip_reass_dequeue_datagram+0x50>)
 8018d9a:	f240 1245 	movw	r2, #325	; 0x145
 8018d9e:	490a      	ldr	r1, [pc, #40]	; (8018dc8 <ip_reass_dequeue_datagram+0x54>)
 8018da0:	480a      	ldr	r0, [pc, #40]	; (8018dcc <ip_reass_dequeue_datagram+0x58>)
 8018da2:	f001 f99d 	bl	801a0e0 <iprintf>
    prev->next = ipr->next;
 8018da6:	687b      	ldr	r3, [r7, #4]
 8018da8:	681a      	ldr	r2, [r3, #0]
 8018daa:	683b      	ldr	r3, [r7, #0]
 8018dac:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 8018dae:	6879      	ldr	r1, [r7, #4]
 8018db0:	2004      	movs	r0, #4
 8018db2:	f7f6 fec3 	bl	800fb3c <memp_free>
}
 8018db6:	bf00      	nop
 8018db8:	3708      	adds	r7, #8
 8018dba:	46bd      	mov	sp, r7
 8018dbc:	bd80      	pop	{r7, pc}
 8018dbe:	bf00      	nop
 8018dc0:	20000a80 	.word	0x20000a80
 8018dc4:	0801dfb8 	.word	0x0801dfb8
 8018dc8:	0801e080 	.word	0x0801e080
 8018dcc:	0801e000 	.word	0x0801e000

08018dd0 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 8018dd0:	b580      	push	{r7, lr}
 8018dd2:	b08c      	sub	sp, #48	; 0x30
 8018dd4:	af00      	add	r7, sp, #0
 8018dd6:	60f8      	str	r0, [r7, #12]
 8018dd8:	60b9      	str	r1, [r7, #8]
 8018dda:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 8018ddc:	2300      	movs	r3, #0
 8018dde:	62bb      	str	r3, [r7, #40]	; 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 8018de0:	2301      	movs	r3, #1
 8018de2:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 8018de4:	68bb      	ldr	r3, [r7, #8]
 8018de6:	685b      	ldr	r3, [r3, #4]
 8018de8:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 8018dea:	69fb      	ldr	r3, [r7, #28]
 8018dec:	885b      	ldrh	r3, [r3, #2]
 8018dee:	b29b      	uxth	r3, r3
 8018df0:	4618      	mov	r0, r3
 8018df2:	f7f6 f9f2 	bl	800f1da <lwip_htons>
 8018df6:	4603      	mov	r3, r0
 8018df8:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 8018dfa:	69fb      	ldr	r3, [r7, #28]
 8018dfc:	781b      	ldrb	r3, [r3, #0]
 8018dfe:	f003 030f 	and.w	r3, r3, #15
 8018e02:	b2db      	uxtb	r3, r3
 8018e04:	009b      	lsls	r3, r3, #2
 8018e06:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 8018e08:	7e7b      	ldrb	r3, [r7, #25]
 8018e0a:	b29b      	uxth	r3, r3
 8018e0c:	8b7a      	ldrh	r2, [r7, #26]
 8018e0e:	429a      	cmp	r2, r3
 8018e10:	d202      	bcs.n	8018e18 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 8018e12:	f04f 33ff 	mov.w	r3, #4294967295
 8018e16:	e135      	b.n	8019084 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 8018e18:	7e7b      	ldrb	r3, [r7, #25]
 8018e1a:	b29b      	uxth	r3, r3
 8018e1c:	8b7a      	ldrh	r2, [r7, #26]
 8018e1e:	1ad3      	subs	r3, r2, r3
 8018e20:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 8018e22:	69fb      	ldr	r3, [r7, #28]
 8018e24:	88db      	ldrh	r3, [r3, #6]
 8018e26:	b29b      	uxth	r3, r3
 8018e28:	4618      	mov	r0, r3
 8018e2a:	f7f6 f9d6 	bl	800f1da <lwip_htons>
 8018e2e:	4603      	mov	r3, r0
 8018e30:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8018e34:	b29b      	uxth	r3, r3
 8018e36:	00db      	lsls	r3, r3, #3
 8018e38:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 8018e3a:	68bb      	ldr	r3, [r7, #8]
 8018e3c:	685b      	ldr	r3, [r3, #4]
 8018e3e:	62fb      	str	r3, [r7, #44]	; 0x2c
  iprh->next_pbuf = NULL;
 8018e40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018e42:	2200      	movs	r2, #0
 8018e44:	701a      	strb	r2, [r3, #0]
 8018e46:	2200      	movs	r2, #0
 8018e48:	705a      	strb	r2, [r3, #1]
 8018e4a:	2200      	movs	r2, #0
 8018e4c:	709a      	strb	r2, [r3, #2]
 8018e4e:	2200      	movs	r2, #0
 8018e50:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 8018e52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018e54:	8afa      	ldrh	r2, [r7, #22]
 8018e56:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 8018e58:	8afa      	ldrh	r2, [r7, #22]
 8018e5a:	8b7b      	ldrh	r3, [r7, #26]
 8018e5c:	4413      	add	r3, r2
 8018e5e:	b29a      	uxth	r2, r3
 8018e60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018e62:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 8018e64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018e66:	88db      	ldrh	r3, [r3, #6]
 8018e68:	b29b      	uxth	r3, r3
 8018e6a:	8afa      	ldrh	r2, [r7, #22]
 8018e6c:	429a      	cmp	r2, r3
 8018e6e:	d902      	bls.n	8018e76 <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 8018e70:	f04f 33ff 	mov.w	r3, #4294967295
 8018e74:	e106      	b.n	8019084 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 8018e76:	68fb      	ldr	r3, [r7, #12]
 8018e78:	685b      	ldr	r3, [r3, #4]
 8018e7a:	627b      	str	r3, [r7, #36]	; 0x24
 8018e7c:	e068      	b.n	8018f50 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 8018e7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018e80:	685b      	ldr	r3, [r3, #4]
 8018e82:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 8018e84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018e86:	889b      	ldrh	r3, [r3, #4]
 8018e88:	b29a      	uxth	r2, r3
 8018e8a:	693b      	ldr	r3, [r7, #16]
 8018e8c:	889b      	ldrh	r3, [r3, #4]
 8018e8e:	b29b      	uxth	r3, r3
 8018e90:	429a      	cmp	r2, r3
 8018e92:	d235      	bcs.n	8018f00 <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 8018e94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018e96:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8018e98:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 8018e9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018e9c:	2b00      	cmp	r3, #0
 8018e9e:	d020      	beq.n	8018ee2 <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 8018ea0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018ea2:	889b      	ldrh	r3, [r3, #4]
 8018ea4:	b29a      	uxth	r2, r3
 8018ea6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018ea8:	88db      	ldrh	r3, [r3, #6]
 8018eaa:	b29b      	uxth	r3, r3
 8018eac:	429a      	cmp	r2, r3
 8018eae:	d307      	bcc.n	8018ec0 <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 8018eb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018eb2:	88db      	ldrh	r3, [r3, #6]
 8018eb4:	b29a      	uxth	r2, r3
 8018eb6:	693b      	ldr	r3, [r7, #16]
 8018eb8:	889b      	ldrh	r3, [r3, #4]
 8018eba:	b29b      	uxth	r3, r3
 8018ebc:	429a      	cmp	r2, r3
 8018ebe:	d902      	bls.n	8018ec6 <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 8018ec0:	f04f 33ff 	mov.w	r3, #4294967295
 8018ec4:	e0de      	b.n	8019084 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 8018ec6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018ec8:	68ba      	ldr	r2, [r7, #8]
 8018eca:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 8018ecc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018ece:	88db      	ldrh	r3, [r3, #6]
 8018ed0:	b29a      	uxth	r2, r3
 8018ed2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018ed4:	889b      	ldrh	r3, [r3, #4]
 8018ed6:	b29b      	uxth	r3, r3
 8018ed8:	429a      	cmp	r2, r3
 8018eda:	d03d      	beq.n	8018f58 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8018edc:	2300      	movs	r3, #0
 8018ede:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 8018ee0:	e03a      	b.n	8018f58 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 8018ee2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018ee4:	88db      	ldrh	r3, [r3, #6]
 8018ee6:	b29a      	uxth	r2, r3
 8018ee8:	693b      	ldr	r3, [r7, #16]
 8018eea:	889b      	ldrh	r3, [r3, #4]
 8018eec:	b29b      	uxth	r3, r3
 8018eee:	429a      	cmp	r2, r3
 8018ef0:	d902      	bls.n	8018ef8 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 8018ef2:	f04f 33ff 	mov.w	r3, #4294967295
 8018ef6:	e0c5      	b.n	8019084 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 8018ef8:	68fb      	ldr	r3, [r7, #12]
 8018efa:	68ba      	ldr	r2, [r7, #8]
 8018efc:	605a      	str	r2, [r3, #4]
      break;
 8018efe:	e02b      	b.n	8018f58 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 8018f00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018f02:	889b      	ldrh	r3, [r3, #4]
 8018f04:	b29a      	uxth	r2, r3
 8018f06:	693b      	ldr	r3, [r7, #16]
 8018f08:	889b      	ldrh	r3, [r3, #4]
 8018f0a:	b29b      	uxth	r3, r3
 8018f0c:	429a      	cmp	r2, r3
 8018f0e:	d102      	bne.n	8018f16 <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 8018f10:	f04f 33ff 	mov.w	r3, #4294967295
 8018f14:	e0b6      	b.n	8019084 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 8018f16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018f18:	889b      	ldrh	r3, [r3, #4]
 8018f1a:	b29a      	uxth	r2, r3
 8018f1c:	693b      	ldr	r3, [r7, #16]
 8018f1e:	88db      	ldrh	r3, [r3, #6]
 8018f20:	b29b      	uxth	r3, r3
 8018f22:	429a      	cmp	r2, r3
 8018f24:	d202      	bcs.n	8018f2c <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 8018f26:	f04f 33ff 	mov.w	r3, #4294967295
 8018f2a:	e0ab      	b.n	8019084 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 8018f2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018f2e:	2b00      	cmp	r3, #0
 8018f30:	d009      	beq.n	8018f46 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 8018f32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018f34:	88db      	ldrh	r3, [r3, #6]
 8018f36:	b29a      	uxth	r2, r3
 8018f38:	693b      	ldr	r3, [r7, #16]
 8018f3a:	889b      	ldrh	r3, [r3, #4]
 8018f3c:	b29b      	uxth	r3, r3
 8018f3e:	429a      	cmp	r2, r3
 8018f40:	d001      	beq.n	8018f46 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8018f42:	2300      	movs	r3, #0
 8018f44:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 8018f46:	693b      	ldr	r3, [r7, #16]
 8018f48:	681b      	ldr	r3, [r3, #0]
 8018f4a:	627b      	str	r3, [r7, #36]	; 0x24
    iprh_prev = iprh_tmp;
 8018f4c:	693b      	ldr	r3, [r7, #16]
 8018f4e:	62bb      	str	r3, [r7, #40]	; 0x28
  for (q = ipr->p; q != NULL;) {
 8018f50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018f52:	2b00      	cmp	r3, #0
 8018f54:	d193      	bne.n	8018e7e <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 8018f56:	e000      	b.n	8018f5a <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 8018f58:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 8018f5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018f5c:	2b00      	cmp	r3, #0
 8018f5e:	d12d      	bne.n	8018fbc <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 8018f60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018f62:	2b00      	cmp	r3, #0
 8018f64:	d01c      	beq.n	8018fa0 <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 8018f66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018f68:	88db      	ldrh	r3, [r3, #6]
 8018f6a:	b29a      	uxth	r2, r3
 8018f6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018f6e:	889b      	ldrh	r3, [r3, #4]
 8018f70:	b29b      	uxth	r3, r3
 8018f72:	429a      	cmp	r2, r3
 8018f74:	d906      	bls.n	8018f84 <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 8018f76:	4b45      	ldr	r3, [pc, #276]	; (801908c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8018f78:	f44f 72db 	mov.w	r2, #438	; 0x1b6
 8018f7c:	4944      	ldr	r1, [pc, #272]	; (8019090 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 8018f7e:	4845      	ldr	r0, [pc, #276]	; (8019094 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8018f80:	f001 f8ae 	bl	801a0e0 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 8018f84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018f86:	68ba      	ldr	r2, [r7, #8]
 8018f88:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 8018f8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018f8c:	88db      	ldrh	r3, [r3, #6]
 8018f8e:	b29a      	uxth	r2, r3
 8018f90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018f92:	889b      	ldrh	r3, [r3, #4]
 8018f94:	b29b      	uxth	r3, r3
 8018f96:	429a      	cmp	r2, r3
 8018f98:	d010      	beq.n	8018fbc <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 8018f9a:	2300      	movs	r3, #0
 8018f9c:	623b      	str	r3, [r7, #32]
 8018f9e:	e00d      	b.n	8018fbc <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 8018fa0:	68fb      	ldr	r3, [r7, #12]
 8018fa2:	685b      	ldr	r3, [r3, #4]
 8018fa4:	2b00      	cmp	r3, #0
 8018fa6:	d006      	beq.n	8018fb6 <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 8018fa8:	4b38      	ldr	r3, [pc, #224]	; (801908c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8018faa:	f44f 72df 	mov.w	r2, #446	; 0x1be
 8018fae:	493a      	ldr	r1, [pc, #232]	; (8019098 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 8018fb0:	4838      	ldr	r0, [pc, #224]	; (8019094 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8018fb2:	f001 f895 	bl	801a0e0 <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 8018fb6:	68fb      	ldr	r3, [r7, #12]
 8018fb8:	68ba      	ldr	r2, [r7, #8]
 8018fba:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 8018fbc:	687b      	ldr	r3, [r7, #4]
 8018fbe:	2b00      	cmp	r3, #0
 8018fc0:	d105      	bne.n	8018fce <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 8018fc2:	68fb      	ldr	r3, [r7, #12]
 8018fc4:	7f9b      	ldrb	r3, [r3, #30]
 8018fc6:	f003 0301 	and.w	r3, r3, #1
 8018fca:	2b00      	cmp	r3, #0
 8018fcc:	d059      	beq.n	8019082 <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 8018fce:	6a3b      	ldr	r3, [r7, #32]
 8018fd0:	2b00      	cmp	r3, #0
 8018fd2:	d04f      	beq.n	8019074 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 8018fd4:	68fb      	ldr	r3, [r7, #12]
 8018fd6:	685b      	ldr	r3, [r3, #4]
 8018fd8:	2b00      	cmp	r3, #0
 8018fda:	d006      	beq.n	8018fea <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 8018fdc:	68fb      	ldr	r3, [r7, #12]
 8018fde:	685b      	ldr	r3, [r3, #4]
 8018fe0:	685b      	ldr	r3, [r3, #4]
 8018fe2:	889b      	ldrh	r3, [r3, #4]
 8018fe4:	b29b      	uxth	r3, r3
 8018fe6:	2b00      	cmp	r3, #0
 8018fe8:	d002      	beq.n	8018ff0 <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 8018fea:	2300      	movs	r3, #0
 8018fec:	623b      	str	r3, [r7, #32]
 8018fee:	e041      	b.n	8019074 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 8018ff0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018ff2:	62bb      	str	r3, [r7, #40]	; 0x28
        q = iprh->next_pbuf;
 8018ff4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018ff6:	681b      	ldr	r3, [r3, #0]
 8018ff8:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 8018ffa:	e012      	b.n	8019022 <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 8018ffc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018ffe:	685b      	ldr	r3, [r3, #4]
 8019000:	62fb      	str	r3, [r7, #44]	; 0x2c
          if (iprh_prev->end != iprh->start) {
 8019002:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019004:	88db      	ldrh	r3, [r3, #6]
 8019006:	b29a      	uxth	r2, r3
 8019008:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801900a:	889b      	ldrh	r3, [r3, #4]
 801900c:	b29b      	uxth	r3, r3
 801900e:	429a      	cmp	r2, r3
 8019010:	d002      	beq.n	8019018 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 8019012:	2300      	movs	r3, #0
 8019014:	623b      	str	r3, [r7, #32]
            break;
 8019016:	e007      	b.n	8019028 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 8019018:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801901a:	62bb      	str	r3, [r7, #40]	; 0x28
          q = iprh->next_pbuf;
 801901c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801901e:	681b      	ldr	r3, [r3, #0]
 8019020:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 8019022:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019024:	2b00      	cmp	r3, #0
 8019026:	d1e9      	bne.n	8018ffc <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 8019028:	6a3b      	ldr	r3, [r7, #32]
 801902a:	2b00      	cmp	r3, #0
 801902c:	d022      	beq.n	8019074 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 801902e:	68fb      	ldr	r3, [r7, #12]
 8019030:	685b      	ldr	r3, [r3, #4]
 8019032:	2b00      	cmp	r3, #0
 8019034:	d106      	bne.n	8019044 <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 8019036:	4b15      	ldr	r3, [pc, #84]	; (801908c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8019038:	f240 12df 	movw	r2, #479	; 0x1df
 801903c:	4917      	ldr	r1, [pc, #92]	; (801909c <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801903e:	4815      	ldr	r0, [pc, #84]	; (8019094 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8019040:	f001 f84e 	bl	801a0e0 <iprintf>
          LWIP_ASSERT("sanity check",
 8019044:	68fb      	ldr	r3, [r7, #12]
 8019046:	685b      	ldr	r3, [r3, #4]
 8019048:	685b      	ldr	r3, [r3, #4]
 801904a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801904c:	429a      	cmp	r2, r3
 801904e:	d106      	bne.n	801905e <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 8019050:	4b0e      	ldr	r3, [pc, #56]	; (801908c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8019052:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8019056:	4911      	ldr	r1, [pc, #68]	; (801909c <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 8019058:	480e      	ldr	r0, [pc, #56]	; (8019094 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801905a:	f001 f841 	bl	801a0e0 <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 801905e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019060:	681b      	ldr	r3, [r3, #0]
 8019062:	2b00      	cmp	r3, #0
 8019064:	d006      	beq.n	8019074 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 8019066:	4b09      	ldr	r3, [pc, #36]	; (801908c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8019068:	f44f 72f1 	mov.w	r2, #482	; 0x1e2
 801906c:	490c      	ldr	r1, [pc, #48]	; (80190a0 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 801906e:	4809      	ldr	r0, [pc, #36]	; (8019094 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8019070:	f001 f836 	bl	801a0e0 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 8019074:	6a3b      	ldr	r3, [r7, #32]
 8019076:	2b00      	cmp	r3, #0
 8019078:	bf14      	ite	ne
 801907a:	2301      	movne	r3, #1
 801907c:	2300      	moveq	r3, #0
 801907e:	b2db      	uxtb	r3, r3
 8019080:	e000      	b.n	8019084 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 8019082:	2300      	movs	r3, #0
}
 8019084:	4618      	mov	r0, r3
 8019086:	3730      	adds	r7, #48	; 0x30
 8019088:	46bd      	mov	sp, r7
 801908a:	bd80      	pop	{r7, pc}
 801908c:	0801dfb8 	.word	0x0801dfb8
 8019090:	0801e09c 	.word	0x0801e09c
 8019094:	0801e000 	.word	0x0801e000
 8019098:	0801e0bc 	.word	0x0801e0bc
 801909c:	0801e0f4 	.word	0x0801e0f4
 80190a0:	0801e104 	.word	0x0801e104

080190a4 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 80190a4:	b580      	push	{r7, lr}
 80190a6:	b08e      	sub	sp, #56	; 0x38
 80190a8:	af00      	add	r7, sp, #0
 80190aa:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 80190ac:	687b      	ldr	r3, [r7, #4]
 80190ae:	685b      	ldr	r3, [r3, #4]
 80190b0:	62bb      	str	r3, [r7, #40]	; 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 80190b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80190b4:	781b      	ldrb	r3, [r3, #0]
 80190b6:	f003 030f 	and.w	r3, r3, #15
 80190ba:	b2db      	uxtb	r3, r3
 80190bc:	009b      	lsls	r3, r3, #2
 80190be:	b2db      	uxtb	r3, r3
 80190c0:	2b14      	cmp	r3, #20
 80190c2:	f040 8167 	bne.w	8019394 <ip4_reass+0x2f0>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 80190c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80190c8:	88db      	ldrh	r3, [r3, #6]
 80190ca:	b29b      	uxth	r3, r3
 80190cc:	4618      	mov	r0, r3
 80190ce:	f7f6 f884 	bl	800f1da <lwip_htons>
 80190d2:	4603      	mov	r3, r0
 80190d4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80190d8:	b29b      	uxth	r3, r3
 80190da:	00db      	lsls	r3, r3, #3
 80190dc:	84fb      	strh	r3, [r7, #38]	; 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 80190de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80190e0:	885b      	ldrh	r3, [r3, #2]
 80190e2:	b29b      	uxth	r3, r3
 80190e4:	4618      	mov	r0, r3
 80190e6:	f7f6 f878 	bl	800f1da <lwip_htons>
 80190ea:	4603      	mov	r3, r0
 80190ec:	84bb      	strh	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 80190ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80190f0:	781b      	ldrb	r3, [r3, #0]
 80190f2:	f003 030f 	and.w	r3, r3, #15
 80190f6:	b2db      	uxtb	r3, r3
 80190f8:	009b      	lsls	r3, r3, #2
 80190fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (hlen > len) {
 80190fe:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8019102:	b29b      	uxth	r3, r3
 8019104:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8019106:	429a      	cmp	r2, r3
 8019108:	f0c0 8146 	bcc.w	8019398 <ip4_reass+0x2f4>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 801910c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8019110:	b29b      	uxth	r3, r3
 8019112:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8019114:	1ad3      	subs	r3, r2, r3
 8019116:	84bb      	strh	r3, [r7, #36]	; 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 8019118:	6878      	ldr	r0, [r7, #4]
 801911a:	f7f7 fba9 	bl	8010870 <pbuf_clen>
 801911e:	4603      	mov	r3, r0
 8019120:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 8019122:	4b9f      	ldr	r3, [pc, #636]	; (80193a0 <ip4_reass+0x2fc>)
 8019124:	881b      	ldrh	r3, [r3, #0]
 8019126:	461a      	mov	r2, r3
 8019128:	8c3b      	ldrh	r3, [r7, #32]
 801912a:	4413      	add	r3, r2
 801912c:	2b0a      	cmp	r3, #10
 801912e:	dd10      	ble.n	8019152 <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8019130:	8c3b      	ldrh	r3, [r7, #32]
 8019132:	4619      	mov	r1, r3
 8019134:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8019136:	f7ff fd81 	bl	8018c3c <ip_reass_remove_oldest_datagram>
 801913a:	4603      	mov	r3, r0
 801913c:	2b00      	cmp	r3, #0
 801913e:	f000 812d 	beq.w	801939c <ip4_reass+0x2f8>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 8019142:	4b97      	ldr	r3, [pc, #604]	; (80193a0 <ip4_reass+0x2fc>)
 8019144:	881b      	ldrh	r3, [r3, #0]
 8019146:	461a      	mov	r2, r3
 8019148:	8c3b      	ldrh	r3, [r7, #32]
 801914a:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801914c:	2b0a      	cmp	r3, #10
 801914e:	f300 8125 	bgt.w	801939c <ip4_reass+0x2f8>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8019152:	4b94      	ldr	r3, [pc, #592]	; (80193a4 <ip4_reass+0x300>)
 8019154:	681b      	ldr	r3, [r3, #0]
 8019156:	633b      	str	r3, [r7, #48]	; 0x30
 8019158:	e015      	b.n	8019186 <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 801915a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801915c:	695a      	ldr	r2, [r3, #20]
 801915e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019160:	68db      	ldr	r3, [r3, #12]
 8019162:	429a      	cmp	r2, r3
 8019164:	d10c      	bne.n	8019180 <ip4_reass+0xdc>
 8019166:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019168:	699a      	ldr	r2, [r3, #24]
 801916a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801916c:	691b      	ldr	r3, [r3, #16]
 801916e:	429a      	cmp	r2, r3
 8019170:	d106      	bne.n	8019180 <ip4_reass+0xdc>
 8019172:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019174:	899a      	ldrh	r2, [r3, #12]
 8019176:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019178:	889b      	ldrh	r3, [r3, #4]
 801917a:	b29b      	uxth	r3, r3
 801917c:	429a      	cmp	r2, r3
 801917e:	d006      	beq.n	801918e <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8019180:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019182:	681b      	ldr	r3, [r3, #0]
 8019184:	633b      	str	r3, [r7, #48]	; 0x30
 8019186:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019188:	2b00      	cmp	r3, #0
 801918a:	d1e6      	bne.n	801915a <ip4_reass+0xb6>
 801918c:	e000      	b.n	8019190 <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 801918e:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 8019190:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019192:	2b00      	cmp	r3, #0
 8019194:	d109      	bne.n	80191aa <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 8019196:	8c3b      	ldrh	r3, [r7, #32]
 8019198:	4619      	mov	r1, r3
 801919a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801919c:	f7ff fdb0 	bl	8018d00 <ip_reass_enqueue_new_datagram>
 80191a0:	6338      	str	r0, [r7, #48]	; 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 80191a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80191a4:	2b00      	cmp	r3, #0
 80191a6:	d11c      	bne.n	80191e2 <ip4_reass+0x13e>
      goto nullreturn;
 80191a8:	e109      	b.n	80193be <ip4_reass+0x31a>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 80191aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80191ac:	88db      	ldrh	r3, [r3, #6]
 80191ae:	b29b      	uxth	r3, r3
 80191b0:	4618      	mov	r0, r3
 80191b2:	f7f6 f812 	bl	800f1da <lwip_htons>
 80191b6:	4603      	mov	r3, r0
 80191b8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80191bc:	2b00      	cmp	r3, #0
 80191be:	d110      	bne.n	80191e2 <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 80191c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80191c2:	89db      	ldrh	r3, [r3, #14]
 80191c4:	4618      	mov	r0, r3
 80191c6:	f7f6 f808 	bl	800f1da <lwip_htons>
 80191ca:	4603      	mov	r3, r0
 80191cc:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 80191d0:	2b00      	cmp	r3, #0
 80191d2:	d006      	beq.n	80191e2 <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 80191d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80191d6:	3308      	adds	r3, #8
 80191d8:	2214      	movs	r2, #20
 80191da:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80191dc:	4618      	mov	r0, r3
 80191de:	f000 febf 	bl	8019f60 <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 80191e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80191e4:	88db      	ldrh	r3, [r3, #6]
 80191e6:	b29b      	uxth	r3, r3
 80191e8:	f003 0320 	and.w	r3, r3, #32
 80191ec:	2b00      	cmp	r3, #0
 80191ee:	bf0c      	ite	eq
 80191f0:	2301      	moveq	r3, #1
 80191f2:	2300      	movne	r3, #0
 80191f4:	b2db      	uxtb	r3, r3
 80191f6:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 80191f8:	69fb      	ldr	r3, [r7, #28]
 80191fa:	2b00      	cmp	r3, #0
 80191fc:	d00e      	beq.n	801921c <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 80191fe:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8019200:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8019202:	4413      	add	r3, r2
 8019204:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 8019206:	8b7a      	ldrh	r2, [r7, #26]
 8019208:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 801920a:	429a      	cmp	r2, r3
 801920c:	f0c0 80a0 	bcc.w	8019350 <ip4_reass+0x2ac>
 8019210:	8b7b      	ldrh	r3, [r7, #26]
 8019212:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 8019216:	4293      	cmp	r3, r2
 8019218:	f200 809a 	bhi.w	8019350 <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 801921c:	69fa      	ldr	r2, [r7, #28]
 801921e:	6879      	ldr	r1, [r7, #4]
 8019220:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8019222:	f7ff fdd5 	bl	8018dd0 <ip_reass_chain_frag_into_datagram_and_validate>
 8019226:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 8019228:	697b      	ldr	r3, [r7, #20]
 801922a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801922e:	f000 8091 	beq.w	8019354 <ip4_reass+0x2b0>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 8019232:	4b5b      	ldr	r3, [pc, #364]	; (80193a0 <ip4_reass+0x2fc>)
 8019234:	881a      	ldrh	r2, [r3, #0]
 8019236:	8c3b      	ldrh	r3, [r7, #32]
 8019238:	4413      	add	r3, r2
 801923a:	b29a      	uxth	r2, r3
 801923c:	4b58      	ldr	r3, [pc, #352]	; (80193a0 <ip4_reass+0x2fc>)
 801923e:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 8019240:	69fb      	ldr	r3, [r7, #28]
 8019242:	2b00      	cmp	r3, #0
 8019244:	d00d      	beq.n	8019262 <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 8019246:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8019248:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801924a:	4413      	add	r3, r2
 801924c:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 801924e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019250:	8a7a      	ldrh	r2, [r7, #18]
 8019252:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 8019254:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019256:	7f9b      	ldrb	r3, [r3, #30]
 8019258:	f043 0301 	orr.w	r3, r3, #1
 801925c:	b2da      	uxtb	r2, r3
 801925e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019260:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 8019262:	697b      	ldr	r3, [r7, #20]
 8019264:	2b01      	cmp	r3, #1
 8019266:	d171      	bne.n	801934c <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 8019268:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801926a:	8b9b      	ldrh	r3, [r3, #28]
 801926c:	3314      	adds	r3, #20
 801926e:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 8019270:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019272:	685b      	ldr	r3, [r3, #4]
 8019274:	685b      	ldr	r3, [r3, #4]
 8019276:	681b      	ldr	r3, [r3, #0]
 8019278:	637b      	str	r3, [r7, #52]	; 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 801927a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801927c:	685b      	ldr	r3, [r3, #4]
 801927e:	685b      	ldr	r3, [r3, #4]
 8019280:	62bb      	str	r3, [r7, #40]	; 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 8019282:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019284:	3308      	adds	r3, #8
 8019286:	2214      	movs	r2, #20
 8019288:	4619      	mov	r1, r3
 801928a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801928c:	f000 fe68 	bl	8019f60 <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 8019290:	8a3b      	ldrh	r3, [r7, #16]
 8019292:	4618      	mov	r0, r3
 8019294:	f7f5 ffa1 	bl	800f1da <lwip_htons>
 8019298:	4603      	mov	r3, r0
 801929a:	461a      	mov	r2, r3
 801929c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801929e:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 80192a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80192a2:	2200      	movs	r2, #0
 80192a4:	719a      	strb	r2, [r3, #6]
 80192a6:	2200      	movs	r2, #0
 80192a8:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 80192aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80192ac:	2200      	movs	r2, #0
 80192ae:	729a      	strb	r2, [r3, #10]
 80192b0:	2200      	movs	r2, #0
 80192b2:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 80192b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80192b6:	685b      	ldr	r3, [r3, #4]
 80192b8:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 80192ba:	e00d      	b.n	80192d8 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 80192bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80192be:	685b      	ldr	r3, [r3, #4]
 80192c0:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 80192c2:	2114      	movs	r1, #20
 80192c4:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80192c6:	f7f7 f9c5 	bl	8010654 <pbuf_remove_header>
      pbuf_cat(p, r);
 80192ca:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80192cc:	6878      	ldr	r0, [r7, #4]
 80192ce:	f7f7 fb09 	bl	80108e4 <pbuf_cat>
      r = iprh->next_pbuf;
 80192d2:	68fb      	ldr	r3, [r7, #12]
 80192d4:	681b      	ldr	r3, [r3, #0]
 80192d6:	637b      	str	r3, [r7, #52]	; 0x34
    while (r != NULL) {
 80192d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80192da:	2b00      	cmp	r3, #0
 80192dc:	d1ee      	bne.n	80192bc <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 80192de:	4b31      	ldr	r3, [pc, #196]	; (80193a4 <ip4_reass+0x300>)
 80192e0:	681b      	ldr	r3, [r3, #0]
 80192e2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80192e4:	429a      	cmp	r2, r3
 80192e6:	d102      	bne.n	80192ee <ip4_reass+0x24a>
      ipr_prev = NULL;
 80192e8:	2300      	movs	r3, #0
 80192ea:	62fb      	str	r3, [r7, #44]	; 0x2c
 80192ec:	e010      	b.n	8019310 <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 80192ee:	4b2d      	ldr	r3, [pc, #180]	; (80193a4 <ip4_reass+0x300>)
 80192f0:	681b      	ldr	r3, [r3, #0]
 80192f2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80192f4:	e007      	b.n	8019306 <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 80192f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80192f8:	681b      	ldr	r3, [r3, #0]
 80192fa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80192fc:	429a      	cmp	r2, r3
 80192fe:	d006      	beq.n	801930e <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8019300:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019302:	681b      	ldr	r3, [r3, #0]
 8019304:	62fb      	str	r3, [r7, #44]	; 0x2c
 8019306:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019308:	2b00      	cmp	r3, #0
 801930a:	d1f4      	bne.n	80192f6 <ip4_reass+0x252>
 801930c:	e000      	b.n	8019310 <ip4_reass+0x26c>
          break;
 801930e:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 8019310:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8019312:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8019314:	f7ff fd2e 	bl	8018d74 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 8019318:	6878      	ldr	r0, [r7, #4]
 801931a:	f7f7 faa9 	bl	8010870 <pbuf_clen>
 801931e:	4603      	mov	r3, r0
 8019320:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 8019322:	4b1f      	ldr	r3, [pc, #124]	; (80193a0 <ip4_reass+0x2fc>)
 8019324:	881b      	ldrh	r3, [r3, #0]
 8019326:	8c3a      	ldrh	r2, [r7, #32]
 8019328:	429a      	cmp	r2, r3
 801932a:	d906      	bls.n	801933a <ip4_reass+0x296>
 801932c:	4b1e      	ldr	r3, [pc, #120]	; (80193a8 <ip4_reass+0x304>)
 801932e:	f240 229b 	movw	r2, #667	; 0x29b
 8019332:	491e      	ldr	r1, [pc, #120]	; (80193ac <ip4_reass+0x308>)
 8019334:	481e      	ldr	r0, [pc, #120]	; (80193b0 <ip4_reass+0x30c>)
 8019336:	f000 fed3 	bl	801a0e0 <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 801933a:	4b19      	ldr	r3, [pc, #100]	; (80193a0 <ip4_reass+0x2fc>)
 801933c:	881a      	ldrh	r2, [r3, #0]
 801933e:	8c3b      	ldrh	r3, [r7, #32]
 8019340:	1ad3      	subs	r3, r2, r3
 8019342:	b29a      	uxth	r2, r3
 8019344:	4b16      	ldr	r3, [pc, #88]	; (80193a0 <ip4_reass+0x2fc>)
 8019346:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 8019348:	687b      	ldr	r3, [r7, #4]
 801934a:	e03c      	b.n	80193c6 <ip4_reass+0x322>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 801934c:	2300      	movs	r3, #0
 801934e:	e03a      	b.n	80193c6 <ip4_reass+0x322>
      goto nullreturn_ipr;
 8019350:	bf00      	nop
 8019352:	e000      	b.n	8019356 <ip4_reass+0x2b2>
    goto nullreturn_ipr;
 8019354:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 8019356:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019358:	2b00      	cmp	r3, #0
 801935a:	d106      	bne.n	801936a <ip4_reass+0x2c6>
 801935c:	4b12      	ldr	r3, [pc, #72]	; (80193a8 <ip4_reass+0x304>)
 801935e:	f44f 722a 	mov.w	r2, #680	; 0x2a8
 8019362:	4914      	ldr	r1, [pc, #80]	; (80193b4 <ip4_reass+0x310>)
 8019364:	4812      	ldr	r0, [pc, #72]	; (80193b0 <ip4_reass+0x30c>)
 8019366:	f000 febb 	bl	801a0e0 <iprintf>
  if (ipr->p == NULL) {
 801936a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801936c:	685b      	ldr	r3, [r3, #4]
 801936e:	2b00      	cmp	r3, #0
 8019370:	d124      	bne.n	80193bc <ip4_reass+0x318>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 8019372:	4b0c      	ldr	r3, [pc, #48]	; (80193a4 <ip4_reass+0x300>)
 8019374:	681b      	ldr	r3, [r3, #0]
 8019376:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8019378:	429a      	cmp	r2, r3
 801937a:	d006      	beq.n	801938a <ip4_reass+0x2e6>
 801937c:	4b0a      	ldr	r3, [pc, #40]	; (80193a8 <ip4_reass+0x304>)
 801937e:	f240 22ab 	movw	r2, #683	; 0x2ab
 8019382:	490d      	ldr	r1, [pc, #52]	; (80193b8 <ip4_reass+0x314>)
 8019384:	480a      	ldr	r0, [pc, #40]	; (80193b0 <ip4_reass+0x30c>)
 8019386:	f000 feab 	bl	801a0e0 <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 801938a:	2100      	movs	r1, #0
 801938c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801938e:	f7ff fcf1 	bl	8018d74 <ip_reass_dequeue_datagram>
 8019392:	e014      	b.n	80193be <ip4_reass+0x31a>
    goto nullreturn;
 8019394:	bf00      	nop
 8019396:	e012      	b.n	80193be <ip4_reass+0x31a>
    goto nullreturn;
 8019398:	bf00      	nop
 801939a:	e010      	b.n	80193be <ip4_reass+0x31a>
      goto nullreturn;
 801939c:	bf00      	nop
 801939e:	e00e      	b.n	80193be <ip4_reass+0x31a>
 80193a0:	20000a84 	.word	0x20000a84
 80193a4:	20000a80 	.word	0x20000a80
 80193a8:	0801dfb8 	.word	0x0801dfb8
 80193ac:	0801e128 	.word	0x0801e128
 80193b0:	0801e000 	.word	0x0801e000
 80193b4:	0801e144 	.word	0x0801e144
 80193b8:	0801e150 	.word	0x0801e150
  }

nullreturn:
 80193bc:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 80193be:	6878      	ldr	r0, [r7, #4]
 80193c0:	f7f7 f9ce 	bl	8010760 <pbuf_free>
  return NULL;
 80193c4:	2300      	movs	r3, #0
}
 80193c6:	4618      	mov	r0, r3
 80193c8:	3738      	adds	r7, #56	; 0x38
 80193ca:	46bd      	mov	sp, r7
 80193cc:	bd80      	pop	{r7, pc}
 80193ce:	bf00      	nop

080193d0 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 80193d0:	b580      	push	{r7, lr}
 80193d2:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 80193d4:	2005      	movs	r0, #5
 80193d6:	f7f6 fb65 	bl	800faa4 <memp_malloc>
 80193da:	4603      	mov	r3, r0
}
 80193dc:	4618      	mov	r0, r3
 80193de:	bd80      	pop	{r7, pc}

080193e0 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 80193e0:	b580      	push	{r7, lr}
 80193e2:	b082      	sub	sp, #8
 80193e4:	af00      	add	r7, sp, #0
 80193e6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 80193e8:	687b      	ldr	r3, [r7, #4]
 80193ea:	2b00      	cmp	r3, #0
 80193ec:	d106      	bne.n	80193fc <ip_frag_free_pbuf_custom_ref+0x1c>
 80193ee:	4b07      	ldr	r3, [pc, #28]	; (801940c <ip_frag_free_pbuf_custom_ref+0x2c>)
 80193f0:	f44f 7231 	mov.w	r2, #708	; 0x2c4
 80193f4:	4906      	ldr	r1, [pc, #24]	; (8019410 <ip_frag_free_pbuf_custom_ref+0x30>)
 80193f6:	4807      	ldr	r0, [pc, #28]	; (8019414 <ip_frag_free_pbuf_custom_ref+0x34>)
 80193f8:	f000 fe72 	bl	801a0e0 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 80193fc:	6879      	ldr	r1, [r7, #4]
 80193fe:	2005      	movs	r0, #5
 8019400:	f7f6 fb9c 	bl	800fb3c <memp_free>
}
 8019404:	bf00      	nop
 8019406:	3708      	adds	r7, #8
 8019408:	46bd      	mov	sp, r7
 801940a:	bd80      	pop	{r7, pc}
 801940c:	0801dfb8 	.word	0x0801dfb8
 8019410:	0801e170 	.word	0x0801e170
 8019414:	0801e000 	.word	0x0801e000

08019418 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 8019418:	b580      	push	{r7, lr}
 801941a:	b084      	sub	sp, #16
 801941c:	af00      	add	r7, sp, #0
 801941e:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 8019420:	687b      	ldr	r3, [r7, #4]
 8019422:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 8019424:	68fb      	ldr	r3, [r7, #12]
 8019426:	2b00      	cmp	r3, #0
 8019428:	d106      	bne.n	8019438 <ipfrag_free_pbuf_custom+0x20>
 801942a:	4b11      	ldr	r3, [pc, #68]	; (8019470 <ipfrag_free_pbuf_custom+0x58>)
 801942c:	f240 22ce 	movw	r2, #718	; 0x2ce
 8019430:	4910      	ldr	r1, [pc, #64]	; (8019474 <ipfrag_free_pbuf_custom+0x5c>)
 8019432:	4811      	ldr	r0, [pc, #68]	; (8019478 <ipfrag_free_pbuf_custom+0x60>)
 8019434:	f000 fe54 	bl	801a0e0 <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 8019438:	68fa      	ldr	r2, [r7, #12]
 801943a:	687b      	ldr	r3, [r7, #4]
 801943c:	429a      	cmp	r2, r3
 801943e:	d006      	beq.n	801944e <ipfrag_free_pbuf_custom+0x36>
 8019440:	4b0b      	ldr	r3, [pc, #44]	; (8019470 <ipfrag_free_pbuf_custom+0x58>)
 8019442:	f240 22cf 	movw	r2, #719	; 0x2cf
 8019446:	490d      	ldr	r1, [pc, #52]	; (801947c <ipfrag_free_pbuf_custom+0x64>)
 8019448:	480b      	ldr	r0, [pc, #44]	; (8019478 <ipfrag_free_pbuf_custom+0x60>)
 801944a:	f000 fe49 	bl	801a0e0 <iprintf>
  if (pcr->original != NULL) {
 801944e:	68fb      	ldr	r3, [r7, #12]
 8019450:	695b      	ldr	r3, [r3, #20]
 8019452:	2b00      	cmp	r3, #0
 8019454:	d004      	beq.n	8019460 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 8019456:	68fb      	ldr	r3, [r7, #12]
 8019458:	695b      	ldr	r3, [r3, #20]
 801945a:	4618      	mov	r0, r3
 801945c:	f7f7 f980 	bl	8010760 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 8019460:	68f8      	ldr	r0, [r7, #12]
 8019462:	f7ff ffbd 	bl	80193e0 <ip_frag_free_pbuf_custom_ref>
}
 8019466:	bf00      	nop
 8019468:	3710      	adds	r7, #16
 801946a:	46bd      	mov	sp, r7
 801946c:	bd80      	pop	{r7, pc}
 801946e:	bf00      	nop
 8019470:	0801dfb8 	.word	0x0801dfb8
 8019474:	0801e17c 	.word	0x0801e17c
 8019478:	0801e000 	.word	0x0801e000
 801947c:	0801e188 	.word	0x0801e188

08019480 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 8019480:	b580      	push	{r7, lr}
 8019482:	b094      	sub	sp, #80	; 0x50
 8019484:	af02      	add	r7, sp, #8
 8019486:	60f8      	str	r0, [r7, #12]
 8019488:	60b9      	str	r1, [r7, #8]
 801948a:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 801948c:	2300      	movs	r3, #0
 801948e:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 8019492:	68bb      	ldr	r3, [r7, #8]
 8019494:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8019496:	3b14      	subs	r3, #20
 8019498:	2b00      	cmp	r3, #0
 801949a:	da00      	bge.n	801949e <ip4_frag+0x1e>
 801949c:	3307      	adds	r3, #7
 801949e:	10db      	asrs	r3, r3, #3
 80194a0:	877b      	strh	r3, [r7, #58]	; 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 80194a2:	2314      	movs	r3, #20
 80194a4:	87fb      	strh	r3, [r7, #62]	; 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 80194a6:	68fb      	ldr	r3, [r7, #12]
 80194a8:	685b      	ldr	r3, [r3, #4]
 80194aa:	637b      	str	r3, [r7, #52]	; 0x34
  iphdr = original_iphdr;
 80194ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80194ae:	633b      	str	r3, [r7, #48]	; 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 80194b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80194b2:	781b      	ldrb	r3, [r3, #0]
 80194b4:	f003 030f 	and.w	r3, r3, #15
 80194b8:	b2db      	uxtb	r3, r3
 80194ba:	009b      	lsls	r3, r3, #2
 80194bc:	b2db      	uxtb	r3, r3
 80194be:	2b14      	cmp	r3, #20
 80194c0:	d002      	beq.n	80194c8 <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 80194c2:	f06f 0305 	mvn.w	r3, #5
 80194c6:	e110      	b.n	80196ea <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 80194c8:	68fb      	ldr	r3, [r7, #12]
 80194ca:	895b      	ldrh	r3, [r3, #10]
 80194cc:	2b13      	cmp	r3, #19
 80194ce:	d809      	bhi.n	80194e4 <ip4_frag+0x64>
 80194d0:	4b88      	ldr	r3, [pc, #544]	; (80196f4 <ip4_frag+0x274>)
 80194d2:	f44f 723f 	mov.w	r2, #764	; 0x2fc
 80194d6:	4988      	ldr	r1, [pc, #544]	; (80196f8 <ip4_frag+0x278>)
 80194d8:	4888      	ldr	r0, [pc, #544]	; (80196fc <ip4_frag+0x27c>)
 80194da:	f000 fe01 	bl	801a0e0 <iprintf>
 80194de:	f06f 0305 	mvn.w	r3, #5
 80194e2:	e102      	b.n	80196ea <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 80194e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80194e6:	88db      	ldrh	r3, [r3, #6]
 80194e8:	b29b      	uxth	r3, r3
 80194ea:	4618      	mov	r0, r3
 80194ec:	f7f5 fe75 	bl	800f1da <lwip_htons>
 80194f0:	4603      	mov	r3, r0
 80194f2:	87bb      	strh	r3, [r7, #60]	; 0x3c
  ofo = tmp & IP_OFFMASK;
 80194f4:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80194f6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80194fa:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 80194fe:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8019500:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8019504:	62fb      	str	r3, [r7, #44]	; 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 8019506:	68fb      	ldr	r3, [r7, #12]
 8019508:	891b      	ldrh	r3, [r3, #8]
 801950a:	3b14      	subs	r3, #20
 801950c:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42

  while (left) {
 8019510:	e0e1      	b.n	80196d6 <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 8019512:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8019514:	00db      	lsls	r3, r3, #3
 8019516:	b29b      	uxth	r3, r3
 8019518:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801951c:	4293      	cmp	r3, r2
 801951e:	bf28      	it	cs
 8019520:	4613      	movcs	r3, r2
 8019522:	857b      	strh	r3, [r7, #42]	; 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 8019524:	f44f 7220 	mov.w	r2, #640	; 0x280
 8019528:	2114      	movs	r1, #20
 801952a:	200e      	movs	r0, #14
 801952c:	f7f6 fe34 	bl	8010198 <pbuf_alloc>
 8019530:	6278      	str	r0, [r7, #36]	; 0x24
    if (rambuf == NULL) {
 8019532:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019534:	2b00      	cmp	r3, #0
 8019536:	f000 80d5 	beq.w	80196e4 <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 801953a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801953c:	895b      	ldrh	r3, [r3, #10]
 801953e:	2b13      	cmp	r3, #19
 8019540:	d806      	bhi.n	8019550 <ip4_frag+0xd0>
 8019542:	4b6c      	ldr	r3, [pc, #432]	; (80196f4 <ip4_frag+0x274>)
 8019544:	f44f 7249 	mov.w	r2, #804	; 0x324
 8019548:	496d      	ldr	r1, [pc, #436]	; (8019700 <ip4_frag+0x280>)
 801954a:	486c      	ldr	r0, [pc, #432]	; (80196fc <ip4_frag+0x27c>)
 801954c:	f000 fdc8 	bl	801a0e0 <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 8019550:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019552:	685b      	ldr	r3, [r3, #4]
 8019554:	2214      	movs	r2, #20
 8019556:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8019558:	4618      	mov	r0, r3
 801955a:	f000 fd01 	bl	8019f60 <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 801955e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019560:	685b      	ldr	r3, [r3, #4]
 8019562:	633b      	str	r3, [r7, #48]	; 0x30

    left_to_copy = fragsize;
 8019564:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8019566:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
    while (left_to_copy) {
 801956a:	e064      	b.n	8019636 <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 801956c:	68fb      	ldr	r3, [r7, #12]
 801956e:	895a      	ldrh	r2, [r3, #10]
 8019570:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8019572:	1ad3      	subs	r3, r2, r3
 8019574:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 8019576:	68fb      	ldr	r3, [r7, #12]
 8019578:	895b      	ldrh	r3, [r3, #10]
 801957a:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 801957c:	429a      	cmp	r2, r3
 801957e:	d906      	bls.n	801958e <ip4_frag+0x10e>
 8019580:	4b5c      	ldr	r3, [pc, #368]	; (80196f4 <ip4_frag+0x274>)
 8019582:	f240 322d 	movw	r2, #813	; 0x32d
 8019586:	495f      	ldr	r1, [pc, #380]	; (8019704 <ip4_frag+0x284>)
 8019588:	485c      	ldr	r0, [pc, #368]	; (80196fc <ip4_frag+0x27c>)
 801958a:	f000 fda9 	bl	801a0e0 <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 801958e:	8bfa      	ldrh	r2, [r7, #30]
 8019590:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8019594:	4293      	cmp	r3, r2
 8019596:	bf28      	it	cs
 8019598:	4613      	movcs	r3, r2
 801959a:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 801959e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80195a2:	2b00      	cmp	r3, #0
 80195a4:	d105      	bne.n	80195b2 <ip4_frag+0x132>
        poff = 0;
 80195a6:	2300      	movs	r3, #0
 80195a8:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 80195aa:	68fb      	ldr	r3, [r7, #12]
 80195ac:	681b      	ldr	r3, [r3, #0]
 80195ae:	60fb      	str	r3, [r7, #12]
        continue;
 80195b0:	e041      	b.n	8019636 <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 80195b2:	f7ff ff0d 	bl	80193d0 <ip_frag_alloc_pbuf_custom_ref>
 80195b6:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 80195b8:	69bb      	ldr	r3, [r7, #24]
 80195ba:	2b00      	cmp	r3, #0
 80195bc:	d103      	bne.n	80195c6 <ip4_frag+0x146>
        pbuf_free(rambuf);
 80195be:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80195c0:	f7f7 f8ce 	bl	8010760 <pbuf_free>
        goto memerr;
 80195c4:	e08f      	b.n	80196e6 <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 80195c6:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 80195c8:	68fb      	ldr	r3, [r7, #12]
 80195ca:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 80195cc:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80195ce:	4413      	add	r3, r2
 80195d0:	f8b7 1046 	ldrh.w	r1, [r7, #70]	; 0x46
 80195d4:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 80195d8:	9201      	str	r2, [sp, #4]
 80195da:	9300      	str	r3, [sp, #0]
 80195dc:	4603      	mov	r3, r0
 80195de:	2241      	movs	r2, #65	; 0x41
 80195e0:	2000      	movs	r0, #0
 80195e2:	f7f6 ff03 	bl	80103ec <pbuf_alloced_custom>
 80195e6:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 80195e8:	697b      	ldr	r3, [r7, #20]
 80195ea:	2b00      	cmp	r3, #0
 80195ec:	d106      	bne.n	80195fc <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 80195ee:	69b8      	ldr	r0, [r7, #24]
 80195f0:	f7ff fef6 	bl	80193e0 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 80195f4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80195f6:	f7f7 f8b3 	bl	8010760 <pbuf_free>
        goto memerr;
 80195fa:	e074      	b.n	80196e6 <ip4_frag+0x266>
      }
      pbuf_ref(p);
 80195fc:	68f8      	ldr	r0, [r7, #12]
 80195fe:	f7f7 f94f 	bl	80108a0 <pbuf_ref>
      pcr->original = p;
 8019602:	69bb      	ldr	r3, [r7, #24]
 8019604:	68fa      	ldr	r2, [r7, #12]
 8019606:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 8019608:	69bb      	ldr	r3, [r7, #24]
 801960a:	4a3f      	ldr	r2, [pc, #252]	; (8019708 <ip4_frag+0x288>)
 801960c:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 801960e:	6979      	ldr	r1, [r7, #20]
 8019610:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8019612:	f7f7 f967 	bl	80108e4 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 8019616:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 801961a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 801961e:	1ad3      	subs	r3, r2, r3
 8019620:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
      if (left_to_copy) {
 8019624:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8019628:	2b00      	cmp	r3, #0
 801962a:	d004      	beq.n	8019636 <ip4_frag+0x1b6>
        poff = 0;
 801962c:	2300      	movs	r3, #0
 801962e:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 8019630:	68fb      	ldr	r3, [r7, #12]
 8019632:	681b      	ldr	r3, [r3, #0]
 8019634:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 8019636:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 801963a:	2b00      	cmp	r3, #0
 801963c:	d196      	bne.n	801956c <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 801963e:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8019640:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8019644:	4413      	add	r3, r2
 8019646:	87fb      	strh	r3, [r7, #62]	; 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 8019648:	68bb      	ldr	r3, [r7, #8]
 801964a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 801964c:	f1a3 0213 	sub.w	r2, r3, #19
 8019650:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8019654:	429a      	cmp	r2, r3
 8019656:	bfcc      	ite	gt
 8019658:	2301      	movgt	r3, #1
 801965a:	2300      	movle	r3, #0
 801965c:	b2db      	uxtb	r3, r3
 801965e:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 8019660:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8019664:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8019668:	87bb      	strh	r3, [r7, #60]	; 0x3c
    if (!last || mf_set) {
 801966a:	6a3b      	ldr	r3, [r7, #32]
 801966c:	2b00      	cmp	r3, #0
 801966e:	d002      	beq.n	8019676 <ip4_frag+0x1f6>
 8019670:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019672:	2b00      	cmp	r3, #0
 8019674:	d003      	beq.n	801967e <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 8019676:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8019678:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 801967c:	87bb      	strh	r3, [r7, #60]	; 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 801967e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8019680:	4618      	mov	r0, r3
 8019682:	f7f5 fdaa 	bl	800f1da <lwip_htons>
 8019686:	4603      	mov	r3, r0
 8019688:	461a      	mov	r2, r3
 801968a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801968c:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 801968e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8019690:	3314      	adds	r3, #20
 8019692:	b29b      	uxth	r3, r3
 8019694:	4618      	mov	r0, r3
 8019696:	f7f5 fda0 	bl	800f1da <lwip_htons>
 801969a:	4603      	mov	r3, r0
 801969c:	461a      	mov	r2, r3
 801969e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80196a0:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 80196a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80196a4:	2200      	movs	r2, #0
 80196a6:	729a      	strb	r2, [r3, #10]
 80196a8:	2200      	movs	r2, #0
 80196aa:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 80196ac:	68bb      	ldr	r3, [r7, #8]
 80196ae:	695b      	ldr	r3, [r3, #20]
 80196b0:	687a      	ldr	r2, [r7, #4]
 80196b2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80196b4:	68b8      	ldr	r0, [r7, #8]
 80196b6:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 80196b8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80196ba:	f7f7 f851 	bl	8010760 <pbuf_free>
    left = (u16_t)(left - fragsize);
 80196be:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80196c2:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80196c4:	1ad3      	subs	r3, r2, r3
 80196c6:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
    ofo = (u16_t)(ofo + nfb);
 80196ca:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 80196ce:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80196d0:	4413      	add	r3, r2
 80196d2:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  while (left) {
 80196d6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80196da:	2b00      	cmp	r3, #0
 80196dc:	f47f af19 	bne.w	8019512 <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 80196e0:	2300      	movs	r3, #0
 80196e2:	e002      	b.n	80196ea <ip4_frag+0x26a>
      goto memerr;
 80196e4:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 80196e6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80196ea:	4618      	mov	r0, r3
 80196ec:	3748      	adds	r7, #72	; 0x48
 80196ee:	46bd      	mov	sp, r7
 80196f0:	bd80      	pop	{r7, pc}
 80196f2:	bf00      	nop
 80196f4:	0801dfb8 	.word	0x0801dfb8
 80196f8:	0801e194 	.word	0x0801e194
 80196fc:	0801e000 	.word	0x0801e000
 8019700:	0801e1b0 	.word	0x0801e1b0
 8019704:	0801e1d0 	.word	0x0801e1d0
 8019708:	08019419 	.word	0x08019419

0801970c <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 801970c:	b580      	push	{r7, lr}
 801970e:	b086      	sub	sp, #24
 8019710:	af00      	add	r7, sp, #0
 8019712:	6078      	str	r0, [r7, #4]
 8019714:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 8019716:	230e      	movs	r3, #14
 8019718:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 801971a:	687b      	ldr	r3, [r7, #4]
 801971c:	895b      	ldrh	r3, [r3, #10]
 801971e:	2b0e      	cmp	r3, #14
 8019720:	d96e      	bls.n	8019800 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 8019722:	687b      	ldr	r3, [r7, #4]
 8019724:	7bdb      	ldrb	r3, [r3, #15]
 8019726:	2b00      	cmp	r3, #0
 8019728:	d106      	bne.n	8019738 <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 801972a:	683b      	ldr	r3, [r7, #0]
 801972c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8019730:	3301      	adds	r3, #1
 8019732:	b2da      	uxtb	r2, r3
 8019734:	687b      	ldr	r3, [r7, #4]
 8019736:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 8019738:	687b      	ldr	r3, [r7, #4]
 801973a:	685b      	ldr	r3, [r3, #4]
 801973c:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 801973e:	693b      	ldr	r3, [r7, #16]
 8019740:	7b1a      	ldrb	r2, [r3, #12]
 8019742:	7b5b      	ldrb	r3, [r3, #13]
 8019744:	021b      	lsls	r3, r3, #8
 8019746:	4313      	orrs	r3, r2
 8019748:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 801974a:	693b      	ldr	r3, [r7, #16]
 801974c:	781b      	ldrb	r3, [r3, #0]
 801974e:	f003 0301 	and.w	r3, r3, #1
 8019752:	2b00      	cmp	r3, #0
 8019754:	d023      	beq.n	801979e <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 8019756:	693b      	ldr	r3, [r7, #16]
 8019758:	781b      	ldrb	r3, [r3, #0]
 801975a:	2b01      	cmp	r3, #1
 801975c:	d10f      	bne.n	801977e <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801975e:	693b      	ldr	r3, [r7, #16]
 8019760:	785b      	ldrb	r3, [r3, #1]
 8019762:	2b00      	cmp	r3, #0
 8019764:	d11b      	bne.n	801979e <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 8019766:	693b      	ldr	r3, [r7, #16]
 8019768:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801976a:	2b5e      	cmp	r3, #94	; 0x5e
 801976c:	d117      	bne.n	801979e <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 801976e:	687b      	ldr	r3, [r7, #4]
 8019770:	7b5b      	ldrb	r3, [r3, #13]
 8019772:	f043 0310 	orr.w	r3, r3, #16
 8019776:	b2da      	uxtb	r2, r3
 8019778:	687b      	ldr	r3, [r7, #4]
 801977a:	735a      	strb	r2, [r3, #13]
 801977c:	e00f      	b.n	801979e <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 801977e:	693b      	ldr	r3, [r7, #16]
 8019780:	2206      	movs	r2, #6
 8019782:	4928      	ldr	r1, [pc, #160]	; (8019824 <ethernet_input+0x118>)
 8019784:	4618      	mov	r0, r3
 8019786:	f000 fbdd 	bl	8019f44 <memcmp>
 801978a:	4603      	mov	r3, r0
 801978c:	2b00      	cmp	r3, #0
 801978e:	d106      	bne.n	801979e <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 8019790:	687b      	ldr	r3, [r7, #4]
 8019792:	7b5b      	ldrb	r3, [r3, #13]
 8019794:	f043 0308 	orr.w	r3, r3, #8
 8019798:	b2da      	uxtb	r2, r3
 801979a:	687b      	ldr	r3, [r7, #4]
 801979c:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 801979e:	89fb      	ldrh	r3, [r7, #14]
 80197a0:	2b08      	cmp	r3, #8
 80197a2:	d003      	beq.n	80197ac <ethernet_input+0xa0>
 80197a4:	f5b3 6fc1 	cmp.w	r3, #1544	; 0x608
 80197a8:	d014      	beq.n	80197d4 <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 80197aa:	e032      	b.n	8019812 <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 80197ac:	683b      	ldr	r3, [r7, #0]
 80197ae:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80197b2:	f003 0308 	and.w	r3, r3, #8
 80197b6:	2b00      	cmp	r3, #0
 80197b8:	d024      	beq.n	8019804 <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 80197ba:	8afb      	ldrh	r3, [r7, #22]
 80197bc:	4619      	mov	r1, r3
 80197be:	6878      	ldr	r0, [r7, #4]
 80197c0:	f7f6 ff48 	bl	8010654 <pbuf_remove_header>
 80197c4:	4603      	mov	r3, r0
 80197c6:	2b00      	cmp	r3, #0
 80197c8:	d11e      	bne.n	8019808 <ethernet_input+0xfc>
        ip4_input(p, netif);
 80197ca:	6839      	ldr	r1, [r7, #0]
 80197cc:	6878      	ldr	r0, [r7, #4]
 80197ce:	f7fe ff27 	bl	8018620 <ip4_input>
      break;
 80197d2:	e013      	b.n	80197fc <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 80197d4:	683b      	ldr	r3, [r7, #0]
 80197d6:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80197da:	f003 0308 	and.w	r3, r3, #8
 80197de:	2b00      	cmp	r3, #0
 80197e0:	d014      	beq.n	801980c <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 80197e2:	8afb      	ldrh	r3, [r7, #22]
 80197e4:	4619      	mov	r1, r3
 80197e6:	6878      	ldr	r0, [r7, #4]
 80197e8:	f7f6 ff34 	bl	8010654 <pbuf_remove_header>
 80197ec:	4603      	mov	r3, r0
 80197ee:	2b00      	cmp	r3, #0
 80197f0:	d10e      	bne.n	8019810 <ethernet_input+0x104>
        etharp_input(p, netif);
 80197f2:	6839      	ldr	r1, [r7, #0]
 80197f4:	6878      	ldr	r0, [r7, #4]
 80197f6:	f7fe f8c7 	bl	8017988 <etharp_input>
      break;
 80197fa:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 80197fc:	2300      	movs	r3, #0
 80197fe:	e00c      	b.n	801981a <ethernet_input+0x10e>
    goto free_and_return;
 8019800:	bf00      	nop
 8019802:	e006      	b.n	8019812 <ethernet_input+0x106>
        goto free_and_return;
 8019804:	bf00      	nop
 8019806:	e004      	b.n	8019812 <ethernet_input+0x106>
        goto free_and_return;
 8019808:	bf00      	nop
 801980a:	e002      	b.n	8019812 <ethernet_input+0x106>
        goto free_and_return;
 801980c:	bf00      	nop
 801980e:	e000      	b.n	8019812 <ethernet_input+0x106>
        goto free_and_return;
 8019810:	bf00      	nop

free_and_return:
  pbuf_free(p);
 8019812:	6878      	ldr	r0, [r7, #4]
 8019814:	f7f6 ffa4 	bl	8010760 <pbuf_free>
  return ERR_OK;
 8019818:	2300      	movs	r3, #0
}
 801981a:	4618      	mov	r0, r3
 801981c:	3718      	adds	r7, #24
 801981e:	46bd      	mov	sp, r7
 8019820:	bd80      	pop	{r7, pc}
 8019822:	bf00      	nop
 8019824:	08094d40 	.word	0x08094d40

08019828 <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 8019828:	b580      	push	{r7, lr}
 801982a:	b086      	sub	sp, #24
 801982c:	af00      	add	r7, sp, #0
 801982e:	60f8      	str	r0, [r7, #12]
 8019830:	60b9      	str	r1, [r7, #8]
 8019832:	607a      	str	r2, [r7, #4]
 8019834:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 8019836:	8c3b      	ldrh	r3, [r7, #32]
 8019838:	4618      	mov	r0, r3
 801983a:	f7f5 fcce 	bl	800f1da <lwip_htons>
 801983e:	4603      	mov	r3, r0
 8019840:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 8019842:	210e      	movs	r1, #14
 8019844:	68b8      	ldr	r0, [r7, #8]
 8019846:	f7f6 fef5 	bl	8010634 <pbuf_add_header>
 801984a:	4603      	mov	r3, r0
 801984c:	2b00      	cmp	r3, #0
 801984e:	d125      	bne.n	801989c <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 8019850:	68bb      	ldr	r3, [r7, #8]
 8019852:	685b      	ldr	r3, [r3, #4]
 8019854:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 8019856:	693b      	ldr	r3, [r7, #16]
 8019858:	8afa      	ldrh	r2, [r7, #22]
 801985a:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 801985c:	693b      	ldr	r3, [r7, #16]
 801985e:	2206      	movs	r2, #6
 8019860:	6839      	ldr	r1, [r7, #0]
 8019862:	4618      	mov	r0, r3
 8019864:	f000 fb7c 	bl	8019f60 <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 8019868:	693b      	ldr	r3, [r7, #16]
 801986a:	3306      	adds	r3, #6
 801986c:	2206      	movs	r2, #6
 801986e:	6879      	ldr	r1, [r7, #4]
 8019870:	4618      	mov	r0, r3
 8019872:	f000 fb75 	bl	8019f60 <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 8019876:	68fb      	ldr	r3, [r7, #12]
 8019878:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 801987c:	2b06      	cmp	r3, #6
 801987e:	d006      	beq.n	801988e <ethernet_output+0x66>
 8019880:	4b0a      	ldr	r3, [pc, #40]	; (80198ac <ethernet_output+0x84>)
 8019882:	f44f 7299 	mov.w	r2, #306	; 0x132
 8019886:	490a      	ldr	r1, [pc, #40]	; (80198b0 <ethernet_output+0x88>)
 8019888:	480a      	ldr	r0, [pc, #40]	; (80198b4 <ethernet_output+0x8c>)
 801988a:	f000 fc29 	bl	801a0e0 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 801988e:	68fb      	ldr	r3, [r7, #12]
 8019890:	699b      	ldr	r3, [r3, #24]
 8019892:	68b9      	ldr	r1, [r7, #8]
 8019894:	68f8      	ldr	r0, [r7, #12]
 8019896:	4798      	blx	r3
 8019898:	4603      	mov	r3, r0
 801989a:	e002      	b.n	80198a2 <ethernet_output+0x7a>
      goto pbuf_header_failed;
 801989c:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 801989e:	f06f 0301 	mvn.w	r3, #1
}
 80198a2:	4618      	mov	r0, r3
 80198a4:	3718      	adds	r7, #24
 80198a6:	46bd      	mov	sp, r7
 80198a8:	bd80      	pop	{r7, pc}
 80198aa:	bf00      	nop
 80198ac:	0801e1e0 	.word	0x0801e1e0
 80198b0:	0801e218 	.word	0x0801e218
 80198b4:	0801e24c 	.word	0x0801e24c

080198b8 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 80198b8:	b580      	push	{r7, lr}
 80198ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 80198bc:	2201      	movs	r2, #1
 80198be:	490e      	ldr	r1, [pc, #56]	; (80198f8 <MX_USB_HOST_Init+0x40>)
 80198c0:	480e      	ldr	r0, [pc, #56]	; (80198fc <MX_USB_HOST_Init+0x44>)
 80198c2:	f7f3 ff0d 	bl	800d6e0 <USBH_Init>
 80198c6:	4603      	mov	r3, r0
 80198c8:	2b00      	cmp	r3, #0
 80198ca:	d001      	beq.n	80198d0 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 80198cc:	f7e8 f85a 	bl	8001984 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_MSC_CLASS) != USBH_OK)
 80198d0:	490b      	ldr	r1, [pc, #44]	; (8019900 <MX_USB_HOST_Init+0x48>)
 80198d2:	480a      	ldr	r0, [pc, #40]	; (80198fc <MX_USB_HOST_Init+0x44>)
 80198d4:	f7f3 ffa0 	bl	800d818 <USBH_RegisterClass>
 80198d8:	4603      	mov	r3, r0
 80198da:	2b00      	cmp	r3, #0
 80198dc:	d001      	beq.n	80198e2 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 80198de:	f7e8 f851 	bl	8001984 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 80198e2:	4806      	ldr	r0, [pc, #24]	; (80198fc <MX_USB_HOST_Init+0x44>)
 80198e4:	f7f4 f886 	bl	800d9f4 <USBH_Start>
 80198e8:	4603      	mov	r3, r0
 80198ea:	2b00      	cmp	r3, #0
 80198ec:	d001      	beq.n	80198f2 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 80198ee:	f7e8 f849 	bl	8001984 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 80198f2:	bf00      	nop
 80198f4:	bd80      	pop	{r7, pc}
 80198f6:	bf00      	nop
 80198f8:	08019919 	.word	0x08019919
 80198fc:	2001bca4 	.word	0x2001bca4
 8019900:	20000088 	.word	0x20000088

08019904 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 8019904:	b580      	push	{r7, lr}
 8019906:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 8019908:	4802      	ldr	r0, [pc, #8]	; (8019914 <MX_USB_HOST_Process+0x10>)
 801990a:	f7f4 f883 	bl	800da14 <USBH_Process>
}
 801990e:	bf00      	nop
 8019910:	bd80      	pop	{r7, pc}
 8019912:	bf00      	nop
 8019914:	2001bca4 	.word	0x2001bca4

08019918 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8019918:	b480      	push	{r7}
 801991a:	b083      	sub	sp, #12
 801991c:	af00      	add	r7, sp, #0
 801991e:	6078      	str	r0, [r7, #4]
 8019920:	460b      	mov	r3, r1
 8019922:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8019924:	78fb      	ldrb	r3, [r7, #3]
 8019926:	3b01      	subs	r3, #1
 8019928:	2b04      	cmp	r3, #4
 801992a:	d819      	bhi.n	8019960 <USBH_UserProcess+0x48>
 801992c:	a201      	add	r2, pc, #4	; (adr r2, 8019934 <USBH_UserProcess+0x1c>)
 801992e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8019932:	bf00      	nop
 8019934:	08019961 	.word	0x08019961
 8019938:	08019951 	.word	0x08019951
 801993c:	08019961 	.word	0x08019961
 8019940:	08019959 	.word	0x08019959
 8019944:	08019949 	.word	0x08019949
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8019948:	4b09      	ldr	r3, [pc, #36]	; (8019970 <USBH_UserProcess+0x58>)
 801994a:	2203      	movs	r2, #3
 801994c:	701a      	strb	r2, [r3, #0]
  break;
 801994e:	e008      	b.n	8019962 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 8019950:	4b07      	ldr	r3, [pc, #28]	; (8019970 <USBH_UserProcess+0x58>)
 8019952:	2202      	movs	r2, #2
 8019954:	701a      	strb	r2, [r3, #0]
  break;
 8019956:	e004      	b.n	8019962 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8019958:	4b05      	ldr	r3, [pc, #20]	; (8019970 <USBH_UserProcess+0x58>)
 801995a:	2201      	movs	r2, #1
 801995c:	701a      	strb	r2, [r3, #0]
  break;
 801995e:	e000      	b.n	8019962 <USBH_UserProcess+0x4a>

  default:
  break;
 8019960:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 8019962:	bf00      	nop
 8019964:	370c      	adds	r7, #12
 8019966:	46bd      	mov	sp, r7
 8019968:	f85d 7b04 	ldr.w	r7, [sp], #4
 801996c:	4770      	bx	lr
 801996e:	bf00      	nop
 8019970:	20000a86 	.word	0x20000a86

08019974 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8019974:	b580      	push	{r7, lr}
 8019976:	b08a      	sub	sp, #40	; 0x28
 8019978:	af00      	add	r7, sp, #0
 801997a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 801997c:	f107 0314 	add.w	r3, r7, #20
 8019980:	2200      	movs	r2, #0
 8019982:	601a      	str	r2, [r3, #0]
 8019984:	605a      	str	r2, [r3, #4]
 8019986:	609a      	str	r2, [r3, #8]
 8019988:	60da      	str	r2, [r3, #12]
 801998a:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 801998c:	687b      	ldr	r3, [r7, #4]
 801998e:	681b      	ldr	r3, [r3, #0]
 8019990:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8019994:	d147      	bne.n	8019a26 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8019996:	2300      	movs	r3, #0
 8019998:	613b      	str	r3, [r7, #16]
 801999a:	4b25      	ldr	r3, [pc, #148]	; (8019a30 <HAL_HCD_MspInit+0xbc>)
 801999c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801999e:	4a24      	ldr	r2, [pc, #144]	; (8019a30 <HAL_HCD_MspInit+0xbc>)
 80199a0:	f043 0301 	orr.w	r3, r3, #1
 80199a4:	6313      	str	r3, [r2, #48]	; 0x30
 80199a6:	4b22      	ldr	r3, [pc, #136]	; (8019a30 <HAL_HCD_MspInit+0xbc>)
 80199a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80199aa:	f003 0301 	and.w	r3, r3, #1
 80199ae:	613b      	str	r3, [r7, #16]
 80199b0:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80199b2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80199b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80199b8:	2300      	movs	r3, #0
 80199ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80199bc:	2300      	movs	r3, #0
 80199be:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80199c0:	f107 0314 	add.w	r3, r7, #20
 80199c4:	4619      	mov	r1, r3
 80199c6:	481b      	ldr	r0, [pc, #108]	; (8019a34 <HAL_HCD_MspInit+0xc0>)
 80199c8:	f7eb ffec 	bl	80059a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80199cc:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80199d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80199d2:	2302      	movs	r3, #2
 80199d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80199d6:	2300      	movs	r3, #0
 80199d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80199da:	2303      	movs	r3, #3
 80199dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80199de:	230a      	movs	r3, #10
 80199e0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80199e2:	f107 0314 	add.w	r3, r7, #20
 80199e6:	4619      	mov	r1, r3
 80199e8:	4812      	ldr	r0, [pc, #72]	; (8019a34 <HAL_HCD_MspInit+0xc0>)
 80199ea:	f7eb ffdb 	bl	80059a4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80199ee:	4b10      	ldr	r3, [pc, #64]	; (8019a30 <HAL_HCD_MspInit+0xbc>)
 80199f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80199f2:	4a0f      	ldr	r2, [pc, #60]	; (8019a30 <HAL_HCD_MspInit+0xbc>)
 80199f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80199f8:	6353      	str	r3, [r2, #52]	; 0x34
 80199fa:	2300      	movs	r3, #0
 80199fc:	60fb      	str	r3, [r7, #12]
 80199fe:	4b0c      	ldr	r3, [pc, #48]	; (8019a30 <HAL_HCD_MspInit+0xbc>)
 8019a00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8019a02:	4a0b      	ldr	r2, [pc, #44]	; (8019a30 <HAL_HCD_MspInit+0xbc>)
 8019a04:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8019a08:	6453      	str	r3, [r2, #68]	; 0x44
 8019a0a:	4b09      	ldr	r3, [pc, #36]	; (8019a30 <HAL_HCD_MspInit+0xbc>)
 8019a0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8019a0e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8019a12:	60fb      	str	r3, [r7, #12]
 8019a14:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 1, 0);
 8019a16:	2200      	movs	r2, #0
 8019a18:	2101      	movs	r1, #1
 8019a1a:	2043      	movs	r0, #67	; 0x43
 8019a1c:	f7e9 f86d 	bl	8002afa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8019a20:	2043      	movs	r0, #67	; 0x43
 8019a22:	f7e9 f886 	bl	8002b32 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8019a26:	bf00      	nop
 8019a28:	3728      	adds	r7, #40	; 0x28
 8019a2a:	46bd      	mov	sp, r7
 8019a2c:	bd80      	pop	{r7, pc}
 8019a2e:	bf00      	nop
 8019a30:	40023800 	.word	0x40023800
 8019a34:	40020000 	.word	0x40020000

08019a38 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8019a38:	b580      	push	{r7, lr}
 8019a3a:	b082      	sub	sp, #8
 8019a3c:	af00      	add	r7, sp, #0
 8019a3e:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8019a40:	687b      	ldr	r3, [r7, #4]
 8019a42:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8019a46:	4618      	mov	r0, r3
 8019a48:	f7f4 fd03 	bl	800e452 <USBH_LL_IncTimer>
}
 8019a4c:	bf00      	nop
 8019a4e:	3708      	adds	r7, #8
 8019a50:	46bd      	mov	sp, r7
 8019a52:	bd80      	pop	{r7, pc}

08019a54 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8019a54:	b580      	push	{r7, lr}
 8019a56:	b082      	sub	sp, #8
 8019a58:	af00      	add	r7, sp, #0
 8019a5a:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8019a5c:	687b      	ldr	r3, [r7, #4]
 8019a5e:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8019a62:	4618      	mov	r0, r3
 8019a64:	f7f4 fd3b 	bl	800e4de <USBH_LL_Connect>
}
 8019a68:	bf00      	nop
 8019a6a:	3708      	adds	r7, #8
 8019a6c:	46bd      	mov	sp, r7
 8019a6e:	bd80      	pop	{r7, pc}

08019a70 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8019a70:	b580      	push	{r7, lr}
 8019a72:	b082      	sub	sp, #8
 8019a74:	af00      	add	r7, sp, #0
 8019a76:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8019a78:	687b      	ldr	r3, [r7, #4]
 8019a7a:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8019a7e:	4618      	mov	r0, r3
 8019a80:	f7f4 fd44 	bl	800e50c <USBH_LL_Disconnect>
}
 8019a84:	bf00      	nop
 8019a86:	3708      	adds	r7, #8
 8019a88:	46bd      	mov	sp, r7
 8019a8a:	bd80      	pop	{r7, pc}

08019a8c <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8019a8c:	b480      	push	{r7}
 8019a8e:	b083      	sub	sp, #12
 8019a90:	af00      	add	r7, sp, #0
 8019a92:	6078      	str	r0, [r7, #4]
 8019a94:	460b      	mov	r3, r1
 8019a96:	70fb      	strb	r3, [r7, #3]
 8019a98:	4613      	mov	r3, r2
 8019a9a:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8019a9c:	bf00      	nop
 8019a9e:	370c      	adds	r7, #12
 8019aa0:	46bd      	mov	sp, r7
 8019aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019aa6:	4770      	bx	lr

08019aa8 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8019aa8:	b580      	push	{r7, lr}
 8019aaa:	b082      	sub	sp, #8
 8019aac:	af00      	add	r7, sp, #0
 8019aae:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8019ab0:	687b      	ldr	r3, [r7, #4]
 8019ab2:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8019ab6:	4618      	mov	r0, r3
 8019ab8:	f7f4 fcf5 	bl	800e4a6 <USBH_LL_PortEnabled>
}
 8019abc:	bf00      	nop
 8019abe:	3708      	adds	r7, #8
 8019ac0:	46bd      	mov	sp, r7
 8019ac2:	bd80      	pop	{r7, pc}

08019ac4 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8019ac4:	b580      	push	{r7, lr}
 8019ac6:	b082      	sub	sp, #8
 8019ac8:	af00      	add	r7, sp, #0
 8019aca:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8019acc:	687b      	ldr	r3, [r7, #4]
 8019ace:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8019ad2:	4618      	mov	r0, r3
 8019ad4:	f7f4 fcf5 	bl	800e4c2 <USBH_LL_PortDisabled>
}
 8019ad8:	bf00      	nop
 8019ada:	3708      	adds	r7, #8
 8019adc:	46bd      	mov	sp, r7
 8019ade:	bd80      	pop	{r7, pc}

08019ae0 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8019ae0:	b580      	push	{r7, lr}
 8019ae2:	b082      	sub	sp, #8
 8019ae4:	af00      	add	r7, sp, #0
 8019ae6:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8019ae8:	687b      	ldr	r3, [r7, #4]
 8019aea:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 8019aee:	2b01      	cmp	r3, #1
 8019af0:	d12a      	bne.n	8019b48 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 8019af2:	4a18      	ldr	r2, [pc, #96]	; (8019b54 <USBH_LL_Init+0x74>)
 8019af4:	687b      	ldr	r3, [r7, #4]
 8019af6:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_FS;
 8019afa:	687b      	ldr	r3, [r7, #4]
 8019afc:	4a15      	ldr	r2, [pc, #84]	; (8019b54 <USBH_LL_Init+0x74>)
 8019afe:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8019b02:	4b14      	ldr	r3, [pc, #80]	; (8019b54 <USBH_LL_Init+0x74>)
 8019b04:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8019b08:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8019b0a:	4b12      	ldr	r3, [pc, #72]	; (8019b54 <USBH_LL_Init+0x74>)
 8019b0c:	2208      	movs	r2, #8
 8019b0e:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8019b10:	4b10      	ldr	r3, [pc, #64]	; (8019b54 <USBH_LL_Init+0x74>)
 8019b12:	2201      	movs	r2, #1
 8019b14:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8019b16:	4b0f      	ldr	r3, [pc, #60]	; (8019b54 <USBH_LL_Init+0x74>)
 8019b18:	2200      	movs	r2, #0
 8019b1a:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8019b1c:	4b0d      	ldr	r3, [pc, #52]	; (8019b54 <USBH_LL_Init+0x74>)
 8019b1e:	2202      	movs	r2, #2
 8019b20:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8019b22:	4b0c      	ldr	r3, [pc, #48]	; (8019b54 <USBH_LL_Init+0x74>)
 8019b24:	2200      	movs	r2, #0
 8019b26:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8019b28:	480a      	ldr	r0, [pc, #40]	; (8019b54 <USBH_LL_Init+0x74>)
 8019b2a:	f7ec f8d7 	bl	8005cdc <HAL_HCD_Init>
 8019b2e:	4603      	mov	r3, r0
 8019b30:	2b00      	cmp	r3, #0
 8019b32:	d001      	beq.n	8019b38 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 8019b34:	f7e7 ff26 	bl	8001984 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8019b38:	4806      	ldr	r0, [pc, #24]	; (8019b54 <USBH_LL_Init+0x74>)
 8019b3a:	f7ec fcba 	bl	80064b2 <HAL_HCD_GetCurrentFrame>
 8019b3e:	4603      	mov	r3, r0
 8019b40:	4619      	mov	r1, r3
 8019b42:	6878      	ldr	r0, [r7, #4]
 8019b44:	f7f4 fc76 	bl	800e434 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 8019b48:	2300      	movs	r3, #0
}
 8019b4a:	4618      	mov	r0, r3
 8019b4c:	3708      	adds	r7, #8
 8019b4e:	46bd      	mov	sp, r7
 8019b50:	bd80      	pop	{r7, pc}
 8019b52:	bf00      	nop
 8019b54:	2001c07c 	.word	0x2001c07c

08019b58 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8019b58:	b580      	push	{r7, lr}
 8019b5a:	b084      	sub	sp, #16
 8019b5c:	af00      	add	r7, sp, #0
 8019b5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8019b60:	2300      	movs	r3, #0
 8019b62:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8019b64:	2300      	movs	r3, #0
 8019b66:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8019b68:	687b      	ldr	r3, [r7, #4]
 8019b6a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8019b6e:	4618      	mov	r0, r3
 8019b70:	f7ec fc29 	bl	80063c6 <HAL_HCD_Start>
 8019b74:	4603      	mov	r3, r0
 8019b76:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8019b78:	7bfb      	ldrb	r3, [r7, #15]
 8019b7a:	4618      	mov	r0, r3
 8019b7c:	f000 f982 	bl	8019e84 <USBH_Get_USB_Status>
 8019b80:	4603      	mov	r3, r0
 8019b82:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8019b84:	7bbb      	ldrb	r3, [r7, #14]
}
 8019b86:	4618      	mov	r0, r3
 8019b88:	3710      	adds	r7, #16
 8019b8a:	46bd      	mov	sp, r7
 8019b8c:	bd80      	pop	{r7, pc}

08019b8e <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8019b8e:	b580      	push	{r7, lr}
 8019b90:	b084      	sub	sp, #16
 8019b92:	af00      	add	r7, sp, #0
 8019b94:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8019b96:	2300      	movs	r3, #0
 8019b98:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8019b9a:	2300      	movs	r3, #0
 8019b9c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8019b9e:	687b      	ldr	r3, [r7, #4]
 8019ba0:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8019ba4:	4618      	mov	r0, r3
 8019ba6:	f7ec fc31 	bl	800640c <HAL_HCD_Stop>
 8019baa:	4603      	mov	r3, r0
 8019bac:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8019bae:	7bfb      	ldrb	r3, [r7, #15]
 8019bb0:	4618      	mov	r0, r3
 8019bb2:	f000 f967 	bl	8019e84 <USBH_Get_USB_Status>
 8019bb6:	4603      	mov	r3, r0
 8019bb8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8019bba:	7bbb      	ldrb	r3, [r7, #14]
}
 8019bbc:	4618      	mov	r0, r3
 8019bbe:	3710      	adds	r7, #16
 8019bc0:	46bd      	mov	sp, r7
 8019bc2:	bd80      	pop	{r7, pc}

08019bc4 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8019bc4:	b580      	push	{r7, lr}
 8019bc6:	b084      	sub	sp, #16
 8019bc8:	af00      	add	r7, sp, #0
 8019bca:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8019bcc:	2301      	movs	r3, #1
 8019bce:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8019bd0:	687b      	ldr	r3, [r7, #4]
 8019bd2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8019bd6:	4618      	mov	r0, r3
 8019bd8:	f7ec fc79 	bl	80064ce <HAL_HCD_GetCurrentSpeed>
 8019bdc:	4603      	mov	r3, r0
 8019bde:	2b02      	cmp	r3, #2
 8019be0:	d00c      	beq.n	8019bfc <USBH_LL_GetSpeed+0x38>
 8019be2:	2b02      	cmp	r3, #2
 8019be4:	d80d      	bhi.n	8019c02 <USBH_LL_GetSpeed+0x3e>
 8019be6:	2b00      	cmp	r3, #0
 8019be8:	d002      	beq.n	8019bf0 <USBH_LL_GetSpeed+0x2c>
 8019bea:	2b01      	cmp	r3, #1
 8019bec:	d003      	beq.n	8019bf6 <USBH_LL_GetSpeed+0x32>
 8019bee:	e008      	b.n	8019c02 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8019bf0:	2300      	movs	r3, #0
 8019bf2:	73fb      	strb	r3, [r7, #15]
    break;
 8019bf4:	e008      	b.n	8019c08 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 8019bf6:	2301      	movs	r3, #1
 8019bf8:	73fb      	strb	r3, [r7, #15]
    break;
 8019bfa:	e005      	b.n	8019c08 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 8019bfc:	2302      	movs	r3, #2
 8019bfe:	73fb      	strb	r3, [r7, #15]
    break;
 8019c00:	e002      	b.n	8019c08 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 8019c02:	2301      	movs	r3, #1
 8019c04:	73fb      	strb	r3, [r7, #15]
    break;
 8019c06:	bf00      	nop
  }
  return  speed;
 8019c08:	7bfb      	ldrb	r3, [r7, #15]
}
 8019c0a:	4618      	mov	r0, r3
 8019c0c:	3710      	adds	r7, #16
 8019c0e:	46bd      	mov	sp, r7
 8019c10:	bd80      	pop	{r7, pc}

08019c12 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 8019c12:	b580      	push	{r7, lr}
 8019c14:	b084      	sub	sp, #16
 8019c16:	af00      	add	r7, sp, #0
 8019c18:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8019c1a:	2300      	movs	r3, #0
 8019c1c:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8019c1e:	2300      	movs	r3, #0
 8019c20:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 8019c22:	687b      	ldr	r3, [r7, #4]
 8019c24:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8019c28:	4618      	mov	r0, r3
 8019c2a:	f7ec fc0c 	bl	8006446 <HAL_HCD_ResetPort>
 8019c2e:	4603      	mov	r3, r0
 8019c30:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8019c32:	7bfb      	ldrb	r3, [r7, #15]
 8019c34:	4618      	mov	r0, r3
 8019c36:	f000 f925 	bl	8019e84 <USBH_Get_USB_Status>
 8019c3a:	4603      	mov	r3, r0
 8019c3c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8019c3e:	7bbb      	ldrb	r3, [r7, #14]
}
 8019c40:	4618      	mov	r0, r3
 8019c42:	3710      	adds	r7, #16
 8019c44:	46bd      	mov	sp, r7
 8019c46:	bd80      	pop	{r7, pc}

08019c48 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8019c48:	b580      	push	{r7, lr}
 8019c4a:	b082      	sub	sp, #8
 8019c4c:	af00      	add	r7, sp, #0
 8019c4e:	6078      	str	r0, [r7, #4]
 8019c50:	460b      	mov	r3, r1
 8019c52:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8019c54:	687b      	ldr	r3, [r7, #4]
 8019c56:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8019c5a:	78fa      	ldrb	r2, [r7, #3]
 8019c5c:	4611      	mov	r1, r2
 8019c5e:	4618      	mov	r0, r3
 8019c60:	f7ec fc13 	bl	800648a <HAL_HCD_HC_GetXferCount>
 8019c64:	4603      	mov	r3, r0
}
 8019c66:	4618      	mov	r0, r3
 8019c68:	3708      	adds	r7, #8
 8019c6a:	46bd      	mov	sp, r7
 8019c6c:	bd80      	pop	{r7, pc}

08019c6e <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8019c6e:	b590      	push	{r4, r7, lr}
 8019c70:	b089      	sub	sp, #36	; 0x24
 8019c72:	af04      	add	r7, sp, #16
 8019c74:	6078      	str	r0, [r7, #4]
 8019c76:	4608      	mov	r0, r1
 8019c78:	4611      	mov	r1, r2
 8019c7a:	461a      	mov	r2, r3
 8019c7c:	4603      	mov	r3, r0
 8019c7e:	70fb      	strb	r3, [r7, #3]
 8019c80:	460b      	mov	r3, r1
 8019c82:	70bb      	strb	r3, [r7, #2]
 8019c84:	4613      	mov	r3, r2
 8019c86:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8019c88:	2300      	movs	r3, #0
 8019c8a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8019c8c:	2300      	movs	r3, #0
 8019c8e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 8019c90:	687b      	ldr	r3, [r7, #4]
 8019c92:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 8019c96:	787c      	ldrb	r4, [r7, #1]
 8019c98:	78ba      	ldrb	r2, [r7, #2]
 8019c9a:	78f9      	ldrb	r1, [r7, #3]
 8019c9c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8019c9e:	9302      	str	r3, [sp, #8]
 8019ca0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8019ca4:	9301      	str	r3, [sp, #4]
 8019ca6:	f897 3020 	ldrb.w	r3, [r7, #32]
 8019caa:	9300      	str	r3, [sp, #0]
 8019cac:	4623      	mov	r3, r4
 8019cae:	f7ec f877 	bl	8005da0 <HAL_HCD_HC_Init>
 8019cb2:	4603      	mov	r3, r0
 8019cb4:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 8019cb6:	7bfb      	ldrb	r3, [r7, #15]
 8019cb8:	4618      	mov	r0, r3
 8019cba:	f000 f8e3 	bl	8019e84 <USBH_Get_USB_Status>
 8019cbe:	4603      	mov	r3, r0
 8019cc0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8019cc2:	7bbb      	ldrb	r3, [r7, #14]
}
 8019cc4:	4618      	mov	r0, r3
 8019cc6:	3714      	adds	r7, #20
 8019cc8:	46bd      	mov	sp, r7
 8019cca:	bd90      	pop	{r4, r7, pc}

08019ccc <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8019ccc:	b580      	push	{r7, lr}
 8019cce:	b084      	sub	sp, #16
 8019cd0:	af00      	add	r7, sp, #0
 8019cd2:	6078      	str	r0, [r7, #4]
 8019cd4:	460b      	mov	r3, r1
 8019cd6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8019cd8:	2300      	movs	r3, #0
 8019cda:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8019cdc:	2300      	movs	r3, #0
 8019cde:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 8019ce0:	687b      	ldr	r3, [r7, #4]
 8019ce2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8019ce6:	78fa      	ldrb	r2, [r7, #3]
 8019ce8:	4611      	mov	r1, r2
 8019cea:	4618      	mov	r0, r3
 8019cec:	f7ec f8e7 	bl	8005ebe <HAL_HCD_HC_Halt>
 8019cf0:	4603      	mov	r3, r0
 8019cf2:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8019cf4:	7bfb      	ldrb	r3, [r7, #15]
 8019cf6:	4618      	mov	r0, r3
 8019cf8:	f000 f8c4 	bl	8019e84 <USBH_Get_USB_Status>
 8019cfc:	4603      	mov	r3, r0
 8019cfe:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8019d00:	7bbb      	ldrb	r3, [r7, #14]
}
 8019d02:	4618      	mov	r0, r3
 8019d04:	3710      	adds	r7, #16
 8019d06:	46bd      	mov	sp, r7
 8019d08:	bd80      	pop	{r7, pc}

08019d0a <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 8019d0a:	b590      	push	{r4, r7, lr}
 8019d0c:	b089      	sub	sp, #36	; 0x24
 8019d0e:	af04      	add	r7, sp, #16
 8019d10:	6078      	str	r0, [r7, #4]
 8019d12:	4608      	mov	r0, r1
 8019d14:	4611      	mov	r1, r2
 8019d16:	461a      	mov	r2, r3
 8019d18:	4603      	mov	r3, r0
 8019d1a:	70fb      	strb	r3, [r7, #3]
 8019d1c:	460b      	mov	r3, r1
 8019d1e:	70bb      	strb	r3, [r7, #2]
 8019d20:	4613      	mov	r3, r2
 8019d22:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8019d24:	2300      	movs	r3, #0
 8019d26:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8019d28:	2300      	movs	r3, #0
 8019d2a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8019d2c:	687b      	ldr	r3, [r7, #4]
 8019d2e:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 8019d32:	787c      	ldrb	r4, [r7, #1]
 8019d34:	78ba      	ldrb	r2, [r7, #2]
 8019d36:	78f9      	ldrb	r1, [r7, #3]
 8019d38:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8019d3c:	9303      	str	r3, [sp, #12]
 8019d3e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8019d40:	9302      	str	r3, [sp, #8]
 8019d42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019d44:	9301      	str	r3, [sp, #4]
 8019d46:	f897 3020 	ldrb.w	r3, [r7, #32]
 8019d4a:	9300      	str	r3, [sp, #0]
 8019d4c:	4623      	mov	r3, r4
 8019d4e:	f7ec f8d9 	bl	8005f04 <HAL_HCD_HC_SubmitRequest>
 8019d52:	4603      	mov	r3, r0
 8019d54:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 8019d56:	7bfb      	ldrb	r3, [r7, #15]
 8019d58:	4618      	mov	r0, r3
 8019d5a:	f000 f893 	bl	8019e84 <USBH_Get_USB_Status>
 8019d5e:	4603      	mov	r3, r0
 8019d60:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8019d62:	7bbb      	ldrb	r3, [r7, #14]
}
 8019d64:	4618      	mov	r0, r3
 8019d66:	3714      	adds	r7, #20
 8019d68:	46bd      	mov	sp, r7
 8019d6a:	bd90      	pop	{r4, r7, pc}

08019d6c <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8019d6c:	b580      	push	{r7, lr}
 8019d6e:	b082      	sub	sp, #8
 8019d70:	af00      	add	r7, sp, #0
 8019d72:	6078      	str	r0, [r7, #4]
 8019d74:	460b      	mov	r3, r1
 8019d76:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8019d78:	687b      	ldr	r3, [r7, #4]
 8019d7a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8019d7e:	78fa      	ldrb	r2, [r7, #3]
 8019d80:	4611      	mov	r1, r2
 8019d82:	4618      	mov	r0, r3
 8019d84:	f7ec fb6d 	bl	8006462 <HAL_HCD_HC_GetURBState>
 8019d88:	4603      	mov	r3, r0
}
 8019d8a:	4618      	mov	r0, r3
 8019d8c:	3708      	adds	r7, #8
 8019d8e:	46bd      	mov	sp, r7
 8019d90:	bd80      	pop	{r7, pc}

08019d92 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 8019d92:	b580      	push	{r7, lr}
 8019d94:	b082      	sub	sp, #8
 8019d96:	af00      	add	r7, sp, #0
 8019d98:	6078      	str	r0, [r7, #4]
 8019d9a:	460b      	mov	r3, r1
 8019d9c:	70fb      	strb	r3, [r7, #3]
      /* USER CODE BEGIN DRIVE_LOW_CHARGE_FOR_FS */

      /* USER CODE END DRIVE_LOW_CHARGE_FOR_FS */
    }
  }
  HAL_Delay(200);
 8019d9e:	20c8      	movs	r0, #200	; 0xc8
 8019da0:	f7e8 fdac 	bl	80028fc <HAL_Delay>
  return USBH_OK;
 8019da4:	2300      	movs	r3, #0
}
 8019da6:	4618      	mov	r0, r3
 8019da8:	3708      	adds	r7, #8
 8019daa:	46bd      	mov	sp, r7
 8019dac:	bd80      	pop	{r7, pc}

08019dae <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8019dae:	b480      	push	{r7}
 8019db0:	b085      	sub	sp, #20
 8019db2:	af00      	add	r7, sp, #0
 8019db4:	6078      	str	r0, [r7, #4]
 8019db6:	460b      	mov	r3, r1
 8019db8:	70fb      	strb	r3, [r7, #3]
 8019dba:	4613      	mov	r3, r2
 8019dbc:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8019dbe:	687b      	ldr	r3, [r7, #4]
 8019dc0:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8019dc4:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 8019dc6:	78fb      	ldrb	r3, [r7, #3]
 8019dc8:	68fa      	ldr	r2, [r7, #12]
 8019dca:	212c      	movs	r1, #44	; 0x2c
 8019dcc:	fb01 f303 	mul.w	r3, r1, r3
 8019dd0:	4413      	add	r3, r2
 8019dd2:	333b      	adds	r3, #59	; 0x3b
 8019dd4:	781b      	ldrb	r3, [r3, #0]
 8019dd6:	2b00      	cmp	r3, #0
 8019dd8:	d009      	beq.n	8019dee <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8019dda:	78fb      	ldrb	r3, [r7, #3]
 8019ddc:	68fa      	ldr	r2, [r7, #12]
 8019dde:	212c      	movs	r1, #44	; 0x2c
 8019de0:	fb01 f303 	mul.w	r3, r1, r3
 8019de4:	4413      	add	r3, r2
 8019de6:	3354      	adds	r3, #84	; 0x54
 8019de8:	78ba      	ldrb	r2, [r7, #2]
 8019dea:	701a      	strb	r2, [r3, #0]
 8019dec:	e008      	b.n	8019e00 <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 8019dee:	78fb      	ldrb	r3, [r7, #3]
 8019df0:	68fa      	ldr	r2, [r7, #12]
 8019df2:	212c      	movs	r1, #44	; 0x2c
 8019df4:	fb01 f303 	mul.w	r3, r1, r3
 8019df8:	4413      	add	r3, r2
 8019dfa:	3355      	adds	r3, #85	; 0x55
 8019dfc:	78ba      	ldrb	r2, [r7, #2]
 8019dfe:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 8019e00:	2300      	movs	r3, #0
}
 8019e02:	4618      	mov	r0, r3
 8019e04:	3714      	adds	r7, #20
 8019e06:	46bd      	mov	sp, r7
 8019e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019e0c:	4770      	bx	lr

08019e0e <USBH_LL_GetToggle>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval toggle (0/1)
  */
uint8_t USBH_LL_GetToggle(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8019e0e:	b480      	push	{r7}
 8019e10:	b085      	sub	sp, #20
 8019e12:	af00      	add	r7, sp, #0
 8019e14:	6078      	str	r0, [r7, #4]
 8019e16:	460b      	mov	r3, r1
 8019e18:	70fb      	strb	r3, [r7, #3]
  uint8_t toggle = 0;
 8019e1a:	2300      	movs	r3, #0
 8019e1c:	73fb      	strb	r3, [r7, #15]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8019e1e:	687b      	ldr	r3, [r7, #4]
 8019e20:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8019e24:	60bb      	str	r3, [r7, #8]

  if(pHandle->hc[pipe].ep_is_in)
 8019e26:	78fb      	ldrb	r3, [r7, #3]
 8019e28:	68ba      	ldr	r2, [r7, #8]
 8019e2a:	212c      	movs	r1, #44	; 0x2c
 8019e2c:	fb01 f303 	mul.w	r3, r1, r3
 8019e30:	4413      	add	r3, r2
 8019e32:	333b      	adds	r3, #59	; 0x3b
 8019e34:	781b      	ldrb	r3, [r3, #0]
 8019e36:	2b00      	cmp	r3, #0
 8019e38:	d009      	beq.n	8019e4e <USBH_LL_GetToggle+0x40>
  {
    toggle = pHandle->hc[pipe].toggle_in;
 8019e3a:	78fb      	ldrb	r3, [r7, #3]
 8019e3c:	68ba      	ldr	r2, [r7, #8]
 8019e3e:	212c      	movs	r1, #44	; 0x2c
 8019e40:	fb01 f303 	mul.w	r3, r1, r3
 8019e44:	4413      	add	r3, r2
 8019e46:	3354      	adds	r3, #84	; 0x54
 8019e48:	781b      	ldrb	r3, [r3, #0]
 8019e4a:	73fb      	strb	r3, [r7, #15]
 8019e4c:	e008      	b.n	8019e60 <USBH_LL_GetToggle+0x52>
  }
  else
  {
    toggle = pHandle->hc[pipe].toggle_out;
 8019e4e:	78fb      	ldrb	r3, [r7, #3]
 8019e50:	68ba      	ldr	r2, [r7, #8]
 8019e52:	212c      	movs	r1, #44	; 0x2c
 8019e54:	fb01 f303 	mul.w	r3, r1, r3
 8019e58:	4413      	add	r3, r2
 8019e5a:	3355      	adds	r3, #85	; 0x55
 8019e5c:	781b      	ldrb	r3, [r3, #0]
 8019e5e:	73fb      	strb	r3, [r7, #15]
  }
  return toggle;
 8019e60:	7bfb      	ldrb	r3, [r7, #15]
}
 8019e62:	4618      	mov	r0, r3
 8019e64:	3714      	adds	r7, #20
 8019e66:	46bd      	mov	sp, r7
 8019e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019e6c:	4770      	bx	lr

08019e6e <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 8019e6e:	b580      	push	{r7, lr}
 8019e70:	b082      	sub	sp, #8
 8019e72:	af00      	add	r7, sp, #0
 8019e74:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8019e76:	6878      	ldr	r0, [r7, #4]
 8019e78:	f7e8 fd40 	bl	80028fc <HAL_Delay>
}
 8019e7c:	bf00      	nop
 8019e7e:	3708      	adds	r7, #8
 8019e80:	46bd      	mov	sp, r7
 8019e82:	bd80      	pop	{r7, pc}

08019e84 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8019e84:	b480      	push	{r7}
 8019e86:	b085      	sub	sp, #20
 8019e88:	af00      	add	r7, sp, #0
 8019e8a:	4603      	mov	r3, r0
 8019e8c:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8019e8e:	2300      	movs	r3, #0
 8019e90:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8019e92:	79fb      	ldrb	r3, [r7, #7]
 8019e94:	2b03      	cmp	r3, #3
 8019e96:	d817      	bhi.n	8019ec8 <USBH_Get_USB_Status+0x44>
 8019e98:	a201      	add	r2, pc, #4	; (adr r2, 8019ea0 <USBH_Get_USB_Status+0x1c>)
 8019e9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8019e9e:	bf00      	nop
 8019ea0:	08019eb1 	.word	0x08019eb1
 8019ea4:	08019eb7 	.word	0x08019eb7
 8019ea8:	08019ebd 	.word	0x08019ebd
 8019eac:	08019ec3 	.word	0x08019ec3
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8019eb0:	2300      	movs	r3, #0
 8019eb2:	73fb      	strb	r3, [r7, #15]
    break;
 8019eb4:	e00b      	b.n	8019ece <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8019eb6:	2302      	movs	r3, #2
 8019eb8:	73fb      	strb	r3, [r7, #15]
    break;
 8019eba:	e008      	b.n	8019ece <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8019ebc:	2301      	movs	r3, #1
 8019ebe:	73fb      	strb	r3, [r7, #15]
    break;
 8019ec0:	e005      	b.n	8019ece <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8019ec2:	2302      	movs	r3, #2
 8019ec4:	73fb      	strb	r3, [r7, #15]
    break;
 8019ec6:	e002      	b.n	8019ece <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8019ec8:	2302      	movs	r3, #2
 8019eca:	73fb      	strb	r3, [r7, #15]
    break;
 8019ecc:	bf00      	nop
  }
  return usb_status;
 8019ece:	7bfb      	ldrb	r3, [r7, #15]
}
 8019ed0:	4618      	mov	r0, r3
 8019ed2:	3714      	adds	r7, #20
 8019ed4:	46bd      	mov	sp, r7
 8019ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019eda:	4770      	bx	lr

08019edc <__libc_init_array>:
 8019edc:	b570      	push	{r4, r5, r6, lr}
 8019ede:	4d0d      	ldr	r5, [pc, #52]	; (8019f14 <__libc_init_array+0x38>)
 8019ee0:	4c0d      	ldr	r4, [pc, #52]	; (8019f18 <__libc_init_array+0x3c>)
 8019ee2:	1b64      	subs	r4, r4, r5
 8019ee4:	10a4      	asrs	r4, r4, #2
 8019ee6:	2600      	movs	r6, #0
 8019ee8:	42a6      	cmp	r6, r4
 8019eea:	d109      	bne.n	8019f00 <__libc_init_array+0x24>
 8019eec:	4d0b      	ldr	r5, [pc, #44]	; (8019f1c <__libc_init_array+0x40>)
 8019eee:	4c0c      	ldr	r4, [pc, #48]	; (8019f20 <__libc_init_array+0x44>)
 8019ef0:	f001 f932 	bl	801b158 <_init>
 8019ef4:	1b64      	subs	r4, r4, r5
 8019ef6:	10a4      	asrs	r4, r4, #2
 8019ef8:	2600      	movs	r6, #0
 8019efa:	42a6      	cmp	r6, r4
 8019efc:	d105      	bne.n	8019f0a <__libc_init_array+0x2e>
 8019efe:	bd70      	pop	{r4, r5, r6, pc}
 8019f00:	f855 3b04 	ldr.w	r3, [r5], #4
 8019f04:	4798      	blx	r3
 8019f06:	3601      	adds	r6, #1
 8019f08:	e7ee      	b.n	8019ee8 <__libc_init_array+0xc>
 8019f0a:	f855 3b04 	ldr.w	r3, [r5], #4
 8019f0e:	4798      	blx	r3
 8019f10:	3601      	adds	r6, #1
 8019f12:	e7f2      	b.n	8019efa <__libc_init_array+0x1e>
 8019f14:	08094ea4 	.word	0x08094ea4
 8019f18:	08094ea4 	.word	0x08094ea4
 8019f1c:	08094ea4 	.word	0x08094ea4
 8019f20:	08094ea8 	.word	0x08094ea8

08019f24 <malloc>:
 8019f24:	4b02      	ldr	r3, [pc, #8]	; (8019f30 <malloc+0xc>)
 8019f26:	4601      	mov	r1, r0
 8019f28:	6818      	ldr	r0, [r3, #0]
 8019f2a:	f000 b87f 	b.w	801a02c <_malloc_r>
 8019f2e:	bf00      	nop
 8019f30:	200000b4 	.word	0x200000b4

08019f34 <free>:
 8019f34:	4b02      	ldr	r3, [pc, #8]	; (8019f40 <free+0xc>)
 8019f36:	4601      	mov	r1, r0
 8019f38:	6818      	ldr	r0, [r3, #0]
 8019f3a:	f000 b827 	b.w	8019f8c <_free_r>
 8019f3e:	bf00      	nop
 8019f40:	200000b4 	.word	0x200000b4

08019f44 <memcmp>:
 8019f44:	b530      	push	{r4, r5, lr}
 8019f46:	3901      	subs	r1, #1
 8019f48:	2400      	movs	r4, #0
 8019f4a:	42a2      	cmp	r2, r4
 8019f4c:	d101      	bne.n	8019f52 <memcmp+0xe>
 8019f4e:	2000      	movs	r0, #0
 8019f50:	e005      	b.n	8019f5e <memcmp+0x1a>
 8019f52:	5d03      	ldrb	r3, [r0, r4]
 8019f54:	3401      	adds	r4, #1
 8019f56:	5d0d      	ldrb	r5, [r1, r4]
 8019f58:	42ab      	cmp	r3, r5
 8019f5a:	d0f6      	beq.n	8019f4a <memcmp+0x6>
 8019f5c:	1b58      	subs	r0, r3, r5
 8019f5e:	bd30      	pop	{r4, r5, pc}

08019f60 <memcpy>:
 8019f60:	440a      	add	r2, r1
 8019f62:	4291      	cmp	r1, r2
 8019f64:	f100 33ff 	add.w	r3, r0, #4294967295
 8019f68:	d100      	bne.n	8019f6c <memcpy+0xc>
 8019f6a:	4770      	bx	lr
 8019f6c:	b510      	push	{r4, lr}
 8019f6e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8019f72:	f803 4f01 	strb.w	r4, [r3, #1]!
 8019f76:	4291      	cmp	r1, r2
 8019f78:	d1f9      	bne.n	8019f6e <memcpy+0xe>
 8019f7a:	bd10      	pop	{r4, pc}

08019f7c <memset>:
 8019f7c:	4402      	add	r2, r0
 8019f7e:	4603      	mov	r3, r0
 8019f80:	4293      	cmp	r3, r2
 8019f82:	d100      	bne.n	8019f86 <memset+0xa>
 8019f84:	4770      	bx	lr
 8019f86:	f803 1b01 	strb.w	r1, [r3], #1
 8019f8a:	e7f9      	b.n	8019f80 <memset+0x4>

08019f8c <_free_r>:
 8019f8c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8019f8e:	2900      	cmp	r1, #0
 8019f90:	d048      	beq.n	801a024 <_free_r+0x98>
 8019f92:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8019f96:	9001      	str	r0, [sp, #4]
 8019f98:	2b00      	cmp	r3, #0
 8019f9a:	f1a1 0404 	sub.w	r4, r1, #4
 8019f9e:	bfb8      	it	lt
 8019fa0:	18e4      	addlt	r4, r4, r3
 8019fa2:	f000 fc9f 	bl	801a8e4 <__malloc_lock>
 8019fa6:	4a20      	ldr	r2, [pc, #128]	; (801a028 <_free_r+0x9c>)
 8019fa8:	9801      	ldr	r0, [sp, #4]
 8019faa:	6813      	ldr	r3, [r2, #0]
 8019fac:	4615      	mov	r5, r2
 8019fae:	b933      	cbnz	r3, 8019fbe <_free_r+0x32>
 8019fb0:	6063      	str	r3, [r4, #4]
 8019fb2:	6014      	str	r4, [r2, #0]
 8019fb4:	b003      	add	sp, #12
 8019fb6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8019fba:	f000 bc99 	b.w	801a8f0 <__malloc_unlock>
 8019fbe:	42a3      	cmp	r3, r4
 8019fc0:	d90b      	bls.n	8019fda <_free_r+0x4e>
 8019fc2:	6821      	ldr	r1, [r4, #0]
 8019fc4:	1862      	adds	r2, r4, r1
 8019fc6:	4293      	cmp	r3, r2
 8019fc8:	bf04      	itt	eq
 8019fca:	681a      	ldreq	r2, [r3, #0]
 8019fcc:	685b      	ldreq	r3, [r3, #4]
 8019fce:	6063      	str	r3, [r4, #4]
 8019fd0:	bf04      	itt	eq
 8019fd2:	1852      	addeq	r2, r2, r1
 8019fd4:	6022      	streq	r2, [r4, #0]
 8019fd6:	602c      	str	r4, [r5, #0]
 8019fd8:	e7ec      	b.n	8019fb4 <_free_r+0x28>
 8019fda:	461a      	mov	r2, r3
 8019fdc:	685b      	ldr	r3, [r3, #4]
 8019fde:	b10b      	cbz	r3, 8019fe4 <_free_r+0x58>
 8019fe0:	42a3      	cmp	r3, r4
 8019fe2:	d9fa      	bls.n	8019fda <_free_r+0x4e>
 8019fe4:	6811      	ldr	r1, [r2, #0]
 8019fe6:	1855      	adds	r5, r2, r1
 8019fe8:	42a5      	cmp	r5, r4
 8019fea:	d10b      	bne.n	801a004 <_free_r+0x78>
 8019fec:	6824      	ldr	r4, [r4, #0]
 8019fee:	4421      	add	r1, r4
 8019ff0:	1854      	adds	r4, r2, r1
 8019ff2:	42a3      	cmp	r3, r4
 8019ff4:	6011      	str	r1, [r2, #0]
 8019ff6:	d1dd      	bne.n	8019fb4 <_free_r+0x28>
 8019ff8:	681c      	ldr	r4, [r3, #0]
 8019ffa:	685b      	ldr	r3, [r3, #4]
 8019ffc:	6053      	str	r3, [r2, #4]
 8019ffe:	4421      	add	r1, r4
 801a000:	6011      	str	r1, [r2, #0]
 801a002:	e7d7      	b.n	8019fb4 <_free_r+0x28>
 801a004:	d902      	bls.n	801a00c <_free_r+0x80>
 801a006:	230c      	movs	r3, #12
 801a008:	6003      	str	r3, [r0, #0]
 801a00a:	e7d3      	b.n	8019fb4 <_free_r+0x28>
 801a00c:	6825      	ldr	r5, [r4, #0]
 801a00e:	1961      	adds	r1, r4, r5
 801a010:	428b      	cmp	r3, r1
 801a012:	bf04      	itt	eq
 801a014:	6819      	ldreq	r1, [r3, #0]
 801a016:	685b      	ldreq	r3, [r3, #4]
 801a018:	6063      	str	r3, [r4, #4]
 801a01a:	bf04      	itt	eq
 801a01c:	1949      	addeq	r1, r1, r5
 801a01e:	6021      	streq	r1, [r4, #0]
 801a020:	6054      	str	r4, [r2, #4]
 801a022:	e7c7      	b.n	8019fb4 <_free_r+0x28>
 801a024:	b003      	add	sp, #12
 801a026:	bd30      	pop	{r4, r5, pc}
 801a028:	20000a88 	.word	0x20000a88

0801a02c <_malloc_r>:
 801a02c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a02e:	1ccd      	adds	r5, r1, #3
 801a030:	f025 0503 	bic.w	r5, r5, #3
 801a034:	3508      	adds	r5, #8
 801a036:	2d0c      	cmp	r5, #12
 801a038:	bf38      	it	cc
 801a03a:	250c      	movcc	r5, #12
 801a03c:	2d00      	cmp	r5, #0
 801a03e:	4606      	mov	r6, r0
 801a040:	db01      	blt.n	801a046 <_malloc_r+0x1a>
 801a042:	42a9      	cmp	r1, r5
 801a044:	d903      	bls.n	801a04e <_malloc_r+0x22>
 801a046:	230c      	movs	r3, #12
 801a048:	6033      	str	r3, [r6, #0]
 801a04a:	2000      	movs	r0, #0
 801a04c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a04e:	f000 fc49 	bl	801a8e4 <__malloc_lock>
 801a052:	4921      	ldr	r1, [pc, #132]	; (801a0d8 <_malloc_r+0xac>)
 801a054:	680a      	ldr	r2, [r1, #0]
 801a056:	4614      	mov	r4, r2
 801a058:	b99c      	cbnz	r4, 801a082 <_malloc_r+0x56>
 801a05a:	4f20      	ldr	r7, [pc, #128]	; (801a0dc <_malloc_r+0xb0>)
 801a05c:	683b      	ldr	r3, [r7, #0]
 801a05e:	b923      	cbnz	r3, 801a06a <_malloc_r+0x3e>
 801a060:	4621      	mov	r1, r4
 801a062:	4630      	mov	r0, r6
 801a064:	f000 f920 	bl	801a2a8 <_sbrk_r>
 801a068:	6038      	str	r0, [r7, #0]
 801a06a:	4629      	mov	r1, r5
 801a06c:	4630      	mov	r0, r6
 801a06e:	f000 f91b 	bl	801a2a8 <_sbrk_r>
 801a072:	1c43      	adds	r3, r0, #1
 801a074:	d123      	bne.n	801a0be <_malloc_r+0x92>
 801a076:	230c      	movs	r3, #12
 801a078:	6033      	str	r3, [r6, #0]
 801a07a:	4630      	mov	r0, r6
 801a07c:	f000 fc38 	bl	801a8f0 <__malloc_unlock>
 801a080:	e7e3      	b.n	801a04a <_malloc_r+0x1e>
 801a082:	6823      	ldr	r3, [r4, #0]
 801a084:	1b5b      	subs	r3, r3, r5
 801a086:	d417      	bmi.n	801a0b8 <_malloc_r+0x8c>
 801a088:	2b0b      	cmp	r3, #11
 801a08a:	d903      	bls.n	801a094 <_malloc_r+0x68>
 801a08c:	6023      	str	r3, [r4, #0]
 801a08e:	441c      	add	r4, r3
 801a090:	6025      	str	r5, [r4, #0]
 801a092:	e004      	b.n	801a09e <_malloc_r+0x72>
 801a094:	6863      	ldr	r3, [r4, #4]
 801a096:	42a2      	cmp	r2, r4
 801a098:	bf0c      	ite	eq
 801a09a:	600b      	streq	r3, [r1, #0]
 801a09c:	6053      	strne	r3, [r2, #4]
 801a09e:	4630      	mov	r0, r6
 801a0a0:	f000 fc26 	bl	801a8f0 <__malloc_unlock>
 801a0a4:	f104 000b 	add.w	r0, r4, #11
 801a0a8:	1d23      	adds	r3, r4, #4
 801a0aa:	f020 0007 	bic.w	r0, r0, #7
 801a0ae:	1ac2      	subs	r2, r0, r3
 801a0b0:	d0cc      	beq.n	801a04c <_malloc_r+0x20>
 801a0b2:	1a1b      	subs	r3, r3, r0
 801a0b4:	50a3      	str	r3, [r4, r2]
 801a0b6:	e7c9      	b.n	801a04c <_malloc_r+0x20>
 801a0b8:	4622      	mov	r2, r4
 801a0ba:	6864      	ldr	r4, [r4, #4]
 801a0bc:	e7cc      	b.n	801a058 <_malloc_r+0x2c>
 801a0be:	1cc4      	adds	r4, r0, #3
 801a0c0:	f024 0403 	bic.w	r4, r4, #3
 801a0c4:	42a0      	cmp	r0, r4
 801a0c6:	d0e3      	beq.n	801a090 <_malloc_r+0x64>
 801a0c8:	1a21      	subs	r1, r4, r0
 801a0ca:	4630      	mov	r0, r6
 801a0cc:	f000 f8ec 	bl	801a2a8 <_sbrk_r>
 801a0d0:	3001      	adds	r0, #1
 801a0d2:	d1dd      	bne.n	801a090 <_malloc_r+0x64>
 801a0d4:	e7cf      	b.n	801a076 <_malloc_r+0x4a>
 801a0d6:	bf00      	nop
 801a0d8:	20000a88 	.word	0x20000a88
 801a0dc:	20000a8c 	.word	0x20000a8c

0801a0e0 <iprintf>:
 801a0e0:	b40f      	push	{r0, r1, r2, r3}
 801a0e2:	4b0a      	ldr	r3, [pc, #40]	; (801a10c <iprintf+0x2c>)
 801a0e4:	b513      	push	{r0, r1, r4, lr}
 801a0e6:	681c      	ldr	r4, [r3, #0]
 801a0e8:	b124      	cbz	r4, 801a0f4 <iprintf+0x14>
 801a0ea:	69a3      	ldr	r3, [r4, #24]
 801a0ec:	b913      	cbnz	r3, 801a0f4 <iprintf+0x14>
 801a0ee:	4620      	mov	r0, r4
 801a0f0:	f000 fae2 	bl	801a6b8 <__sinit>
 801a0f4:	ab05      	add	r3, sp, #20
 801a0f6:	9a04      	ldr	r2, [sp, #16]
 801a0f8:	68a1      	ldr	r1, [r4, #8]
 801a0fa:	9301      	str	r3, [sp, #4]
 801a0fc:	4620      	mov	r0, r4
 801a0fe:	f000 fc27 	bl	801a950 <_vfiprintf_r>
 801a102:	b002      	add	sp, #8
 801a104:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a108:	b004      	add	sp, #16
 801a10a:	4770      	bx	lr
 801a10c:	200000b4 	.word	0x200000b4

0801a110 <putchar>:
 801a110:	4b09      	ldr	r3, [pc, #36]	; (801a138 <putchar+0x28>)
 801a112:	b513      	push	{r0, r1, r4, lr}
 801a114:	681c      	ldr	r4, [r3, #0]
 801a116:	4601      	mov	r1, r0
 801a118:	b134      	cbz	r4, 801a128 <putchar+0x18>
 801a11a:	69a3      	ldr	r3, [r4, #24]
 801a11c:	b923      	cbnz	r3, 801a128 <putchar+0x18>
 801a11e:	9001      	str	r0, [sp, #4]
 801a120:	4620      	mov	r0, r4
 801a122:	f000 fac9 	bl	801a6b8 <__sinit>
 801a126:	9901      	ldr	r1, [sp, #4]
 801a128:	68a2      	ldr	r2, [r4, #8]
 801a12a:	4620      	mov	r0, r4
 801a12c:	b002      	add	sp, #8
 801a12e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a132:	f000 bed1 	b.w	801aed8 <_putc_r>
 801a136:	bf00      	nop
 801a138:	200000b4 	.word	0x200000b4

0801a13c <_puts_r>:
 801a13c:	b570      	push	{r4, r5, r6, lr}
 801a13e:	460e      	mov	r6, r1
 801a140:	4605      	mov	r5, r0
 801a142:	b118      	cbz	r0, 801a14c <_puts_r+0x10>
 801a144:	6983      	ldr	r3, [r0, #24]
 801a146:	b90b      	cbnz	r3, 801a14c <_puts_r+0x10>
 801a148:	f000 fab6 	bl	801a6b8 <__sinit>
 801a14c:	69ab      	ldr	r3, [r5, #24]
 801a14e:	68ac      	ldr	r4, [r5, #8]
 801a150:	b913      	cbnz	r3, 801a158 <_puts_r+0x1c>
 801a152:	4628      	mov	r0, r5
 801a154:	f000 fab0 	bl	801a6b8 <__sinit>
 801a158:	4b2c      	ldr	r3, [pc, #176]	; (801a20c <_puts_r+0xd0>)
 801a15a:	429c      	cmp	r4, r3
 801a15c:	d120      	bne.n	801a1a0 <_puts_r+0x64>
 801a15e:	686c      	ldr	r4, [r5, #4]
 801a160:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801a162:	07db      	lsls	r3, r3, #31
 801a164:	d405      	bmi.n	801a172 <_puts_r+0x36>
 801a166:	89a3      	ldrh	r3, [r4, #12]
 801a168:	0598      	lsls	r0, r3, #22
 801a16a:	d402      	bmi.n	801a172 <_puts_r+0x36>
 801a16c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801a16e:	f000 fb53 	bl	801a818 <__retarget_lock_acquire_recursive>
 801a172:	89a3      	ldrh	r3, [r4, #12]
 801a174:	0719      	lsls	r1, r3, #28
 801a176:	d51d      	bpl.n	801a1b4 <_puts_r+0x78>
 801a178:	6923      	ldr	r3, [r4, #16]
 801a17a:	b1db      	cbz	r3, 801a1b4 <_puts_r+0x78>
 801a17c:	3e01      	subs	r6, #1
 801a17e:	68a3      	ldr	r3, [r4, #8]
 801a180:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801a184:	3b01      	subs	r3, #1
 801a186:	60a3      	str	r3, [r4, #8]
 801a188:	bb39      	cbnz	r1, 801a1da <_puts_r+0x9e>
 801a18a:	2b00      	cmp	r3, #0
 801a18c:	da38      	bge.n	801a200 <_puts_r+0xc4>
 801a18e:	4622      	mov	r2, r4
 801a190:	210a      	movs	r1, #10
 801a192:	4628      	mov	r0, r5
 801a194:	f000 f898 	bl	801a2c8 <__swbuf_r>
 801a198:	3001      	adds	r0, #1
 801a19a:	d011      	beq.n	801a1c0 <_puts_r+0x84>
 801a19c:	250a      	movs	r5, #10
 801a19e:	e011      	b.n	801a1c4 <_puts_r+0x88>
 801a1a0:	4b1b      	ldr	r3, [pc, #108]	; (801a210 <_puts_r+0xd4>)
 801a1a2:	429c      	cmp	r4, r3
 801a1a4:	d101      	bne.n	801a1aa <_puts_r+0x6e>
 801a1a6:	68ac      	ldr	r4, [r5, #8]
 801a1a8:	e7da      	b.n	801a160 <_puts_r+0x24>
 801a1aa:	4b1a      	ldr	r3, [pc, #104]	; (801a214 <_puts_r+0xd8>)
 801a1ac:	429c      	cmp	r4, r3
 801a1ae:	bf08      	it	eq
 801a1b0:	68ec      	ldreq	r4, [r5, #12]
 801a1b2:	e7d5      	b.n	801a160 <_puts_r+0x24>
 801a1b4:	4621      	mov	r1, r4
 801a1b6:	4628      	mov	r0, r5
 801a1b8:	f000 f8d8 	bl	801a36c <__swsetup_r>
 801a1bc:	2800      	cmp	r0, #0
 801a1be:	d0dd      	beq.n	801a17c <_puts_r+0x40>
 801a1c0:	f04f 35ff 	mov.w	r5, #4294967295
 801a1c4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801a1c6:	07da      	lsls	r2, r3, #31
 801a1c8:	d405      	bmi.n	801a1d6 <_puts_r+0x9a>
 801a1ca:	89a3      	ldrh	r3, [r4, #12]
 801a1cc:	059b      	lsls	r3, r3, #22
 801a1ce:	d402      	bmi.n	801a1d6 <_puts_r+0x9a>
 801a1d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801a1d2:	f000 fb22 	bl	801a81a <__retarget_lock_release_recursive>
 801a1d6:	4628      	mov	r0, r5
 801a1d8:	bd70      	pop	{r4, r5, r6, pc}
 801a1da:	2b00      	cmp	r3, #0
 801a1dc:	da04      	bge.n	801a1e8 <_puts_r+0xac>
 801a1de:	69a2      	ldr	r2, [r4, #24]
 801a1e0:	429a      	cmp	r2, r3
 801a1e2:	dc06      	bgt.n	801a1f2 <_puts_r+0xb6>
 801a1e4:	290a      	cmp	r1, #10
 801a1e6:	d004      	beq.n	801a1f2 <_puts_r+0xb6>
 801a1e8:	6823      	ldr	r3, [r4, #0]
 801a1ea:	1c5a      	adds	r2, r3, #1
 801a1ec:	6022      	str	r2, [r4, #0]
 801a1ee:	7019      	strb	r1, [r3, #0]
 801a1f0:	e7c5      	b.n	801a17e <_puts_r+0x42>
 801a1f2:	4622      	mov	r2, r4
 801a1f4:	4628      	mov	r0, r5
 801a1f6:	f000 f867 	bl	801a2c8 <__swbuf_r>
 801a1fa:	3001      	adds	r0, #1
 801a1fc:	d1bf      	bne.n	801a17e <_puts_r+0x42>
 801a1fe:	e7df      	b.n	801a1c0 <_puts_r+0x84>
 801a200:	6823      	ldr	r3, [r4, #0]
 801a202:	250a      	movs	r5, #10
 801a204:	1c5a      	adds	r2, r3, #1
 801a206:	6022      	str	r2, [r4, #0]
 801a208:	701d      	strb	r5, [r3, #0]
 801a20a:	e7db      	b.n	801a1c4 <_puts_r+0x88>
 801a20c:	08094e28 	.word	0x08094e28
 801a210:	08094e48 	.word	0x08094e48
 801a214:	08094e08 	.word	0x08094e08

0801a218 <puts>:
 801a218:	4b02      	ldr	r3, [pc, #8]	; (801a224 <puts+0xc>)
 801a21a:	4601      	mov	r1, r0
 801a21c:	6818      	ldr	r0, [r3, #0]
 801a21e:	f7ff bf8d 	b.w	801a13c <_puts_r>
 801a222:	bf00      	nop
 801a224:	200000b4 	.word	0x200000b4

0801a228 <rand>:
 801a228:	4b17      	ldr	r3, [pc, #92]	; (801a288 <rand+0x60>)
 801a22a:	b510      	push	{r4, lr}
 801a22c:	681c      	ldr	r4, [r3, #0]
 801a22e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 801a230:	b9b3      	cbnz	r3, 801a260 <rand+0x38>
 801a232:	2018      	movs	r0, #24
 801a234:	f7ff fe76 	bl	8019f24 <malloc>
 801a238:	63a0      	str	r0, [r4, #56]	; 0x38
 801a23a:	b928      	cbnz	r0, 801a248 <rand+0x20>
 801a23c:	4602      	mov	r2, r0
 801a23e:	4b13      	ldr	r3, [pc, #76]	; (801a28c <rand+0x64>)
 801a240:	4813      	ldr	r0, [pc, #76]	; (801a290 <rand+0x68>)
 801a242:	214e      	movs	r1, #78	; 0x4e
 801a244:	f000 f900 	bl	801a448 <__assert_func>
 801a248:	4a12      	ldr	r2, [pc, #72]	; (801a294 <rand+0x6c>)
 801a24a:	4b13      	ldr	r3, [pc, #76]	; (801a298 <rand+0x70>)
 801a24c:	e9c0 2300 	strd	r2, r3, [r0]
 801a250:	4b12      	ldr	r3, [pc, #72]	; (801a29c <rand+0x74>)
 801a252:	6083      	str	r3, [r0, #8]
 801a254:	230b      	movs	r3, #11
 801a256:	8183      	strh	r3, [r0, #12]
 801a258:	2201      	movs	r2, #1
 801a25a:	2300      	movs	r3, #0
 801a25c:	e9c0 2304 	strd	r2, r3, [r0, #16]
 801a260:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 801a262:	480f      	ldr	r0, [pc, #60]	; (801a2a0 <rand+0x78>)
 801a264:	690a      	ldr	r2, [r1, #16]
 801a266:	694b      	ldr	r3, [r1, #20]
 801a268:	4c0e      	ldr	r4, [pc, #56]	; (801a2a4 <rand+0x7c>)
 801a26a:	4350      	muls	r0, r2
 801a26c:	fb04 0003 	mla	r0, r4, r3, r0
 801a270:	fba2 3404 	umull	r3, r4, r2, r4
 801a274:	1c5a      	adds	r2, r3, #1
 801a276:	4404      	add	r4, r0
 801a278:	f144 0000 	adc.w	r0, r4, #0
 801a27c:	e9c1 2004 	strd	r2, r0, [r1, #16]
 801a280:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 801a284:	bd10      	pop	{r4, pc}
 801a286:	bf00      	nop
 801a288:	200000b4 	.word	0x200000b4
 801a28c:	08094d54 	.word	0x08094d54
 801a290:	08094d6b 	.word	0x08094d6b
 801a294:	abcd330e 	.word	0xabcd330e
 801a298:	e66d1234 	.word	0xe66d1234
 801a29c:	0005deec 	.word	0x0005deec
 801a2a0:	5851f42d 	.word	0x5851f42d
 801a2a4:	4c957f2d 	.word	0x4c957f2d

0801a2a8 <_sbrk_r>:
 801a2a8:	b538      	push	{r3, r4, r5, lr}
 801a2aa:	4d06      	ldr	r5, [pc, #24]	; (801a2c4 <_sbrk_r+0x1c>)
 801a2ac:	2300      	movs	r3, #0
 801a2ae:	4604      	mov	r4, r0
 801a2b0:	4608      	mov	r0, r1
 801a2b2:	602b      	str	r3, [r5, #0]
 801a2b4:	f7e7 ff48 	bl	8002148 <_sbrk>
 801a2b8:	1c43      	adds	r3, r0, #1
 801a2ba:	d102      	bne.n	801a2c2 <_sbrk_r+0x1a>
 801a2bc:	682b      	ldr	r3, [r5, #0]
 801a2be:	b103      	cbz	r3, 801a2c2 <_sbrk_r+0x1a>
 801a2c0:	6023      	str	r3, [r4, #0]
 801a2c2:	bd38      	pop	{r3, r4, r5, pc}
 801a2c4:	2001c380 	.word	0x2001c380

0801a2c8 <__swbuf_r>:
 801a2c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a2ca:	460e      	mov	r6, r1
 801a2cc:	4614      	mov	r4, r2
 801a2ce:	4605      	mov	r5, r0
 801a2d0:	b118      	cbz	r0, 801a2da <__swbuf_r+0x12>
 801a2d2:	6983      	ldr	r3, [r0, #24]
 801a2d4:	b90b      	cbnz	r3, 801a2da <__swbuf_r+0x12>
 801a2d6:	f000 f9ef 	bl	801a6b8 <__sinit>
 801a2da:	4b21      	ldr	r3, [pc, #132]	; (801a360 <__swbuf_r+0x98>)
 801a2dc:	429c      	cmp	r4, r3
 801a2de:	d12b      	bne.n	801a338 <__swbuf_r+0x70>
 801a2e0:	686c      	ldr	r4, [r5, #4]
 801a2e2:	69a3      	ldr	r3, [r4, #24]
 801a2e4:	60a3      	str	r3, [r4, #8]
 801a2e6:	89a3      	ldrh	r3, [r4, #12]
 801a2e8:	071a      	lsls	r2, r3, #28
 801a2ea:	d52f      	bpl.n	801a34c <__swbuf_r+0x84>
 801a2ec:	6923      	ldr	r3, [r4, #16]
 801a2ee:	b36b      	cbz	r3, 801a34c <__swbuf_r+0x84>
 801a2f0:	6923      	ldr	r3, [r4, #16]
 801a2f2:	6820      	ldr	r0, [r4, #0]
 801a2f4:	1ac0      	subs	r0, r0, r3
 801a2f6:	6963      	ldr	r3, [r4, #20]
 801a2f8:	b2f6      	uxtb	r6, r6
 801a2fa:	4283      	cmp	r3, r0
 801a2fc:	4637      	mov	r7, r6
 801a2fe:	dc04      	bgt.n	801a30a <__swbuf_r+0x42>
 801a300:	4621      	mov	r1, r4
 801a302:	4628      	mov	r0, r5
 801a304:	f000 f944 	bl	801a590 <_fflush_r>
 801a308:	bb30      	cbnz	r0, 801a358 <__swbuf_r+0x90>
 801a30a:	68a3      	ldr	r3, [r4, #8]
 801a30c:	3b01      	subs	r3, #1
 801a30e:	60a3      	str	r3, [r4, #8]
 801a310:	6823      	ldr	r3, [r4, #0]
 801a312:	1c5a      	adds	r2, r3, #1
 801a314:	6022      	str	r2, [r4, #0]
 801a316:	701e      	strb	r6, [r3, #0]
 801a318:	6963      	ldr	r3, [r4, #20]
 801a31a:	3001      	adds	r0, #1
 801a31c:	4283      	cmp	r3, r0
 801a31e:	d004      	beq.n	801a32a <__swbuf_r+0x62>
 801a320:	89a3      	ldrh	r3, [r4, #12]
 801a322:	07db      	lsls	r3, r3, #31
 801a324:	d506      	bpl.n	801a334 <__swbuf_r+0x6c>
 801a326:	2e0a      	cmp	r6, #10
 801a328:	d104      	bne.n	801a334 <__swbuf_r+0x6c>
 801a32a:	4621      	mov	r1, r4
 801a32c:	4628      	mov	r0, r5
 801a32e:	f000 f92f 	bl	801a590 <_fflush_r>
 801a332:	b988      	cbnz	r0, 801a358 <__swbuf_r+0x90>
 801a334:	4638      	mov	r0, r7
 801a336:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a338:	4b0a      	ldr	r3, [pc, #40]	; (801a364 <__swbuf_r+0x9c>)
 801a33a:	429c      	cmp	r4, r3
 801a33c:	d101      	bne.n	801a342 <__swbuf_r+0x7a>
 801a33e:	68ac      	ldr	r4, [r5, #8]
 801a340:	e7cf      	b.n	801a2e2 <__swbuf_r+0x1a>
 801a342:	4b09      	ldr	r3, [pc, #36]	; (801a368 <__swbuf_r+0xa0>)
 801a344:	429c      	cmp	r4, r3
 801a346:	bf08      	it	eq
 801a348:	68ec      	ldreq	r4, [r5, #12]
 801a34a:	e7ca      	b.n	801a2e2 <__swbuf_r+0x1a>
 801a34c:	4621      	mov	r1, r4
 801a34e:	4628      	mov	r0, r5
 801a350:	f000 f80c 	bl	801a36c <__swsetup_r>
 801a354:	2800      	cmp	r0, #0
 801a356:	d0cb      	beq.n	801a2f0 <__swbuf_r+0x28>
 801a358:	f04f 37ff 	mov.w	r7, #4294967295
 801a35c:	e7ea      	b.n	801a334 <__swbuf_r+0x6c>
 801a35e:	bf00      	nop
 801a360:	08094e28 	.word	0x08094e28
 801a364:	08094e48 	.word	0x08094e48
 801a368:	08094e08 	.word	0x08094e08

0801a36c <__swsetup_r>:
 801a36c:	4b32      	ldr	r3, [pc, #200]	; (801a438 <__swsetup_r+0xcc>)
 801a36e:	b570      	push	{r4, r5, r6, lr}
 801a370:	681d      	ldr	r5, [r3, #0]
 801a372:	4606      	mov	r6, r0
 801a374:	460c      	mov	r4, r1
 801a376:	b125      	cbz	r5, 801a382 <__swsetup_r+0x16>
 801a378:	69ab      	ldr	r3, [r5, #24]
 801a37a:	b913      	cbnz	r3, 801a382 <__swsetup_r+0x16>
 801a37c:	4628      	mov	r0, r5
 801a37e:	f000 f99b 	bl	801a6b8 <__sinit>
 801a382:	4b2e      	ldr	r3, [pc, #184]	; (801a43c <__swsetup_r+0xd0>)
 801a384:	429c      	cmp	r4, r3
 801a386:	d10f      	bne.n	801a3a8 <__swsetup_r+0x3c>
 801a388:	686c      	ldr	r4, [r5, #4]
 801a38a:	89a3      	ldrh	r3, [r4, #12]
 801a38c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801a390:	0719      	lsls	r1, r3, #28
 801a392:	d42c      	bmi.n	801a3ee <__swsetup_r+0x82>
 801a394:	06dd      	lsls	r5, r3, #27
 801a396:	d411      	bmi.n	801a3bc <__swsetup_r+0x50>
 801a398:	2309      	movs	r3, #9
 801a39a:	6033      	str	r3, [r6, #0]
 801a39c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 801a3a0:	81a3      	strh	r3, [r4, #12]
 801a3a2:	f04f 30ff 	mov.w	r0, #4294967295
 801a3a6:	e03e      	b.n	801a426 <__swsetup_r+0xba>
 801a3a8:	4b25      	ldr	r3, [pc, #148]	; (801a440 <__swsetup_r+0xd4>)
 801a3aa:	429c      	cmp	r4, r3
 801a3ac:	d101      	bne.n	801a3b2 <__swsetup_r+0x46>
 801a3ae:	68ac      	ldr	r4, [r5, #8]
 801a3b0:	e7eb      	b.n	801a38a <__swsetup_r+0x1e>
 801a3b2:	4b24      	ldr	r3, [pc, #144]	; (801a444 <__swsetup_r+0xd8>)
 801a3b4:	429c      	cmp	r4, r3
 801a3b6:	bf08      	it	eq
 801a3b8:	68ec      	ldreq	r4, [r5, #12]
 801a3ba:	e7e6      	b.n	801a38a <__swsetup_r+0x1e>
 801a3bc:	0758      	lsls	r0, r3, #29
 801a3be:	d512      	bpl.n	801a3e6 <__swsetup_r+0x7a>
 801a3c0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801a3c2:	b141      	cbz	r1, 801a3d6 <__swsetup_r+0x6a>
 801a3c4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801a3c8:	4299      	cmp	r1, r3
 801a3ca:	d002      	beq.n	801a3d2 <__swsetup_r+0x66>
 801a3cc:	4630      	mov	r0, r6
 801a3ce:	f7ff fddd 	bl	8019f8c <_free_r>
 801a3d2:	2300      	movs	r3, #0
 801a3d4:	6363      	str	r3, [r4, #52]	; 0x34
 801a3d6:	89a3      	ldrh	r3, [r4, #12]
 801a3d8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801a3dc:	81a3      	strh	r3, [r4, #12]
 801a3de:	2300      	movs	r3, #0
 801a3e0:	6063      	str	r3, [r4, #4]
 801a3e2:	6923      	ldr	r3, [r4, #16]
 801a3e4:	6023      	str	r3, [r4, #0]
 801a3e6:	89a3      	ldrh	r3, [r4, #12]
 801a3e8:	f043 0308 	orr.w	r3, r3, #8
 801a3ec:	81a3      	strh	r3, [r4, #12]
 801a3ee:	6923      	ldr	r3, [r4, #16]
 801a3f0:	b94b      	cbnz	r3, 801a406 <__swsetup_r+0x9a>
 801a3f2:	89a3      	ldrh	r3, [r4, #12]
 801a3f4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801a3f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801a3fc:	d003      	beq.n	801a406 <__swsetup_r+0x9a>
 801a3fe:	4621      	mov	r1, r4
 801a400:	4630      	mov	r0, r6
 801a402:	f000 fa2f 	bl	801a864 <__smakebuf_r>
 801a406:	89a0      	ldrh	r0, [r4, #12]
 801a408:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801a40c:	f010 0301 	ands.w	r3, r0, #1
 801a410:	d00a      	beq.n	801a428 <__swsetup_r+0xbc>
 801a412:	2300      	movs	r3, #0
 801a414:	60a3      	str	r3, [r4, #8]
 801a416:	6963      	ldr	r3, [r4, #20]
 801a418:	425b      	negs	r3, r3
 801a41a:	61a3      	str	r3, [r4, #24]
 801a41c:	6923      	ldr	r3, [r4, #16]
 801a41e:	b943      	cbnz	r3, 801a432 <__swsetup_r+0xc6>
 801a420:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 801a424:	d1ba      	bne.n	801a39c <__swsetup_r+0x30>
 801a426:	bd70      	pop	{r4, r5, r6, pc}
 801a428:	0781      	lsls	r1, r0, #30
 801a42a:	bf58      	it	pl
 801a42c:	6963      	ldrpl	r3, [r4, #20]
 801a42e:	60a3      	str	r3, [r4, #8]
 801a430:	e7f4      	b.n	801a41c <__swsetup_r+0xb0>
 801a432:	2000      	movs	r0, #0
 801a434:	e7f7      	b.n	801a426 <__swsetup_r+0xba>
 801a436:	bf00      	nop
 801a438:	200000b4 	.word	0x200000b4
 801a43c:	08094e28 	.word	0x08094e28
 801a440:	08094e48 	.word	0x08094e48
 801a444:	08094e08 	.word	0x08094e08

0801a448 <__assert_func>:
 801a448:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801a44a:	4614      	mov	r4, r2
 801a44c:	461a      	mov	r2, r3
 801a44e:	4b09      	ldr	r3, [pc, #36]	; (801a474 <__assert_func+0x2c>)
 801a450:	681b      	ldr	r3, [r3, #0]
 801a452:	4605      	mov	r5, r0
 801a454:	68d8      	ldr	r0, [r3, #12]
 801a456:	b14c      	cbz	r4, 801a46c <__assert_func+0x24>
 801a458:	4b07      	ldr	r3, [pc, #28]	; (801a478 <__assert_func+0x30>)
 801a45a:	9100      	str	r1, [sp, #0]
 801a45c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801a460:	4906      	ldr	r1, [pc, #24]	; (801a47c <__assert_func+0x34>)
 801a462:	462b      	mov	r3, r5
 801a464:	f000 f9a6 	bl	801a7b4 <fiprintf>
 801a468:	f000 fdd4 	bl	801b014 <abort>
 801a46c:	4b04      	ldr	r3, [pc, #16]	; (801a480 <__assert_func+0x38>)
 801a46e:	461c      	mov	r4, r3
 801a470:	e7f3      	b.n	801a45a <__assert_func+0x12>
 801a472:	bf00      	nop
 801a474:	200000b4 	.word	0x200000b4
 801a478:	08094dca 	.word	0x08094dca
 801a47c:	08094dd7 	.word	0x08094dd7
 801a480:	08094e05 	.word	0x08094e05

0801a484 <__sflush_r>:
 801a484:	898a      	ldrh	r2, [r1, #12]
 801a486:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a48a:	4605      	mov	r5, r0
 801a48c:	0710      	lsls	r0, r2, #28
 801a48e:	460c      	mov	r4, r1
 801a490:	d458      	bmi.n	801a544 <__sflush_r+0xc0>
 801a492:	684b      	ldr	r3, [r1, #4]
 801a494:	2b00      	cmp	r3, #0
 801a496:	dc05      	bgt.n	801a4a4 <__sflush_r+0x20>
 801a498:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801a49a:	2b00      	cmp	r3, #0
 801a49c:	dc02      	bgt.n	801a4a4 <__sflush_r+0x20>
 801a49e:	2000      	movs	r0, #0
 801a4a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a4a4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801a4a6:	2e00      	cmp	r6, #0
 801a4a8:	d0f9      	beq.n	801a49e <__sflush_r+0x1a>
 801a4aa:	2300      	movs	r3, #0
 801a4ac:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801a4b0:	682f      	ldr	r7, [r5, #0]
 801a4b2:	602b      	str	r3, [r5, #0]
 801a4b4:	d032      	beq.n	801a51c <__sflush_r+0x98>
 801a4b6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801a4b8:	89a3      	ldrh	r3, [r4, #12]
 801a4ba:	075a      	lsls	r2, r3, #29
 801a4bc:	d505      	bpl.n	801a4ca <__sflush_r+0x46>
 801a4be:	6863      	ldr	r3, [r4, #4]
 801a4c0:	1ac0      	subs	r0, r0, r3
 801a4c2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801a4c4:	b10b      	cbz	r3, 801a4ca <__sflush_r+0x46>
 801a4c6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801a4c8:	1ac0      	subs	r0, r0, r3
 801a4ca:	2300      	movs	r3, #0
 801a4cc:	4602      	mov	r2, r0
 801a4ce:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801a4d0:	6a21      	ldr	r1, [r4, #32]
 801a4d2:	4628      	mov	r0, r5
 801a4d4:	47b0      	blx	r6
 801a4d6:	1c43      	adds	r3, r0, #1
 801a4d8:	89a3      	ldrh	r3, [r4, #12]
 801a4da:	d106      	bne.n	801a4ea <__sflush_r+0x66>
 801a4dc:	6829      	ldr	r1, [r5, #0]
 801a4de:	291d      	cmp	r1, #29
 801a4e0:	d82c      	bhi.n	801a53c <__sflush_r+0xb8>
 801a4e2:	4a2a      	ldr	r2, [pc, #168]	; (801a58c <__sflush_r+0x108>)
 801a4e4:	40ca      	lsrs	r2, r1
 801a4e6:	07d6      	lsls	r6, r2, #31
 801a4e8:	d528      	bpl.n	801a53c <__sflush_r+0xb8>
 801a4ea:	2200      	movs	r2, #0
 801a4ec:	6062      	str	r2, [r4, #4]
 801a4ee:	04d9      	lsls	r1, r3, #19
 801a4f0:	6922      	ldr	r2, [r4, #16]
 801a4f2:	6022      	str	r2, [r4, #0]
 801a4f4:	d504      	bpl.n	801a500 <__sflush_r+0x7c>
 801a4f6:	1c42      	adds	r2, r0, #1
 801a4f8:	d101      	bne.n	801a4fe <__sflush_r+0x7a>
 801a4fa:	682b      	ldr	r3, [r5, #0]
 801a4fc:	b903      	cbnz	r3, 801a500 <__sflush_r+0x7c>
 801a4fe:	6560      	str	r0, [r4, #84]	; 0x54
 801a500:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801a502:	602f      	str	r7, [r5, #0]
 801a504:	2900      	cmp	r1, #0
 801a506:	d0ca      	beq.n	801a49e <__sflush_r+0x1a>
 801a508:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801a50c:	4299      	cmp	r1, r3
 801a50e:	d002      	beq.n	801a516 <__sflush_r+0x92>
 801a510:	4628      	mov	r0, r5
 801a512:	f7ff fd3b 	bl	8019f8c <_free_r>
 801a516:	2000      	movs	r0, #0
 801a518:	6360      	str	r0, [r4, #52]	; 0x34
 801a51a:	e7c1      	b.n	801a4a0 <__sflush_r+0x1c>
 801a51c:	6a21      	ldr	r1, [r4, #32]
 801a51e:	2301      	movs	r3, #1
 801a520:	4628      	mov	r0, r5
 801a522:	47b0      	blx	r6
 801a524:	1c41      	adds	r1, r0, #1
 801a526:	d1c7      	bne.n	801a4b8 <__sflush_r+0x34>
 801a528:	682b      	ldr	r3, [r5, #0]
 801a52a:	2b00      	cmp	r3, #0
 801a52c:	d0c4      	beq.n	801a4b8 <__sflush_r+0x34>
 801a52e:	2b1d      	cmp	r3, #29
 801a530:	d001      	beq.n	801a536 <__sflush_r+0xb2>
 801a532:	2b16      	cmp	r3, #22
 801a534:	d101      	bne.n	801a53a <__sflush_r+0xb6>
 801a536:	602f      	str	r7, [r5, #0]
 801a538:	e7b1      	b.n	801a49e <__sflush_r+0x1a>
 801a53a:	89a3      	ldrh	r3, [r4, #12]
 801a53c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801a540:	81a3      	strh	r3, [r4, #12]
 801a542:	e7ad      	b.n	801a4a0 <__sflush_r+0x1c>
 801a544:	690f      	ldr	r7, [r1, #16]
 801a546:	2f00      	cmp	r7, #0
 801a548:	d0a9      	beq.n	801a49e <__sflush_r+0x1a>
 801a54a:	0793      	lsls	r3, r2, #30
 801a54c:	680e      	ldr	r6, [r1, #0]
 801a54e:	bf08      	it	eq
 801a550:	694b      	ldreq	r3, [r1, #20]
 801a552:	600f      	str	r7, [r1, #0]
 801a554:	bf18      	it	ne
 801a556:	2300      	movne	r3, #0
 801a558:	eba6 0807 	sub.w	r8, r6, r7
 801a55c:	608b      	str	r3, [r1, #8]
 801a55e:	f1b8 0f00 	cmp.w	r8, #0
 801a562:	dd9c      	ble.n	801a49e <__sflush_r+0x1a>
 801a564:	6a21      	ldr	r1, [r4, #32]
 801a566:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801a568:	4643      	mov	r3, r8
 801a56a:	463a      	mov	r2, r7
 801a56c:	4628      	mov	r0, r5
 801a56e:	47b0      	blx	r6
 801a570:	2800      	cmp	r0, #0
 801a572:	dc06      	bgt.n	801a582 <__sflush_r+0xfe>
 801a574:	89a3      	ldrh	r3, [r4, #12]
 801a576:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801a57a:	81a3      	strh	r3, [r4, #12]
 801a57c:	f04f 30ff 	mov.w	r0, #4294967295
 801a580:	e78e      	b.n	801a4a0 <__sflush_r+0x1c>
 801a582:	4407      	add	r7, r0
 801a584:	eba8 0800 	sub.w	r8, r8, r0
 801a588:	e7e9      	b.n	801a55e <__sflush_r+0xda>
 801a58a:	bf00      	nop
 801a58c:	20400001 	.word	0x20400001

0801a590 <_fflush_r>:
 801a590:	b538      	push	{r3, r4, r5, lr}
 801a592:	690b      	ldr	r3, [r1, #16]
 801a594:	4605      	mov	r5, r0
 801a596:	460c      	mov	r4, r1
 801a598:	b913      	cbnz	r3, 801a5a0 <_fflush_r+0x10>
 801a59a:	2500      	movs	r5, #0
 801a59c:	4628      	mov	r0, r5
 801a59e:	bd38      	pop	{r3, r4, r5, pc}
 801a5a0:	b118      	cbz	r0, 801a5aa <_fflush_r+0x1a>
 801a5a2:	6983      	ldr	r3, [r0, #24]
 801a5a4:	b90b      	cbnz	r3, 801a5aa <_fflush_r+0x1a>
 801a5a6:	f000 f887 	bl	801a6b8 <__sinit>
 801a5aa:	4b14      	ldr	r3, [pc, #80]	; (801a5fc <_fflush_r+0x6c>)
 801a5ac:	429c      	cmp	r4, r3
 801a5ae:	d11b      	bne.n	801a5e8 <_fflush_r+0x58>
 801a5b0:	686c      	ldr	r4, [r5, #4]
 801a5b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a5b6:	2b00      	cmp	r3, #0
 801a5b8:	d0ef      	beq.n	801a59a <_fflush_r+0xa>
 801a5ba:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801a5bc:	07d0      	lsls	r0, r2, #31
 801a5be:	d404      	bmi.n	801a5ca <_fflush_r+0x3a>
 801a5c0:	0599      	lsls	r1, r3, #22
 801a5c2:	d402      	bmi.n	801a5ca <_fflush_r+0x3a>
 801a5c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801a5c6:	f000 f927 	bl	801a818 <__retarget_lock_acquire_recursive>
 801a5ca:	4628      	mov	r0, r5
 801a5cc:	4621      	mov	r1, r4
 801a5ce:	f7ff ff59 	bl	801a484 <__sflush_r>
 801a5d2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801a5d4:	07da      	lsls	r2, r3, #31
 801a5d6:	4605      	mov	r5, r0
 801a5d8:	d4e0      	bmi.n	801a59c <_fflush_r+0xc>
 801a5da:	89a3      	ldrh	r3, [r4, #12]
 801a5dc:	059b      	lsls	r3, r3, #22
 801a5de:	d4dd      	bmi.n	801a59c <_fflush_r+0xc>
 801a5e0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801a5e2:	f000 f91a 	bl	801a81a <__retarget_lock_release_recursive>
 801a5e6:	e7d9      	b.n	801a59c <_fflush_r+0xc>
 801a5e8:	4b05      	ldr	r3, [pc, #20]	; (801a600 <_fflush_r+0x70>)
 801a5ea:	429c      	cmp	r4, r3
 801a5ec:	d101      	bne.n	801a5f2 <_fflush_r+0x62>
 801a5ee:	68ac      	ldr	r4, [r5, #8]
 801a5f0:	e7df      	b.n	801a5b2 <_fflush_r+0x22>
 801a5f2:	4b04      	ldr	r3, [pc, #16]	; (801a604 <_fflush_r+0x74>)
 801a5f4:	429c      	cmp	r4, r3
 801a5f6:	bf08      	it	eq
 801a5f8:	68ec      	ldreq	r4, [r5, #12]
 801a5fa:	e7da      	b.n	801a5b2 <_fflush_r+0x22>
 801a5fc:	08094e28 	.word	0x08094e28
 801a600:	08094e48 	.word	0x08094e48
 801a604:	08094e08 	.word	0x08094e08

0801a608 <std>:
 801a608:	2300      	movs	r3, #0
 801a60a:	b510      	push	{r4, lr}
 801a60c:	4604      	mov	r4, r0
 801a60e:	e9c0 3300 	strd	r3, r3, [r0]
 801a612:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801a616:	6083      	str	r3, [r0, #8]
 801a618:	8181      	strh	r1, [r0, #12]
 801a61a:	6643      	str	r3, [r0, #100]	; 0x64
 801a61c:	81c2      	strh	r2, [r0, #14]
 801a61e:	6183      	str	r3, [r0, #24]
 801a620:	4619      	mov	r1, r3
 801a622:	2208      	movs	r2, #8
 801a624:	305c      	adds	r0, #92	; 0x5c
 801a626:	f7ff fca9 	bl	8019f7c <memset>
 801a62a:	4b05      	ldr	r3, [pc, #20]	; (801a640 <std+0x38>)
 801a62c:	6263      	str	r3, [r4, #36]	; 0x24
 801a62e:	4b05      	ldr	r3, [pc, #20]	; (801a644 <std+0x3c>)
 801a630:	62a3      	str	r3, [r4, #40]	; 0x28
 801a632:	4b05      	ldr	r3, [pc, #20]	; (801a648 <std+0x40>)
 801a634:	62e3      	str	r3, [r4, #44]	; 0x2c
 801a636:	4b05      	ldr	r3, [pc, #20]	; (801a64c <std+0x44>)
 801a638:	6224      	str	r4, [r4, #32]
 801a63a:	6323      	str	r3, [r4, #48]	; 0x30
 801a63c:	bd10      	pop	{r4, pc}
 801a63e:	bf00      	nop
 801a640:	0801af69 	.word	0x0801af69
 801a644:	0801af8b 	.word	0x0801af8b
 801a648:	0801afc3 	.word	0x0801afc3
 801a64c:	0801afe7 	.word	0x0801afe7

0801a650 <_cleanup_r>:
 801a650:	4901      	ldr	r1, [pc, #4]	; (801a658 <_cleanup_r+0x8>)
 801a652:	f000 b8c1 	b.w	801a7d8 <_fwalk_reent>
 801a656:	bf00      	nop
 801a658:	0801a591 	.word	0x0801a591

0801a65c <__sfmoreglue>:
 801a65c:	b570      	push	{r4, r5, r6, lr}
 801a65e:	1e4a      	subs	r2, r1, #1
 801a660:	2568      	movs	r5, #104	; 0x68
 801a662:	4355      	muls	r5, r2
 801a664:	460e      	mov	r6, r1
 801a666:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801a66a:	f7ff fcdf 	bl	801a02c <_malloc_r>
 801a66e:	4604      	mov	r4, r0
 801a670:	b140      	cbz	r0, 801a684 <__sfmoreglue+0x28>
 801a672:	2100      	movs	r1, #0
 801a674:	e9c0 1600 	strd	r1, r6, [r0]
 801a678:	300c      	adds	r0, #12
 801a67a:	60a0      	str	r0, [r4, #8]
 801a67c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801a680:	f7ff fc7c 	bl	8019f7c <memset>
 801a684:	4620      	mov	r0, r4
 801a686:	bd70      	pop	{r4, r5, r6, pc}

0801a688 <__sfp_lock_acquire>:
 801a688:	4801      	ldr	r0, [pc, #4]	; (801a690 <__sfp_lock_acquire+0x8>)
 801a68a:	f000 b8c5 	b.w	801a818 <__retarget_lock_acquire_recursive>
 801a68e:	bf00      	nop
 801a690:	2001c38c 	.word	0x2001c38c

0801a694 <__sfp_lock_release>:
 801a694:	4801      	ldr	r0, [pc, #4]	; (801a69c <__sfp_lock_release+0x8>)
 801a696:	f000 b8c0 	b.w	801a81a <__retarget_lock_release_recursive>
 801a69a:	bf00      	nop
 801a69c:	2001c38c 	.word	0x2001c38c

0801a6a0 <__sinit_lock_acquire>:
 801a6a0:	4801      	ldr	r0, [pc, #4]	; (801a6a8 <__sinit_lock_acquire+0x8>)
 801a6a2:	f000 b8b9 	b.w	801a818 <__retarget_lock_acquire_recursive>
 801a6a6:	bf00      	nop
 801a6a8:	2001c387 	.word	0x2001c387

0801a6ac <__sinit_lock_release>:
 801a6ac:	4801      	ldr	r0, [pc, #4]	; (801a6b4 <__sinit_lock_release+0x8>)
 801a6ae:	f000 b8b4 	b.w	801a81a <__retarget_lock_release_recursive>
 801a6b2:	bf00      	nop
 801a6b4:	2001c387 	.word	0x2001c387

0801a6b8 <__sinit>:
 801a6b8:	b510      	push	{r4, lr}
 801a6ba:	4604      	mov	r4, r0
 801a6bc:	f7ff fff0 	bl	801a6a0 <__sinit_lock_acquire>
 801a6c0:	69a3      	ldr	r3, [r4, #24]
 801a6c2:	b11b      	cbz	r3, 801a6cc <__sinit+0x14>
 801a6c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a6c8:	f7ff bff0 	b.w	801a6ac <__sinit_lock_release>
 801a6cc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 801a6d0:	6523      	str	r3, [r4, #80]	; 0x50
 801a6d2:	4b13      	ldr	r3, [pc, #76]	; (801a720 <__sinit+0x68>)
 801a6d4:	4a13      	ldr	r2, [pc, #76]	; (801a724 <__sinit+0x6c>)
 801a6d6:	681b      	ldr	r3, [r3, #0]
 801a6d8:	62a2      	str	r2, [r4, #40]	; 0x28
 801a6da:	42a3      	cmp	r3, r4
 801a6dc:	bf04      	itt	eq
 801a6de:	2301      	moveq	r3, #1
 801a6e0:	61a3      	streq	r3, [r4, #24]
 801a6e2:	4620      	mov	r0, r4
 801a6e4:	f000 f820 	bl	801a728 <__sfp>
 801a6e8:	6060      	str	r0, [r4, #4]
 801a6ea:	4620      	mov	r0, r4
 801a6ec:	f000 f81c 	bl	801a728 <__sfp>
 801a6f0:	60a0      	str	r0, [r4, #8]
 801a6f2:	4620      	mov	r0, r4
 801a6f4:	f000 f818 	bl	801a728 <__sfp>
 801a6f8:	2200      	movs	r2, #0
 801a6fa:	60e0      	str	r0, [r4, #12]
 801a6fc:	2104      	movs	r1, #4
 801a6fe:	6860      	ldr	r0, [r4, #4]
 801a700:	f7ff ff82 	bl	801a608 <std>
 801a704:	68a0      	ldr	r0, [r4, #8]
 801a706:	2201      	movs	r2, #1
 801a708:	2109      	movs	r1, #9
 801a70a:	f7ff ff7d 	bl	801a608 <std>
 801a70e:	68e0      	ldr	r0, [r4, #12]
 801a710:	2202      	movs	r2, #2
 801a712:	2112      	movs	r1, #18
 801a714:	f7ff ff78 	bl	801a608 <std>
 801a718:	2301      	movs	r3, #1
 801a71a:	61a3      	str	r3, [r4, #24]
 801a71c:	e7d2      	b.n	801a6c4 <__sinit+0xc>
 801a71e:	bf00      	nop
 801a720:	08094d50 	.word	0x08094d50
 801a724:	0801a651 	.word	0x0801a651

0801a728 <__sfp>:
 801a728:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a72a:	4607      	mov	r7, r0
 801a72c:	f7ff ffac 	bl	801a688 <__sfp_lock_acquire>
 801a730:	4b1e      	ldr	r3, [pc, #120]	; (801a7ac <__sfp+0x84>)
 801a732:	681e      	ldr	r6, [r3, #0]
 801a734:	69b3      	ldr	r3, [r6, #24]
 801a736:	b913      	cbnz	r3, 801a73e <__sfp+0x16>
 801a738:	4630      	mov	r0, r6
 801a73a:	f7ff ffbd 	bl	801a6b8 <__sinit>
 801a73e:	3648      	adds	r6, #72	; 0x48
 801a740:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 801a744:	3b01      	subs	r3, #1
 801a746:	d503      	bpl.n	801a750 <__sfp+0x28>
 801a748:	6833      	ldr	r3, [r6, #0]
 801a74a:	b30b      	cbz	r3, 801a790 <__sfp+0x68>
 801a74c:	6836      	ldr	r6, [r6, #0]
 801a74e:	e7f7      	b.n	801a740 <__sfp+0x18>
 801a750:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 801a754:	b9d5      	cbnz	r5, 801a78c <__sfp+0x64>
 801a756:	4b16      	ldr	r3, [pc, #88]	; (801a7b0 <__sfp+0x88>)
 801a758:	60e3      	str	r3, [r4, #12]
 801a75a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801a75e:	6665      	str	r5, [r4, #100]	; 0x64
 801a760:	f000 f859 	bl	801a816 <__retarget_lock_init_recursive>
 801a764:	f7ff ff96 	bl	801a694 <__sfp_lock_release>
 801a768:	e9c4 5501 	strd	r5, r5, [r4, #4]
 801a76c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 801a770:	6025      	str	r5, [r4, #0]
 801a772:	61a5      	str	r5, [r4, #24]
 801a774:	2208      	movs	r2, #8
 801a776:	4629      	mov	r1, r5
 801a778:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801a77c:	f7ff fbfe 	bl	8019f7c <memset>
 801a780:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 801a784:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801a788:	4620      	mov	r0, r4
 801a78a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a78c:	3468      	adds	r4, #104	; 0x68
 801a78e:	e7d9      	b.n	801a744 <__sfp+0x1c>
 801a790:	2104      	movs	r1, #4
 801a792:	4638      	mov	r0, r7
 801a794:	f7ff ff62 	bl	801a65c <__sfmoreglue>
 801a798:	4604      	mov	r4, r0
 801a79a:	6030      	str	r0, [r6, #0]
 801a79c:	2800      	cmp	r0, #0
 801a79e:	d1d5      	bne.n	801a74c <__sfp+0x24>
 801a7a0:	f7ff ff78 	bl	801a694 <__sfp_lock_release>
 801a7a4:	230c      	movs	r3, #12
 801a7a6:	603b      	str	r3, [r7, #0]
 801a7a8:	e7ee      	b.n	801a788 <__sfp+0x60>
 801a7aa:	bf00      	nop
 801a7ac:	08094d50 	.word	0x08094d50
 801a7b0:	ffff0001 	.word	0xffff0001

0801a7b4 <fiprintf>:
 801a7b4:	b40e      	push	{r1, r2, r3}
 801a7b6:	b503      	push	{r0, r1, lr}
 801a7b8:	4601      	mov	r1, r0
 801a7ba:	ab03      	add	r3, sp, #12
 801a7bc:	4805      	ldr	r0, [pc, #20]	; (801a7d4 <fiprintf+0x20>)
 801a7be:	f853 2b04 	ldr.w	r2, [r3], #4
 801a7c2:	6800      	ldr	r0, [r0, #0]
 801a7c4:	9301      	str	r3, [sp, #4]
 801a7c6:	f000 f8c3 	bl	801a950 <_vfiprintf_r>
 801a7ca:	b002      	add	sp, #8
 801a7cc:	f85d eb04 	ldr.w	lr, [sp], #4
 801a7d0:	b003      	add	sp, #12
 801a7d2:	4770      	bx	lr
 801a7d4:	200000b4 	.word	0x200000b4

0801a7d8 <_fwalk_reent>:
 801a7d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a7dc:	4606      	mov	r6, r0
 801a7de:	4688      	mov	r8, r1
 801a7e0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801a7e4:	2700      	movs	r7, #0
 801a7e6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801a7ea:	f1b9 0901 	subs.w	r9, r9, #1
 801a7ee:	d505      	bpl.n	801a7fc <_fwalk_reent+0x24>
 801a7f0:	6824      	ldr	r4, [r4, #0]
 801a7f2:	2c00      	cmp	r4, #0
 801a7f4:	d1f7      	bne.n	801a7e6 <_fwalk_reent+0xe>
 801a7f6:	4638      	mov	r0, r7
 801a7f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a7fc:	89ab      	ldrh	r3, [r5, #12]
 801a7fe:	2b01      	cmp	r3, #1
 801a800:	d907      	bls.n	801a812 <_fwalk_reent+0x3a>
 801a802:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801a806:	3301      	adds	r3, #1
 801a808:	d003      	beq.n	801a812 <_fwalk_reent+0x3a>
 801a80a:	4629      	mov	r1, r5
 801a80c:	4630      	mov	r0, r6
 801a80e:	47c0      	blx	r8
 801a810:	4307      	orrs	r7, r0
 801a812:	3568      	adds	r5, #104	; 0x68
 801a814:	e7e9      	b.n	801a7ea <_fwalk_reent+0x12>

0801a816 <__retarget_lock_init_recursive>:
 801a816:	4770      	bx	lr

0801a818 <__retarget_lock_acquire_recursive>:
 801a818:	4770      	bx	lr

0801a81a <__retarget_lock_release_recursive>:
 801a81a:	4770      	bx	lr

0801a81c <__swhatbuf_r>:
 801a81c:	b570      	push	{r4, r5, r6, lr}
 801a81e:	460e      	mov	r6, r1
 801a820:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a824:	2900      	cmp	r1, #0
 801a826:	b096      	sub	sp, #88	; 0x58
 801a828:	4614      	mov	r4, r2
 801a82a:	461d      	mov	r5, r3
 801a82c:	da07      	bge.n	801a83e <__swhatbuf_r+0x22>
 801a82e:	2300      	movs	r3, #0
 801a830:	602b      	str	r3, [r5, #0]
 801a832:	89b3      	ldrh	r3, [r6, #12]
 801a834:	061a      	lsls	r2, r3, #24
 801a836:	d410      	bmi.n	801a85a <__swhatbuf_r+0x3e>
 801a838:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801a83c:	e00e      	b.n	801a85c <__swhatbuf_r+0x40>
 801a83e:	466a      	mov	r2, sp
 801a840:	f000 fc00 	bl	801b044 <_fstat_r>
 801a844:	2800      	cmp	r0, #0
 801a846:	dbf2      	blt.n	801a82e <__swhatbuf_r+0x12>
 801a848:	9a01      	ldr	r2, [sp, #4]
 801a84a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801a84e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801a852:	425a      	negs	r2, r3
 801a854:	415a      	adcs	r2, r3
 801a856:	602a      	str	r2, [r5, #0]
 801a858:	e7ee      	b.n	801a838 <__swhatbuf_r+0x1c>
 801a85a:	2340      	movs	r3, #64	; 0x40
 801a85c:	2000      	movs	r0, #0
 801a85e:	6023      	str	r3, [r4, #0]
 801a860:	b016      	add	sp, #88	; 0x58
 801a862:	bd70      	pop	{r4, r5, r6, pc}

0801a864 <__smakebuf_r>:
 801a864:	898b      	ldrh	r3, [r1, #12]
 801a866:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801a868:	079d      	lsls	r5, r3, #30
 801a86a:	4606      	mov	r6, r0
 801a86c:	460c      	mov	r4, r1
 801a86e:	d507      	bpl.n	801a880 <__smakebuf_r+0x1c>
 801a870:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801a874:	6023      	str	r3, [r4, #0]
 801a876:	6123      	str	r3, [r4, #16]
 801a878:	2301      	movs	r3, #1
 801a87a:	6163      	str	r3, [r4, #20]
 801a87c:	b002      	add	sp, #8
 801a87e:	bd70      	pop	{r4, r5, r6, pc}
 801a880:	ab01      	add	r3, sp, #4
 801a882:	466a      	mov	r2, sp
 801a884:	f7ff ffca 	bl	801a81c <__swhatbuf_r>
 801a888:	9900      	ldr	r1, [sp, #0]
 801a88a:	4605      	mov	r5, r0
 801a88c:	4630      	mov	r0, r6
 801a88e:	f7ff fbcd 	bl	801a02c <_malloc_r>
 801a892:	b948      	cbnz	r0, 801a8a8 <__smakebuf_r+0x44>
 801a894:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a898:	059a      	lsls	r2, r3, #22
 801a89a:	d4ef      	bmi.n	801a87c <__smakebuf_r+0x18>
 801a89c:	f023 0303 	bic.w	r3, r3, #3
 801a8a0:	f043 0302 	orr.w	r3, r3, #2
 801a8a4:	81a3      	strh	r3, [r4, #12]
 801a8a6:	e7e3      	b.n	801a870 <__smakebuf_r+0xc>
 801a8a8:	4b0d      	ldr	r3, [pc, #52]	; (801a8e0 <__smakebuf_r+0x7c>)
 801a8aa:	62b3      	str	r3, [r6, #40]	; 0x28
 801a8ac:	89a3      	ldrh	r3, [r4, #12]
 801a8ae:	6020      	str	r0, [r4, #0]
 801a8b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801a8b4:	81a3      	strh	r3, [r4, #12]
 801a8b6:	9b00      	ldr	r3, [sp, #0]
 801a8b8:	6163      	str	r3, [r4, #20]
 801a8ba:	9b01      	ldr	r3, [sp, #4]
 801a8bc:	6120      	str	r0, [r4, #16]
 801a8be:	b15b      	cbz	r3, 801a8d8 <__smakebuf_r+0x74>
 801a8c0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801a8c4:	4630      	mov	r0, r6
 801a8c6:	f000 fbcf 	bl	801b068 <_isatty_r>
 801a8ca:	b128      	cbz	r0, 801a8d8 <__smakebuf_r+0x74>
 801a8cc:	89a3      	ldrh	r3, [r4, #12]
 801a8ce:	f023 0303 	bic.w	r3, r3, #3
 801a8d2:	f043 0301 	orr.w	r3, r3, #1
 801a8d6:	81a3      	strh	r3, [r4, #12]
 801a8d8:	89a0      	ldrh	r0, [r4, #12]
 801a8da:	4305      	orrs	r5, r0
 801a8dc:	81a5      	strh	r5, [r4, #12]
 801a8de:	e7cd      	b.n	801a87c <__smakebuf_r+0x18>
 801a8e0:	0801a651 	.word	0x0801a651

0801a8e4 <__malloc_lock>:
 801a8e4:	4801      	ldr	r0, [pc, #4]	; (801a8ec <__malloc_lock+0x8>)
 801a8e6:	f7ff bf97 	b.w	801a818 <__retarget_lock_acquire_recursive>
 801a8ea:	bf00      	nop
 801a8ec:	2001c388 	.word	0x2001c388

0801a8f0 <__malloc_unlock>:
 801a8f0:	4801      	ldr	r0, [pc, #4]	; (801a8f8 <__malloc_unlock+0x8>)
 801a8f2:	f7ff bf92 	b.w	801a81a <__retarget_lock_release_recursive>
 801a8f6:	bf00      	nop
 801a8f8:	2001c388 	.word	0x2001c388

0801a8fc <__sfputc_r>:
 801a8fc:	6893      	ldr	r3, [r2, #8]
 801a8fe:	3b01      	subs	r3, #1
 801a900:	2b00      	cmp	r3, #0
 801a902:	b410      	push	{r4}
 801a904:	6093      	str	r3, [r2, #8]
 801a906:	da08      	bge.n	801a91a <__sfputc_r+0x1e>
 801a908:	6994      	ldr	r4, [r2, #24]
 801a90a:	42a3      	cmp	r3, r4
 801a90c:	db01      	blt.n	801a912 <__sfputc_r+0x16>
 801a90e:	290a      	cmp	r1, #10
 801a910:	d103      	bne.n	801a91a <__sfputc_r+0x1e>
 801a912:	f85d 4b04 	ldr.w	r4, [sp], #4
 801a916:	f7ff bcd7 	b.w	801a2c8 <__swbuf_r>
 801a91a:	6813      	ldr	r3, [r2, #0]
 801a91c:	1c58      	adds	r0, r3, #1
 801a91e:	6010      	str	r0, [r2, #0]
 801a920:	7019      	strb	r1, [r3, #0]
 801a922:	4608      	mov	r0, r1
 801a924:	f85d 4b04 	ldr.w	r4, [sp], #4
 801a928:	4770      	bx	lr

0801a92a <__sfputs_r>:
 801a92a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a92c:	4606      	mov	r6, r0
 801a92e:	460f      	mov	r7, r1
 801a930:	4614      	mov	r4, r2
 801a932:	18d5      	adds	r5, r2, r3
 801a934:	42ac      	cmp	r4, r5
 801a936:	d101      	bne.n	801a93c <__sfputs_r+0x12>
 801a938:	2000      	movs	r0, #0
 801a93a:	e007      	b.n	801a94c <__sfputs_r+0x22>
 801a93c:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a940:	463a      	mov	r2, r7
 801a942:	4630      	mov	r0, r6
 801a944:	f7ff ffda 	bl	801a8fc <__sfputc_r>
 801a948:	1c43      	adds	r3, r0, #1
 801a94a:	d1f3      	bne.n	801a934 <__sfputs_r+0xa>
 801a94c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801a950 <_vfiprintf_r>:
 801a950:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a954:	460d      	mov	r5, r1
 801a956:	b09d      	sub	sp, #116	; 0x74
 801a958:	4614      	mov	r4, r2
 801a95a:	4698      	mov	r8, r3
 801a95c:	4606      	mov	r6, r0
 801a95e:	b118      	cbz	r0, 801a968 <_vfiprintf_r+0x18>
 801a960:	6983      	ldr	r3, [r0, #24]
 801a962:	b90b      	cbnz	r3, 801a968 <_vfiprintf_r+0x18>
 801a964:	f7ff fea8 	bl	801a6b8 <__sinit>
 801a968:	4b89      	ldr	r3, [pc, #548]	; (801ab90 <_vfiprintf_r+0x240>)
 801a96a:	429d      	cmp	r5, r3
 801a96c:	d11b      	bne.n	801a9a6 <_vfiprintf_r+0x56>
 801a96e:	6875      	ldr	r5, [r6, #4]
 801a970:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801a972:	07d9      	lsls	r1, r3, #31
 801a974:	d405      	bmi.n	801a982 <_vfiprintf_r+0x32>
 801a976:	89ab      	ldrh	r3, [r5, #12]
 801a978:	059a      	lsls	r2, r3, #22
 801a97a:	d402      	bmi.n	801a982 <_vfiprintf_r+0x32>
 801a97c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801a97e:	f7ff ff4b 	bl	801a818 <__retarget_lock_acquire_recursive>
 801a982:	89ab      	ldrh	r3, [r5, #12]
 801a984:	071b      	lsls	r3, r3, #28
 801a986:	d501      	bpl.n	801a98c <_vfiprintf_r+0x3c>
 801a988:	692b      	ldr	r3, [r5, #16]
 801a98a:	b9eb      	cbnz	r3, 801a9c8 <_vfiprintf_r+0x78>
 801a98c:	4629      	mov	r1, r5
 801a98e:	4630      	mov	r0, r6
 801a990:	f7ff fcec 	bl	801a36c <__swsetup_r>
 801a994:	b1c0      	cbz	r0, 801a9c8 <_vfiprintf_r+0x78>
 801a996:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801a998:	07dc      	lsls	r4, r3, #31
 801a99a:	d50e      	bpl.n	801a9ba <_vfiprintf_r+0x6a>
 801a99c:	f04f 30ff 	mov.w	r0, #4294967295
 801a9a0:	b01d      	add	sp, #116	; 0x74
 801a9a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a9a6:	4b7b      	ldr	r3, [pc, #492]	; (801ab94 <_vfiprintf_r+0x244>)
 801a9a8:	429d      	cmp	r5, r3
 801a9aa:	d101      	bne.n	801a9b0 <_vfiprintf_r+0x60>
 801a9ac:	68b5      	ldr	r5, [r6, #8]
 801a9ae:	e7df      	b.n	801a970 <_vfiprintf_r+0x20>
 801a9b0:	4b79      	ldr	r3, [pc, #484]	; (801ab98 <_vfiprintf_r+0x248>)
 801a9b2:	429d      	cmp	r5, r3
 801a9b4:	bf08      	it	eq
 801a9b6:	68f5      	ldreq	r5, [r6, #12]
 801a9b8:	e7da      	b.n	801a970 <_vfiprintf_r+0x20>
 801a9ba:	89ab      	ldrh	r3, [r5, #12]
 801a9bc:	0598      	lsls	r0, r3, #22
 801a9be:	d4ed      	bmi.n	801a99c <_vfiprintf_r+0x4c>
 801a9c0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801a9c2:	f7ff ff2a 	bl	801a81a <__retarget_lock_release_recursive>
 801a9c6:	e7e9      	b.n	801a99c <_vfiprintf_r+0x4c>
 801a9c8:	2300      	movs	r3, #0
 801a9ca:	9309      	str	r3, [sp, #36]	; 0x24
 801a9cc:	2320      	movs	r3, #32
 801a9ce:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801a9d2:	f8cd 800c 	str.w	r8, [sp, #12]
 801a9d6:	2330      	movs	r3, #48	; 0x30
 801a9d8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 801ab9c <_vfiprintf_r+0x24c>
 801a9dc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801a9e0:	f04f 0901 	mov.w	r9, #1
 801a9e4:	4623      	mov	r3, r4
 801a9e6:	469a      	mov	sl, r3
 801a9e8:	f813 2b01 	ldrb.w	r2, [r3], #1
 801a9ec:	b10a      	cbz	r2, 801a9f2 <_vfiprintf_r+0xa2>
 801a9ee:	2a25      	cmp	r2, #37	; 0x25
 801a9f0:	d1f9      	bne.n	801a9e6 <_vfiprintf_r+0x96>
 801a9f2:	ebba 0b04 	subs.w	fp, sl, r4
 801a9f6:	d00b      	beq.n	801aa10 <_vfiprintf_r+0xc0>
 801a9f8:	465b      	mov	r3, fp
 801a9fa:	4622      	mov	r2, r4
 801a9fc:	4629      	mov	r1, r5
 801a9fe:	4630      	mov	r0, r6
 801aa00:	f7ff ff93 	bl	801a92a <__sfputs_r>
 801aa04:	3001      	adds	r0, #1
 801aa06:	f000 80aa 	beq.w	801ab5e <_vfiprintf_r+0x20e>
 801aa0a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801aa0c:	445a      	add	r2, fp
 801aa0e:	9209      	str	r2, [sp, #36]	; 0x24
 801aa10:	f89a 3000 	ldrb.w	r3, [sl]
 801aa14:	2b00      	cmp	r3, #0
 801aa16:	f000 80a2 	beq.w	801ab5e <_vfiprintf_r+0x20e>
 801aa1a:	2300      	movs	r3, #0
 801aa1c:	f04f 32ff 	mov.w	r2, #4294967295
 801aa20:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801aa24:	f10a 0a01 	add.w	sl, sl, #1
 801aa28:	9304      	str	r3, [sp, #16]
 801aa2a:	9307      	str	r3, [sp, #28]
 801aa2c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801aa30:	931a      	str	r3, [sp, #104]	; 0x68
 801aa32:	4654      	mov	r4, sl
 801aa34:	2205      	movs	r2, #5
 801aa36:	f814 1b01 	ldrb.w	r1, [r4], #1
 801aa3a:	4858      	ldr	r0, [pc, #352]	; (801ab9c <_vfiprintf_r+0x24c>)
 801aa3c:	f7e5 fbc8 	bl	80001d0 <memchr>
 801aa40:	9a04      	ldr	r2, [sp, #16]
 801aa42:	b9d8      	cbnz	r0, 801aa7c <_vfiprintf_r+0x12c>
 801aa44:	06d1      	lsls	r1, r2, #27
 801aa46:	bf44      	itt	mi
 801aa48:	2320      	movmi	r3, #32
 801aa4a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801aa4e:	0713      	lsls	r3, r2, #28
 801aa50:	bf44      	itt	mi
 801aa52:	232b      	movmi	r3, #43	; 0x2b
 801aa54:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801aa58:	f89a 3000 	ldrb.w	r3, [sl]
 801aa5c:	2b2a      	cmp	r3, #42	; 0x2a
 801aa5e:	d015      	beq.n	801aa8c <_vfiprintf_r+0x13c>
 801aa60:	9a07      	ldr	r2, [sp, #28]
 801aa62:	4654      	mov	r4, sl
 801aa64:	2000      	movs	r0, #0
 801aa66:	f04f 0c0a 	mov.w	ip, #10
 801aa6a:	4621      	mov	r1, r4
 801aa6c:	f811 3b01 	ldrb.w	r3, [r1], #1
 801aa70:	3b30      	subs	r3, #48	; 0x30
 801aa72:	2b09      	cmp	r3, #9
 801aa74:	d94e      	bls.n	801ab14 <_vfiprintf_r+0x1c4>
 801aa76:	b1b0      	cbz	r0, 801aaa6 <_vfiprintf_r+0x156>
 801aa78:	9207      	str	r2, [sp, #28]
 801aa7a:	e014      	b.n	801aaa6 <_vfiprintf_r+0x156>
 801aa7c:	eba0 0308 	sub.w	r3, r0, r8
 801aa80:	fa09 f303 	lsl.w	r3, r9, r3
 801aa84:	4313      	orrs	r3, r2
 801aa86:	9304      	str	r3, [sp, #16]
 801aa88:	46a2      	mov	sl, r4
 801aa8a:	e7d2      	b.n	801aa32 <_vfiprintf_r+0xe2>
 801aa8c:	9b03      	ldr	r3, [sp, #12]
 801aa8e:	1d19      	adds	r1, r3, #4
 801aa90:	681b      	ldr	r3, [r3, #0]
 801aa92:	9103      	str	r1, [sp, #12]
 801aa94:	2b00      	cmp	r3, #0
 801aa96:	bfbb      	ittet	lt
 801aa98:	425b      	neglt	r3, r3
 801aa9a:	f042 0202 	orrlt.w	r2, r2, #2
 801aa9e:	9307      	strge	r3, [sp, #28]
 801aaa0:	9307      	strlt	r3, [sp, #28]
 801aaa2:	bfb8      	it	lt
 801aaa4:	9204      	strlt	r2, [sp, #16]
 801aaa6:	7823      	ldrb	r3, [r4, #0]
 801aaa8:	2b2e      	cmp	r3, #46	; 0x2e
 801aaaa:	d10c      	bne.n	801aac6 <_vfiprintf_r+0x176>
 801aaac:	7863      	ldrb	r3, [r4, #1]
 801aaae:	2b2a      	cmp	r3, #42	; 0x2a
 801aab0:	d135      	bne.n	801ab1e <_vfiprintf_r+0x1ce>
 801aab2:	9b03      	ldr	r3, [sp, #12]
 801aab4:	1d1a      	adds	r2, r3, #4
 801aab6:	681b      	ldr	r3, [r3, #0]
 801aab8:	9203      	str	r2, [sp, #12]
 801aaba:	2b00      	cmp	r3, #0
 801aabc:	bfb8      	it	lt
 801aabe:	f04f 33ff 	movlt.w	r3, #4294967295
 801aac2:	3402      	adds	r4, #2
 801aac4:	9305      	str	r3, [sp, #20]
 801aac6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 801abac <_vfiprintf_r+0x25c>
 801aaca:	7821      	ldrb	r1, [r4, #0]
 801aacc:	2203      	movs	r2, #3
 801aace:	4650      	mov	r0, sl
 801aad0:	f7e5 fb7e 	bl	80001d0 <memchr>
 801aad4:	b140      	cbz	r0, 801aae8 <_vfiprintf_r+0x198>
 801aad6:	2340      	movs	r3, #64	; 0x40
 801aad8:	eba0 000a 	sub.w	r0, r0, sl
 801aadc:	fa03 f000 	lsl.w	r0, r3, r0
 801aae0:	9b04      	ldr	r3, [sp, #16]
 801aae2:	4303      	orrs	r3, r0
 801aae4:	3401      	adds	r4, #1
 801aae6:	9304      	str	r3, [sp, #16]
 801aae8:	f814 1b01 	ldrb.w	r1, [r4], #1
 801aaec:	482c      	ldr	r0, [pc, #176]	; (801aba0 <_vfiprintf_r+0x250>)
 801aaee:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801aaf2:	2206      	movs	r2, #6
 801aaf4:	f7e5 fb6c 	bl	80001d0 <memchr>
 801aaf8:	2800      	cmp	r0, #0
 801aafa:	d03f      	beq.n	801ab7c <_vfiprintf_r+0x22c>
 801aafc:	4b29      	ldr	r3, [pc, #164]	; (801aba4 <_vfiprintf_r+0x254>)
 801aafe:	bb1b      	cbnz	r3, 801ab48 <_vfiprintf_r+0x1f8>
 801ab00:	9b03      	ldr	r3, [sp, #12]
 801ab02:	3307      	adds	r3, #7
 801ab04:	f023 0307 	bic.w	r3, r3, #7
 801ab08:	3308      	adds	r3, #8
 801ab0a:	9303      	str	r3, [sp, #12]
 801ab0c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801ab0e:	443b      	add	r3, r7
 801ab10:	9309      	str	r3, [sp, #36]	; 0x24
 801ab12:	e767      	b.n	801a9e4 <_vfiprintf_r+0x94>
 801ab14:	fb0c 3202 	mla	r2, ip, r2, r3
 801ab18:	460c      	mov	r4, r1
 801ab1a:	2001      	movs	r0, #1
 801ab1c:	e7a5      	b.n	801aa6a <_vfiprintf_r+0x11a>
 801ab1e:	2300      	movs	r3, #0
 801ab20:	3401      	adds	r4, #1
 801ab22:	9305      	str	r3, [sp, #20]
 801ab24:	4619      	mov	r1, r3
 801ab26:	f04f 0c0a 	mov.w	ip, #10
 801ab2a:	4620      	mov	r0, r4
 801ab2c:	f810 2b01 	ldrb.w	r2, [r0], #1
 801ab30:	3a30      	subs	r2, #48	; 0x30
 801ab32:	2a09      	cmp	r2, #9
 801ab34:	d903      	bls.n	801ab3e <_vfiprintf_r+0x1ee>
 801ab36:	2b00      	cmp	r3, #0
 801ab38:	d0c5      	beq.n	801aac6 <_vfiprintf_r+0x176>
 801ab3a:	9105      	str	r1, [sp, #20]
 801ab3c:	e7c3      	b.n	801aac6 <_vfiprintf_r+0x176>
 801ab3e:	fb0c 2101 	mla	r1, ip, r1, r2
 801ab42:	4604      	mov	r4, r0
 801ab44:	2301      	movs	r3, #1
 801ab46:	e7f0      	b.n	801ab2a <_vfiprintf_r+0x1da>
 801ab48:	ab03      	add	r3, sp, #12
 801ab4a:	9300      	str	r3, [sp, #0]
 801ab4c:	462a      	mov	r2, r5
 801ab4e:	4b16      	ldr	r3, [pc, #88]	; (801aba8 <_vfiprintf_r+0x258>)
 801ab50:	a904      	add	r1, sp, #16
 801ab52:	4630      	mov	r0, r6
 801ab54:	f3af 8000 	nop.w
 801ab58:	4607      	mov	r7, r0
 801ab5a:	1c78      	adds	r0, r7, #1
 801ab5c:	d1d6      	bne.n	801ab0c <_vfiprintf_r+0x1bc>
 801ab5e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801ab60:	07d9      	lsls	r1, r3, #31
 801ab62:	d405      	bmi.n	801ab70 <_vfiprintf_r+0x220>
 801ab64:	89ab      	ldrh	r3, [r5, #12]
 801ab66:	059a      	lsls	r2, r3, #22
 801ab68:	d402      	bmi.n	801ab70 <_vfiprintf_r+0x220>
 801ab6a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801ab6c:	f7ff fe55 	bl	801a81a <__retarget_lock_release_recursive>
 801ab70:	89ab      	ldrh	r3, [r5, #12]
 801ab72:	065b      	lsls	r3, r3, #25
 801ab74:	f53f af12 	bmi.w	801a99c <_vfiprintf_r+0x4c>
 801ab78:	9809      	ldr	r0, [sp, #36]	; 0x24
 801ab7a:	e711      	b.n	801a9a0 <_vfiprintf_r+0x50>
 801ab7c:	ab03      	add	r3, sp, #12
 801ab7e:	9300      	str	r3, [sp, #0]
 801ab80:	462a      	mov	r2, r5
 801ab82:	4b09      	ldr	r3, [pc, #36]	; (801aba8 <_vfiprintf_r+0x258>)
 801ab84:	a904      	add	r1, sp, #16
 801ab86:	4630      	mov	r0, r6
 801ab88:	f000 f880 	bl	801ac8c <_printf_i>
 801ab8c:	e7e4      	b.n	801ab58 <_vfiprintf_r+0x208>
 801ab8e:	bf00      	nop
 801ab90:	08094e28 	.word	0x08094e28
 801ab94:	08094e48 	.word	0x08094e48
 801ab98:	08094e08 	.word	0x08094e08
 801ab9c:	08094e68 	.word	0x08094e68
 801aba0:	08094e72 	.word	0x08094e72
 801aba4:	00000000 	.word	0x00000000
 801aba8:	0801a92b 	.word	0x0801a92b
 801abac:	08094e6e 	.word	0x08094e6e

0801abb0 <_printf_common>:
 801abb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801abb4:	4616      	mov	r6, r2
 801abb6:	4699      	mov	r9, r3
 801abb8:	688a      	ldr	r2, [r1, #8]
 801abba:	690b      	ldr	r3, [r1, #16]
 801abbc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801abc0:	4293      	cmp	r3, r2
 801abc2:	bfb8      	it	lt
 801abc4:	4613      	movlt	r3, r2
 801abc6:	6033      	str	r3, [r6, #0]
 801abc8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801abcc:	4607      	mov	r7, r0
 801abce:	460c      	mov	r4, r1
 801abd0:	b10a      	cbz	r2, 801abd6 <_printf_common+0x26>
 801abd2:	3301      	adds	r3, #1
 801abd4:	6033      	str	r3, [r6, #0]
 801abd6:	6823      	ldr	r3, [r4, #0]
 801abd8:	0699      	lsls	r1, r3, #26
 801abda:	bf42      	ittt	mi
 801abdc:	6833      	ldrmi	r3, [r6, #0]
 801abde:	3302      	addmi	r3, #2
 801abe0:	6033      	strmi	r3, [r6, #0]
 801abe2:	6825      	ldr	r5, [r4, #0]
 801abe4:	f015 0506 	ands.w	r5, r5, #6
 801abe8:	d106      	bne.n	801abf8 <_printf_common+0x48>
 801abea:	f104 0a19 	add.w	sl, r4, #25
 801abee:	68e3      	ldr	r3, [r4, #12]
 801abf0:	6832      	ldr	r2, [r6, #0]
 801abf2:	1a9b      	subs	r3, r3, r2
 801abf4:	42ab      	cmp	r3, r5
 801abf6:	dc26      	bgt.n	801ac46 <_printf_common+0x96>
 801abf8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 801abfc:	1e13      	subs	r3, r2, #0
 801abfe:	6822      	ldr	r2, [r4, #0]
 801ac00:	bf18      	it	ne
 801ac02:	2301      	movne	r3, #1
 801ac04:	0692      	lsls	r2, r2, #26
 801ac06:	d42b      	bmi.n	801ac60 <_printf_common+0xb0>
 801ac08:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801ac0c:	4649      	mov	r1, r9
 801ac0e:	4638      	mov	r0, r7
 801ac10:	47c0      	blx	r8
 801ac12:	3001      	adds	r0, #1
 801ac14:	d01e      	beq.n	801ac54 <_printf_common+0xa4>
 801ac16:	6823      	ldr	r3, [r4, #0]
 801ac18:	68e5      	ldr	r5, [r4, #12]
 801ac1a:	6832      	ldr	r2, [r6, #0]
 801ac1c:	f003 0306 	and.w	r3, r3, #6
 801ac20:	2b04      	cmp	r3, #4
 801ac22:	bf08      	it	eq
 801ac24:	1aad      	subeq	r5, r5, r2
 801ac26:	68a3      	ldr	r3, [r4, #8]
 801ac28:	6922      	ldr	r2, [r4, #16]
 801ac2a:	bf0c      	ite	eq
 801ac2c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801ac30:	2500      	movne	r5, #0
 801ac32:	4293      	cmp	r3, r2
 801ac34:	bfc4      	itt	gt
 801ac36:	1a9b      	subgt	r3, r3, r2
 801ac38:	18ed      	addgt	r5, r5, r3
 801ac3a:	2600      	movs	r6, #0
 801ac3c:	341a      	adds	r4, #26
 801ac3e:	42b5      	cmp	r5, r6
 801ac40:	d11a      	bne.n	801ac78 <_printf_common+0xc8>
 801ac42:	2000      	movs	r0, #0
 801ac44:	e008      	b.n	801ac58 <_printf_common+0xa8>
 801ac46:	2301      	movs	r3, #1
 801ac48:	4652      	mov	r2, sl
 801ac4a:	4649      	mov	r1, r9
 801ac4c:	4638      	mov	r0, r7
 801ac4e:	47c0      	blx	r8
 801ac50:	3001      	adds	r0, #1
 801ac52:	d103      	bne.n	801ac5c <_printf_common+0xac>
 801ac54:	f04f 30ff 	mov.w	r0, #4294967295
 801ac58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801ac5c:	3501      	adds	r5, #1
 801ac5e:	e7c6      	b.n	801abee <_printf_common+0x3e>
 801ac60:	18e1      	adds	r1, r4, r3
 801ac62:	1c5a      	adds	r2, r3, #1
 801ac64:	2030      	movs	r0, #48	; 0x30
 801ac66:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801ac6a:	4422      	add	r2, r4
 801ac6c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801ac70:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801ac74:	3302      	adds	r3, #2
 801ac76:	e7c7      	b.n	801ac08 <_printf_common+0x58>
 801ac78:	2301      	movs	r3, #1
 801ac7a:	4622      	mov	r2, r4
 801ac7c:	4649      	mov	r1, r9
 801ac7e:	4638      	mov	r0, r7
 801ac80:	47c0      	blx	r8
 801ac82:	3001      	adds	r0, #1
 801ac84:	d0e6      	beq.n	801ac54 <_printf_common+0xa4>
 801ac86:	3601      	adds	r6, #1
 801ac88:	e7d9      	b.n	801ac3e <_printf_common+0x8e>
	...

0801ac8c <_printf_i>:
 801ac8c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801ac90:	460c      	mov	r4, r1
 801ac92:	4691      	mov	r9, r2
 801ac94:	7e27      	ldrb	r7, [r4, #24]
 801ac96:	990c      	ldr	r1, [sp, #48]	; 0x30
 801ac98:	2f78      	cmp	r7, #120	; 0x78
 801ac9a:	4680      	mov	r8, r0
 801ac9c:	469a      	mov	sl, r3
 801ac9e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801aca2:	d807      	bhi.n	801acb4 <_printf_i+0x28>
 801aca4:	2f62      	cmp	r7, #98	; 0x62
 801aca6:	d80a      	bhi.n	801acbe <_printf_i+0x32>
 801aca8:	2f00      	cmp	r7, #0
 801acaa:	f000 80d8 	beq.w	801ae5e <_printf_i+0x1d2>
 801acae:	2f58      	cmp	r7, #88	; 0x58
 801acb0:	f000 80a3 	beq.w	801adfa <_printf_i+0x16e>
 801acb4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 801acb8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 801acbc:	e03a      	b.n	801ad34 <_printf_i+0xa8>
 801acbe:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801acc2:	2b15      	cmp	r3, #21
 801acc4:	d8f6      	bhi.n	801acb4 <_printf_i+0x28>
 801acc6:	a001      	add	r0, pc, #4	; (adr r0, 801accc <_printf_i+0x40>)
 801acc8:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 801accc:	0801ad25 	.word	0x0801ad25
 801acd0:	0801ad39 	.word	0x0801ad39
 801acd4:	0801acb5 	.word	0x0801acb5
 801acd8:	0801acb5 	.word	0x0801acb5
 801acdc:	0801acb5 	.word	0x0801acb5
 801ace0:	0801acb5 	.word	0x0801acb5
 801ace4:	0801ad39 	.word	0x0801ad39
 801ace8:	0801acb5 	.word	0x0801acb5
 801acec:	0801acb5 	.word	0x0801acb5
 801acf0:	0801acb5 	.word	0x0801acb5
 801acf4:	0801acb5 	.word	0x0801acb5
 801acf8:	0801ae45 	.word	0x0801ae45
 801acfc:	0801ad69 	.word	0x0801ad69
 801ad00:	0801ae27 	.word	0x0801ae27
 801ad04:	0801acb5 	.word	0x0801acb5
 801ad08:	0801acb5 	.word	0x0801acb5
 801ad0c:	0801ae67 	.word	0x0801ae67
 801ad10:	0801acb5 	.word	0x0801acb5
 801ad14:	0801ad69 	.word	0x0801ad69
 801ad18:	0801acb5 	.word	0x0801acb5
 801ad1c:	0801acb5 	.word	0x0801acb5
 801ad20:	0801ae2f 	.word	0x0801ae2f
 801ad24:	680b      	ldr	r3, [r1, #0]
 801ad26:	1d1a      	adds	r2, r3, #4
 801ad28:	681b      	ldr	r3, [r3, #0]
 801ad2a:	600a      	str	r2, [r1, #0]
 801ad2c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 801ad30:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801ad34:	2301      	movs	r3, #1
 801ad36:	e0a3      	b.n	801ae80 <_printf_i+0x1f4>
 801ad38:	6825      	ldr	r5, [r4, #0]
 801ad3a:	6808      	ldr	r0, [r1, #0]
 801ad3c:	062e      	lsls	r6, r5, #24
 801ad3e:	f100 0304 	add.w	r3, r0, #4
 801ad42:	d50a      	bpl.n	801ad5a <_printf_i+0xce>
 801ad44:	6805      	ldr	r5, [r0, #0]
 801ad46:	600b      	str	r3, [r1, #0]
 801ad48:	2d00      	cmp	r5, #0
 801ad4a:	da03      	bge.n	801ad54 <_printf_i+0xc8>
 801ad4c:	232d      	movs	r3, #45	; 0x2d
 801ad4e:	426d      	negs	r5, r5
 801ad50:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801ad54:	485e      	ldr	r0, [pc, #376]	; (801aed0 <_printf_i+0x244>)
 801ad56:	230a      	movs	r3, #10
 801ad58:	e019      	b.n	801ad8e <_printf_i+0x102>
 801ad5a:	f015 0f40 	tst.w	r5, #64	; 0x40
 801ad5e:	6805      	ldr	r5, [r0, #0]
 801ad60:	600b      	str	r3, [r1, #0]
 801ad62:	bf18      	it	ne
 801ad64:	b22d      	sxthne	r5, r5
 801ad66:	e7ef      	b.n	801ad48 <_printf_i+0xbc>
 801ad68:	680b      	ldr	r3, [r1, #0]
 801ad6a:	6825      	ldr	r5, [r4, #0]
 801ad6c:	1d18      	adds	r0, r3, #4
 801ad6e:	6008      	str	r0, [r1, #0]
 801ad70:	0628      	lsls	r0, r5, #24
 801ad72:	d501      	bpl.n	801ad78 <_printf_i+0xec>
 801ad74:	681d      	ldr	r5, [r3, #0]
 801ad76:	e002      	b.n	801ad7e <_printf_i+0xf2>
 801ad78:	0669      	lsls	r1, r5, #25
 801ad7a:	d5fb      	bpl.n	801ad74 <_printf_i+0xe8>
 801ad7c:	881d      	ldrh	r5, [r3, #0]
 801ad7e:	4854      	ldr	r0, [pc, #336]	; (801aed0 <_printf_i+0x244>)
 801ad80:	2f6f      	cmp	r7, #111	; 0x6f
 801ad82:	bf0c      	ite	eq
 801ad84:	2308      	moveq	r3, #8
 801ad86:	230a      	movne	r3, #10
 801ad88:	2100      	movs	r1, #0
 801ad8a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801ad8e:	6866      	ldr	r6, [r4, #4]
 801ad90:	60a6      	str	r6, [r4, #8]
 801ad92:	2e00      	cmp	r6, #0
 801ad94:	bfa2      	ittt	ge
 801ad96:	6821      	ldrge	r1, [r4, #0]
 801ad98:	f021 0104 	bicge.w	r1, r1, #4
 801ad9c:	6021      	strge	r1, [r4, #0]
 801ad9e:	b90d      	cbnz	r5, 801ada4 <_printf_i+0x118>
 801ada0:	2e00      	cmp	r6, #0
 801ada2:	d04d      	beq.n	801ae40 <_printf_i+0x1b4>
 801ada4:	4616      	mov	r6, r2
 801ada6:	fbb5 f1f3 	udiv	r1, r5, r3
 801adaa:	fb03 5711 	mls	r7, r3, r1, r5
 801adae:	5dc7      	ldrb	r7, [r0, r7]
 801adb0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801adb4:	462f      	mov	r7, r5
 801adb6:	42bb      	cmp	r3, r7
 801adb8:	460d      	mov	r5, r1
 801adba:	d9f4      	bls.n	801ada6 <_printf_i+0x11a>
 801adbc:	2b08      	cmp	r3, #8
 801adbe:	d10b      	bne.n	801add8 <_printf_i+0x14c>
 801adc0:	6823      	ldr	r3, [r4, #0]
 801adc2:	07df      	lsls	r7, r3, #31
 801adc4:	d508      	bpl.n	801add8 <_printf_i+0x14c>
 801adc6:	6923      	ldr	r3, [r4, #16]
 801adc8:	6861      	ldr	r1, [r4, #4]
 801adca:	4299      	cmp	r1, r3
 801adcc:	bfde      	ittt	le
 801adce:	2330      	movle	r3, #48	; 0x30
 801add0:	f806 3c01 	strble.w	r3, [r6, #-1]
 801add4:	f106 36ff 	addle.w	r6, r6, #4294967295
 801add8:	1b92      	subs	r2, r2, r6
 801adda:	6122      	str	r2, [r4, #16]
 801addc:	f8cd a000 	str.w	sl, [sp]
 801ade0:	464b      	mov	r3, r9
 801ade2:	aa03      	add	r2, sp, #12
 801ade4:	4621      	mov	r1, r4
 801ade6:	4640      	mov	r0, r8
 801ade8:	f7ff fee2 	bl	801abb0 <_printf_common>
 801adec:	3001      	adds	r0, #1
 801adee:	d14c      	bne.n	801ae8a <_printf_i+0x1fe>
 801adf0:	f04f 30ff 	mov.w	r0, #4294967295
 801adf4:	b004      	add	sp, #16
 801adf6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801adfa:	4835      	ldr	r0, [pc, #212]	; (801aed0 <_printf_i+0x244>)
 801adfc:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 801ae00:	6823      	ldr	r3, [r4, #0]
 801ae02:	680e      	ldr	r6, [r1, #0]
 801ae04:	061f      	lsls	r7, r3, #24
 801ae06:	f856 5b04 	ldr.w	r5, [r6], #4
 801ae0a:	600e      	str	r6, [r1, #0]
 801ae0c:	d514      	bpl.n	801ae38 <_printf_i+0x1ac>
 801ae0e:	07d9      	lsls	r1, r3, #31
 801ae10:	bf44      	itt	mi
 801ae12:	f043 0320 	orrmi.w	r3, r3, #32
 801ae16:	6023      	strmi	r3, [r4, #0]
 801ae18:	b91d      	cbnz	r5, 801ae22 <_printf_i+0x196>
 801ae1a:	6823      	ldr	r3, [r4, #0]
 801ae1c:	f023 0320 	bic.w	r3, r3, #32
 801ae20:	6023      	str	r3, [r4, #0]
 801ae22:	2310      	movs	r3, #16
 801ae24:	e7b0      	b.n	801ad88 <_printf_i+0xfc>
 801ae26:	6823      	ldr	r3, [r4, #0]
 801ae28:	f043 0320 	orr.w	r3, r3, #32
 801ae2c:	6023      	str	r3, [r4, #0]
 801ae2e:	2378      	movs	r3, #120	; 0x78
 801ae30:	4828      	ldr	r0, [pc, #160]	; (801aed4 <_printf_i+0x248>)
 801ae32:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801ae36:	e7e3      	b.n	801ae00 <_printf_i+0x174>
 801ae38:	065e      	lsls	r6, r3, #25
 801ae3a:	bf48      	it	mi
 801ae3c:	b2ad      	uxthmi	r5, r5
 801ae3e:	e7e6      	b.n	801ae0e <_printf_i+0x182>
 801ae40:	4616      	mov	r6, r2
 801ae42:	e7bb      	b.n	801adbc <_printf_i+0x130>
 801ae44:	680b      	ldr	r3, [r1, #0]
 801ae46:	6826      	ldr	r6, [r4, #0]
 801ae48:	6960      	ldr	r0, [r4, #20]
 801ae4a:	1d1d      	adds	r5, r3, #4
 801ae4c:	600d      	str	r5, [r1, #0]
 801ae4e:	0635      	lsls	r5, r6, #24
 801ae50:	681b      	ldr	r3, [r3, #0]
 801ae52:	d501      	bpl.n	801ae58 <_printf_i+0x1cc>
 801ae54:	6018      	str	r0, [r3, #0]
 801ae56:	e002      	b.n	801ae5e <_printf_i+0x1d2>
 801ae58:	0671      	lsls	r1, r6, #25
 801ae5a:	d5fb      	bpl.n	801ae54 <_printf_i+0x1c8>
 801ae5c:	8018      	strh	r0, [r3, #0]
 801ae5e:	2300      	movs	r3, #0
 801ae60:	6123      	str	r3, [r4, #16]
 801ae62:	4616      	mov	r6, r2
 801ae64:	e7ba      	b.n	801addc <_printf_i+0x150>
 801ae66:	680b      	ldr	r3, [r1, #0]
 801ae68:	1d1a      	adds	r2, r3, #4
 801ae6a:	600a      	str	r2, [r1, #0]
 801ae6c:	681e      	ldr	r6, [r3, #0]
 801ae6e:	6862      	ldr	r2, [r4, #4]
 801ae70:	2100      	movs	r1, #0
 801ae72:	4630      	mov	r0, r6
 801ae74:	f7e5 f9ac 	bl	80001d0 <memchr>
 801ae78:	b108      	cbz	r0, 801ae7e <_printf_i+0x1f2>
 801ae7a:	1b80      	subs	r0, r0, r6
 801ae7c:	6060      	str	r0, [r4, #4]
 801ae7e:	6863      	ldr	r3, [r4, #4]
 801ae80:	6123      	str	r3, [r4, #16]
 801ae82:	2300      	movs	r3, #0
 801ae84:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801ae88:	e7a8      	b.n	801addc <_printf_i+0x150>
 801ae8a:	6923      	ldr	r3, [r4, #16]
 801ae8c:	4632      	mov	r2, r6
 801ae8e:	4649      	mov	r1, r9
 801ae90:	4640      	mov	r0, r8
 801ae92:	47d0      	blx	sl
 801ae94:	3001      	adds	r0, #1
 801ae96:	d0ab      	beq.n	801adf0 <_printf_i+0x164>
 801ae98:	6823      	ldr	r3, [r4, #0]
 801ae9a:	079b      	lsls	r3, r3, #30
 801ae9c:	d413      	bmi.n	801aec6 <_printf_i+0x23a>
 801ae9e:	68e0      	ldr	r0, [r4, #12]
 801aea0:	9b03      	ldr	r3, [sp, #12]
 801aea2:	4298      	cmp	r0, r3
 801aea4:	bfb8      	it	lt
 801aea6:	4618      	movlt	r0, r3
 801aea8:	e7a4      	b.n	801adf4 <_printf_i+0x168>
 801aeaa:	2301      	movs	r3, #1
 801aeac:	4632      	mov	r2, r6
 801aeae:	4649      	mov	r1, r9
 801aeb0:	4640      	mov	r0, r8
 801aeb2:	47d0      	blx	sl
 801aeb4:	3001      	adds	r0, #1
 801aeb6:	d09b      	beq.n	801adf0 <_printf_i+0x164>
 801aeb8:	3501      	adds	r5, #1
 801aeba:	68e3      	ldr	r3, [r4, #12]
 801aebc:	9903      	ldr	r1, [sp, #12]
 801aebe:	1a5b      	subs	r3, r3, r1
 801aec0:	42ab      	cmp	r3, r5
 801aec2:	dcf2      	bgt.n	801aeaa <_printf_i+0x21e>
 801aec4:	e7eb      	b.n	801ae9e <_printf_i+0x212>
 801aec6:	2500      	movs	r5, #0
 801aec8:	f104 0619 	add.w	r6, r4, #25
 801aecc:	e7f5      	b.n	801aeba <_printf_i+0x22e>
 801aece:	bf00      	nop
 801aed0:	08094e79 	.word	0x08094e79
 801aed4:	08094e8a 	.word	0x08094e8a

0801aed8 <_putc_r>:
 801aed8:	b570      	push	{r4, r5, r6, lr}
 801aeda:	460d      	mov	r5, r1
 801aedc:	4614      	mov	r4, r2
 801aede:	4606      	mov	r6, r0
 801aee0:	b118      	cbz	r0, 801aeea <_putc_r+0x12>
 801aee2:	6983      	ldr	r3, [r0, #24]
 801aee4:	b90b      	cbnz	r3, 801aeea <_putc_r+0x12>
 801aee6:	f7ff fbe7 	bl	801a6b8 <__sinit>
 801aeea:	4b1c      	ldr	r3, [pc, #112]	; (801af5c <_putc_r+0x84>)
 801aeec:	429c      	cmp	r4, r3
 801aeee:	d124      	bne.n	801af3a <_putc_r+0x62>
 801aef0:	6874      	ldr	r4, [r6, #4]
 801aef2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801aef4:	07d8      	lsls	r0, r3, #31
 801aef6:	d405      	bmi.n	801af04 <_putc_r+0x2c>
 801aef8:	89a3      	ldrh	r3, [r4, #12]
 801aefa:	0599      	lsls	r1, r3, #22
 801aefc:	d402      	bmi.n	801af04 <_putc_r+0x2c>
 801aefe:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801af00:	f7ff fc8a 	bl	801a818 <__retarget_lock_acquire_recursive>
 801af04:	68a3      	ldr	r3, [r4, #8]
 801af06:	3b01      	subs	r3, #1
 801af08:	2b00      	cmp	r3, #0
 801af0a:	60a3      	str	r3, [r4, #8]
 801af0c:	da05      	bge.n	801af1a <_putc_r+0x42>
 801af0e:	69a2      	ldr	r2, [r4, #24]
 801af10:	4293      	cmp	r3, r2
 801af12:	db1c      	blt.n	801af4e <_putc_r+0x76>
 801af14:	b2eb      	uxtb	r3, r5
 801af16:	2b0a      	cmp	r3, #10
 801af18:	d019      	beq.n	801af4e <_putc_r+0x76>
 801af1a:	6823      	ldr	r3, [r4, #0]
 801af1c:	1c5a      	adds	r2, r3, #1
 801af1e:	6022      	str	r2, [r4, #0]
 801af20:	701d      	strb	r5, [r3, #0]
 801af22:	b2ed      	uxtb	r5, r5
 801af24:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801af26:	07da      	lsls	r2, r3, #31
 801af28:	d405      	bmi.n	801af36 <_putc_r+0x5e>
 801af2a:	89a3      	ldrh	r3, [r4, #12]
 801af2c:	059b      	lsls	r3, r3, #22
 801af2e:	d402      	bmi.n	801af36 <_putc_r+0x5e>
 801af30:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801af32:	f7ff fc72 	bl	801a81a <__retarget_lock_release_recursive>
 801af36:	4628      	mov	r0, r5
 801af38:	bd70      	pop	{r4, r5, r6, pc}
 801af3a:	4b09      	ldr	r3, [pc, #36]	; (801af60 <_putc_r+0x88>)
 801af3c:	429c      	cmp	r4, r3
 801af3e:	d101      	bne.n	801af44 <_putc_r+0x6c>
 801af40:	68b4      	ldr	r4, [r6, #8]
 801af42:	e7d6      	b.n	801aef2 <_putc_r+0x1a>
 801af44:	4b07      	ldr	r3, [pc, #28]	; (801af64 <_putc_r+0x8c>)
 801af46:	429c      	cmp	r4, r3
 801af48:	bf08      	it	eq
 801af4a:	68f4      	ldreq	r4, [r6, #12]
 801af4c:	e7d1      	b.n	801aef2 <_putc_r+0x1a>
 801af4e:	4629      	mov	r1, r5
 801af50:	4622      	mov	r2, r4
 801af52:	4630      	mov	r0, r6
 801af54:	f7ff f9b8 	bl	801a2c8 <__swbuf_r>
 801af58:	4605      	mov	r5, r0
 801af5a:	e7e3      	b.n	801af24 <_putc_r+0x4c>
 801af5c:	08094e28 	.word	0x08094e28
 801af60:	08094e48 	.word	0x08094e48
 801af64:	08094e08 	.word	0x08094e08

0801af68 <__sread>:
 801af68:	b510      	push	{r4, lr}
 801af6a:	460c      	mov	r4, r1
 801af6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801af70:	f000 f89c 	bl	801b0ac <_read_r>
 801af74:	2800      	cmp	r0, #0
 801af76:	bfab      	itete	ge
 801af78:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801af7a:	89a3      	ldrhlt	r3, [r4, #12]
 801af7c:	181b      	addge	r3, r3, r0
 801af7e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801af82:	bfac      	ite	ge
 801af84:	6563      	strge	r3, [r4, #84]	; 0x54
 801af86:	81a3      	strhlt	r3, [r4, #12]
 801af88:	bd10      	pop	{r4, pc}

0801af8a <__swrite>:
 801af8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801af8e:	461f      	mov	r7, r3
 801af90:	898b      	ldrh	r3, [r1, #12]
 801af92:	05db      	lsls	r3, r3, #23
 801af94:	4605      	mov	r5, r0
 801af96:	460c      	mov	r4, r1
 801af98:	4616      	mov	r6, r2
 801af9a:	d505      	bpl.n	801afa8 <__swrite+0x1e>
 801af9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801afa0:	2302      	movs	r3, #2
 801afa2:	2200      	movs	r2, #0
 801afa4:	f000 f870 	bl	801b088 <_lseek_r>
 801afa8:	89a3      	ldrh	r3, [r4, #12]
 801afaa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801afae:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801afb2:	81a3      	strh	r3, [r4, #12]
 801afb4:	4632      	mov	r2, r6
 801afb6:	463b      	mov	r3, r7
 801afb8:	4628      	mov	r0, r5
 801afba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801afbe:	f000 b817 	b.w	801aff0 <_write_r>

0801afc2 <__sseek>:
 801afc2:	b510      	push	{r4, lr}
 801afc4:	460c      	mov	r4, r1
 801afc6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801afca:	f000 f85d 	bl	801b088 <_lseek_r>
 801afce:	1c43      	adds	r3, r0, #1
 801afd0:	89a3      	ldrh	r3, [r4, #12]
 801afd2:	bf15      	itete	ne
 801afd4:	6560      	strne	r0, [r4, #84]	; 0x54
 801afd6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801afda:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801afde:	81a3      	strheq	r3, [r4, #12]
 801afe0:	bf18      	it	ne
 801afe2:	81a3      	strhne	r3, [r4, #12]
 801afe4:	bd10      	pop	{r4, pc}

0801afe6 <__sclose>:
 801afe6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801afea:	f000 b81b 	b.w	801b024 <_close_r>
	...

0801aff0 <_write_r>:
 801aff0:	b538      	push	{r3, r4, r5, lr}
 801aff2:	4d07      	ldr	r5, [pc, #28]	; (801b010 <_write_r+0x20>)
 801aff4:	4604      	mov	r4, r0
 801aff6:	4608      	mov	r0, r1
 801aff8:	4611      	mov	r1, r2
 801affa:	2200      	movs	r2, #0
 801affc:	602a      	str	r2, [r5, #0]
 801affe:	461a      	mov	r2, r3
 801b000:	f7e7 f851 	bl	80020a6 <_write>
 801b004:	1c43      	adds	r3, r0, #1
 801b006:	d102      	bne.n	801b00e <_write_r+0x1e>
 801b008:	682b      	ldr	r3, [r5, #0]
 801b00a:	b103      	cbz	r3, 801b00e <_write_r+0x1e>
 801b00c:	6023      	str	r3, [r4, #0]
 801b00e:	bd38      	pop	{r3, r4, r5, pc}
 801b010:	2001c380 	.word	0x2001c380

0801b014 <abort>:
 801b014:	b508      	push	{r3, lr}
 801b016:	2006      	movs	r0, #6
 801b018:	f000 f882 	bl	801b120 <raise>
 801b01c:	2001      	movs	r0, #1
 801b01e:	f7e7 f81b 	bl	8002058 <_exit>
	...

0801b024 <_close_r>:
 801b024:	b538      	push	{r3, r4, r5, lr}
 801b026:	4d06      	ldr	r5, [pc, #24]	; (801b040 <_close_r+0x1c>)
 801b028:	2300      	movs	r3, #0
 801b02a:	4604      	mov	r4, r0
 801b02c:	4608      	mov	r0, r1
 801b02e:	602b      	str	r3, [r5, #0]
 801b030:	f7e7 f855 	bl	80020de <_close>
 801b034:	1c43      	adds	r3, r0, #1
 801b036:	d102      	bne.n	801b03e <_close_r+0x1a>
 801b038:	682b      	ldr	r3, [r5, #0]
 801b03a:	b103      	cbz	r3, 801b03e <_close_r+0x1a>
 801b03c:	6023      	str	r3, [r4, #0]
 801b03e:	bd38      	pop	{r3, r4, r5, pc}
 801b040:	2001c380 	.word	0x2001c380

0801b044 <_fstat_r>:
 801b044:	b538      	push	{r3, r4, r5, lr}
 801b046:	4d07      	ldr	r5, [pc, #28]	; (801b064 <_fstat_r+0x20>)
 801b048:	2300      	movs	r3, #0
 801b04a:	4604      	mov	r4, r0
 801b04c:	4608      	mov	r0, r1
 801b04e:	4611      	mov	r1, r2
 801b050:	602b      	str	r3, [r5, #0]
 801b052:	f7e7 f850 	bl	80020f6 <_fstat>
 801b056:	1c43      	adds	r3, r0, #1
 801b058:	d102      	bne.n	801b060 <_fstat_r+0x1c>
 801b05a:	682b      	ldr	r3, [r5, #0]
 801b05c:	b103      	cbz	r3, 801b060 <_fstat_r+0x1c>
 801b05e:	6023      	str	r3, [r4, #0]
 801b060:	bd38      	pop	{r3, r4, r5, pc}
 801b062:	bf00      	nop
 801b064:	2001c380 	.word	0x2001c380

0801b068 <_isatty_r>:
 801b068:	b538      	push	{r3, r4, r5, lr}
 801b06a:	4d06      	ldr	r5, [pc, #24]	; (801b084 <_isatty_r+0x1c>)
 801b06c:	2300      	movs	r3, #0
 801b06e:	4604      	mov	r4, r0
 801b070:	4608      	mov	r0, r1
 801b072:	602b      	str	r3, [r5, #0]
 801b074:	f7e7 f84f 	bl	8002116 <_isatty>
 801b078:	1c43      	adds	r3, r0, #1
 801b07a:	d102      	bne.n	801b082 <_isatty_r+0x1a>
 801b07c:	682b      	ldr	r3, [r5, #0]
 801b07e:	b103      	cbz	r3, 801b082 <_isatty_r+0x1a>
 801b080:	6023      	str	r3, [r4, #0]
 801b082:	bd38      	pop	{r3, r4, r5, pc}
 801b084:	2001c380 	.word	0x2001c380

0801b088 <_lseek_r>:
 801b088:	b538      	push	{r3, r4, r5, lr}
 801b08a:	4d07      	ldr	r5, [pc, #28]	; (801b0a8 <_lseek_r+0x20>)
 801b08c:	4604      	mov	r4, r0
 801b08e:	4608      	mov	r0, r1
 801b090:	4611      	mov	r1, r2
 801b092:	2200      	movs	r2, #0
 801b094:	602a      	str	r2, [r5, #0]
 801b096:	461a      	mov	r2, r3
 801b098:	f7e7 f848 	bl	800212c <_lseek>
 801b09c:	1c43      	adds	r3, r0, #1
 801b09e:	d102      	bne.n	801b0a6 <_lseek_r+0x1e>
 801b0a0:	682b      	ldr	r3, [r5, #0]
 801b0a2:	b103      	cbz	r3, 801b0a6 <_lseek_r+0x1e>
 801b0a4:	6023      	str	r3, [r4, #0]
 801b0a6:	bd38      	pop	{r3, r4, r5, pc}
 801b0a8:	2001c380 	.word	0x2001c380

0801b0ac <_read_r>:
 801b0ac:	b538      	push	{r3, r4, r5, lr}
 801b0ae:	4d07      	ldr	r5, [pc, #28]	; (801b0cc <_read_r+0x20>)
 801b0b0:	4604      	mov	r4, r0
 801b0b2:	4608      	mov	r0, r1
 801b0b4:	4611      	mov	r1, r2
 801b0b6:	2200      	movs	r2, #0
 801b0b8:	602a      	str	r2, [r5, #0]
 801b0ba:	461a      	mov	r2, r3
 801b0bc:	f7e6 ffd6 	bl	800206c <_read>
 801b0c0:	1c43      	adds	r3, r0, #1
 801b0c2:	d102      	bne.n	801b0ca <_read_r+0x1e>
 801b0c4:	682b      	ldr	r3, [r5, #0]
 801b0c6:	b103      	cbz	r3, 801b0ca <_read_r+0x1e>
 801b0c8:	6023      	str	r3, [r4, #0]
 801b0ca:	bd38      	pop	{r3, r4, r5, pc}
 801b0cc:	2001c380 	.word	0x2001c380

0801b0d0 <_raise_r>:
 801b0d0:	291f      	cmp	r1, #31
 801b0d2:	b538      	push	{r3, r4, r5, lr}
 801b0d4:	4604      	mov	r4, r0
 801b0d6:	460d      	mov	r5, r1
 801b0d8:	d904      	bls.n	801b0e4 <_raise_r+0x14>
 801b0da:	2316      	movs	r3, #22
 801b0dc:	6003      	str	r3, [r0, #0]
 801b0de:	f04f 30ff 	mov.w	r0, #4294967295
 801b0e2:	bd38      	pop	{r3, r4, r5, pc}
 801b0e4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801b0e6:	b112      	cbz	r2, 801b0ee <_raise_r+0x1e>
 801b0e8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801b0ec:	b94b      	cbnz	r3, 801b102 <_raise_r+0x32>
 801b0ee:	4620      	mov	r0, r4
 801b0f0:	f000 f830 	bl	801b154 <_getpid_r>
 801b0f4:	462a      	mov	r2, r5
 801b0f6:	4601      	mov	r1, r0
 801b0f8:	4620      	mov	r0, r4
 801b0fa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801b0fe:	f000 b817 	b.w	801b130 <_kill_r>
 801b102:	2b01      	cmp	r3, #1
 801b104:	d00a      	beq.n	801b11c <_raise_r+0x4c>
 801b106:	1c59      	adds	r1, r3, #1
 801b108:	d103      	bne.n	801b112 <_raise_r+0x42>
 801b10a:	2316      	movs	r3, #22
 801b10c:	6003      	str	r3, [r0, #0]
 801b10e:	2001      	movs	r0, #1
 801b110:	e7e7      	b.n	801b0e2 <_raise_r+0x12>
 801b112:	2400      	movs	r4, #0
 801b114:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801b118:	4628      	mov	r0, r5
 801b11a:	4798      	blx	r3
 801b11c:	2000      	movs	r0, #0
 801b11e:	e7e0      	b.n	801b0e2 <_raise_r+0x12>

0801b120 <raise>:
 801b120:	4b02      	ldr	r3, [pc, #8]	; (801b12c <raise+0xc>)
 801b122:	4601      	mov	r1, r0
 801b124:	6818      	ldr	r0, [r3, #0]
 801b126:	f7ff bfd3 	b.w	801b0d0 <_raise_r>
 801b12a:	bf00      	nop
 801b12c:	200000b4 	.word	0x200000b4

0801b130 <_kill_r>:
 801b130:	b538      	push	{r3, r4, r5, lr}
 801b132:	4d07      	ldr	r5, [pc, #28]	; (801b150 <_kill_r+0x20>)
 801b134:	2300      	movs	r3, #0
 801b136:	4604      	mov	r4, r0
 801b138:	4608      	mov	r0, r1
 801b13a:	4611      	mov	r1, r2
 801b13c:	602b      	str	r3, [r5, #0]
 801b13e:	f7e6 ff79 	bl	8002034 <_kill>
 801b142:	1c43      	adds	r3, r0, #1
 801b144:	d102      	bne.n	801b14c <_kill_r+0x1c>
 801b146:	682b      	ldr	r3, [r5, #0]
 801b148:	b103      	cbz	r3, 801b14c <_kill_r+0x1c>
 801b14a:	6023      	str	r3, [r4, #0]
 801b14c:	bd38      	pop	{r3, r4, r5, pc}
 801b14e:	bf00      	nop
 801b150:	2001c380 	.word	0x2001c380

0801b154 <_getpid_r>:
 801b154:	f7e6 bf66 	b.w	8002024 <_getpid>

0801b158 <_init>:
 801b158:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b15a:	bf00      	nop
 801b15c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801b15e:	bc08      	pop	{r3}
 801b160:	469e      	mov	lr, r3
 801b162:	4770      	bx	lr

0801b164 <_fini>:
 801b164:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b166:	bf00      	nop
 801b168:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801b16a:	bc08      	pop	{r3}
 801b16c:	469e      	mov	lr, r3
 801b16e:	4770      	bx	lr
