[{"DBLP title": "Dynamic code mapping for limited local memory systems.", "DBLP authors": ["Seung Chul Jung", "Aviral Shrivastava", "Ke Bai"], "year": 2010, "doi": "https://doi.org/10.1109/ASAP.2010.5540773", "OA papers": [{"PaperId": "https://openalex.org/W2161445662", "PaperTitle": "Dynamic code mapping for limited local memory systems", "Year": 2010, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Arizona State University": 3.0}, "Authors": ["Seung chul Jung", "Aviral Shrivastava", "Ke Bai"]}]}, {"DBLP title": "Design of an Automatic Target Recognition algorithm on the IBM Cell Broadband Engine.", "DBLP authors": ["Weijia Che", "Karam S. Chatha"], "year": 2010, "doi": "https://doi.org/10.1109/ASAP.2010.5540770", "OA papers": [{"PaperId": "https://openalex.org/W2129640192", "PaperTitle": "Design of an Automatic Target Recognition algorithm on the IBM Cell Broadband Engine", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Arizona State University": 2.0}, "Authors": ["Weijia Che", "Karam S. Chatha"]}]}, {"DBLP title": "Highly efficient mapping of the Smith-Waterman algorithm on CUDA-compatible GPUs.", "DBLP authors": ["Keisuke Dohi", "Khaled Benkrid", "Cheng Ling", "Tsuyoshi Hamada", "Yuichiro Shibata"], "year": 2010, "doi": "https://doi.org/10.1109/ASAP.2010.5540796", "OA papers": [{"PaperId": "https://openalex.org/W2156140864", "PaperTitle": "Highly efficient mapping of the Smith-Waterman algorithm on CUDA-compatible GPUs", "Year": 2010, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Nagasaki University": 3.0, "University of Edinburgh": 2.0}, "Authors": ["Keisuke Dohi", "Khaled Benkridt", "Cheng Ling", "Tsuyoshi Hamada", "Yuichiro Shibata"]}]}, {"DBLP title": "ImpEDE: A multidimensional design-space exploration framework for biomedical-implant processors.", "DBLP authors": ["Dhara Dave", "Christos Strydis", "Georgi Gaydadjiev"], "year": 2010, "doi": "https://doi.org/10.1109/ASAP.2010.5540809", "OA papers": [{"PaperId": "https://openalex.org/W2109445673", "PaperTitle": "ImpEDE: A multidimensional design-space exploration framework for biomedical-implant processors", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Delft University of Technology": 3.0}, "Authors": ["Dhara Dave", "Christos Strydis", "Georgi Gaydadjiev"]}]}, {"DBLP title": "Design space exploration of parametric pipelined designs.", "DBLP authors": ["Adrien Le Masle", "Wayne Luk"], "year": 2010, "doi": "https://doi.org/10.1109/ASAP.2010.5540815", "OA papers": [{"PaperId": "https://openalex.org/W2123302990", "PaperTitle": "Design space exploration of parametric pipelined designs", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Imperial College London": 2.0}, "Authors": ["Adrien Le Masle", "Wayne Luk"]}]}, {"DBLP title": "Design space exploration for an embedded processor with flexible datapath interconnect.", "DBLP authors": ["Tung Thanh Hoang", "Ulf Jalmbrant", "Erik der Hagopian", "Kasyab P. Subramaniyan", "Magnus Sj\u00e4lander", "Per Larsson-Edefors"], "year": 2010, "doi": "https://doi.org/10.1109/ASAP.2010.5540812", "OA papers": [{"PaperId": "https://openalex.org/W2128469014", "PaperTitle": "Design space exploration for an embedded processor with flexible datapath interconnect", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Chalmers University of Technology": 6.0}, "Authors": ["Tung Hoang", "Ulf Jalmbrant", "Erik der Hagopian", "Kasyab P. Subramaniyan", "Magnus Sj\u00e4lander", "Per Larsson-Edefors"]}]}, {"DBLP title": "Using shared library interposing for transparent application acceleration in systems with heterogeneous hardware accelerators.", "DBLP authors": ["Tobias Beisel", "Manuel Niekamp", "Christian Plessl"], "year": 2010, "doi": "https://doi.org/10.1109/ASAP.2010.5540798", "OA papers": [{"PaperId": "https://openalex.org/W2102738413", "PaperTitle": "Using shared library interposing for transparent application acceleration in systems with heterogeneous hardware accelerators", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Paderborn University": 3.0}, "Authors": ["Tobias Beisel", "Manuel Niekamp", "Christian Plessl"]}]}, {"DBLP title": "Enhancing performance of network-on-chip architectures with millimeter-wave wireless interconnects.", "DBLP authors": ["Sujay Deb", "Amlan Ganguly", "Kevin Chang", "Partha Pratim Pande", "Benjamin Belzer", "Deuk Hyoun Heo"], "year": 2010, "doi": "https://doi.org/10.1109/ASAP.2010.5540799", "OA papers": [{"PaperId": "https://openalex.org/W2108331430", "PaperTitle": "Enhancing performance of network-on-chip architectures with millimeter-wave wireless interconnects", "Year": 2010, "CitationCount": 72, "EstimatedCitation": 72, "Affiliations": {"Washington State University": 6.0}, "Authors": ["Sujay Deb", "Amlan Ganguly", "Ke-Vin Chang", "Partha Pratim Pande", "Benjamin Beizer", "Deuk Heo"]}]}, {"DBLP title": "A Bayesian network-based framework with Constraint Satisfaction Problem (CSP) formulations for FPGA system design.", "DBLP authors": ["Amelia W. Azman", "Abbas Bigdeli", "Yasir Mohd-Mustafah", "Morteza Biglari-Abhari", "Brian C. Lovell"], "year": 2010, "doi": "https://doi.org/10.1109/ASAP.2010.5540784", "OA papers": [{"PaperId": "https://openalex.org/W2128295220", "PaperTitle": "A Bayesian network-based framework with Constraint Satisfaction Problem (CSP) formulations for FPGA system design", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Queensland": 4.0, "University of Auckland": 1.0}, "Authors": ["Amelia Wong Azman", "Abbas Bigdeli", "Yasir Mohd-Mustafah", "Morteza Biglari-Abhari", "Brian C. Lovell"]}]}, {"DBLP title": "An optimized NoC architecture for accelerating TSP kernels in breakpoint median problem.", "DBLP authors": ["Turbo Majumder", "Souradip Sarkar", "Partha Pratim Pande", "Ananth Kalyanaraman"], "year": 2010, "doi": "https://doi.org/10.1109/ASAP.2010.5540797", "OA papers": [{"PaperId": "https://openalex.org/W2108937578", "PaperTitle": "An optimized NoC architecture for accelerating TSP kernels in breakpoint median problem", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Washington State University": 4.0}, "Authors": ["Turbo Majumder", "Souradip Sarkar", "Partha Pratim Pande", "Ananth Kalyanaraman"]}]}, {"DBLP title": "A formal specification of fault-tolerance in prospecting asteroid mission with Reactive Autonomie Systems Framework.", "DBLP authors": ["Heng Kuang", "Olga Ormandjieva", "Stan Klasa", "Jamal Bentahar"], "year": 2010, "doi": "https://doi.org/10.1109/ASAP.2010.5540769", "OA papers": [{"PaperId": "https://openalex.org/W2169404216", "PaperTitle": "A formal specification of fault-tolerance in prospecting asteroid mission with Reactive Autonomie Systems Framework", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Concordia University": 4.0}, "Authors": ["Heng Kuang", "Olga Ormandjieva", "Stan Klasa", "Jamal Bentahar"]}]}, {"DBLP title": "Comparing the robustness of fault-tolerant enhancements when applied to lookup tables and random logic for nano-computing.", "DBLP authors": ["Yocheved Dotan", "Orgad Chen", "Gil Katz"], "year": 2010, "doi": "https://doi.org/10.1109/ASAP.2010.5540775", "OA papers": [{"PaperId": "https://openalex.org/W2104644014", "PaperTitle": "Comparing the robustness of fault-tolerant enhancements when applied to lookup tables and random logic for nano-computing", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Ruppin Academic Center": 3.0}, "Authors": ["Yocheved Dotan", "Orgad Chen", "Gil Katz"]}]}, {"DBLP title": "Dependability analysis of a countermeasure against fault attacks by means of laser shots onto a SRAM-based FPGA.", "DBLP authors": ["Gaetan Canivet", "Paolo Maistri", "R\u00e9gis Leveugle", "Fr\u00e9d\u00e9ric Valette", "Jessy Cl\u00e9di\u00e8re", "Marc Renaudin"], "year": 2010, "doi": "https://doi.org/10.1109/ASAP.2010.5540765", "OA papers": [{"PaperId": "https://openalex.org/W2148063504", "PaperTitle": "Dependability analysis of a countermeasure against fault attacks by means of laser shots onto a SRAM-based FPGA", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Techniques of Informatics and Microelectronics for Integrated Systems Architecture": 1.5, "Grenoble Institute of Technology": 1.5, "Direction G\u00e9n\u00e9rale de l'Armement": 1.0, "CEA LETI": 0.5, "Direction de la Recherche Technologique": 0.5, "Tiempo -110 Rue Blaise Pascal - 38330 Montbonnot Saint Martin- France": 1.0}, "Authors": ["G. Canivet", "Paolo Maistri", "Regis Leveugle", "F. Valette", "Jessy Cl\u00e9di\u00e8re", "Marc Renaudin"]}]}, {"DBLP title": "Modeling and synthesis of communication subsystems for loop accelerator pipelines.", "DBLP authors": ["Hritam Dutta", "Frank Hannig", "Moritz Schmid", "Joachim Keinert"], "year": 2010, "doi": "https://doi.org/10.1109/ASAP.2010.5540760", "OA papers": [{"PaperId": "https://openalex.org/W2136482843", "PaperTitle": "Modeling and synthesis of communication subsystems for loop accelerator pipelines", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Erlangen-Nuremberg": 3.0, "Fraunhofer Institute for Integrated Circuits": 1.0}, "Authors": ["Hritam Dutta", "Frank Hannig", "Moritz S. Schmid", "Joachim Keinert"]}]}, {"DBLP title": "Design of throughput-optimized arrays from recurrence abstractions.", "DBLP authors": ["Arpith C. Jacob", "Jeremy D. Buhler", "Roger D. Chamberlain"], "year": 2010, "doi": "https://doi.org/10.1109/ASAP.2010.5540753", "OA papers": [{"PaperId": "https://openalex.org/W2139092702", "PaperTitle": "Design of throughput-optimized arrays from recurrence abstractions", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Washington University in St. Louis": 3.0}, "Authors": ["Arpith C. Jacob", "Jeremy Buhler", "Roger D. Chamberlain"]}]}, {"DBLP title": "A C++-embedded Domain-Specific Language for programming the MORA soft processor array.", "DBLP authors": ["Wim Vanderbauwhede", "Martin Margala", "Sai Rahul Chalamalasetti", "Sohan Purohit"], "year": 2010, "doi": "https://doi.org/10.1109/ASAP.2010.5540750", "OA papers": [{"PaperId": "https://openalex.org/W2119736999", "PaperTitle": "A C&#x002B;&#x002B;-embedded Domain-Specific Language for programming the MORA soft processor array", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Glasgow": 1.0, "University of Massachusetts Lowell": 3.0}, "Authors": ["Wim Vanderbauwhede", "Martin Margala", "Sai Rahul Chalamalasetti", "Sunil Dutt Purohit"]}]}, {"DBLP title": "A forwarding-sensitive instruction scheduling approach to reduce register file constraints in VLIW architectures.", "DBLP authors": ["Guillermo Pay\u00e1 Vay\u00e1", "Javier Mart\u00edn-Langerwerf", "Holger Blume", "Peter Pirsch"], "year": 2010, "doi": "https://doi.org/10.1109/ASAP.2010.5541015", "OA papers": [{"PaperId": "https://openalex.org/W2149279796", "PaperTitle": "A forwarding-sensitive instruction scheduling approach to reduce register file constraints in VLIW architectures", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Leibniz University Hannover": 4.0}, "Authors": ["Guillermo Paya-Vaya", "Javier Mart\u00edn-Langerwerf", "Holger Blume", "Peter Pirsch"]}]}, {"DBLP title": "Dual-purpose custom instruction identification algorithm based on Particle Swarm Optimization.", "DBLP authors": ["Mehdi Kamal", "Neda Kazemian Amiri", "Arezoo Kamran", "Seyyed Alireza Hoseini", "Masoud Dehyadegari", "Hamid Noori"], "year": 2010, "doi": "https://doi.org/10.1109/ASAP.2010.5541012", "OA papers": [{"PaperId": "https://openalex.org/W2099704147", "PaperTitle": "Dual-purpose custom instruction identification algorithm based on Particle Swarm Optimization", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Tehran": 6.0}, "Authors": ["Mehdi Kamal", "Neda Amiri", "Arezoo Kamran", "Seyyed Morteza Hoseini", "Masoud Dehyadegari", "Hamid Noori"]}]}, {"DBLP title": "Combined scheduling and instruction selection for processors with reconfigurable cell fabric.", "DBLP authors": ["Antoine Floch", "Christophe Wolinski", "Krzysztof Kuchcinski"], "year": 2010, "doi": "https://doi.org/10.1109/ASAP.2010.5540997", "OA papers": [{"PaperId": "https://openalex.org/W2144206556", "PaperTitle": "Combined scheduling and instruction selection for processors with reconfigurable cell fabric", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Rennes I, IRISA, INRIA, France#TAB#": 2.0, "Lund University": 1.0}, "Authors": ["Antoine Floch", "Christophe Wolinski", "Krzysztof Kuchcinski"]}]}, {"DBLP title": "Completeness of automatically generated instruction selectors.", "DBLP authors": ["Florian Brandner"], "year": 2010, "doi": "https://doi.org/10.1109/ASAP.2010.5540994", "OA papers": [{"PaperId": "https://openalex.org/W2119166113", "PaperTitle": "Completeness of automatically generated instruction selectors", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"\u00c9cole Normale Sup\u00e9rieure de Lyon": 0.5, "French Institute for Research in Computer Science and Automation": 0.5}, "Authors": ["Florian Brandner"]}]}, {"DBLP title": "Implementation of binary edwards curves for very-constrained devices.", "DBLP authors": ["\u00dcnal Ko\u00e7abas", "Junfeng Fan", "Ingrid Verbauwhede"], "year": 2010, "doi": "https://doi.org/10.1109/ASAP.2010.5541003", "OA papers": [{"PaperId": "https://openalex.org/W2106776162", "PaperTitle": "Implementation of binary edwards curves for very-constrained devices", "Year": 2010, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"KU Leuven": 3.0}, "Authors": ["Unal Kocabas", "Junfeng Fan", "Ingrid Verbauwhede"]}]}, {"DBLP title": "Elliptic Curve point multiplication on GPUs.", "DBLP authors": ["Samuel Antao", "Jean-Claude Bajard", "Leonel Sousa"], "year": 2010, "doi": "https://doi.org/10.1109/ASAP.2010.5541000", "OA papers": [{"PaperId": "https://openalex.org/W2138878395", "PaperTitle": "Elliptic Curve point multiplication on GPUs", "Year": 2010, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento": 1.0, "University of Lisbon": 1.0, "Sorbonne University": 0.5, "Laboratoire de Recherche en Informatique de Paris 6": 0.5}, "Authors": ["Samuel Antao", "Jean-Claude Bajard", "Leonel Sousa"]}]}, {"DBLP title": "Newton-Raphson algorithms for floating-point division using an FMA.", "DBLP authors": ["Nicolas Louvet", "Jean-Michel Muller", "Adrien Panhaleux"], "year": 2010, "doi": "https://doi.org/10.1109/ASAP.2010.5540948", "OA papers": [{"PaperId": "https://openalex.org/W2147922436", "PaperTitle": "Newton-Raphson algorithms for floating-point division using an FMA", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"\u00c9cole Normale Sup\u00e9rieure de Lyon": 1.0, "University of Lyon System": 1.5, "French Institute for Research in Computer Science and Automation": 0.5}, "Authors": ["Nicolas Louvet", "Jean-Michel Muller", "Adrien Panhaleux"]}]}, {"DBLP title": "An FPGA-specific algorithm for direct generation of multi-variate Gaussian random numbers.", "DBLP authors": ["David B. Thomas", "Wayne Luk"], "year": 2010, "doi": "https://doi.org/10.1109/ASAP.2010.5541005", "OA papers": [{"PaperId": "https://openalex.org/W2161256043", "PaperTitle": "An FPGA-specific algorithm for direct generation of multi-variate Gaussian random numbers", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Imperial College London": 2.0}, "Authors": ["David Thomas", "Wayne Luk"]}]}, {"DBLP title": "Automatic generation of polynomial-based hardware architectures for function evaluation.", "DBLP authors": ["Florent de Dinechin", "Mioara Joldes", "Bogdan Pasca"], "year": 2010, "doi": "https://doi.org/10.1109/ASAP.2010.5540952", "OA papers": [{"PaperId": "https://openalex.org/W2107166538", "PaperTitle": "Automatic generation of polynomial-based hardware architectures for function evaluation", "Year": 2010, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"University of Lyon System": 3.0}, "Authors": ["Florent de Dinechin", "Mioara Joldes", "Bogdan Pasca"]}]}, {"DBLP title": "A fully-overlapped multi-mode QC-LDPC decoder architecture for mobile WiMAX applications.", "DBLP authors": ["Bo Xiang", "Dan Bao", "Shuangqu Huang", "Xiaoyang Zeng"], "year": 2010, "doi": "https://doi.org/10.1109/ASAP.2010.5540958", "OA papers": [{"PaperId": "https://openalex.org/W2153072734", "PaperTitle": "A fully-overlapped multi-mode QC-LDPC decoder architecture for mobile WiMAX applications", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Fudan University": 4.0}, "Authors": ["Bo Xiang", "Dan Bao", "Shuangqu Huang", "Xiaoyang Zeng"]}]}, {"DBLP title": "High parallel variation Banyan network based permutation network for reconfigurable LDPC decoder.", "DBLP authors": ["Xiao Peng", "Zhixiang Chen", "Xiongxin Zhao", "Fumiaki Maehara", "Satoshi Goto"], "year": 2010, "doi": "https://doi.org/10.1109/ASAP.2010.5540964", "OA papers": [{"PaperId": "https://openalex.org/W2112229728", "PaperTitle": "High parallel variation Banyan network based permutation network for reconfigurable LDPC decoder", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Waseda University": 5.0}, "Authors": ["Xiao Peng", "Zhixiang Chen", "Xiongxin Zhao", "Fumiaki Maehara", "Satoshi Goto"]}]}, {"DBLP title": "A high efficient memory architecture for H.264/AVC motion compensation.", "DBLP authors": ["Chunshu Li", "Kai Huang", "Xiaolang Yan", "Jiong Feng", "De Ma", "Haitong Ge"], "year": 2010, "doi": "https://doi.org/10.1109/ASAP.2010.5540963", "OA papers": [{"PaperId": "https://openalex.org/W2098895068", "PaperTitle": "A high efficient memory architecture for H.264/AVC motion compensation", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Zhejiang Province Institute of Architectural Design and Research": 1.5, "Zhejiang University": 1.5, "Soc Design Group, C-sky Microsystem Corporation, Hangzhou, China": 3.0}, "Authors": ["Chunshu Li", "Kai Huang", "Xiaolang Yan", "Jiong Feng", "De-Yun Ma", "Haitong Ge"]}]}, {"DBLP title": "FPGA-based lossless compressors of floating-point data streams to enhance memory bandwidth.", "DBLP authors": ["Kazuya Katahira", "Kentaro Sano", "Satoru Yamamoto"], "year": 2010, "doi": "https://doi.org/10.1109/ASAP.2010.5540973", "OA papers": [{"PaperId": "https://openalex.org/W2110659007", "PaperTitle": "FPGA-based lossless compressors of floating-point data streams to enhance memory bandwidth", "Year": 2010, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Tohoku University": 3.0}, "Authors": ["Kazuya Katahira", "Kentaro Sano", "Satoru Yamamoto"]}]}, {"DBLP title": "Power dissipation challenges in multicore floating-point units.", "DBLP authors": ["Wei Liu", "Alberto Nannarelli"], "year": 2010, "doi": "https://doi.org/10.1109/ASAP.2010.5540986", "OA papers": [{"PaperId": "https://openalex.org/W2167592834", "PaperTitle": "Power dissipation challenges in multicore floating-point units", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Technical University of Denmark": 2.0}, "Authors": ["Wei Liu", "Alberto Nannarelli"]}]}, {"DBLP title": "On energy efficiency of reconfigurable systems with run-time partial reconfiguration.", "DBLP authors": ["Shaoshan Liu", "Richard Neil Pittman", "Alessandro Form", "Jean-Luc Gaudiot"], "year": 2010, "doi": "https://doi.org/10.1109/ASAP.2010.5540985", "OA papers": [{"PaperId": "https://openalex.org/W2117170259", "PaperTitle": "On energy efficiency of reconfigurable systems with run-time partial reconfiguration", "Year": 2010, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of California, Irvine": 2.0, "Microsoft (United States)": 2.0}, "Authors": ["Shaoshan Liu", "Richard Neil Pittman", "Alessandro Form", "Jean-Luc Gaudiot"]}]}, {"DBLP title": "A GALS FFT processor with clock modulation for low-EMI applications.", "DBLP authors": ["Xin Fan", "Milos Krstic", "Christoph Wolf", "Eckhard Grass"], "year": 2010, "doi": "https://doi.org/10.1109/ASAP.2010.5541014", "OA papers": [{"PaperId": "https://openalex.org/W2102742603", "PaperTitle": "A GALS FFT processor with clock modulation for low-EMI applications", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Innovations for High Performance Microelectronics": 4.0}, "Authors": ["Xin Fan", "Milos Krstic", "Christoph Wolf", "Eckhard Grass"]}]}, {"DBLP title": "Hardware-assisted middleware: Acceleration of garbage collection operations.", "DBLP authors": ["Jie Tang", "Shaoshan Liu", "Zhimin Gu", "Xiao-Feng Li", "Jean-Luc Gaudiot"], "year": 2010, "doi": "https://doi.org/10.1109/ASAP.2010.5541011", "OA papers": [{"PaperId": "https://openalex.org/W2168242741", "PaperTitle": "Hardware-assisted middleware: Acceleration of garbage collection operations", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of California, Irvine": 2.5, "Beijing Institute of Technology": 1.5, "Intel China Res. Center, Beijing": 1.0}, "Authors": ["Jie Tang", "Shaoshan Liu", "Zhimin Gu", "Xiaofeng Li", "Jean-Luc Gaudiot"]}]}, {"DBLP title": "Flexible hardware/software co-design for scalable elliptic curve cryptography for low-resource applications.", "DBLP authors": ["Mohamed N. Hassan", "Mohammed Benaissa", "Anastasios Kanakis"], "year": 2010, "doi": "https://doi.org/10.1109/ASAP.2010.5540993", "OA papers": [{"PaperId": "https://openalex.org/W2108868589", "PaperTitle": "Flexible hardware/software co-design for scalable elliptic curve cryptography for low-resource applications", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Sheffield": 3.0}, "Authors": ["Mohamed N. Hassan", "M. Benaissa", "Anastasios Kanakis"]}]}, {"DBLP title": "An efficient computation model for coarse grained reconfigurable architectures and its applications to a reconfigurable computer.", "DBLP authors": ["Oguzhan Atak", "Abdullah Atalar"], "year": 2010, "doi": "https://doi.org/10.1109/ASAP.2010.5541009", "OA papers": [{"PaperId": "https://openalex.org/W2101632442", "PaperTitle": "An efficient computation model for coarse grained reconfigurable architectures and its applications to a reconfigurable computer", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Bilkent University": 2.0}, "Authors": ["Oguzhan Atak", "Abdullah Atalar"]}]}, {"DBLP title": "Potential of using block floating point arithmetic in ASIP-based GNSS-receivers.", "DBLP authors": ["Emrah Tasdemir", "G\u00f6tz Kappen", "Tobias G. Noll"], "year": 2010, "doi": "https://doi.org/10.1109/ASAP.2010.5540988", "OA papers": [{"PaperId": "https://openalex.org/W2095639074", "PaperTitle": "Potential of using block floating point arithmetic in ASIP-based GNSS-receivers", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"RWTH Aachen University": 3.0}, "Authors": ["E. Tasdemir", "G\u00f6tz Kappen", "Tobias G. Noll"]}]}, {"DBLP title": "Area optimized H.264 Intra prediction architecture for 1080p HD resolution.", "DBLP authors": ["Jimit Shah", "K. S. Raghunandan", "Kuruvilla Varghese"], "year": 2010, "doi": "https://doi.org/10.1109/ASAP.2010.5540989", "OA papers": [{"PaperId": "https://openalex.org/W2119350657", "PaperTitle": "Area optimized H.264 Intra prediction architecture for 1080p HD resolution", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Indian Institute of Science Bangalore": 3.0}, "Authors": ["Jimit Shah", "K. S. Raghunandan", "Kuruvilla Varghese"]}]}, {"DBLP title": "Memoryless RNS-to-binary converters for the {2n+1 - 1, 2n, 2n - 1} moduli set.", "DBLP authors": ["Kazeem Alagbe Gbolagade", "George Razvan Voicu", "Sorin Dan Cotofana"], "year": 2010, "doi": "https://doi.org/10.1109/ASAP.2010.5540979", "OA papers": [{"PaperId": "https://openalex.org/W2163180587", "PaperTitle": "Memoryless RNS-to-binary converters for the {2<sup>n&#x002B;1</sup> - 1, 2<sup>n</sup>, 2<sup>n</sup> - 1} moduli set", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Delft University of Technology": 3.0}, "Authors": ["Kazeem Alagbe Gbolagade", "George Razvan Voicu", "Sorin Cotofana"]}]}, {"DBLP title": "A pipelined camellia architecture for compact hardware implementation.", "DBLP authors": ["Elif Bilge Kavun", "Tolga Yal\u00e7in"], "year": 2010, "doi": "https://doi.org/10.1109/ASAP.2010.5540987", "OA papers": [{"PaperId": "https://openalex.org/W2107382665", "PaperTitle": "A pipelined camellia architecture for compact hardware implementation", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Department of Cryptography, Institute of Applied Mathematics, METU, Ankara, Turkey": 2.0}, "Authors": ["Elif Bilge Kavun", "Tolga Yalcin"]}]}, {"DBLP title": "General-purpose FPGA platform for efficient encryption and hashing.", "DBLP authors": ["Jakub Szefer", "Yu-Yuan Chen", "Ruby B. Lee"], "year": 2010, "doi": "https://doi.org/10.1109/ASAP.2010.5540976", "OA papers": [{"PaperId": "https://openalex.org/W2165655512", "PaperTitle": "General-purpose FPGA platform for efficient encryption and hashing", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Princeton University": 3.0}, "Authors": ["Jakub Szefer", "Yu-Yuan Chen", "Ruby B. Lee"]}]}, {"DBLP title": "A compact FPGA-based architecture for elliptic curve cryptography over prime fields.", "DBLP authors": ["Jo Vliegen", "Nele Mentens", "Jan Genoe", "An Braeken", "Serge Kubera", "Abdellah Touhafi", "Ingrid Verbauwhede"], "year": 2010, "doi": "https://doi.org/10.1109/ASAP.2010.5540977", "OA papers": [{"PaperId": "https://openalex.org/W2170342361", "PaperTitle": "A compact FPGA-based architecture for elliptic curve cryptography over prime fields", "Year": 2010, "CitationCount": 44, "EstimatedCitation": 44, "Affiliations": {"KU Leuven": 3.0, "Hasselt University": 1.0, "Erasmus University College Brussels": 2.5, "Vrije Universiteit Brussel": 0.5}, "Authors": ["Jo Vliegen", "Nele Mentens", "Jan Genoe", "An Braeken", "Serge Kubera", "Abdellah Touhafi", "Ingrid Verbauwhede"]}]}, {"DBLP title": "Implementing decimal floating-point arithmetic through binary: Some suggestions.", "DBLP authors": ["Nicolas Brisebarre", "Nicolas Louvet", "\u00c9rik Martin-Dorel", "Jean-Michel Muller", "Adrien Panhaleux", "Milos D. Ercegovac"], "year": 2010, "doi": "https://doi.org/10.1109/ASAP.2010.5540969", "OA papers": [{"PaperId": "https://openalex.org/W2118926140", "PaperTitle": "Implementing decimal floating-point arithmetic through binary: Some suggestions", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"\u00c9cole Normale Sup\u00e9rieure de Lyon": 5.0, "4731H Boelter Hall, Computer Science Department, University of California at Los Angeles, Los Angeles, CA 90024, USA": 1.0}, "Authors": ["Nicolas Brisebarre", "Nicolas Louvet", "\u00c9rik Martin-Dorel", "Jean-Michel Muller", "Adrien Panhaleux", "Milos D. Ercegovac"]}]}, {"DBLP title": "A New approach in on-line task scheduling for reconfigurable computing systems.", "DBLP authors": ["Maisam Mansub Bassiri", "Hadi Shahriar Shahhoseini"], "year": 2010, "doi": "https://doi.org/10.1109/ASAP.2010.5540975", "OA papers": [{"PaperId": "https://openalex.org/W2147237268", "PaperTitle": "A New approach in on-line task scheduling for reconfigurable computing systems", "Year": 2010, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Iran University of Science and Technology": 2.0}, "Authors": ["Maisam Mansub Bassiri", "Hadi Shahriar Shahhoseini"]}]}, {"DBLP title": "Exploring algorithmic trading in reconfigurable hardware.", "DBLP authors": ["Stephen Wray", "Wayne Luk", "Peter R. Pietzuch"], "year": 2010, "doi": "https://doi.org/10.1109/ASAP.2010.5540966", "OA papers": [{"PaperId": "https://openalex.org/W2141829015", "PaperTitle": "Exploring algorithmic trading in reconfigurable hardware", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Imperial College London": 3.0}, "Authors": ["Stephen Wray", "Wayne Luk", "Peter Pietzuch"]}]}, {"DBLP title": "Optimizing DDR-SDRAM communications at C-level for automatically-generated hardware accelerators an experience with the Altera C2H HLS tool.", "DBLP authors": ["Christophe Alias", "Alain Darte", "Alexandru Plesco"], "year": 2010, "doi": "https://doi.org/10.1109/ASAP.2010.5540967", "OA papers": [{"PaperId": "https://openalex.org/W2132257274", "PaperTitle": "Optimizing DDR-SDRAM communications at C-level for automatically-generated hardware accelerators an experience with the Altera C2H HLS tool", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"\u00c9cole Normale Sup\u00e9rieure de Lyon": 3.0}, "Authors": ["Christophe Alias", "Alain Darte", "Alexandra Plesco"]}]}, {"DBLP title": "Deadlock-avoidance for streaming applications with split-join structure: Two case studies.", "DBLP authors": ["Peng Li", "Kunal Agrawal", "Jeremy Buhler", "Roger D. Chamberlain", "Joseph M. Lancaster"], "year": 2010, "doi": "https://doi.org/10.1109/ASAP.2010.5540957", "OA papers": [{"PaperId": "https://openalex.org/W2107518399", "PaperTitle": "Deadlock-avoidance for streaming applications with split-join structure: Two case studies", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Washington University in St. Louis": 5.0}, "Authors": ["Peng Li", "Kunal Agrawal", "Jeremy Buhler", "Roger D. Chamberlain", "Joseph D. Lancaster"]}]}, {"DBLP title": "Customizing controller instruction sets for application-specific architectures.", "DBLP authors": ["Jian Li", "David Dickin", "Lesley Shannon"], "year": 2010, "doi": "https://doi.org/10.1109/ASAP.2010.5540965", "OA papers": [{"PaperId": "https://openalex.org/W2105612747", "PaperTitle": "Customizing controller instruction sets for application-specific architectures", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Simon Fraser University": 3.0}, "Authors": ["Jian Li", "David Dickin", "Lesley Shannon"]}]}, {"DBLP title": "Loop transformations for interface-based hierarchies IN SDF graphs.", "DBLP authors": ["Jonathan Piat", "Shuvra S. Bhattacharyya", "Micka\u00ebl Raulet"], "year": 2010, "doi": "https://doi.org/10.1109/ASAP.2010.5540954", "OA papers": [{"PaperId": "https://openalex.org/W2102264183", "PaperTitle": "Loop transformations for interface-based hierarchies IN SDF graphs", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"IETR/INSA, Image and Remote Sensing laboratory, UMR CNRS 6164, Rennes, France": 2.0, "University of Maryland, College Park": 1.0}, "Authors": ["Jonathan Piat", "Shuvra S. Bhattacharyya", "M. Raulet"]}]}, {"DBLP title": "Code generation for hardware accelerated AES.", "DBLP authors": ["Raymond Manley", "Paul Magrath", "David Gregg"], "year": 2010, "doi": "https://doi.org/10.1109/ASAP.2010.5540955", "OA papers": [{"PaperId": "https://openalex.org/W2132109246", "PaperTitle": "Code generation for hardware accelerated AES", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Trinity College Dublin": 3.0}, "Authors": ["Raymond Manley", "Paul Magrath", "David Gregg"]}]}, {"DBLP title": "Function flattening for lease-based, information-leak-free systems.", "DBLP authors": ["Xun Li", "Mohit Tiwari", "Timothy Sherwood", "Frederic T. Chong"], "year": 2010, "doi": "https://doi.org/10.1109/ASAP.2010.5540946", "OA papers": [{"PaperId": "https://openalex.org/W2154099370", "PaperTitle": "Function flattening for lease-based, information-leak-free systems", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of California, Santa Barbara": 4.0}, "Authors": ["Xun Li", "Mohit Tiwari", "Timothy Sherwood", "Frederic T. Chong"]}]}]