{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 10:37:47 2017 " "Info: Processing started: Mon Dec 11 10:37:47 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu4inst -c cpu4inst " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cpu4inst -c cpu4inst" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-beh " "Info: Found design unit 1: alu-beh" {  } { { "alu.vhdl" "" { Text "F:/cpu de 4 instrucciones/alu.vhdl" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "alu.vhdl" "" { Text "F:/cpu de 4 instrucciones/alu.vhdl" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer3e.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file buffer3e.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer3e-beh " "Info: Found design unit 1: buffer3e-beh" {  } { { "buffer3e.vhdl" "" { Text "F:/cpu de 4 instrucciones/buffer3e.vhdl" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 buffer3e " "Info: Found entity 1: buffer3e" {  } { { "buffer3e.vhdl" "" { Text "F:/cpu de 4 instrucciones/buffer3e.vhdl" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file control.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-beh " "Info: Found design unit 1: control-beh" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 control " "Info: Found entity 1: control" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu4inst.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file cpu4inst.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu4inst-beh " "Info: Found design unit 1: cpu4inst-beh" {  } { { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu4inst " "Info: Found entity 1: cpu4inst" {  } { { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dl_bib.vhdl 1 0 " "Info: Found 1 design units, including 0 entities, in source file dl_bib.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dl_bib " "Info: Found design unit 1: dl_bib" {  } { { "dl_bib.vhdl" "" { Text "F:/cpu de 4 instrucciones/dl_bib.vhdl" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file registro.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro-beh " "Info: Found design unit 1: registro-beh" {  } { { "registro.vhdl" "" { Text "F:/cpu de 4 instrucciones/registro.vhdl" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 registro " "Info: Found entity 1: registro" {  } { { "registro.vhdl" "" { Text "F:/cpu de 4 instrucciones/registro.vhdl" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decobin2hex7seg.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file decobin2hex7seg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decobin2hex7seg-beh " "Info: Found design unit 1: decobin2hex7seg-beh" {  } { { "decobin2hex7seg.vhdl" "" { Text "F:/cpu de 4 instrucciones/decobin2hex7seg.vhdl" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decobin2hex7seg " "Info: Found entity 1: decobin2hex7seg" {  } { { "decobin2hex7seg.vhdl" "" { Text "F:/cpu de 4 instrucciones/decobin2hex7seg.vhdl" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu4inst " "Info: Elaborating entity \"cpu4inst\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "lcd cpu4inst.vhdl(10) " "Warning (10541): VHDL Signal Declaration warning at cpu4inst.vhdl(10): used implicit default value for signal \"lcd\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:cont " "Info: Elaborating entity \"control\" for hierarchy \"control:cont\"" {  } { { "cpu4inst.vhdl" "cont" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 85 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "done control.vhdl(45) " "Warning (10631): VHDL Process Statement warning at control.vhdl(45): inferring latch(es) for signal or variable \"done\", which holds its previous value in one or more paths through the process" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q control.vhdl(45) " "Warning (10631): VHDL Process Statement warning at control.vhdl(45): inferring latch(es) for signal or variable \"q\", which holds its previous value in one or more paths through the process" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] control.vhdl(45) " "Info (10041): Inferred latch for \"q\[0\]\" at control.vhdl(45)" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] control.vhdl(45) " "Info (10041): Inferred latch for \"q\[1\]\" at control.vhdl(45)" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] control.vhdl(45) " "Info (10041): Inferred latch for \"q\[2\]\" at control.vhdl(45)" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] control.vhdl(45) " "Info (10041): Inferred latch for \"q\[3\]\" at control.vhdl(45)" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] control.vhdl(45) " "Info (10041): Inferred latch for \"q\[4\]\" at control.vhdl(45)" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] control.vhdl(45) " "Info (10041): Inferred latch for \"q\[5\]\" at control.vhdl(45)" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] control.vhdl(45) " "Info (10041): Inferred latch for \"q\[6\]\" at control.vhdl(45)" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] control.vhdl(45) " "Info (10041): Inferred latch for \"q\[7\]\" at control.vhdl(45)" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\] control.vhdl(45) " "Info (10041): Inferred latch for \"q\[8\]\" at control.vhdl(45)" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\] control.vhdl(45) " "Info (10041): Inferred latch for \"q\[9\]\" at control.vhdl(45)" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\] control.vhdl(45) " "Info (10041): Inferred latch for \"q\[10\]\" at control.vhdl(45)" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\] control.vhdl(45) " "Info (10041): Inferred latch for \"q\[11\]\" at control.vhdl(45)" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\] control.vhdl(45) " "Info (10041): Inferred latch for \"q\[12\]\" at control.vhdl(45)" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "done control.vhdl(45) " "Info (10041): Inferred latch for \"done\" at control.vhdl(45)" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro registro:r0 " "Info: Elaborating entity \"registro\" for hierarchy \"registro:r0\"" {  } { { "cpu4inst.vhdl" "r0" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 94 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer3e buffer3e:b0 " "Info: Elaborating entity \"buffer3e\" for hierarchy \"buffer3e:b0\"" {  } { { "cpu4inst.vhdl" "b0" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu0 " "Info: Elaborating entity \"alu\" for hierarchy \"alu:alu0\"" {  } { { "cpu4inst.vhdl" "alu0" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 151 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decobin2hex7seg decobin2hex7seg:u0 " "Info: Elaborating entity \"decobin2hex7seg\" for hierarchy \"decobin2hex7seg:u0\"" {  } { { "cpu4inst.vhdl" "u0" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 177 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"bus_alam\[3\]\" " "Warning: Converted tri-state node \"bus_alam\[3\]\" into a selector" {  } { { "registro.vhdl" "" { Text "F:/cpu de 4 instrucciones/registro.vhdl" 20 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"bus_alam\[2\]\" " "Warning: Converted tri-state node \"bus_alam\[2\]\" into a selector" {  } { { "registro.vhdl" "" { Text "F:/cpu de 4 instrucciones/registro.vhdl" 20 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"bus_alam\[1\]\" " "Warning: Converted tri-state node \"bus_alam\[1\]\" into a selector" {  } { { "registro.vhdl" "" { Text "F:/cpu de 4 instrucciones/registro.vhdl" 20 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"bus_alam\[0\]\" " "Warning: Converted tri-state node \"bus_alam\[0\]\" into a selector" {  } { { "registro.vhdl" "" { Text "F:/cpu de 4 instrucciones/registro.vhdl" 20 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:cont\|done " "Warning: Latch control:cont\|done has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:cont\|ep\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal control:cont\|ep\[3\]" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 31 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:cont\|q\[9\] " "Warning: Latch control:cont\|q\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:cont\|ep\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal control:cont\|ep\[1\]" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 31 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:cont\|q\[0\] " "Warning: Latch control:cont\|q\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:cont\|ep\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal control:cont\|ep\[0\]" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 31 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:cont\|q\[12\] " "Warning: Latch control:cont\|q\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA inst\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal inst\[1\]" {  } { { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:cont\|q\[10\] " "Warning: Latch control:cont\|q\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA inst\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal inst\[1\]" {  } { { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:cont\|q\[8\] " "Warning: Latch control:cont\|q\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:cont\|ep\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal control:cont\|ep\[0\]" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 31 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:cont\|q\[6\] " "Warning: Latch control:cont\|q\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:cont\|ep\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal control:cont\|ep\[0\]" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 31 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:cont\|q\[4\] " "Warning: Latch control:cont\|q\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:cont\|ep\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal control:cont\|ep\[0\]" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 31 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "lcd\[0\] GND " "Warning (13410): Pin \"lcd\[0\]\" is stuck at GND" {  } { { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "lcd\[1\] GND " "Warning (13410): Pin \"lcd\[1\]\" is stuck at GND" {  } { { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "lcd\[2\] GND " "Warning (13410): Pin \"lcd\[2\]\" is stuck at GND" {  } { { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "lcd\[3\] GND " "Warning (13410): Pin \"lcd\[3\]\" is stuck at GND" {  } { { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "lcd\[4\] GND " "Warning (13410): Pin \"lcd\[4\]\" is stuck at GND" {  } { { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "lcd\[5\] GND " "Warning (13410): Pin \"lcd\[5\]\" is stuck at GND" {  } { { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "lcd\[6\] GND " "Warning (13410): Pin \"lcd\[6\]\" is stuck at GND" {  } { { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "lcd\[7\] GND " "Warning (13410): Pin \"lcd\[7\]\" is stuck at GND" {  } { { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "lcd\[8\] GND " "Warning (13410): Pin \"lcd\[8\]\" is stuck at GND" {  } { { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "lcd\[9\] GND " "Warning (13410): Pin \"lcd\[9\]\" is stuck at GND" {  } { { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "lcd\[10\] GND " "Warning (13410): Pin \"lcd\[10\]\" is stuck at GND" {  } { { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "lcd\[11\] GND " "Warning (13410): Pin \"lcd\[11\]\" is stuck at GND" {  } { { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dt1\[0\] GND " "Warning (13410): Pin \"dt1\[0\]\" is stuck at GND" {  } { { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dt1\[1\] GND " "Warning (13410): Pin \"dt1\[1\]\" is stuck at GND" {  } { { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dt1\[2\] GND " "Warning (13410): Pin \"dt1\[2\]\" is stuck at GND" {  } { { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dt1\[3\] GND " "Warning (13410): Pin \"dt1\[3\]\" is stuck at GND" {  } { { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dt1\[4\] GND " "Warning (13410): Pin \"dt1\[4\]\" is stuck at GND" {  } { { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dt1\[5\] GND " "Warning (13410): Pin \"dt1\[5\]\" is stuck at GND" {  } { { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dt1\[6\] VCC " "Warning (13410): Pin \"dt1\[6\]\" is stuck at VCC" {  } { { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "188 " "Info: Implemented 188 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Info: Implemented 56 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "123 " "Info: Implemented 123 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "231 " "Info: Peak virtual memory: 231 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 10:37:58 2017 " "Info: Processing ended: Mon Dec 11 10:37:58 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Info: Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
