[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  13565       tick       2541836       1158823       1111338       2541836 
      2  13565       tick       4307128       2099288       2080751       4307128 
      3  13565       tick       4302132       2096976       2080450       4302132 
      4  13565       tick       4303667       2098306       2080273       4303667 
      5  13565       tick       4304596       2098234       2083011       4304596 
      6  13565       tick       4309820       2101064       2079189       4309820 
      7  13565       tick       4305194       2099326       2075802       4305194 
      8  13565       tick       4307762       2099317       2083838       4307762 
      9  13565       tick       4299844       2095993       2079068       4299844 
     10  13565       tick       4292493       2092637       2075390       4292493 
     11  13565       tick       4311401       2101252       2078890       4311401 
     12  13565       tick       4304953       2099373       2081059       4304953 
     13  13565       tick       4302027       2097163       2080461       4302027 
     14  13565       tick       4304592       2097527       2082218       4304592 
     15  13565       tick       4301284       2097384       2082142       4301284 
     16  13565       tick       4302327       2097663       2076859       4302327 
     17  13565       tick       4301976       2098224       2079443       4301976 
     18  13565       tick       4147913       2022079       2006987       4147913 
     19  13565       tick       4457151       2172355       2155007       4457151 
     20  13565       exit       2066778       1007752        998863       2066778 
