{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634150160226 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634150160226 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 13 12:36:00 2021 " "Processing started: Wed Oct 13 12:36:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634150160226 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634150160226 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off experimento-1 -c experimento-1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off experimento-1 -c experimento-1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634150160226 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1634150160663 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1634150160678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_module " "Found entity 1: fsm_module" {  } { { "fsm_module.sv" "" { Text "C:/Users/ranmsy/Desktop/laboratorio-1-codigos/CE3201-Laboratorio-4/experimento-1/fsm_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634150171038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634150171038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coin_counter_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file coin_counter_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coin_counter_module " "Found entity 1: coin_counter_module" {  } { { "coin_counter_module.sv" "" { Text "C:/Users/ranmsy/Desktop/laboratorio-1-codigos/CE3201-Laboratorio-4/experimento-1/coin_counter_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634150171038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634150171038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "substractor_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file substractor_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 substractor_module " "Found entity 1: substractor_module" {  } { { "substractor_module.sv" "" { Text "C:/Users/ranmsy/Desktop/laboratorio-1-codigos/CE3201-Laboratorio-4/experimento-1/substractor_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634150171038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634150171038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coin_comparator_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file coin_comparator_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coin_comparator_module " "Found entity 1: coin_comparator_module" {  } { { "coin_comparator_module.sv" "" { Text "C:/Users/ranmsy/Desktop/laboratorio-1-codigos/CE3201-Laboratorio-4/experimento-1/coin_comparator_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634150171038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634150171038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_per_coffee_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file time_per_coffee_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 time_per_coffee_module " "Found entity 1: time_per_coffee_module" {  } { { "time_per_coffee_module.sv" "" { Text "C:/Users/ranmsy/Desktop/laboratorio-1-codigos/CE3201-Laboratorio-4/experimento-1/time_per_coffee_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634150171038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634150171038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_comparator_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file time_comparator_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 time_comparator_module " "Found entity 1: time_comparator_module" {  } { { "time_comparator_module.sv" "" { Text "C:/Users/ranmsy/Desktop/laboratorio-1-codigos/CE3201-Laboratorio-4/experimento-1/time_comparator_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634150171038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634150171038 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "change_display CHANGE_DISPLAY coffee_machine.sv(14) " "Verilog HDL Declaration information at coffee_machine.sv(14): object \"change_display\" differs only in case from object \"CHANGE_DISPLAY\" in the same scope" {  } { { "coffee_machine.sv" "" { Text "C:/Users/ranmsy/Desktop/laboratorio-1-codigos/CE3201-Laboratorio-4/experimento-1/coffee_machine.sv" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1634150171038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coffee_machine.sv 1 1 " "Found 1 design units, including 1 entities, in source file coffee_machine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coffee_machine " "Found entity 1: coffee_machine" {  } { { "coffee_machine.sv" "" { Text "C:/Users/ranmsy/Desktop/laboratorio-1-codigos/CE3201-Laboratorio-4/experimento-1/coffee_machine.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634150171038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634150171038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file timer_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 timer_module " "Found entity 1: timer_module" {  } { { "timer_module.sv" "" { Text "C:/Users/ranmsy/Desktop/laboratorio-1-codigos/CE3201-Laboratorio-4/experimento-1/timer_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634150171038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634150171038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coin_display_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file coin_display_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coin_display_module " "Found entity 1: coin_display_module" {  } { { "coin_display_module.sv" "" { Text "C:/Users/ranmsy/Desktop/laboratorio-1-codigos/CE3201-Laboratorio-4/experimento-1/coin_display_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634150171038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634150171038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coffee_machine_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file coffee_machine_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coffee_machine_tb " "Found entity 1: coffee_machine_tb" {  } { { "coffee_machine_tb.sv" "" { Text "C:/Users/ranmsy/Desktop/laboratorio-1-codigos/CE3201-Laboratorio-4/experimento-1/coffee_machine_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634150171054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634150171054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "general_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file general_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 general_tb " "Found entity 1: general_tb" {  } { { "general_tb.sv" "" { Text "C:/Users/ranmsy/Desktop/laboratorio-1-codigos/CE3201-Laboratorio-4/experimento-1/general_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634150171054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634150171054 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "coffee_machine " "Elaborating entity \"coffee_machine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1634150171085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coin_counter_module coin_counter_module:COIN_COUNTER " "Elaborating entity \"coin_counter_module\" for hierarchy \"coin_counter_module:COIN_COUNTER\"" {  } { { "coffee_machine.sv" "COIN_COUNTER" { Text "C:/Users/ranmsy/Desktop/laboratorio-1-codigos/CE3201-Laboratorio-4/experimento-1/coffee_machine.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634150171101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coin_comparator_module coin_comparator_module:COIN_COMPRATOR " "Elaborating entity \"coin_comparator_module\" for hierarchy \"coin_comparator_module:COIN_COMPRATOR\"" {  } { { "coffee_machine.sv" "COIN_COMPRATOR" { Text "C:/Users/ranmsy/Desktop/laboratorio-1-codigos/CE3201-Laboratorio-4/experimento-1/coffee_machine.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634150171116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coin_display_module coin_display_module:COINS_DISPLAY " "Elaborating entity \"coin_display_module\" for hierarchy \"coin_display_module:COINS_DISPLAY\"" {  } { { "coffee_machine.sv" "COINS_DISPLAY" { Text "C:/Users/ranmsy/Desktop/laboratorio-1-codigos/CE3201-Laboratorio-4/experimento-1/coffee_machine.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634150171116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "substractor_module substractor_module:COFEE_SELECTOR " "Elaborating entity \"substractor_module\" for hierarchy \"substractor_module:COFEE_SELECTOR\"" {  } { { "coffee_machine.sv" "COFEE_SELECTOR" { Text "C:/Users/ranmsy/Desktop/laboratorio-1-codigos/CE3201-Laboratorio-4/experimento-1/coffee_machine.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634150171132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_module timer_module:GENERAL_TIMER " "Elaborating entity \"timer_module\" for hierarchy \"timer_module:GENERAL_TIMER\"" {  } { { "coffee_machine.sv" "GENERAL_TIMER" { Text "C:/Users/ranmsy/Desktop/laboratorio-1-codigos/CE3201-Laboratorio-4/experimento-1/coffee_machine.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634150171149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_per_coffee_module time_per_coffee_module:COFFEE_TIMER " "Elaborating entity \"time_per_coffee_module\" for hierarchy \"time_per_coffee_module:COFFEE_TIMER\"" {  } { { "coffee_machine.sv" "COFFEE_TIMER" { Text "C:/Users/ranmsy/Desktop/laboratorio-1-codigos/CE3201-Laboratorio-4/experimento-1/coffee_machine.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634150171163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_comparator_module time_comparator_module:TIMER_COMPARATOR " "Elaborating entity \"time_comparator_module\" for hierarchy \"time_comparator_module:TIMER_COMPARATOR\"" {  } { { "coffee_machine.sv" "TIMER_COMPARATOR" { Text "C:/Users/ranmsy/Desktop/laboratorio-1-codigos/CE3201-Laboratorio-4/experimento-1/coffee_machine.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634150171179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_module fsm_module:FSM " "Elaborating entity \"fsm_module\" for hierarchy \"fsm_module:FSM\"" {  } { { "coffee_machine.sv" "FSM" { Text "C:/Users/ranmsy/Desktop/laboratorio-1-codigos/CE3201-Laboratorio-4/experimento-1/coffee_machine.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634150171179 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "coin_counter_module:COIN_COUNTER\|total_coins\[0\] coin_counter_module:COIN_COUNTER\|total_coins\[0\]~_emulated coin_counter_module:COIN_COUNTER\|total_coins\[0\]~1 " "Register \"coin_counter_module:COIN_COUNTER\|total_coins\[0\]\" is converted into an equivalent circuit using register \"coin_counter_module:COIN_COUNTER\|total_coins\[0\]~_emulated\" and latch \"coin_counter_module:COIN_COUNTER\|total_coins\[0\]~1\"" {  } { { "coin_counter_module.sv" "" { Text "C:/Users/ranmsy/Desktop/laboratorio-1-codigos/CE3201-Laboratorio-4/experimento-1/coin_counter_module.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1634150171741 "|coffee_machine|coin_counter_module:COIN_COUNTER|total_coins[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "coin_counter_module:COIN_COUNTER\|total_coins\[1\] coin_counter_module:COIN_COUNTER\|total_coins\[1\]~_emulated coin_counter_module:COIN_COUNTER\|total_coins\[1\]~5 " "Register \"coin_counter_module:COIN_COUNTER\|total_coins\[1\]\" is converted into an equivalent circuit using register \"coin_counter_module:COIN_COUNTER\|total_coins\[1\]~_emulated\" and latch \"coin_counter_module:COIN_COUNTER\|total_coins\[1\]~5\"" {  } { { "coin_counter_module.sv" "" { Text "C:/Users/ranmsy/Desktop/laboratorio-1-codigos/CE3201-Laboratorio-4/experimento-1/coin_counter_module.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1634150171741 "|coffee_machine|coin_counter_module:COIN_COUNTER|total_coins[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "coin_counter_module:COIN_COUNTER\|total_coins\[2\] coin_counter_module:COIN_COUNTER\|total_coins\[2\]~_emulated coin_counter_module:COIN_COUNTER\|total_coins\[2\]~9 " "Register \"coin_counter_module:COIN_COUNTER\|total_coins\[2\]\" is converted into an equivalent circuit using register \"coin_counter_module:COIN_COUNTER\|total_coins\[2\]~_emulated\" and latch \"coin_counter_module:COIN_COUNTER\|total_coins\[2\]~9\"" {  } { { "coin_counter_module.sv" "" { Text "C:/Users/ranmsy/Desktop/laboratorio-1-codigos/CE3201-Laboratorio-4/experimento-1/coin_counter_module.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1634150171741 "|coffee_machine|coin_counter_module:COIN_COUNTER|total_coins[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "coin_counter_module:COIN_COUNTER\|total_coins\[3\] coin_counter_module:COIN_COUNTER\|total_coins\[3\]~_emulated coin_counter_module:COIN_COUNTER\|total_coins\[3\]~13 " "Register \"coin_counter_module:COIN_COUNTER\|total_coins\[3\]\" is converted into an equivalent circuit using register \"coin_counter_module:COIN_COUNTER\|total_coins\[3\]~_emulated\" and latch \"coin_counter_module:COIN_COUNTER\|total_coins\[3\]~13\"" {  } { { "coin_counter_module.sv" "" { Text "C:/Users/ranmsy/Desktop/laboratorio-1-codigos/CE3201-Laboratorio-4/experimento-1/coin_counter_module.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1634150171741 "|coffee_machine|coin_counter_module:COIN_COUNTER|total_coins[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1634150171741 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1634150171944 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634150172195 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ranmsy/Desktop/laboratorio-1-codigos/CE3201-Laboratorio-4/experimento-1/output_files/experimento-1.map.smsg " "Generated suppressed messages file C:/Users/ranmsy/Desktop/laboratorio-1-codigos/CE3201-Laboratorio-4/experimento-1/output_files/experimento-1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634150172241 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1634150172398 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634150172398 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "88 " "Implemented 88 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1634150172460 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1634150172460 ""} { "Info" "ICUT_CUT_TM_LCELLS" "61 " "Implemented 61 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1634150172460 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1634150172460 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4812 " "Peak virtual memory: 4812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634150172476 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 13 12:36:12 2021 " "Processing ended: Wed Oct 13 12:36:12 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634150172476 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634150172476 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634150172476 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634150172476 ""}
