{
    "code": "module TopModule (\n    input logic clk,\n    input logic rst,  // Synchronous reset\n    input logic a,\n    output logic [2:0] q\n);\n\n    always @(posedge clk) begin\n        if (rst) begin\n            q <= 3'b000;\n        end else if (a == 1'b0) begin\n            q <= q + 1;\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 244,
        "passfail": "R"
    }
}