
C:\Work\2018\4022F\STMF4\tm_stm32f4_dac_signal\thesis2\Debug\thesis2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000061d8  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00012c78  08006360  08006360  00016360  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08018fd8  08018fd8  00028fd8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08018fdc  08018fdc  00028fdc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000001a8  20000000  08018fe0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  000301a8  2**0
                  CONTENTS
  7 .bss          00001084  200001a8  200001a8  000301a8  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  2000122c  2000122c  000301a8  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000301a8  2**0
                  CONTENTS, READONLY
 10 .debug_info   00013d9e  00000000  00000000  000301d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002df9  00000000  00000000  00043f76  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000010a8  00000000  00000000  00046d70  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000ef0  00000000  00000000  00047e18  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000613f  00000000  00000000  00048d08  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000059d4  00000000  00000000  0004ee47  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007e  00000000  00000000  0005481b  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00004400  00000000  00000000  0005489c  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  00058c9c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200001a8 	.word	0x200001a8
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08006348 	.word	0x08006348

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200001ac 	.word	0x200001ac
 80001c4:	08006348 	.word	0x08006348

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000306:	f1a4 0401 	sub.w	r4, r4, #1
 800030a:	d1e9      	bne.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f092 0f00 	teq	r2, #0
 80004b2:	bf14      	ite	ne
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	4770      	bxeq	lr
 80004ba:	b530      	push	{r4, r5, lr}
 80004bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004c8:	e720      	b.n	800030c <__adddf3+0x138>
 80004ca:	bf00      	nop

080004cc <__aeabi_ul2d>:
 80004cc:	ea50 0201 	orrs.w	r2, r0, r1
 80004d0:	bf08      	it	eq
 80004d2:	4770      	bxeq	lr
 80004d4:	b530      	push	{r4, r5, lr}
 80004d6:	f04f 0500 	mov.w	r5, #0
 80004da:	e00a      	b.n	80004f2 <__aeabi_l2d+0x16>

080004dc <__aeabi_l2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004ea:	d502      	bpl.n	80004f2 <__aeabi_l2d+0x16>
 80004ec:	4240      	negs	r0, r0
 80004ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004fe:	f43f aedc 	beq.w	80002ba <__adddf3+0xe6>
 8000502:	f04f 0203 	mov.w	r2, #3
 8000506:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800050a:	bf18      	it	ne
 800050c:	3203      	addne	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800051a:	f1c2 0320 	rsb	r3, r2, #32
 800051e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000522:	fa20 f002 	lsr.w	r0, r0, r2
 8000526:	fa01 fe03 	lsl.w	lr, r1, r3
 800052a:	ea40 000e 	orr.w	r0, r0, lr
 800052e:	fa21 f102 	lsr.w	r1, r1, r2
 8000532:	4414      	add	r4, r2
 8000534:	e6c1      	b.n	80002ba <__adddf3+0xe6>
 8000536:	bf00      	nop

08000538 <__aeabi_dmul>:
 8000538:	b570      	push	{r4, r5, r6, lr}
 800053a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800053e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000542:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000546:	bf1d      	ittte	ne
 8000548:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800054c:	ea94 0f0c 	teqne	r4, ip
 8000550:	ea95 0f0c 	teqne	r5, ip
 8000554:	f000 f8de 	bleq	8000714 <__aeabi_dmul+0x1dc>
 8000558:	442c      	add	r4, r5
 800055a:	ea81 0603 	eor.w	r6, r1, r3
 800055e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000562:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000566:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800056a:	bf18      	it	ne
 800056c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000570:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000574:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000578:	d038      	beq.n	80005ec <__aeabi_dmul+0xb4>
 800057a:	fba0 ce02 	umull	ip, lr, r0, r2
 800057e:	f04f 0500 	mov.w	r5, #0
 8000582:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000586:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800058a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800058e:	f04f 0600 	mov.w	r6, #0
 8000592:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000596:	f09c 0f00 	teq	ip, #0
 800059a:	bf18      	it	ne
 800059c:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005ac:	d204      	bcs.n	80005b8 <__aeabi_dmul+0x80>
 80005ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005b2:	416d      	adcs	r5, r5
 80005b4:	eb46 0606 	adc.w	r6, r6, r6
 80005b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d0:	bf88      	it	hi
 80005d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005d6:	d81e      	bhi.n	8000616 <__aeabi_dmul+0xde>
 80005d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005dc:	bf08      	it	eq
 80005de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005e2:	f150 0000 	adcs.w	r0, r0, #0
 80005e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ea:	bd70      	pop	{r4, r5, r6, pc}
 80005ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f0:	ea46 0101 	orr.w	r1, r6, r1
 80005f4:	ea40 0002 	orr.w	r0, r0, r2
 80005f8:	ea81 0103 	eor.w	r1, r1, r3
 80005fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000600:	bfc2      	ittt	gt
 8000602:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000606:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800060a:	bd70      	popgt	{r4, r5, r6, pc}
 800060c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000610:	f04f 0e00 	mov.w	lr, #0
 8000614:	3c01      	subs	r4, #1
 8000616:	f300 80ab 	bgt.w	8000770 <__aeabi_dmul+0x238>
 800061a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800061e:	bfde      	ittt	le
 8000620:	2000      	movle	r0, #0
 8000622:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000626:	bd70      	pople	{r4, r5, r6, pc}
 8000628:	f1c4 0400 	rsb	r4, r4, #0
 800062c:	3c20      	subs	r4, #32
 800062e:	da35      	bge.n	800069c <__aeabi_dmul+0x164>
 8000630:	340c      	adds	r4, #12
 8000632:	dc1b      	bgt.n	800066c <__aeabi_dmul+0x134>
 8000634:	f104 0414 	add.w	r4, r4, #20
 8000638:	f1c4 0520 	rsb	r5, r4, #32
 800063c:	fa00 f305 	lsl.w	r3, r0, r5
 8000640:	fa20 f004 	lsr.w	r0, r0, r4
 8000644:	fa01 f205 	lsl.w	r2, r1, r5
 8000648:	ea40 0002 	orr.w	r0, r0, r2
 800064c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000650:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000654:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000658:	fa21 f604 	lsr.w	r6, r1, r4
 800065c:	eb42 0106 	adc.w	r1, r2, r6
 8000660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000664:	bf08      	it	eq
 8000666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f1c4 040c 	rsb	r4, r4, #12
 8000670:	f1c4 0520 	rsb	r5, r4, #32
 8000674:	fa00 f304 	lsl.w	r3, r0, r4
 8000678:	fa20 f005 	lsr.w	r0, r0, r5
 800067c:	fa01 f204 	lsl.w	r2, r1, r4
 8000680:	ea40 0002 	orr.w	r0, r0, r2
 8000684:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000688:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800068c:	f141 0100 	adc.w	r1, r1, #0
 8000690:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000694:	bf08      	it	eq
 8000696:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f1c4 0520 	rsb	r5, r4, #32
 80006a0:	fa00 f205 	lsl.w	r2, r0, r5
 80006a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006a8:	fa20 f304 	lsr.w	r3, r0, r4
 80006ac:	fa01 f205 	lsl.w	r2, r1, r5
 80006b0:	ea43 0302 	orr.w	r3, r3, r2
 80006b4:	fa21 f004 	lsr.w	r0, r1, r4
 80006b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006bc:	fa21 f204 	lsr.w	r2, r1, r4
 80006c0:	ea20 0002 	bic.w	r0, r0, r2
 80006c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006cc:	bf08      	it	eq
 80006ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006d2:	bd70      	pop	{r4, r5, r6, pc}
 80006d4:	f094 0f00 	teq	r4, #0
 80006d8:	d10f      	bne.n	80006fa <__aeabi_dmul+0x1c2>
 80006da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006de:	0040      	lsls	r0, r0, #1
 80006e0:	eb41 0101 	adc.w	r1, r1, r1
 80006e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006e8:	bf08      	it	eq
 80006ea:	3c01      	subeq	r4, #1
 80006ec:	d0f7      	beq.n	80006de <__aeabi_dmul+0x1a6>
 80006ee:	ea41 0106 	orr.w	r1, r1, r6
 80006f2:	f095 0f00 	teq	r5, #0
 80006f6:	bf18      	it	ne
 80006f8:	4770      	bxne	lr
 80006fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006fe:	0052      	lsls	r2, r2, #1
 8000700:	eb43 0303 	adc.w	r3, r3, r3
 8000704:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000708:	bf08      	it	eq
 800070a:	3d01      	subeq	r5, #1
 800070c:	d0f7      	beq.n	80006fe <__aeabi_dmul+0x1c6>
 800070e:	ea43 0306 	orr.w	r3, r3, r6
 8000712:	4770      	bx	lr
 8000714:	ea94 0f0c 	teq	r4, ip
 8000718:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800071c:	bf18      	it	ne
 800071e:	ea95 0f0c 	teqne	r5, ip
 8000722:	d00c      	beq.n	800073e <__aeabi_dmul+0x206>
 8000724:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000728:	bf18      	it	ne
 800072a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800072e:	d1d1      	bne.n	80006d4 <__aeabi_dmul+0x19c>
 8000730:	ea81 0103 	eor.w	r1, r1, r3
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	f04f 0000 	mov.w	r0, #0
 800073c:	bd70      	pop	{r4, r5, r6, pc}
 800073e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000742:	bf06      	itte	eq
 8000744:	4610      	moveq	r0, r2
 8000746:	4619      	moveq	r1, r3
 8000748:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800074c:	d019      	beq.n	8000782 <__aeabi_dmul+0x24a>
 800074e:	ea94 0f0c 	teq	r4, ip
 8000752:	d102      	bne.n	800075a <__aeabi_dmul+0x222>
 8000754:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000758:	d113      	bne.n	8000782 <__aeabi_dmul+0x24a>
 800075a:	ea95 0f0c 	teq	r5, ip
 800075e:	d105      	bne.n	800076c <__aeabi_dmul+0x234>
 8000760:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000764:	bf1c      	itt	ne
 8000766:	4610      	movne	r0, r2
 8000768:	4619      	movne	r1, r3
 800076a:	d10a      	bne.n	8000782 <__aeabi_dmul+0x24a>
 800076c:	ea81 0103 	eor.w	r1, r1, r3
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000778:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800077c:	f04f 0000 	mov.w	r0, #0
 8000780:	bd70      	pop	{r4, r5, r6, pc}
 8000782:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000786:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800078a:	bd70      	pop	{r4, r5, r6, pc}

0800078c <__aeabi_ddiv>:
 800078c:	b570      	push	{r4, r5, r6, lr}
 800078e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000792:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000796:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800079a:	bf1d      	ittte	ne
 800079c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a0:	ea94 0f0c 	teqne	r4, ip
 80007a4:	ea95 0f0c 	teqne	r5, ip
 80007a8:	f000 f8a7 	bleq	80008fa <__aeabi_ddiv+0x16e>
 80007ac:	eba4 0405 	sub.w	r4, r4, r5
 80007b0:	ea81 0e03 	eor.w	lr, r1, r3
 80007b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007bc:	f000 8088 	beq.w	80008d0 <__aeabi_ddiv+0x144>
 80007c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007e4:	429d      	cmp	r5, r3
 80007e6:	bf08      	it	eq
 80007e8:	4296      	cmpeq	r6, r2
 80007ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007f2:	d202      	bcs.n	80007fa <__aeabi_ddiv+0x6e>
 80007f4:	085b      	lsrs	r3, r3, #1
 80007f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007fa:	1ab6      	subs	r6, r6, r2
 80007fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000800:	085b      	lsrs	r3, r3, #1
 8000802:	ea4f 0232 	mov.w	r2, r2, rrx
 8000806:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800080a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800080e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000812:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000816:	bf22      	ittt	cs
 8000818:	1ab6      	subcs	r6, r6, r2
 800081a:	4675      	movcs	r5, lr
 800081c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000820:	085b      	lsrs	r3, r3, #1
 8000822:	ea4f 0232 	mov.w	r2, r2, rrx
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000868:	ea55 0e06 	orrs.w	lr, r5, r6
 800086c:	d018      	beq.n	80008a0 <__aeabi_ddiv+0x114>
 800086e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000872:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000876:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800087a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800087e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000882:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000886:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800088a:	d1c0      	bne.n	800080e <__aeabi_ddiv+0x82>
 800088c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000890:	d10b      	bne.n	80008aa <__aeabi_ddiv+0x11e>
 8000892:	ea41 0100 	orr.w	r1, r1, r0
 8000896:	f04f 0000 	mov.w	r0, #0
 800089a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800089e:	e7b6      	b.n	800080e <__aeabi_ddiv+0x82>
 80008a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a4:	bf04      	itt	eq
 80008a6:	4301      	orreq	r1, r0
 80008a8:	2000      	moveq	r0, #0
 80008aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008ae:	bf88      	it	hi
 80008b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008b4:	f63f aeaf 	bhi.w	8000616 <__aeabi_dmul+0xde>
 80008b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008bc:	bf04      	itt	eq
 80008be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008c6:	f150 0000 	adcs.w	r0, r0, #0
 80008ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008ce:	bd70      	pop	{r4, r5, r6, pc}
 80008d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008dc:	bfc2      	ittt	gt
 80008de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	popgt	{r4, r5, r6, pc}
 80008e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008ec:	f04f 0e00 	mov.w	lr, #0
 80008f0:	3c01      	subs	r4, #1
 80008f2:	e690      	b.n	8000616 <__aeabi_dmul+0xde>
 80008f4:	ea45 0e06 	orr.w	lr, r5, r6
 80008f8:	e68d      	b.n	8000616 <__aeabi_dmul+0xde>
 80008fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008fe:	ea94 0f0c 	teq	r4, ip
 8000902:	bf08      	it	eq
 8000904:	ea95 0f0c 	teqeq	r5, ip
 8000908:	f43f af3b 	beq.w	8000782 <__aeabi_dmul+0x24a>
 800090c:	ea94 0f0c 	teq	r4, ip
 8000910:	d10a      	bne.n	8000928 <__aeabi_ddiv+0x19c>
 8000912:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000916:	f47f af34 	bne.w	8000782 <__aeabi_dmul+0x24a>
 800091a:	ea95 0f0c 	teq	r5, ip
 800091e:	f47f af25 	bne.w	800076c <__aeabi_dmul+0x234>
 8000922:	4610      	mov	r0, r2
 8000924:	4619      	mov	r1, r3
 8000926:	e72c      	b.n	8000782 <__aeabi_dmul+0x24a>
 8000928:	ea95 0f0c 	teq	r5, ip
 800092c:	d106      	bne.n	800093c <__aeabi_ddiv+0x1b0>
 800092e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000932:	f43f aefd 	beq.w	8000730 <__aeabi_dmul+0x1f8>
 8000936:	4610      	mov	r0, r2
 8000938:	4619      	mov	r1, r3
 800093a:	e722      	b.n	8000782 <__aeabi_dmul+0x24a>
 800093c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000940:	bf18      	it	ne
 8000942:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000946:	f47f aec5 	bne.w	80006d4 <__aeabi_dmul+0x19c>
 800094a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800094e:	f47f af0d 	bne.w	800076c <__aeabi_dmul+0x234>
 8000952:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000956:	f47f aeeb 	bne.w	8000730 <__aeabi_dmul+0x1f8>
 800095a:	e712      	b.n	8000782 <__aeabi_dmul+0x24a>

0800095c <__gedf2>:
 800095c:	f04f 3cff 	mov.w	ip, #4294967295
 8000960:	e006      	b.n	8000970 <__cmpdf2+0x4>
 8000962:	bf00      	nop

08000964 <__ledf2>:
 8000964:	f04f 0c01 	mov.w	ip, #1
 8000968:	e002      	b.n	8000970 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__cmpdf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000974:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000978:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800097c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000980:	bf18      	it	ne
 8000982:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000986:	d01b      	beq.n	80009c0 <__cmpdf2+0x54>
 8000988:	b001      	add	sp, #4
 800098a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800098e:	bf0c      	ite	eq
 8000990:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000994:	ea91 0f03 	teqne	r1, r3
 8000998:	bf02      	ittt	eq
 800099a:	ea90 0f02 	teqeq	r0, r2
 800099e:	2000      	moveq	r0, #0
 80009a0:	4770      	bxeq	lr
 80009a2:	f110 0f00 	cmn.w	r0, #0
 80009a6:	ea91 0f03 	teq	r1, r3
 80009aa:	bf58      	it	pl
 80009ac:	4299      	cmppl	r1, r3
 80009ae:	bf08      	it	eq
 80009b0:	4290      	cmpeq	r0, r2
 80009b2:	bf2c      	ite	cs
 80009b4:	17d8      	asrcs	r0, r3, #31
 80009b6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009ba:	f040 0001 	orr.w	r0, r0, #1
 80009be:	4770      	bx	lr
 80009c0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009c4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009c8:	d102      	bne.n	80009d0 <__cmpdf2+0x64>
 80009ca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009ce:	d107      	bne.n	80009e0 <__cmpdf2+0x74>
 80009d0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d8:	d1d6      	bne.n	8000988 <__cmpdf2+0x1c>
 80009da:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009de:	d0d3      	beq.n	8000988 <__cmpdf2+0x1c>
 80009e0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009e4:	4770      	bx	lr
 80009e6:	bf00      	nop

080009e8 <__aeabi_cdrcmple>:
 80009e8:	4684      	mov	ip, r0
 80009ea:	4610      	mov	r0, r2
 80009ec:	4662      	mov	r2, ip
 80009ee:	468c      	mov	ip, r1
 80009f0:	4619      	mov	r1, r3
 80009f2:	4663      	mov	r3, ip
 80009f4:	e000      	b.n	80009f8 <__aeabi_cdcmpeq>
 80009f6:	bf00      	nop

080009f8 <__aeabi_cdcmpeq>:
 80009f8:	b501      	push	{r0, lr}
 80009fa:	f7ff ffb7 	bl	800096c <__cmpdf2>
 80009fe:	2800      	cmp	r0, #0
 8000a00:	bf48      	it	mi
 8000a02:	f110 0f00 	cmnmi.w	r0, #0
 8000a06:	bd01      	pop	{r0, pc}

08000a08 <__aeabi_dcmpeq>:
 8000a08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a0c:	f7ff fff4 	bl	80009f8 <__aeabi_cdcmpeq>
 8000a10:	bf0c      	ite	eq
 8000a12:	2001      	moveq	r0, #1
 8000a14:	2000      	movne	r0, #0
 8000a16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1a:	bf00      	nop

08000a1c <__aeabi_dcmplt>:
 8000a1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a20:	f7ff ffea 	bl	80009f8 <__aeabi_cdcmpeq>
 8000a24:	bf34      	ite	cc
 8000a26:	2001      	movcc	r0, #1
 8000a28:	2000      	movcs	r0, #0
 8000a2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a2e:	bf00      	nop

08000a30 <__aeabi_dcmple>:
 8000a30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a34:	f7ff ffe0 	bl	80009f8 <__aeabi_cdcmpeq>
 8000a38:	bf94      	ite	ls
 8000a3a:	2001      	movls	r0, #1
 8000a3c:	2000      	movhi	r0, #0
 8000a3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a42:	bf00      	nop

08000a44 <__aeabi_dcmpge>:
 8000a44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a48:	f7ff ffce 	bl	80009e8 <__aeabi_cdrcmple>
 8000a4c:	bf94      	ite	ls
 8000a4e:	2001      	movls	r0, #1
 8000a50:	2000      	movhi	r0, #0
 8000a52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a56:	bf00      	nop

08000a58 <__aeabi_dcmpgt>:
 8000a58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a5c:	f7ff ffc4 	bl	80009e8 <__aeabi_cdrcmple>
 8000a60:	bf34      	ite	cc
 8000a62:	2001      	movcc	r0, #1
 8000a64:	2000      	movcs	r0, #0
 8000a66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6a:	bf00      	nop

08000a6c <__aeabi_d2uiz>:
 8000a6c:	004a      	lsls	r2, r1, #1
 8000a6e:	d211      	bcs.n	8000a94 <__aeabi_d2uiz+0x28>
 8000a70:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a74:	d211      	bcs.n	8000a9a <__aeabi_d2uiz+0x2e>
 8000a76:	d50d      	bpl.n	8000a94 <__aeabi_d2uiz+0x28>
 8000a78:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a7c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a80:	d40e      	bmi.n	8000aa0 <__aeabi_d2uiz+0x34>
 8000a82:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a86:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a8a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a92:	4770      	bx	lr
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a9e:	d102      	bne.n	8000aa6 <__aeabi_d2uiz+0x3a>
 8000aa0:	f04f 30ff 	mov.w	r0, #4294967295
 8000aa4:	4770      	bx	lr
 8000aa6:	f04f 0000 	mov.w	r0, #0
 8000aaa:	4770      	bx	lr

08000aac <NVIC_PriorityGroupConfig>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 8000aac:	b480      	push	{r7}
 8000aae:	b083      	sub	sp, #12
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8000ab4:	4a06      	ldr	r2, [pc, #24]	; (8000ad0 <NVIC_PriorityGroupConfig+0x24>)
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000abc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ac0:	60d3      	str	r3, [r2, #12]
}
 8000ac2:	bf00      	nop
 8000ac4:	370c      	adds	r7, #12
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000acc:	4770      	bx	lr
 8000ace:	bf00      	nop
 8000ad0:	e000ed00 	.word	0xe000ed00

08000ad4 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8000ad4:	b480      	push	{r7}
 8000ad6:	b085      	sub	sp, #20
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8000adc:	2300      	movs	r3, #0
 8000ade:	73fb      	strb	r3, [r7, #15]
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	73bb      	strb	r3, [r7, #14]
 8000ae4:	230f      	movs	r3, #15
 8000ae6:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	78db      	ldrb	r3, [r3, #3]
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d038      	beq.n	8000b62 <NVIC_Init+0x8e>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8000af0:	4b27      	ldr	r3, [pc, #156]	; (8000b90 <NVIC_Init+0xbc>)
 8000af2:	68db      	ldr	r3, [r3, #12]
 8000af4:	43db      	mvns	r3, r3
 8000af6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8000afa:	0a1b      	lsrs	r3, r3, #8
 8000afc:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 8000afe:	7bfb      	ldrb	r3, [r7, #15]
 8000b00:	f1c3 0304 	rsb	r3, r3, #4
 8000b04:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 8000b06:	7b7a      	ldrb	r2, [r7, #13]
 8000b08:	7bfb      	ldrb	r3, [r7, #15]
 8000b0a:	fa42 f303 	asr.w	r3, r2, r3
 8000b0e:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	785b      	ldrb	r3, [r3, #1]
 8000b14:	461a      	mov	r2, r3
 8000b16:	7bbb      	ldrb	r3, [r7, #14]
 8000b18:	fa02 f303 	lsl.w	r3, r2, r3
 8000b1c:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	789a      	ldrb	r2, [r3, #2]
 8000b22:	7b7b      	ldrb	r3, [r7, #13]
 8000b24:	4013      	ands	r3, r2
 8000b26:	b2da      	uxtb	r2, r3
 8000b28:	7bfb      	ldrb	r3, [r7, #15]
 8000b2a:	4313      	orrs	r3, r2
 8000b2c:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 8000b2e:	7bfb      	ldrb	r3, [r7, #15]
 8000b30:	011b      	lsls	r3, r3, #4
 8000b32:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000b34:	4a17      	ldr	r2, [pc, #92]	; (8000b94 <NVIC_Init+0xc0>)
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	781b      	ldrb	r3, [r3, #0]
 8000b3a:	4413      	add	r3, r2
 8000b3c:	7bfa      	ldrb	r2, [r7, #15]
 8000b3e:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000b42:	4a14      	ldr	r2, [pc, #80]	; (8000b94 <NVIC_Init+0xc0>)
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	781b      	ldrb	r3, [r3, #0]
 8000b48:	095b      	lsrs	r3, r3, #5
 8000b4a:	b2db      	uxtb	r3, r3
 8000b4c:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	781b      	ldrb	r3, [r3, #0]
 8000b52:	f003 031f 	and.w	r3, r3, #31
 8000b56:	2101      	movs	r1, #1
 8000b58:	fa01 f303 	lsl.w	r3, r1, r3
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000b5c:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000b60:	e00f      	b.n	8000b82 <NVIC_Init+0xae>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000b62:	490c      	ldr	r1, [pc, #48]	; (8000b94 <NVIC_Init+0xc0>)
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	781b      	ldrb	r3, [r3, #0]
 8000b68:	095b      	lsrs	r3, r3, #5
 8000b6a:	b2db      	uxtb	r3, r3
 8000b6c:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	781b      	ldrb	r3, [r3, #0]
 8000b72:	f003 031f 	and.w	r3, r3, #31
 8000b76:	2201      	movs	r2, #1
 8000b78:	409a      	lsls	r2, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000b7a:	f100 0320 	add.w	r3, r0, #32
 8000b7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000b82:	bf00      	nop
 8000b84:	3714      	adds	r7, #20
 8000b86:	46bd      	mov	sp, r7
 8000b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8c:	4770      	bx	lr
 8000b8e:	bf00      	nop
 8000b90:	e000ed00 	.word	0xe000ed00
 8000b94:	e000e100 	.word	0xe000e100

08000b98 <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	b085      	sub	sp, #20
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	6078      	str	r0, [r7, #4]
 8000ba0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfConversion));
  
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	685b      	ldr	r3, [r3, #4]
 8000bae:	60fb      	str	r3, [r7, #12]
  
  /* Clear RES and SCAN bits */
  tmpreg1 &= CR1_CLEAR_MASK;
 8000bb0:	68fb      	ldr	r3, [r7, #12]
 8000bb2:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8000bb6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000bba:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 8000bbc:	683b      	ldr	r3, [r7, #0]
 8000bbe:	791b      	ldrb	r3, [r3, #4]
 8000bc0:	021a      	lsls	r2, r3, #8
                                   ADC_InitStruct->ADC_Resolution);
 8000bc2:	683b      	ldr	r3, [r7, #0]
 8000bc4:	681b      	ldr	r3, [r3, #0]
  tmpreg1 &= CR1_CLEAR_MASK;
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 8000bc6:	4313      	orrs	r3, r2
 8000bc8:	68fa      	ldr	r2, [r7, #12]
 8000bca:	4313      	orrs	r3, r2
 8000bcc:	60fb      	str	r3, [r7, #12]
                                   ADC_InitStruct->ADC_Resolution);
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	68fa      	ldr	r2, [r7, #12]
 8000bd2:	605a      	str	r2, [r3, #4]
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	689b      	ldr	r3, [r3, #8]
 8000bd8:	60fb      	str	r3, [r7, #12]
  
  /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_MASK;
 8000bda:	68fa      	ldr	r2, [r7, #12]
 8000bdc:	4b18      	ldr	r3, [pc, #96]	; (8000c40 <ADC_Init+0xa8>)
 8000bde:	4013      	ands	r3, r2
 8000be0:	60fb      	str	r3, [r7, #12]
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000be2:	683b      	ldr	r3, [r7, #0]
 8000be4:	691a      	ldr	r2, [r3, #16]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8000be6:	683b      	ldr	r3, [r7, #0]
 8000be8:	68db      	ldr	r3, [r3, #12]
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000bea:	431a      	orrs	r2, r3
                        ADC_InitStruct->ADC_ExternalTrigConv | 
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
 8000bec:	683b      	ldr	r3, [r7, #0]
 8000bee:	689b      	ldr	r3, [r3, #8]
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8000bf0:	431a      	orrs	r2, r3
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 8000bf2:	683b      	ldr	r3, [r7, #0]
 8000bf4:	795b      	ldrb	r3, [r3, #5]
 8000bf6:	005b      	lsls	r3, r3, #1
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000bf8:	4313      	orrs	r3, r2
 8000bfa:	68fa      	ldr	r2, [r7, #12]
 8000bfc:	4313      	orrs	r3, r2
 8000bfe:	60fb      	str	r3, [r7, #12]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
                        
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	68fa      	ldr	r2, [r7, #12]
 8000c04:	609a      	str	r2, [r3, #8]
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c0a:	60fb      	str	r3, [r7, #12]
  
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
 8000c0c:	68fb      	ldr	r3, [r7, #12]
 8000c0e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8000c12:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 8000c14:	683b      	ldr	r3, [r7, #0]
 8000c16:	7d1b      	ldrb	r3, [r3, #20]
 8000c18:	3b01      	subs	r3, #1
 8000c1a:	b2da      	uxtb	r2, r3
 8000c1c:	7afb      	ldrb	r3, [r7, #11]
 8000c1e:	4313      	orrs	r3, r2
 8000c20:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 8000c22:	7afb      	ldrb	r3, [r7, #11]
 8000c24:	051b      	lsls	r3, r3, #20
 8000c26:	68fa      	ldr	r2, [r7, #12]
 8000c28:	4313      	orrs	r3, r2
 8000c2a:	60fb      	str	r3, [r7, #12]
  
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	68fa      	ldr	r2, [r7, #12]
 8000c30:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8000c32:	bf00      	nop
 8000c34:	3714      	adds	r7, #20
 8000c36:	46bd      	mov	sp, r7
 8000c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3c:	4770      	bx	lr
 8000c3e:	bf00      	nop
 8000c40:	c0fff7fd 	.word	0xc0fff7fd

08000c44 <ADC_CommonInit>:
  * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure 
  *         that contains the configuration information for  All ADCs peripherals.
  * @retval None
  */
void ADC_CommonInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
{
 8000c44:	b480      	push	{r7}
 8000c46:	b085      	sub	sp, #20
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0;
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_PRESCALER(ADC_CommonInitStruct->ADC_Prescaler));
  assert_param(IS_ADC_DMA_ACCESS_MODE(ADC_CommonInitStruct->ADC_DMAAccessMode));
  assert_param(IS_ADC_SAMPLING_DELAY(ADC_CommonInitStruct->ADC_TwoSamplingDelay));
  /*---------------------------- ADC CCR Configuration -----------------*/
  /* Get the ADC CCR value */
  tmpreg1 = ADC->CCR;
 8000c50:	4b0e      	ldr	r3, [pc, #56]	; (8000c8c <ADC_CommonInit+0x48>)
 8000c52:	685b      	ldr	r3, [r3, #4]
 8000c54:	60fb      	str	r3, [r7, #12]
  
  /* Clear MULTI, DELAY, DMA and ADCPRE bits */
  tmpreg1 &= CR_CLEAR_MASK;
 8000c56:	68fa      	ldr	r2, [r7, #12]
 8000c58:	4b0d      	ldr	r3, [pc, #52]	; (8000c90 <ADC_CommonInit+0x4c>)
 8000c5a:	4013      	ands	r3, r2
 8000c5c:	60fb      	str	r3, [r7, #12]
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	681a      	ldr	r2, [r3, #0]
                        ADC_CommonInitStruct->ADC_Prescaler | 
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	685b      	ldr	r3, [r3, #4]
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8000c66:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_Prescaler | 
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	689b      	ldr	r3, [r3, #8]
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
                        ADC_CommonInitStruct->ADC_Prescaler | 
 8000c6c:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
                        ADC_CommonInitStruct->ADC_TwoSamplingDelay);
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	68db      	ldr	r3, [r3, #12]
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
                        ADC_CommonInitStruct->ADC_Prescaler | 
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 8000c72:	4313      	orrs	r3, r2
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8000c74:	68fa      	ldr	r2, [r7, #12]
 8000c76:	4313      	orrs	r3, r2
 8000c78:	60fb      	str	r3, [r7, #12]
                        ADC_CommonInitStruct->ADC_Prescaler | 
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
                        ADC_CommonInitStruct->ADC_TwoSamplingDelay);
                        
  /* Write to ADC CCR */
  ADC->CCR = tmpreg1;
 8000c7a:	4a04      	ldr	r2, [pc, #16]	; (8000c8c <ADC_CommonInit+0x48>)
 8000c7c:	68fb      	ldr	r3, [r7, #12]
 8000c7e:	6053      	str	r3, [r2, #4]
}
 8000c80:	bf00      	nop
 8000c82:	3714      	adds	r7, #20
 8000c84:	46bd      	mov	sp, r7
 8000c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8a:	4770      	bx	lr
 8000c8c:	40012300 	.word	0x40012300
 8000c90:	fffc30e0 	.word	0xfffc30e0

08000c94 <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000c94:	b480      	push	{r7}
 8000c96:	b083      	sub	sp, #12
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	6078      	str	r0, [r7, #4]
 8000c9c:	460b      	mov	r3, r1
 8000c9e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000ca0:	78fb      	ldrb	r3, [r7, #3]
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d006      	beq.n	8000cb4 <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	689b      	ldr	r3, [r3, #8]
 8000caa:	f043 0201 	orr.w	r2, r3, #1
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
  }
}
 8000cb2:	e005      	b.n	8000cc0 <ADC_Cmd+0x2c>
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
  }
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	689b      	ldr	r3, [r3, #8]
 8000cb8:	f023 0201 	bic.w	r2, r3, #1
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	609a      	str	r2, [r3, #8]
  }
}
 8000cc0:	bf00      	nop
 8000cc2:	370c      	adds	r7, #12
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cca:	4770      	bx	lr

08000ccc <ADC_RegularChannelConfig>:
  *            @arg ADC_SampleTime_144Cycles: Sample time equal to 144 cycles	
  *            @arg ADC_SampleTime_480Cycles: Sample time equal to 480 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	b085      	sub	sp, #20
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
 8000cd4:	4608      	mov	r0, r1
 8000cd6:	4611      	mov	r1, r2
 8000cd8:	461a      	mov	r2, r3
 8000cda:	4603      	mov	r3, r0
 8000cdc:	70fb      	strb	r3, [r7, #3]
 8000cde:	460b      	mov	r3, r1
 8000ce0:	70bb      	strb	r3, [r7, #2]
 8000ce2:	4613      	mov	r3, r2
 8000ce4:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	60fb      	str	r3, [r7, #12]
 8000cea:	2300      	movs	r3, #0
 8000cec:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8000cee:	78fb      	ldrb	r3, [r7, #3]
 8000cf0:	2b09      	cmp	r3, #9
 8000cf2:	d923      	bls.n	8000d3c <ADC_RegularChannelConfig+0x70>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	68db      	ldr	r3, [r3, #12]
 8000cf8:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3 * (ADC_Channel - 10));
 8000cfa:	78fb      	ldrb	r3, [r7, #3]
 8000cfc:	f1a3 020a 	sub.w	r2, r3, #10
 8000d00:	4613      	mov	r3, r2
 8000d02:	005b      	lsls	r3, r3, #1
 8000d04:	4413      	add	r3, r2
 8000d06:	2207      	movs	r2, #7
 8000d08:	fa02 f303 	lsl.w	r3, r2, r3
 8000d0c:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8000d0e:	68bb      	ldr	r3, [r7, #8]
 8000d10:	43db      	mvns	r3, r3
 8000d12:	68fa      	ldr	r2, [r7, #12]
 8000d14:	4013      	ands	r3, r2
 8000d16:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 8000d18:	7879      	ldrb	r1, [r7, #1]
 8000d1a:	78fb      	ldrb	r3, [r7, #3]
 8000d1c:	f1a3 020a 	sub.w	r2, r3, #10
 8000d20:	4613      	mov	r3, r2
 8000d22:	005b      	lsls	r3, r3, #1
 8000d24:	4413      	add	r3, r2
 8000d26:	fa01 f303 	lsl.w	r3, r1, r3
 8000d2a:	60bb      	str	r3, [r7, #8]
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8000d2c:	68fa      	ldr	r2, [r7, #12]
 8000d2e:	68bb      	ldr	r3, [r7, #8]
 8000d30:	4313      	orrs	r3, r2
 8000d32:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	68fa      	ldr	r2, [r7, #12]
 8000d38:	60da      	str	r2, [r3, #12]
 8000d3a:	e01e      	b.n	8000d7a <ADC_RegularChannelConfig+0xae>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	691b      	ldr	r3, [r3, #16]
 8000d40:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
 8000d42:	78fa      	ldrb	r2, [r7, #3]
 8000d44:	4613      	mov	r3, r2
 8000d46:	005b      	lsls	r3, r3, #1
 8000d48:	4413      	add	r3, r2
 8000d4a:	2207      	movs	r2, #7
 8000d4c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d50:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8000d52:	68bb      	ldr	r3, [r7, #8]
 8000d54:	43db      	mvns	r3, r3
 8000d56:	68fa      	ldr	r2, [r7, #12]
 8000d58:	4013      	ands	r3, r2
 8000d5a:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 8000d5c:	7879      	ldrb	r1, [r7, #1]
 8000d5e:	78fa      	ldrb	r2, [r7, #3]
 8000d60:	4613      	mov	r3, r2
 8000d62:	005b      	lsls	r3, r3, #1
 8000d64:	4413      	add	r3, r2
 8000d66:	fa01 f303 	lsl.w	r3, r1, r3
 8000d6a:	60bb      	str	r3, [r7, #8]
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8000d6c:	68fa      	ldr	r2, [r7, #12]
 8000d6e:	68bb      	ldr	r3, [r7, #8]
 8000d70:	4313      	orrs	r3, r2
 8000d72:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	68fa      	ldr	r2, [r7, #12]
 8000d78:	611a      	str	r2, [r3, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 8000d7a:	78bb      	ldrb	r3, [r7, #2]
 8000d7c:	2b06      	cmp	r3, #6
 8000d7e:	d821      	bhi.n	8000dc4 <ADC_RegularChannelConfig+0xf8>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d84:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_SET << (5 * (Rank - 1));
 8000d86:	78bb      	ldrb	r3, [r7, #2]
 8000d88:	1e5a      	subs	r2, r3, #1
 8000d8a:	4613      	mov	r3, r2
 8000d8c:	009b      	lsls	r3, r3, #2
 8000d8e:	4413      	add	r3, r2
 8000d90:	221f      	movs	r2, #31
 8000d92:	fa02 f303 	lsl.w	r3, r2, r3
 8000d96:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000d98:	68bb      	ldr	r3, [r7, #8]
 8000d9a:	43db      	mvns	r3, r3
 8000d9c:	68fa      	ldr	r2, [r7, #12]
 8000d9e:	4013      	ands	r3, r2
 8000da0:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 8000da2:	78f9      	ldrb	r1, [r7, #3]
 8000da4:	78bb      	ldrb	r3, [r7, #2]
 8000da6:	1e5a      	subs	r2, r3, #1
 8000da8:	4613      	mov	r3, r2
 8000daa:	009b      	lsls	r3, r3, #2
 8000dac:	4413      	add	r3, r2
 8000dae:	fa01 f303 	lsl.w	r3, r1, r3
 8000db2:	60bb      	str	r3, [r7, #8]
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000db4:	68fa      	ldr	r2, [r7, #12]
 8000db6:	68bb      	ldr	r3, [r7, #8]
 8000db8:	4313      	orrs	r3, r2
 8000dba:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	68fa      	ldr	r2, [r7, #12]
 8000dc0:	635a      	str	r2, [r3, #52]	; 0x34
    tmpreg1 |= tmpreg2;
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 8000dc2:	e047      	b.n	8000e54 <ADC_RegularChannelConfig+0x188>
    
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
 8000dc4:	78bb      	ldrb	r3, [r7, #2]
 8000dc6:	2b0c      	cmp	r3, #12
 8000dc8:	d821      	bhi.n	8000e0e <ADC_RegularChannelConfig+0x142>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dce:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_SET << (5 * (Rank - 7));
 8000dd0:	78bb      	ldrb	r3, [r7, #2]
 8000dd2:	1fda      	subs	r2, r3, #7
 8000dd4:	4613      	mov	r3, r2
 8000dd6:	009b      	lsls	r3, r3, #2
 8000dd8:	4413      	add	r3, r2
 8000dda:	221f      	movs	r2, #31
 8000ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8000de0:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000de2:	68bb      	ldr	r3, [r7, #8]
 8000de4:	43db      	mvns	r3, r3
 8000de6:	68fa      	ldr	r2, [r7, #12]
 8000de8:	4013      	ands	r3, r2
 8000dea:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 8000dec:	78f9      	ldrb	r1, [r7, #3]
 8000dee:	78bb      	ldrb	r3, [r7, #2]
 8000df0:	1fda      	subs	r2, r3, #7
 8000df2:	4613      	mov	r3, r2
 8000df4:	009b      	lsls	r3, r3, #2
 8000df6:	4413      	add	r3, r2
 8000df8:	fa01 f303 	lsl.w	r3, r1, r3
 8000dfc:	60bb      	str	r3, [r7, #8]
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000dfe:	68fa      	ldr	r2, [r7, #12]
 8000e00:	68bb      	ldr	r3, [r7, #8]
 8000e02:	4313      	orrs	r3, r2
 8000e04:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SQR2 = tmpreg1;
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	68fa      	ldr	r2, [r7, #12]
 8000e0a:	631a      	str	r2, [r3, #48]	; 0x30
    tmpreg1 |= tmpreg2;
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 8000e0c:	e022      	b.n	8000e54 <ADC_RegularChannelConfig+0x188>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e12:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_SET << (5 * (Rank - 13));
 8000e14:	78bb      	ldrb	r3, [r7, #2]
 8000e16:	f1a3 020d 	sub.w	r2, r3, #13
 8000e1a:	4613      	mov	r3, r2
 8000e1c:	009b      	lsls	r3, r3, #2
 8000e1e:	4413      	add	r3, r2
 8000e20:	221f      	movs	r2, #31
 8000e22:	fa02 f303 	lsl.w	r3, r2, r3
 8000e26:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000e28:	68bb      	ldr	r3, [r7, #8]
 8000e2a:	43db      	mvns	r3, r3
 8000e2c:	68fa      	ldr	r2, [r7, #12]
 8000e2e:	4013      	ands	r3, r2
 8000e30:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 8000e32:	78f9      	ldrb	r1, [r7, #3]
 8000e34:	78bb      	ldrb	r3, [r7, #2]
 8000e36:	f1a3 020d 	sub.w	r2, r3, #13
 8000e3a:	4613      	mov	r3, r2
 8000e3c:	009b      	lsls	r3, r3, #2
 8000e3e:	4413      	add	r3, r2
 8000e40:	fa01 f303 	lsl.w	r3, r1, r3
 8000e44:	60bb      	str	r3, [r7, #8]
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000e46:	68fa      	ldr	r2, [r7, #12]
 8000e48:	68bb      	ldr	r3, [r7, #8]
 8000e4a:	4313      	orrs	r3, r2
 8000e4c:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	68fa      	ldr	r2, [r7, #12]
 8000e52:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 8000e54:	bf00      	nop
 8000e56:	3714      	adds	r7, #20
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5e:	4770      	bx	lr

08000e60 <ADC_SoftwareStartConv>:
  * @brief  Enables the selected ADC software start conversion of the regular channels.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_SoftwareStartConv(ADC_TypeDef* ADCx)
{
 8000e60:	b480      	push	{r7}
 8000e62:	b083      	sub	sp, #12
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Enable the selected ADC conversion for regular group */
  ADCx->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	689b      	ldr	r3, [r3, #8]
 8000e6c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	609a      	str	r2, [r3, #8]
}
 8000e74:	bf00      	nop
 8000e76:	370c      	adds	r7, #12
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7e:	4770      	bx	lr

08000e80 <ADC_GetConversionValue>:
  * @brief  Returns the last ADCx conversion result data for regular channel.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The Data conversion value.
  */
uint16_t ADC_GetConversionValue(ADC_TypeDef* ADCx)
{
 8000e80:	b480      	push	{r7}
 8000e82:	b083      	sub	sp, #12
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Return the selected ADC conversion value */
  return (uint16_t) ADCx->DR;
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e8c:	b29b      	uxth	r3, r3
}
 8000e8e:	4618      	mov	r0, r3
 8000e90:	370c      	adds	r7, #12
 8000e92:	46bd      	mov	sp, r7
 8000e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e98:	4770      	bx	lr
 8000e9a:	bf00      	nop

08000e9c <ADC_ITConfig>:
  * @param  NewState: new state of the specified ADC interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_ITConfig(ADC_TypeDef* ADCx, uint16_t ADC_IT, FunctionalState NewState)  
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	b085      	sub	sp, #20
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
 8000ea4:	460b      	mov	r3, r1
 8000ea6:	807b      	strh	r3, [r7, #2]
 8000ea8:	4613      	mov	r3, r2
 8000eaa:	707b      	strb	r3, [r7, #1]
  uint32_t itmask = 0;
 8000eac:	2300      	movs	r3, #0
 8000eae:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_ADC_IT(ADC_IT)); 

  /* Get the ADC IT index */
  itmask = (uint8_t)ADC_IT;
 8000eb0:	887b      	ldrh	r3, [r7, #2]
 8000eb2:	b2db      	uxtb	r3, r3
 8000eb4:	60fb      	str	r3, [r7, #12]
  itmask = (uint32_t)0x01 << itmask;    
 8000eb6:	2201      	movs	r2, #1
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	fa02 f303 	lsl.w	r3, r2, r3
 8000ebe:	60fb      	str	r3, [r7, #12]

  if (NewState != DISABLE)
 8000ec0:	787b      	ldrb	r3, [r7, #1]
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d006      	beq.n	8000ed4 <ADC_ITConfig+0x38>
  {
    /* Enable the selected ADC interrupts */
    ADCx->CR1 |= itmask;
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	685a      	ldr	r2, [r3, #4]
 8000eca:	68fb      	ldr	r3, [r7, #12]
 8000ecc:	431a      	orrs	r2, r3
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	605a      	str	r2, [r3, #4]
  else
  {
    /* Disable the selected ADC interrupts */
    ADCx->CR1 &= (~(uint32_t)itmask);
  }
}
 8000ed2:	e006      	b.n	8000ee2 <ADC_ITConfig+0x46>
    ADCx->CR1 |= itmask;
  }
  else
  {
    /* Disable the selected ADC interrupts */
    ADCx->CR1 &= (~(uint32_t)itmask);
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	685a      	ldr	r2, [r3, #4]
 8000ed8:	68fb      	ldr	r3, [r7, #12]
 8000eda:	43db      	mvns	r3, r3
 8000edc:	401a      	ands	r2, r3
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	605a      	str	r2, [r3, #4]
  }
}
 8000ee2:	bf00      	nop
 8000ee4:	3714      	adds	r7, #20
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eec:	4770      	bx	lr
 8000eee:	bf00      	nop

08000ef0 <ADC_ClearITPendingBit>:
  *            @arg ADC_IT_JEOC: End of injected conversion interrupt mask
  *            @arg ADC_IT_OVR: Overrun interrupt mask                         
  * @retval None
  */
void ADC_ClearITPendingBit(ADC_TypeDef* ADCx, uint16_t ADC_IT)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	b085      	sub	sp, #20
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
 8000ef8:	460b      	mov	r3, r1
 8000efa:	807b      	strh	r3, [r7, #2]
  uint8_t itmask = 0;
 8000efc:	2300      	movs	r3, #0
 8000efe:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_IT(ADC_IT)); 
  /* Get the ADC IT index */
  itmask = (uint8_t)(ADC_IT >> 8);
 8000f00:	887b      	ldrh	r3, [r7, #2]
 8000f02:	0a1b      	lsrs	r3, r3, #8
 8000f04:	b29b      	uxth	r3, r3
 8000f06:	73fb      	strb	r3, [r7, #15]
  /* Clear the selected ADC interrupt pending bits */
  ADCx->SR = ~(uint32_t)itmask;
 8000f08:	7bfb      	ldrb	r3, [r7, #15]
 8000f0a:	43da      	mvns	r2, r3
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	601a      	str	r2, [r3, #0]
}                    
 8000f10:	bf00      	nop
 8000f12:	3714      	adds	r7, #20
 8000f14:	46bd      	mov	sp, r7
 8000f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1a:	4770      	bx	lr

08000f1c <DAC_DeInit>:
  * @brief  Deinitializes the DAC peripheral registers to their default reset values.
  * @param  None
  * @retval None
  */
void DAC_DeInit(void)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	af00      	add	r7, sp, #0
  /* Enable DAC reset state */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_DAC, ENABLE);
 8000f20:	2101      	movs	r1, #1
 8000f22:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 8000f26:	f000 fbe3 	bl	80016f0 <RCC_APB1PeriphResetCmd>
  /* Release DAC from reset state */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_DAC, DISABLE);
 8000f2a:	2100      	movs	r1, #0
 8000f2c:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 8000f30:	f000 fbde 	bl	80016f0 <RCC_APB1PeriphResetCmd>
}
 8000f34:	bf00      	nop
 8000f36:	bd80      	pop	{r7, pc}

08000f38 <DAC_Init>:
  * @param  DAC_InitStruct: pointer to a DAC_InitTypeDef structure that contains
  *         the configuration information for the  specified DAC channel.
  * @retval None
  */
void DAC_Init(uint32_t DAC_Channel, DAC_InitTypeDef* DAC_InitStruct)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	b085      	sub	sp, #20
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
 8000f40:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 8000f42:	2300      	movs	r3, #0
 8000f44:	60fb      	str	r3, [r7, #12]
 8000f46:	2300      	movs	r3, #0
 8000f48:	60bb      	str	r3, [r7, #8]
  assert_param(IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(DAC_InitStruct->DAC_OutputBuffer));

/*---------------------------- DAC CR Configuration --------------------------*/
  /* Get the DAC CR value */
  tmpreg1 = DAC->CR;
 8000f4a:	4b14      	ldr	r3, [pc, #80]	; (8000f9c <DAC_Init+0x64>)
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	60fb      	str	r3, [r7, #12]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(CR_CLEAR_MASK << DAC_Channel);
 8000f50:	f640 72fe 	movw	r2, #4094	; 0xffe
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	fa02 f303 	lsl.w	r3, r2, r3
 8000f5a:	43db      	mvns	r3, r3
 8000f5c:	68fa      	ldr	r2, [r7, #12]
 8000f5e:	4013      	ands	r3, r2
 8000f60:	60fb      	str	r3, [r7, #12]
     wave generation, mask/amplitude for wave generation */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set WAVEx bits according to DAC_WaveGeneration value */
  /* Set MAMPx bits according to DAC_LFSRUnmask_TriangleAmplitude value */ 
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
 8000f62:	683b      	ldr	r3, [r7, #0]
 8000f64:	681a      	ldr	r2, [r3, #0]
 8000f66:	683b      	ldr	r3, [r7, #0]
 8000f68:	685b      	ldr	r3, [r3, #4]
 8000f6a:	431a      	orrs	r2, r3
             DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude | \
 8000f6c:	683b      	ldr	r3, [r7, #0]
 8000f6e:	689b      	ldr	r3, [r3, #8]
     wave generation, mask/amplitude for wave generation */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set WAVEx bits according to DAC_WaveGeneration value */
  /* Set MAMPx bits according to DAC_LFSRUnmask_TriangleAmplitude value */ 
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
 8000f70:	431a      	orrs	r2, r3
             DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude | \
             DAC_InitStruct->DAC_OutputBuffer);
 8000f72:	683b      	ldr	r3, [r7, #0]
 8000f74:	68db      	ldr	r3, [r3, #12]
     wave generation, mask/amplitude for wave generation */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set WAVEx bits according to DAC_WaveGeneration value */
  /* Set MAMPx bits according to DAC_LFSRUnmask_TriangleAmplitude value */ 
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
 8000f76:	4313      	orrs	r3, r2
 8000f78:	60bb      	str	r3, [r7, #8]
             DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude | \
             DAC_InitStruct->DAC_OutputBuffer);
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << DAC_Channel;
 8000f7a:	68ba      	ldr	r2, [r7, #8]
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f82:	68fa      	ldr	r2, [r7, #12]
 8000f84:	4313      	orrs	r3, r2
 8000f86:	60fb      	str	r3, [r7, #12]
  /* Write to DAC CR */
  DAC->CR = tmpreg1;
 8000f88:	4a04      	ldr	r2, [pc, #16]	; (8000f9c <DAC_Init+0x64>)
 8000f8a:	68fb      	ldr	r3, [r7, #12]
 8000f8c:	6013      	str	r3, [r2, #0]
}
 8000f8e:	bf00      	nop
 8000f90:	3714      	adds	r7, #20
 8000f92:	46bd      	mov	sp, r7
 8000f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f98:	4770      	bx	lr
 8000f9a:	bf00      	nop
 8000f9c:	40007400 	.word	0x40007400

08000fa0 <DAC_Cmd>:
  *          This parameter can be: ENABLE or DISABLE.
  * @note   When the DAC channel is enabled the trigger source can no more be modified.
  * @retval None
  */
void DAC_Cmd(uint32_t DAC_Channel, FunctionalState NewState)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	b083      	sub	sp, #12
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
 8000fa8:	460b      	mov	r3, r1
 8000faa:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000fac:	78fb      	ldrb	r3, [r7, #3]
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d009      	beq.n	8000fc6 <DAC_Cmd+0x26>
  {
    /* Enable the selected DAC channel */
    DAC->CR |= (DAC_CR_EN1 << DAC_Channel);
 8000fb2:	490d      	ldr	r1, [pc, #52]	; (8000fe8 <DAC_Cmd+0x48>)
 8000fb4:	4b0c      	ldr	r3, [pc, #48]	; (8000fe8 <DAC_Cmd+0x48>)
 8000fb6:	681a      	ldr	r2, [r3, #0]
 8000fb8:	2001      	movs	r0, #1
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	fa00 f303 	lsl.w	r3, r0, r3
 8000fc0:	4313      	orrs	r3, r2
 8000fc2:	600b      	str	r3, [r1, #0]
  else
  {
    /* Disable the selected DAC channel */
    DAC->CR &= (~(DAC_CR_EN1 << DAC_Channel));
  }
}
 8000fc4:	e009      	b.n	8000fda <DAC_Cmd+0x3a>
    DAC->CR |= (DAC_CR_EN1 << DAC_Channel);
  }
  else
  {
    /* Disable the selected DAC channel */
    DAC->CR &= (~(DAC_CR_EN1 << DAC_Channel));
 8000fc6:	4908      	ldr	r1, [pc, #32]	; (8000fe8 <DAC_Cmd+0x48>)
 8000fc8:	4b07      	ldr	r3, [pc, #28]	; (8000fe8 <DAC_Cmd+0x48>)
 8000fca:	681a      	ldr	r2, [r3, #0]
 8000fcc:	2001      	movs	r0, #1
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	fa00 f303 	lsl.w	r3, r0, r3
 8000fd4:	43db      	mvns	r3, r3
 8000fd6:	4013      	ands	r3, r2
 8000fd8:	600b      	str	r3, [r1, #0]
  }
}
 8000fda:	bf00      	nop
 8000fdc:	370c      	adds	r7, #12
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe4:	4770      	bx	lr
 8000fe6:	bf00      	nop
 8000fe8:	40007400 	.word	0x40007400

08000fec <DAC_DMACmd>:
  * @note   The DAC channel2 is mapped on DMA1 Stream 6 channel7 which must be
  *          already configured.    
  * @retval None
  */
void DAC_DMACmd(uint32_t DAC_Channel, FunctionalState NewState)
{
 8000fec:	b480      	push	{r7}
 8000fee:	b083      	sub	sp, #12
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
 8000ff4:	460b      	mov	r3, r1
 8000ff6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000ff8:	78fb      	ldrb	r3, [r7, #3]
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d00a      	beq.n	8001014 <DAC_DMACmd+0x28>
  {
    /* Enable the selected DAC channel DMA request */
    DAC->CR |= (DAC_CR_DMAEN1 << DAC_Channel);
 8000ffe:	490e      	ldr	r1, [pc, #56]	; (8001038 <DAC_DMACmd+0x4c>)
 8001000:	4b0d      	ldr	r3, [pc, #52]	; (8001038 <DAC_DMACmd+0x4c>)
 8001002:	681a      	ldr	r2, [r3, #0]
 8001004:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	fa00 f303 	lsl.w	r3, r0, r3
 800100e:	4313      	orrs	r3, r2
 8001010:	600b      	str	r3, [r1, #0]
  else
  {
    /* Disable the selected DAC channel DMA request */
    DAC->CR &= (~(DAC_CR_DMAEN1 << DAC_Channel));
  }
}
 8001012:	e00a      	b.n	800102a <DAC_DMACmd+0x3e>
    DAC->CR |= (DAC_CR_DMAEN1 << DAC_Channel);
  }
  else
  {
    /* Disable the selected DAC channel DMA request */
    DAC->CR &= (~(DAC_CR_DMAEN1 << DAC_Channel));
 8001014:	4908      	ldr	r1, [pc, #32]	; (8001038 <DAC_DMACmd+0x4c>)
 8001016:	4b08      	ldr	r3, [pc, #32]	; (8001038 <DAC_DMACmd+0x4c>)
 8001018:	681a      	ldr	r2, [r3, #0]
 800101a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	fa00 f303 	lsl.w	r3, r0, r3
 8001024:	43db      	mvns	r3, r3
 8001026:	4013      	ands	r3, r2
 8001028:	600b      	str	r3, [r1, #0]
  }
}
 800102a:	bf00      	nop
 800102c:	370c      	adds	r7, #12
 800102e:	46bd      	mov	sp, r7
 8001030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001034:	4770      	bx	lr
 8001036:	bf00      	nop
 8001038:	40007400 	.word	0x40007400

0800103c <DMA_DeInit>:
  * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
  *         to 7 to select the DMA Stream.
  * @retval None
  */
void DMA_DeInit(DMA_Stream_TypeDef* DMAy_Streamx)
{
 800103c:	b480      	push	{r7}
 800103e:	b083      	sub	sp, #12
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  /* Disable the selected DMAy Streamx */
  DMAy_Streamx->CR &= ~((uint32_t)DMA_SxCR_EN);
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	f023 0201 	bic.w	r2, r3, #1
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	601a      	str	r2, [r3, #0]

  /* Reset DMAy Streamx control register */
  DMAy_Streamx->CR  = 0;
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	2200      	movs	r2, #0
 8001054:	601a      	str	r2, [r3, #0]
  
  /* Reset DMAy Streamx Number of Data to Transfer register */
  DMAy_Streamx->NDTR = 0;
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	2200      	movs	r2, #0
 800105a:	605a      	str	r2, [r3, #4]
  
  /* Reset DMAy Streamx peripheral address register */
  DMAy_Streamx->PAR  = 0;
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	2200      	movs	r2, #0
 8001060:	609a      	str	r2, [r3, #8]
  
  /* Reset DMAy Streamx memory 0 address register */
  DMAy_Streamx->M0AR = 0;
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	2200      	movs	r2, #0
 8001066:	60da      	str	r2, [r3, #12]

  /* Reset DMAy Streamx memory 1 address register */
  DMAy_Streamx->M1AR = 0;
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	2200      	movs	r2, #0
 800106c:	611a      	str	r2, [r3, #16]

  /* Reset DMAy Streamx FIFO control register */
  DMAy_Streamx->FCR = (uint32_t)0x00000021; 
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	2221      	movs	r2, #33	; 0x21
 8001072:	615a      	str	r2, [r3, #20]

  /* Reset interrupt pending bits for the selected stream */
  if (DMAy_Streamx == DMA1_Stream0)
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	4a46      	ldr	r2, [pc, #280]	; (8001190 <DMA_DeInit+0x154>)
 8001078:	4293      	cmp	r3, r2
 800107a:	d103      	bne.n	8001084 <DMA_DeInit+0x48>
  {
    /* Reset interrupt pending bits for DMA1 Stream0 */
    DMA1->LIFCR = DMA_Stream0_IT_MASK;
 800107c:	4b45      	ldr	r3, [pc, #276]	; (8001194 <DMA_DeInit+0x158>)
 800107e:	223d      	movs	r2, #61	; 0x3d
 8001080:	609a      	str	r2, [r3, #8]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 8001082:	e07e      	b.n	8001182 <DMA_DeInit+0x146>
  if (DMAy_Streamx == DMA1_Stream0)
  {
    /* Reset interrupt pending bits for DMA1 Stream0 */
    DMA1->LIFCR = DMA_Stream0_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream1)
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	4a44      	ldr	r2, [pc, #272]	; (8001198 <DMA_DeInit+0x15c>)
 8001088:	4293      	cmp	r3, r2
 800108a:	d104      	bne.n	8001096 <DMA_DeInit+0x5a>
  {
    /* Reset interrupt pending bits for DMA1 Stream1 */
    DMA1->LIFCR = DMA_Stream1_IT_MASK;
 800108c:	4b41      	ldr	r3, [pc, #260]	; (8001194 <DMA_DeInit+0x158>)
 800108e:	f44f 6274 	mov.w	r2, #3904	; 0xf40
 8001092:	609a      	str	r2, [r3, #8]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 8001094:	e075      	b.n	8001182 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream1)
  {
    /* Reset interrupt pending bits for DMA1 Stream1 */
    DMA1->LIFCR = DMA_Stream1_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream2)
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	4a40      	ldr	r2, [pc, #256]	; (800119c <DMA_DeInit+0x160>)
 800109a:	4293      	cmp	r3, r2
 800109c:	d104      	bne.n	80010a8 <DMA_DeInit+0x6c>
  {
    /* Reset interrupt pending bits for DMA1 Stream2 */
    DMA1->LIFCR = DMA_Stream2_IT_MASK;
 800109e:	4b3d      	ldr	r3, [pc, #244]	; (8001194 <DMA_DeInit+0x158>)
 80010a0:	f44f 1274 	mov.w	r2, #3997696	; 0x3d0000
 80010a4:	609a      	str	r2, [r3, #8]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 80010a6:	e06c      	b.n	8001182 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream2)
  {
    /* Reset interrupt pending bits for DMA1 Stream2 */
    DMA1->LIFCR = DMA_Stream2_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream3)
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	4a3d      	ldr	r2, [pc, #244]	; (80011a0 <DMA_DeInit+0x164>)
 80010ac:	4293      	cmp	r3, r2
 80010ae:	d104      	bne.n	80010ba <DMA_DeInit+0x7e>
  {
    /* Reset interrupt pending bits for DMA1 Stream3 */
    DMA1->LIFCR = DMA_Stream3_IT_MASK;
 80010b0:	4b38      	ldr	r3, [pc, #224]	; (8001194 <DMA_DeInit+0x158>)
 80010b2:	f04f 6274 	mov.w	r2, #255852544	; 0xf400000
 80010b6:	609a      	str	r2, [r3, #8]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 80010b8:	e063      	b.n	8001182 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream3)
  {
    /* Reset interrupt pending bits for DMA1 Stream3 */
    DMA1->LIFCR = DMA_Stream3_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream4)
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	4a39      	ldr	r2, [pc, #228]	; (80011a4 <DMA_DeInit+0x168>)
 80010be:	4293      	cmp	r3, r2
 80010c0:	d103      	bne.n	80010ca <DMA_DeInit+0x8e>
  {
    /* Reset interrupt pending bits for DMA1 Stream4 */
    DMA1->HIFCR = DMA_Stream4_IT_MASK;
 80010c2:	4b34      	ldr	r3, [pc, #208]	; (8001194 <DMA_DeInit+0x158>)
 80010c4:	4a38      	ldr	r2, [pc, #224]	; (80011a8 <DMA_DeInit+0x16c>)
 80010c6:	60da      	str	r2, [r3, #12]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 80010c8:	e05b      	b.n	8001182 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream4)
  {
    /* Reset interrupt pending bits for DMA1 Stream4 */
    DMA1->HIFCR = DMA_Stream4_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream5)
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	4a37      	ldr	r2, [pc, #220]	; (80011ac <DMA_DeInit+0x170>)
 80010ce:	4293      	cmp	r3, r2
 80010d0:	d103      	bne.n	80010da <DMA_DeInit+0x9e>
  {
    /* Reset interrupt pending bits for DMA1 Stream5 */
    DMA1->HIFCR = DMA_Stream5_IT_MASK;
 80010d2:	4b30      	ldr	r3, [pc, #192]	; (8001194 <DMA_DeInit+0x158>)
 80010d4:	4a36      	ldr	r2, [pc, #216]	; (80011b0 <DMA_DeInit+0x174>)
 80010d6:	60da      	str	r2, [r3, #12]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 80010d8:	e053      	b.n	8001182 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream5)
  {
    /* Reset interrupt pending bits for DMA1 Stream5 */
    DMA1->HIFCR = DMA_Stream5_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream6)
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	4a35      	ldr	r2, [pc, #212]	; (80011b4 <DMA_DeInit+0x178>)
 80010de:	4293      	cmp	r3, r2
 80010e0:	d103      	bne.n	80010ea <DMA_DeInit+0xae>
  {
    /* Reset interrupt pending bits for DMA1 Stream6 */
    DMA1->HIFCR = (uint32_t)DMA_Stream6_IT_MASK;
 80010e2:	4b2c      	ldr	r3, [pc, #176]	; (8001194 <DMA_DeInit+0x158>)
 80010e4:	4a34      	ldr	r2, [pc, #208]	; (80011b8 <DMA_DeInit+0x17c>)
 80010e6:	60da      	str	r2, [r3, #12]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 80010e8:	e04b      	b.n	8001182 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream6)
  {
    /* Reset interrupt pending bits for DMA1 Stream6 */
    DMA1->HIFCR = (uint32_t)DMA_Stream6_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream7)
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	4a33      	ldr	r2, [pc, #204]	; (80011bc <DMA_DeInit+0x180>)
 80010ee:	4293      	cmp	r3, r2
 80010f0:	d104      	bne.n	80010fc <DMA_DeInit+0xc0>
  {
    /* Reset interrupt pending bits for DMA1 Stream7 */
    DMA1->HIFCR = DMA_Stream7_IT_MASK;
 80010f2:	4b28      	ldr	r3, [pc, #160]	; (8001194 <DMA_DeInit+0x158>)
 80010f4:	f04f 523d 	mov.w	r2, #792723456	; 0x2f400000
 80010f8:	60da      	str	r2, [r3, #12]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 80010fa:	e042      	b.n	8001182 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream7)
  {
    /* Reset interrupt pending bits for DMA1 Stream7 */
    DMA1->HIFCR = DMA_Stream7_IT_MASK;
  }
  else if (DMAy_Streamx == DMA2_Stream0)
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	4a30      	ldr	r2, [pc, #192]	; (80011c0 <DMA_DeInit+0x184>)
 8001100:	4293      	cmp	r3, r2
 8001102:	d103      	bne.n	800110c <DMA_DeInit+0xd0>
  {
    /* Reset interrupt pending bits for DMA2 Stream0 */
    DMA2->LIFCR = DMA_Stream0_IT_MASK;
 8001104:	4b2f      	ldr	r3, [pc, #188]	; (80011c4 <DMA_DeInit+0x188>)
 8001106:	223d      	movs	r2, #61	; 0x3d
 8001108:	609a      	str	r2, [r3, #8]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 800110a:	e03a      	b.n	8001182 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream0)
  {
    /* Reset interrupt pending bits for DMA2 Stream0 */
    DMA2->LIFCR = DMA_Stream0_IT_MASK;
  }
  else if (DMAy_Streamx == DMA2_Stream1)
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	4a2e      	ldr	r2, [pc, #184]	; (80011c8 <DMA_DeInit+0x18c>)
 8001110:	4293      	cmp	r3, r2
 8001112:	d104      	bne.n	800111e <DMA_DeInit+0xe2>
  {
    /* Reset interrupt pending bits for DMA2 Stream1 */
    DMA2->LIFCR = DMA_Stream1_IT_MASK;
 8001114:	4b2b      	ldr	r3, [pc, #172]	; (80011c4 <DMA_DeInit+0x188>)
 8001116:	f44f 6274 	mov.w	r2, #3904	; 0xf40
 800111a:	609a      	str	r2, [r3, #8]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 800111c:	e031      	b.n	8001182 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream1)
  {
    /* Reset interrupt pending bits for DMA2 Stream1 */
    DMA2->LIFCR = DMA_Stream1_IT_MASK;
  }
  else if (DMAy_Streamx == DMA2_Stream2)
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	4a2a      	ldr	r2, [pc, #168]	; (80011cc <DMA_DeInit+0x190>)
 8001122:	4293      	cmp	r3, r2
 8001124:	d104      	bne.n	8001130 <DMA_DeInit+0xf4>
  {
    /* Reset interrupt pending bits for DMA2 Stream2 */
    DMA2->LIFCR = DMA_Stream2_IT_MASK;
 8001126:	4b27      	ldr	r3, [pc, #156]	; (80011c4 <DMA_DeInit+0x188>)
 8001128:	f44f 1274 	mov.w	r2, #3997696	; 0x3d0000
 800112c:	609a      	str	r2, [r3, #8]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 800112e:	e028      	b.n	8001182 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream2)
  {
    /* Reset interrupt pending bits for DMA2 Stream2 */
    DMA2->LIFCR = DMA_Stream2_IT_MASK;
  }
  else if (DMAy_Streamx == DMA2_Stream3)
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	4a27      	ldr	r2, [pc, #156]	; (80011d0 <DMA_DeInit+0x194>)
 8001134:	4293      	cmp	r3, r2
 8001136:	d104      	bne.n	8001142 <DMA_DeInit+0x106>
  {
    /* Reset interrupt pending bits for DMA2 Stream3 */
    DMA2->LIFCR = DMA_Stream3_IT_MASK;
 8001138:	4b22      	ldr	r3, [pc, #136]	; (80011c4 <DMA_DeInit+0x188>)
 800113a:	f04f 6274 	mov.w	r2, #255852544	; 0xf400000
 800113e:	609a      	str	r2, [r3, #8]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 8001140:	e01f      	b.n	8001182 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream3)
  {
    /* Reset interrupt pending bits for DMA2 Stream3 */
    DMA2->LIFCR = DMA_Stream3_IT_MASK;
  }
  else if (DMAy_Streamx == DMA2_Stream4)
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	4a23      	ldr	r2, [pc, #140]	; (80011d4 <DMA_DeInit+0x198>)
 8001146:	4293      	cmp	r3, r2
 8001148:	d103      	bne.n	8001152 <DMA_DeInit+0x116>
  {
    /* Reset interrupt pending bits for DMA2 Stream4 */
    DMA2->HIFCR = DMA_Stream4_IT_MASK;
 800114a:	4b1e      	ldr	r3, [pc, #120]	; (80011c4 <DMA_DeInit+0x188>)
 800114c:	4a16      	ldr	r2, [pc, #88]	; (80011a8 <DMA_DeInit+0x16c>)
 800114e:	60da      	str	r2, [r3, #12]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 8001150:	e017      	b.n	8001182 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream4)
  {
    /* Reset interrupt pending bits for DMA2 Stream4 */
    DMA2->HIFCR = DMA_Stream4_IT_MASK;
  }
  else if (DMAy_Streamx == DMA2_Stream5)
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	4a20      	ldr	r2, [pc, #128]	; (80011d8 <DMA_DeInit+0x19c>)
 8001156:	4293      	cmp	r3, r2
 8001158:	d103      	bne.n	8001162 <DMA_DeInit+0x126>
  {
    /* Reset interrupt pending bits for DMA2 Stream5 */
    DMA2->HIFCR = DMA_Stream5_IT_MASK;
 800115a:	4b1a      	ldr	r3, [pc, #104]	; (80011c4 <DMA_DeInit+0x188>)
 800115c:	4a14      	ldr	r2, [pc, #80]	; (80011b0 <DMA_DeInit+0x174>)
 800115e:	60da      	str	r2, [r3, #12]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 8001160:	e00f      	b.n	8001182 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream5)
  {
    /* Reset interrupt pending bits for DMA2 Stream5 */
    DMA2->HIFCR = DMA_Stream5_IT_MASK;
  }
  else if (DMAy_Streamx == DMA2_Stream6)
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	4a1d      	ldr	r2, [pc, #116]	; (80011dc <DMA_DeInit+0x1a0>)
 8001166:	4293      	cmp	r3, r2
 8001168:	d103      	bne.n	8001172 <DMA_DeInit+0x136>
  {
    /* Reset interrupt pending bits for DMA2 Stream6 */
    DMA2->HIFCR = DMA_Stream6_IT_MASK;
 800116a:	4b16      	ldr	r3, [pc, #88]	; (80011c4 <DMA_DeInit+0x188>)
 800116c:	4a12      	ldr	r2, [pc, #72]	; (80011b8 <DMA_DeInit+0x17c>)
 800116e:	60da      	str	r2, [r3, #12]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 8001170:	e007      	b.n	8001182 <DMA_DeInit+0x146>
    /* Reset interrupt pending bits for DMA2 Stream6 */
    DMA2->HIFCR = DMA_Stream6_IT_MASK;
  }
  else 
  {
    if (DMAy_Streamx == DMA2_Stream7)
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	4a1a      	ldr	r2, [pc, #104]	; (80011e0 <DMA_DeInit+0x1a4>)
 8001176:	4293      	cmp	r3, r2
 8001178:	d103      	bne.n	8001182 <DMA_DeInit+0x146>
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
 800117a:	4b12      	ldr	r3, [pc, #72]	; (80011c4 <DMA_DeInit+0x188>)
 800117c:	f04f 523d 	mov.w	r2, #792723456	; 0x2f400000
 8001180:	60da      	str	r2, [r3, #12]
    }
  }
}
 8001182:	bf00      	nop
 8001184:	370c      	adds	r7, #12
 8001186:	46bd      	mov	sp, r7
 8001188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118c:	4770      	bx	lr
 800118e:	bf00      	nop
 8001190:	40026010 	.word	0x40026010
 8001194:	40026000 	.word	0x40026000
 8001198:	40026028 	.word	0x40026028
 800119c:	40026040 	.word	0x40026040
 80011a0:	40026058 	.word	0x40026058
 80011a4:	40026070 	.word	0x40026070
 80011a8:	2000003d 	.word	0x2000003d
 80011ac:	40026088 	.word	0x40026088
 80011b0:	20000f40 	.word	0x20000f40
 80011b4:	400260a0 	.word	0x400260a0
 80011b8:	203d0000 	.word	0x203d0000
 80011bc:	400260b8 	.word	0x400260b8
 80011c0:	40026410 	.word	0x40026410
 80011c4:	40026400 	.word	0x40026400
 80011c8:	40026428 	.word	0x40026428
 80011cc:	40026440 	.word	0x40026440
 80011d0:	40026458 	.word	0x40026458
 80011d4:	40026470 	.word	0x40026470
 80011d8:	40026488 	.word	0x40026488
 80011dc:	400264a0 	.word	0x400264a0
 80011e0:	400264b8 	.word	0x400264b8

080011e4 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 80011e4:	b480      	push	{r7}
 80011e6:	b085      	sub	sp, #20
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
 80011ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80011ee:	2300      	movs	r3, #0
 80011f0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80011f8:	68fa      	ldr	r2, [r7, #12]
 80011fa:	4b25      	ldr	r3, [pc, #148]	; (8001290 <DMA_Init+0xac>)
 80011fc:	4013      	ands	r3, r2
 80011fe:	60fb      	str	r3, [r7, #12]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8001200:	683b      	ldr	r3, [r7, #0]
 8001202:	681a      	ldr	r2, [r3, #0]
 8001204:	683b      	ldr	r3, [r7, #0]
 8001206:	68db      	ldr	r3, [r3, #12]
 8001208:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 800120a:	683b      	ldr	r3, [r7, #0]
 800120c:	695b      	ldr	r3, [r3, #20]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 800120e:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8001210:	683b      	ldr	r3, [r7, #0]
 8001212:	699b      	ldr	r3, [r3, #24]
 8001214:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8001216:	683b      	ldr	r3, [r7, #0]
 8001218:	69db      	ldr	r3, [r3, #28]
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 800121a:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 800121c:	683b      	ldr	r3, [r7, #0]
 800121e:	6a1b      	ldr	r3, [r3, #32]
 8001220:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8001222:	683b      	ldr	r3, [r7, #0]
 8001224:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8001226:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8001228:	683b      	ldr	r3, [r7, #0]
 800122a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800122c:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 800122e:	683b      	ldr	r3, [r7, #0]
 8001230:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8001232:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8001234:	683b      	ldr	r3, [r7, #0]
 8001236:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001238:	4313      	orrs	r3, r2
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 800123a:	68fa      	ldr	r2, [r7, #12]
 800123c:	4313      	orrs	r3, r2
 800123e:	60fb      	str	r3, [r7, #12]
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	68fa      	ldr	r2, [r7, #12]
 8001244:	601a      	str	r2, [r3, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	695b      	ldr	r3, [r3, #20]
 800124a:	60fb      	str	r3, [r7, #12]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800124c:	68fb      	ldr	r3, [r7, #12]
 800124e:	f023 0307 	bic.w	r3, r3, #7
 8001252:	60fb      	str	r3, [r7, #12]

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 8001254:	683b      	ldr	r3, [r7, #0]
 8001256:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001258:	683b      	ldr	r3, [r7, #0]
 800125a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800125c:	4313      	orrs	r3, r2
 800125e:	68fa      	ldr	r2, [r7, #12]
 8001260:	4313      	orrs	r3, r2
 8001262:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	68fa      	ldr	r2, [r7, #12]
 8001268:	615a      	str	r2, [r3, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 800126a:	683b      	ldr	r3, [r7, #0]
 800126c:	691a      	ldr	r2, [r3, #16]
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	605a      	str	r2, [r3, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 8001272:	683b      	ldr	r3, [r7, #0]
 8001274:	685a      	ldr	r2, [r3, #4]
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	609a      	str	r2, [r3, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 800127a:	683b      	ldr	r3, [r7, #0]
 800127c:	689a      	ldr	r2, [r3, #8]
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	60da      	str	r2, [r3, #12]
}
 8001282:	bf00      	nop
 8001284:	3714      	adds	r7, #20
 8001286:	46bd      	mov	sp, r7
 8001288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128c:	4770      	bx	lr
 800128e:	bf00      	nop
 8001290:	f01c803f 	.word	0xf01c803f

08001294 <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 8001294:	b480      	push	{r7}
 8001296:	b083      	sub	sp, #12
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
 800129c:	460b      	mov	r3, r1
 800129e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80012a0:	78fb      	ldrb	r3, [r7, #3]
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d006      	beq.n	80012b4 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	f043 0201 	orr.w	r2, r3, #1
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
  }
}
 80012b2:	e005      	b.n	80012c0 <DMA_Cmd+0x2c>
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
  }
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	f023 0201 	bic.w	r2, r3, #1
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	601a      	str	r2, [r3, #0]
  }
}
 80012c0:	bf00      	nop
 80012c2:	370c      	adds	r7, #12
 80012c4:	46bd      	mov	sp, r7
 80012c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ca:	4770      	bx	lr

080012cc <EXTI_ClearITPendingBit>:
  * @param  EXTI_Line: specifies the EXTI lines to clear.
  *          This parameter can be any combination of EXTI_Linex where x can be (0..22)
  * @retval None
  */
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
 80012cc:	b480      	push	{r7}
 80012ce:	b083      	sub	sp, #12
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 80012d4:	4a04      	ldr	r2, [pc, #16]	; (80012e8 <EXTI_ClearITPendingBit+0x1c>)
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	6153      	str	r3, [r2, #20]
}
 80012da:	bf00      	nop
 80012dc:	370c      	adds	r7, #12
 80012de:	46bd      	mov	sp, r7
 80012e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e4:	4770      	bx	lr
 80012e6:	bf00      	nop
 80012e8:	40013c00 	.word	0x40013c00

080012ec <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80012ec:	b480      	push	{r7}
 80012ee:	b087      	sub	sp, #28
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
 80012f4:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 80012f6:	2300      	movs	r3, #0
 80012f8:	617b      	str	r3, [r7, #20]
 80012fa:	2300      	movs	r3, #0
 80012fc:	613b      	str	r3, [r7, #16]
 80012fe:	2300      	movs	r3, #0
 8001300:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8001302:	2300      	movs	r3, #0
 8001304:	617b      	str	r3, [r7, #20]
 8001306:	e076      	b.n	80013f6 <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8001308:	2201      	movs	r2, #1
 800130a:	697b      	ldr	r3, [r7, #20]
 800130c:	fa02 f303 	lsl.w	r3, r2, r3
 8001310:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8001312:	683b      	ldr	r3, [r7, #0]
 8001314:	681a      	ldr	r2, [r3, #0]
 8001316:	693b      	ldr	r3, [r7, #16]
 8001318:	4013      	ands	r3, r2
 800131a:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 800131c:	68fa      	ldr	r2, [r7, #12]
 800131e:	693b      	ldr	r3, [r7, #16]
 8001320:	429a      	cmp	r2, r3
 8001322:	d165      	bne.n	80013f0 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	681a      	ldr	r2, [r3, #0]
 8001328:	697b      	ldr	r3, [r7, #20]
 800132a:	005b      	lsls	r3, r3, #1
 800132c:	2103      	movs	r1, #3
 800132e:	fa01 f303 	lsl.w	r3, r1, r3
 8001332:	43db      	mvns	r3, r3
 8001334:	401a      	ands	r2, r3
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681a      	ldr	r2, [r3, #0]
 800133e:	683b      	ldr	r3, [r7, #0]
 8001340:	791b      	ldrb	r3, [r3, #4]
 8001342:	4619      	mov	r1, r3
 8001344:	697b      	ldr	r3, [r7, #20]
 8001346:	005b      	lsls	r3, r3, #1
 8001348:	fa01 f303 	lsl.w	r3, r1, r3
 800134c:	431a      	orrs	r2, r3
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8001352:	683b      	ldr	r3, [r7, #0]
 8001354:	791b      	ldrb	r3, [r3, #4]
 8001356:	2b01      	cmp	r3, #1
 8001358:	d003      	beq.n	8001362 <GPIO_Init+0x76>
 800135a:	683b      	ldr	r3, [r7, #0]
 800135c:	791b      	ldrb	r3, [r3, #4]
 800135e:	2b02      	cmp	r3, #2
 8001360:	d12e      	bne.n	80013c0 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	689a      	ldr	r2, [r3, #8]
 8001366:	697b      	ldr	r3, [r7, #20]
 8001368:	005b      	lsls	r3, r3, #1
 800136a:	2103      	movs	r1, #3
 800136c:	fa01 f303 	lsl.w	r3, r1, r3
 8001370:	43db      	mvns	r3, r3
 8001372:	401a      	ands	r2, r3
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	689a      	ldr	r2, [r3, #8]
 800137c:	683b      	ldr	r3, [r7, #0]
 800137e:	795b      	ldrb	r3, [r3, #5]
 8001380:	4619      	mov	r1, r3
 8001382:	697b      	ldr	r3, [r7, #20]
 8001384:	005b      	lsls	r3, r3, #1
 8001386:	fa01 f303 	lsl.w	r3, r1, r3
 800138a:	431a      	orrs	r2, r3
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	685a      	ldr	r2, [r3, #4]
 8001394:	697b      	ldr	r3, [r7, #20]
 8001396:	b29b      	uxth	r3, r3
 8001398:	2101      	movs	r1, #1
 800139a:	fa01 f303 	lsl.w	r3, r1, r3
 800139e:	43db      	mvns	r3, r3
 80013a0:	401a      	ands	r2, r3
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	685a      	ldr	r2, [r3, #4]
 80013aa:	683b      	ldr	r3, [r7, #0]
 80013ac:	799b      	ldrb	r3, [r3, #6]
 80013ae:	4619      	mov	r1, r3
 80013b0:	697b      	ldr	r3, [r7, #20]
 80013b2:	b29b      	uxth	r3, r3
 80013b4:	fa01 f303 	lsl.w	r3, r1, r3
 80013b8:	b29b      	uxth	r3, r3
 80013ba:	431a      	orrs	r2, r3
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	68da      	ldr	r2, [r3, #12]
 80013c4:	697b      	ldr	r3, [r7, #20]
 80013c6:	b29b      	uxth	r3, r3
 80013c8:	005b      	lsls	r3, r3, #1
 80013ca:	2103      	movs	r1, #3
 80013cc:	fa01 f303 	lsl.w	r3, r1, r3
 80013d0:	43db      	mvns	r3, r3
 80013d2:	401a      	ands	r2, r3
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	68da      	ldr	r2, [r3, #12]
 80013dc:	683b      	ldr	r3, [r7, #0]
 80013de:	79db      	ldrb	r3, [r3, #7]
 80013e0:	4619      	mov	r1, r3
 80013e2:	697b      	ldr	r3, [r7, #20]
 80013e4:	005b      	lsls	r3, r3, #1
 80013e6:	fa01 f303 	lsl.w	r3, r1, r3
 80013ea:	431a      	orrs	r2, r3
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80013f0:	697b      	ldr	r3, [r7, #20]
 80013f2:	3301      	adds	r3, #1
 80013f4:	617b      	str	r3, [r7, #20]
 80013f6:	697b      	ldr	r3, [r7, #20]
 80013f8:	2b0f      	cmp	r3, #15
 80013fa:	d985      	bls.n	8001308 <GPIO_Init+0x1c>
      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 80013fc:	bf00      	nop
 80013fe:	371c      	adds	r7, #28
 8001400:	46bd      	mov	sp, r7
 8001402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001406:	4770      	bx	lr

08001408 <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8001408:	b480      	push	{r7}
 800140a:	b085      	sub	sp, #20
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
 8001410:	460b      	mov	r3, r1
 8001412:	807b      	strh	r3, [r7, #2]
 8001414:	4613      	mov	r3, r2
 8001416:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8001418:	2300      	movs	r3, #0
 800141a:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 800141c:	2300      	movs	r3, #0
 800141e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8001420:	787a      	ldrb	r2, [r7, #1]
 8001422:	887b      	ldrh	r3, [r7, #2]
 8001424:	f003 0307 	and.w	r3, r3, #7
 8001428:	009b      	lsls	r3, r3, #2
 800142a:	fa02 f303 	lsl.w	r3, r2, r3
 800142e:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8001430:	887b      	ldrh	r3, [r7, #2]
 8001432:	08db      	lsrs	r3, r3, #3
 8001434:	b29b      	uxth	r3, r3
 8001436:	4618      	mov	r0, r3
 8001438:	887b      	ldrh	r3, [r7, #2]
 800143a:	08db      	lsrs	r3, r3, #3
 800143c:	b29b      	uxth	r3, r3
 800143e:	461a      	mov	r2, r3
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	3208      	adds	r2, #8
 8001444:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001448:	887b      	ldrh	r3, [r7, #2]
 800144a:	f003 0307 	and.w	r3, r3, #7
 800144e:	009b      	lsls	r3, r3, #2
 8001450:	210f      	movs	r1, #15
 8001452:	fa01 f303 	lsl.w	r3, r1, r3
 8001456:	43db      	mvns	r3, r3
 8001458:	ea02 0103 	and.w	r1, r2, r3
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	f100 0208 	add.w	r2, r0, #8
 8001462:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8001466:	887b      	ldrh	r3, [r7, #2]
 8001468:	08db      	lsrs	r3, r3, #3
 800146a:	b29b      	uxth	r3, r3
 800146c:	461a      	mov	r2, r3
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	3208      	adds	r2, #8
 8001472:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	4313      	orrs	r3, r2
 800147a:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 800147c:	887b      	ldrh	r3, [r7, #2]
 800147e:	08db      	lsrs	r3, r3, #3
 8001480:	b29b      	uxth	r3, r3
 8001482:	461a      	mov	r2, r3
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	3208      	adds	r2, #8
 8001488:	68b9      	ldr	r1, [r7, #8]
 800148a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 800148e:	bf00      	nop
 8001490:	3714      	adds	r7, #20
 8001492:	46bd      	mov	sp, r7
 8001494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001498:	4770      	bx	lr
 800149a:	bf00      	nop

0800149c <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 800149c:	b480      	push	{r7}
 800149e:	b089      	sub	sp, #36	; 0x24
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 80014a4:	2300      	movs	r3, #0
 80014a6:	61bb      	str	r3, [r7, #24]
 80014a8:	2300      	movs	r3, #0
 80014aa:	617b      	str	r3, [r7, #20]
 80014ac:	2300      	movs	r3, #0
 80014ae:	61fb      	str	r3, [r7, #28]
 80014b0:	2302      	movs	r3, #2
 80014b2:	613b      	str	r3, [r7, #16]
 80014b4:	2300      	movs	r3, #0
 80014b6:	60fb      	str	r3, [r7, #12]
 80014b8:	2302      	movs	r3, #2
 80014ba:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80014bc:	4b48      	ldr	r3, [pc, #288]	; (80015e0 <RCC_GetClocksFreq+0x144>)
 80014be:	689b      	ldr	r3, [r3, #8]
 80014c0:	f003 030c 	and.w	r3, r3, #12
 80014c4:	61bb      	str	r3, [r7, #24]

  switch (tmp)
 80014c6:	69bb      	ldr	r3, [r7, #24]
 80014c8:	2b04      	cmp	r3, #4
 80014ca:	d007      	beq.n	80014dc <RCC_GetClocksFreq+0x40>
 80014cc:	2b08      	cmp	r3, #8
 80014ce:	d009      	beq.n	80014e4 <RCC_GetClocksFreq+0x48>
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d13f      	bne.n	8001554 <RCC_GetClocksFreq+0xb8>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	4a43      	ldr	r2, [pc, #268]	; (80015e4 <RCC_GetClocksFreq+0x148>)
 80014d8:	601a      	str	r2, [r3, #0]
      break;
 80014da:	e03f      	b.n	800155c <RCC_GetClocksFreq+0xc0>
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	4a42      	ldr	r2, [pc, #264]	; (80015e8 <RCC_GetClocksFreq+0x14c>)
 80014e0:	601a      	str	r2, [r3, #0]
      break;
 80014e2:	e03b      	b.n	800155c <RCC_GetClocksFreq+0xc0>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 80014e4:	4b3e      	ldr	r3, [pc, #248]	; (80015e0 <RCC_GetClocksFreq+0x144>)
 80014e6:	685b      	ldr	r3, [r3, #4]
 80014e8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80014ec:	0d9b      	lsrs	r3, r3, #22
 80014ee:	60fb      	str	r3, [r7, #12]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80014f0:	4b3b      	ldr	r3, [pc, #236]	; (80015e0 <RCC_GetClocksFreq+0x144>)
 80014f2:	685b      	ldr	r3, [r3, #4]
 80014f4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80014f8:	60bb      	str	r3, [r7, #8]
      
      if (pllsource != 0)
 80014fa:	68fb      	ldr	r3, [r7, #12]
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d00d      	beq.n	800151c <RCC_GetClocksFreq+0x80>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8001500:	4a39      	ldr	r2, [pc, #228]	; (80015e8 <RCC_GetClocksFreq+0x14c>)
 8001502:	68bb      	ldr	r3, [r7, #8]
 8001504:	fbb2 f2f3 	udiv	r2, r2, r3
 8001508:	4b35      	ldr	r3, [pc, #212]	; (80015e0 <RCC_GetClocksFreq+0x144>)
 800150a:	6859      	ldr	r1, [r3, #4]
 800150c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001510:	400b      	ands	r3, r1
 8001512:	099b      	lsrs	r3, r3, #6
 8001514:	fb03 f302 	mul.w	r3, r3, r2
 8001518:	61fb      	str	r3, [r7, #28]
 800151a:	e00c      	b.n	8001536 <RCC_GetClocksFreq+0x9a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 800151c:	4a31      	ldr	r2, [pc, #196]	; (80015e4 <RCC_GetClocksFreq+0x148>)
 800151e:	68bb      	ldr	r3, [r7, #8]
 8001520:	fbb2 f2f3 	udiv	r2, r2, r3
 8001524:	4b2e      	ldr	r3, [pc, #184]	; (80015e0 <RCC_GetClocksFreq+0x144>)
 8001526:	6859      	ldr	r1, [r3, #4]
 8001528:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800152c:	400b      	ands	r3, r1
 800152e:	099b      	lsrs	r3, r3, #6
 8001530:	fb03 f302 	mul.w	r3, r3, r2
 8001534:	61fb      	str	r3, [r7, #28]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8001536:	4b2a      	ldr	r3, [pc, #168]	; (80015e0 <RCC_GetClocksFreq+0x144>)
 8001538:	685b      	ldr	r3, [r3, #4]
 800153a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800153e:	0c1b      	lsrs	r3, r3, #16
 8001540:	3301      	adds	r3, #1
 8001542:	005b      	lsls	r3, r3, #1
 8001544:	613b      	str	r3, [r7, #16]
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 8001546:	69fa      	ldr	r2, [r7, #28]
 8001548:	693b      	ldr	r3, [r7, #16]
 800154a:	fbb2 f2f3 	udiv	r2, r2, r3
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	601a      	str	r2, [r3, #0]
      break;
 8001552:	e003      	b.n	800155c <RCC_GetClocksFreq+0xc0>
    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	4a23      	ldr	r2, [pc, #140]	; (80015e4 <RCC_GetClocksFreq+0x148>)
 8001558:	601a      	str	r2, [r3, #0]
      break;
 800155a:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 800155c:	4b20      	ldr	r3, [pc, #128]	; (80015e0 <RCC_GetClocksFreq+0x144>)
 800155e:	689b      	ldr	r3, [r3, #8]
 8001560:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001564:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 8001566:	69bb      	ldr	r3, [r7, #24]
 8001568:	091b      	lsrs	r3, r3, #4
 800156a:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 800156c:	4a1f      	ldr	r2, [pc, #124]	; (80015ec <RCC_GetClocksFreq+0x150>)
 800156e:	69bb      	ldr	r3, [r7, #24]
 8001570:	4413      	add	r3, r2
 8001572:	781b      	ldrb	r3, [r3, #0]
 8001574:	b2db      	uxtb	r3, r3
 8001576:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681a      	ldr	r2, [r3, #0]
 800157c:	697b      	ldr	r3, [r7, #20]
 800157e:	40da      	lsrs	r2, r3
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8001584:	4b16      	ldr	r3, [pc, #88]	; (80015e0 <RCC_GetClocksFreq+0x144>)
 8001586:	689b      	ldr	r3, [r3, #8]
 8001588:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 800158c:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 800158e:	69bb      	ldr	r3, [r7, #24]
 8001590:	0a9b      	lsrs	r3, r3, #10
 8001592:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8001594:	4a15      	ldr	r2, [pc, #84]	; (80015ec <RCC_GetClocksFreq+0x150>)
 8001596:	69bb      	ldr	r3, [r7, #24]
 8001598:	4413      	add	r3, r2
 800159a:	781b      	ldrb	r3, [r3, #0]
 800159c:	b2db      	uxtb	r3, r3
 800159e:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	685a      	ldr	r2, [r3, #4]
 80015a4:	697b      	ldr	r3, [r7, #20]
 80015a6:	40da      	lsrs	r2, r3
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 80015ac:	4b0c      	ldr	r3, [pc, #48]	; (80015e0 <RCC_GetClocksFreq+0x144>)
 80015ae:	689b      	ldr	r3, [r3, #8]
 80015b0:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80015b4:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 80015b6:	69bb      	ldr	r3, [r7, #24]
 80015b8:	0b5b      	lsrs	r3, r3, #13
 80015ba:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 80015bc:	4a0b      	ldr	r2, [pc, #44]	; (80015ec <RCC_GetClocksFreq+0x150>)
 80015be:	69bb      	ldr	r3, [r7, #24]
 80015c0:	4413      	add	r3, r2
 80015c2:	781b      	ldrb	r3, [r3, #0]
 80015c4:	b2db      	uxtb	r3, r3
 80015c6:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	685a      	ldr	r2, [r3, #4]
 80015cc:	697b      	ldr	r3, [r7, #20]
 80015ce:	40da      	lsrs	r2, r3
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	60da      	str	r2, [r3, #12]
}
 80015d4:	bf00      	nop
 80015d6:	3724      	adds	r7, #36	; 0x24
 80015d8:	46bd      	mov	sp, r7
 80015da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015de:	4770      	bx	lr
 80015e0:	40023800 	.word	0x40023800
 80015e4:	00f42400 	.word	0x00f42400
 80015e8:	007a1200 	.word	0x007a1200
 80015ec:	20000000 	.word	0x20000000

080015f0 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 80015f0:	b480      	push	{r7}
 80015f2:	b083      	sub	sp, #12
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
 80015f8:	460b      	mov	r3, r1
 80015fa:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80015fc:	78fb      	ldrb	r3, [r7, #3]
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d006      	beq.n	8001610 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8001602:	490a      	ldr	r1, [pc, #40]	; (800162c <RCC_AHB1PeriphClockCmd+0x3c>)
 8001604:	4b09      	ldr	r3, [pc, #36]	; (800162c <RCC_AHB1PeriphClockCmd+0x3c>)
 8001606:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	4313      	orrs	r3, r2
 800160c:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 800160e:	e006      	b.n	800161e <RCC_AHB1PeriphClockCmd+0x2e>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8001610:	4906      	ldr	r1, [pc, #24]	; (800162c <RCC_AHB1PeriphClockCmd+0x3c>)
 8001612:	4b06      	ldr	r3, [pc, #24]	; (800162c <RCC_AHB1PeriphClockCmd+0x3c>)
 8001614:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	43db      	mvns	r3, r3
 800161a:	4013      	ands	r3, r2
 800161c:	630b      	str	r3, [r1, #48]	; 0x30
  }
}
 800161e:	bf00      	nop
 8001620:	370c      	adds	r7, #12
 8001622:	46bd      	mov	sp, r7
 8001624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001628:	4770      	bx	lr
 800162a:	bf00      	nop
 800162c:	40023800 	.word	0x40023800

08001630 <RCC_AHB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB2PeriphClockCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
 8001630:	b480      	push	{r7}
 8001632:	b083      	sub	sp, #12
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
 8001638:	460b      	mov	r3, r1
 800163a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800163c:	78fb      	ldrb	r3, [r7, #3]
 800163e:	2b00      	cmp	r3, #0
 8001640:	d006      	beq.n	8001650 <RCC_AHB2PeriphClockCmd+0x20>
  {
    RCC->AHB2ENR |= RCC_AHB2Periph;
 8001642:	490a      	ldr	r1, [pc, #40]	; (800166c <RCC_AHB2PeriphClockCmd+0x3c>)
 8001644:	4b09      	ldr	r3, [pc, #36]	; (800166c <RCC_AHB2PeriphClockCmd+0x3c>)
 8001646:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	4313      	orrs	r3, r2
 800164c:	634b      	str	r3, [r1, #52]	; 0x34
  }
  else
  {
    RCC->AHB2ENR &= ~RCC_AHB2Periph;
  }
}
 800164e:	e006      	b.n	800165e <RCC_AHB2PeriphClockCmd+0x2e>
  {
    RCC->AHB2ENR |= RCC_AHB2Periph;
  }
  else
  {
    RCC->AHB2ENR &= ~RCC_AHB2Periph;
 8001650:	4906      	ldr	r1, [pc, #24]	; (800166c <RCC_AHB2PeriphClockCmd+0x3c>)
 8001652:	4b06      	ldr	r3, [pc, #24]	; (800166c <RCC_AHB2PeriphClockCmd+0x3c>)
 8001654:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	43db      	mvns	r3, r3
 800165a:	4013      	ands	r3, r2
 800165c:	634b      	str	r3, [r1, #52]	; 0x34
  }
}
 800165e:	bf00      	nop
 8001660:	370c      	adds	r7, #12
 8001662:	46bd      	mov	sp, r7
 8001664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001668:	4770      	bx	lr
 800166a:	bf00      	nop
 800166c:	40023800 	.word	0x40023800

08001670 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8001670:	b480      	push	{r7}
 8001672:	b083      	sub	sp, #12
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
 8001678:	460b      	mov	r3, r1
 800167a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800167c:	78fb      	ldrb	r3, [r7, #3]
 800167e:	2b00      	cmp	r3, #0
 8001680:	d006      	beq.n	8001690 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8001682:	490a      	ldr	r1, [pc, #40]	; (80016ac <RCC_APB1PeriphClockCmd+0x3c>)
 8001684:	4b09      	ldr	r3, [pc, #36]	; (80016ac <RCC_APB1PeriphClockCmd+0x3c>)
 8001686:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	4313      	orrs	r3, r2
 800168c:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 800168e:	e006      	b.n	800169e <RCC_APB1PeriphClockCmd+0x2e>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8001690:	4906      	ldr	r1, [pc, #24]	; (80016ac <RCC_APB1PeriphClockCmd+0x3c>)
 8001692:	4b06      	ldr	r3, [pc, #24]	; (80016ac <RCC_APB1PeriphClockCmd+0x3c>)
 8001694:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	43db      	mvns	r3, r3
 800169a:	4013      	ands	r3, r2
 800169c:	640b      	str	r3, [r1, #64]	; 0x40
  }
}
 800169e:	bf00      	nop
 80016a0:	370c      	adds	r7, #12
 80016a2:	46bd      	mov	sp, r7
 80016a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a8:	4770      	bx	lr
 80016aa:	bf00      	nop
 80016ac:	40023800 	.word	0x40023800

080016b0 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 80016b0:	b480      	push	{r7}
 80016b2:	b083      	sub	sp, #12
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
 80016b8:	460b      	mov	r3, r1
 80016ba:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80016bc:	78fb      	ldrb	r3, [r7, #3]
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d006      	beq.n	80016d0 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 80016c2:	490a      	ldr	r1, [pc, #40]	; (80016ec <RCC_APB2PeriphClockCmd+0x3c>)
 80016c4:	4b09      	ldr	r3, [pc, #36]	; (80016ec <RCC_APB2PeriphClockCmd+0x3c>)
 80016c6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	4313      	orrs	r3, r2
 80016cc:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 80016ce:	e006      	b.n	80016de <RCC_APB2PeriphClockCmd+0x2e>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 80016d0:	4906      	ldr	r1, [pc, #24]	; (80016ec <RCC_APB2PeriphClockCmd+0x3c>)
 80016d2:	4b06      	ldr	r3, [pc, #24]	; (80016ec <RCC_APB2PeriphClockCmd+0x3c>)
 80016d4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	43db      	mvns	r3, r3
 80016da:	4013      	ands	r3, r2
 80016dc:	644b      	str	r3, [r1, #68]	; 0x44
  }
}
 80016de:	bf00      	nop
 80016e0:	370c      	adds	r7, #12
 80016e2:	46bd      	mov	sp, r7
 80016e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e8:	4770      	bx	lr
 80016ea:	bf00      	nop
 80016ec:	40023800 	.word	0x40023800

080016f0 <RCC_APB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 80016f0:	b480      	push	{r7}
 80016f2:	b083      	sub	sp, #12
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
 80016f8:	460b      	mov	r3, r1
 80016fa:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80016fc:	78fb      	ldrb	r3, [r7, #3]
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d006      	beq.n	8001710 <RCC_APB1PeriphResetCmd+0x20>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8001702:	490a      	ldr	r1, [pc, #40]	; (800172c <RCC_APB1PeriphResetCmd+0x3c>)
 8001704:	4b09      	ldr	r3, [pc, #36]	; (800172c <RCC_APB1PeriphResetCmd+0x3c>)
 8001706:	6a1a      	ldr	r2, [r3, #32]
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	4313      	orrs	r3, r2
 800170c:	620b      	str	r3, [r1, #32]
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
  }
}
 800170e:	e006      	b.n	800171e <RCC_APB1PeriphResetCmd+0x2e>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8001710:	4906      	ldr	r1, [pc, #24]	; (800172c <RCC_APB1PeriphResetCmd+0x3c>)
 8001712:	4b06      	ldr	r3, [pc, #24]	; (800172c <RCC_APB1PeriphResetCmd+0x3c>)
 8001714:	6a1a      	ldr	r2, [r3, #32]
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	43db      	mvns	r3, r3
 800171a:	4013      	ands	r3, r2
 800171c:	620b      	str	r3, [r1, #32]
  }
}
 800171e:	bf00      	nop
 8001720:	370c      	adds	r7, #12
 8001722:	46bd      	mov	sp, r7
 8001724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001728:	4770      	bx	lr
 800172a:	bf00      	nop
 800172c:	40023800 	.word	0x40023800

08001730 <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8001730:	b480      	push	{r7}
 8001732:	b085      	sub	sp, #20
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
 8001738:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 800173a:	2300      	movs	r3, #0
 800173c:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	881b      	ldrh	r3, [r3, #0]
 8001742:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	4a29      	ldr	r2, [pc, #164]	; (80017ec <TIM_TimeBaseInit+0xbc>)
 8001748:	4293      	cmp	r3, r2
 800174a:	d013      	beq.n	8001774 <TIM_TimeBaseInit+0x44>
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	4a28      	ldr	r2, [pc, #160]	; (80017f0 <TIM_TimeBaseInit+0xc0>)
 8001750:	4293      	cmp	r3, r2
 8001752:	d00f      	beq.n	8001774 <TIM_TimeBaseInit+0x44>
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800175a:	d00b      	beq.n	8001774 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM2) || (TIMx == TIM3)||
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	4a25      	ldr	r2, [pc, #148]	; (80017f4 <TIM_TimeBaseInit+0xc4>)
 8001760:	4293      	cmp	r3, r2
 8001762:	d007      	beq.n	8001774 <TIM_TimeBaseInit+0x44>
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	4a24      	ldr	r2, [pc, #144]	; (80017f8 <TIM_TimeBaseInit+0xc8>)
 8001768:	4293      	cmp	r3, r2
 800176a:	d003      	beq.n	8001774 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	4a23      	ldr	r2, [pc, #140]	; (80017fc <TIM_TimeBaseInit+0xcc>)
 8001770:	4293      	cmp	r3, r2
 8001772:	d108      	bne.n	8001786 <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8001774:	89fb      	ldrh	r3, [r7, #14]
 8001776:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800177a:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 800177c:	683b      	ldr	r3, [r7, #0]
 800177e:	885a      	ldrh	r2, [r3, #2]
 8001780:	89fb      	ldrh	r3, [r7, #14]
 8001782:	4313      	orrs	r3, r2
 8001784:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	4a1d      	ldr	r2, [pc, #116]	; (8001800 <TIM_TimeBaseInit+0xd0>)
 800178a:	4293      	cmp	r3, r2
 800178c:	d00c      	beq.n	80017a8 <TIM_TimeBaseInit+0x78>
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	4a1c      	ldr	r2, [pc, #112]	; (8001804 <TIM_TimeBaseInit+0xd4>)
 8001792:	4293      	cmp	r3, r2
 8001794:	d008      	beq.n	80017a8 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 8001796:	89fb      	ldrh	r3, [r7, #14]
 8001798:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800179c:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 800179e:	683b      	ldr	r3, [r7, #0]
 80017a0:	891a      	ldrh	r2, [r3, #8]
 80017a2:	89fb      	ldrh	r3, [r7, #14]
 80017a4:	4313      	orrs	r3, r2
 80017a6:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	89fa      	ldrh	r2, [r7, #14]
 80017ac:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80017ae:	683b      	ldr	r3, [r7, #0]
 80017b0:	685a      	ldr	r2, [r3, #4]
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80017b6:	683b      	ldr	r3, [r7, #0]
 80017b8:	881a      	ldrh	r2, [r3, #0]
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	4a0a      	ldr	r2, [pc, #40]	; (80017ec <TIM_TimeBaseInit+0xbc>)
 80017c2:	4293      	cmp	r3, r2
 80017c4:	d003      	beq.n	80017ce <TIM_TimeBaseInit+0x9e>
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	4a09      	ldr	r2, [pc, #36]	; (80017f0 <TIM_TimeBaseInit+0xc0>)
 80017ca:	4293      	cmp	r3, r2
 80017cc:	d104      	bne.n	80017d8 <TIM_TimeBaseInit+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 80017ce:	683b      	ldr	r3, [r7, #0]
 80017d0:	7a9b      	ldrb	r3, [r3, #10]
 80017d2:	b29a      	uxth	r2, r3
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	2201      	movs	r2, #1
 80017dc:	829a      	strh	r2, [r3, #20]
}
 80017de:	bf00      	nop
 80017e0:	3714      	adds	r7, #20
 80017e2:	46bd      	mov	sp, r7
 80017e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e8:	4770      	bx	lr
 80017ea:	bf00      	nop
 80017ec:	40010000 	.word	0x40010000
 80017f0:	40010400 	.word	0x40010400
 80017f4:	40000400 	.word	0x40000400
 80017f8:	40000800 	.word	0x40000800
 80017fc:	40000c00 	.word	0x40000c00
 8001800:	40001000 	.word	0x40001000
 8001804:	40001400 	.word	0x40001400

08001808 <TIM_TimeBaseStructInit>:
  * @param  TIM_TimeBaseInitStruct : pointer to a TIM_TimeBaseInitTypeDef
  *         structure which will be initialized.
  * @retval None
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8001808:	b480      	push	{r7}
 800180a:	b083      	sub	sp, #12
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFFFFFF;
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	f04f 32ff 	mov.w	r2, #4294967295
 8001816:	605a      	str	r2, [r3, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	2200      	movs	r2, #0
 800181c:	801a      	strh	r2, [r3, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	2200      	movs	r2, #0
 8001822:	811a      	strh	r2, [r3, #8]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	2200      	movs	r2, #0
 8001828:	805a      	strh	r2, [r3, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	2200      	movs	r2, #0
 800182e:	729a      	strb	r2, [r3, #10]
}
 8001830:	bf00      	nop
 8001832:	370c      	adds	r7, #12
 8001834:	46bd      	mov	sp, r7
 8001836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183a:	4770      	bx	lr

0800183c <TIM_SelectOutputTrigger>:
  *            @arg TIM_TRGOSource_OC4Ref: OC4REF signal is used as the trigger output(TRGO)
  *
  * @retval None
  */
void TIM_SelectOutputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_TRGOSource)
{
 800183c:	b480      	push	{r7}
 800183e:	b083      	sub	sp, #12
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
 8001844:	460b      	mov	r3, r1
 8001846:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST5_PERIPH(TIMx));
  assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));

  /* Reset the MMS Bits */
  TIMx->CR2 &= (uint16_t)~TIM_CR2_MMS;
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	889b      	ldrh	r3, [r3, #4]
 800184c:	b29b      	uxth	r3, r3
 800184e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001852:	b29a      	uxth	r2, r3
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	809a      	strh	r2, [r3, #4]
  /* Select the TRGO source */
  TIMx->CR2 |=  TIM_TRGOSource;
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	889b      	ldrh	r3, [r3, #4]
 800185c:	b29a      	uxth	r2, r3
 800185e:	887b      	ldrh	r3, [r7, #2]
 8001860:	4313      	orrs	r3, r2
 8001862:	b29a      	uxth	r2, r3
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	809a      	strh	r2, [r3, #4]
}
 8001868:	bf00      	nop
 800186a:	370c      	adds	r7, #12
 800186c:	46bd      	mov	sp, r7
 800186e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001872:	4770      	bx	lr

08001874 <TM_DAC_SIGNAL_Init>:
};

TIM_TypeDef *DAC_TIM[2];
uint8_t dac_timer_set[2] = {0, 0};

TM_DAC_SIGNAL_Result_t TM_DAC_SIGNAL_Init(TM_DAC_SIGNAL_Channel_t DACx, TIM_TypeDef* TIMx) {
 8001874:	b580      	push	{r7, lr}
 8001876:	b086      	sub	sp, #24
 8001878:	af02      	add	r7, sp, #8
 800187a:	4603      	mov	r3, r0
 800187c:	6039      	str	r1, [r7, #0]
 800187e:	71fb      	strb	r3, [r7, #7]
	uint16_t GPIO_Pin;
	
	/* Check used timer */
	/* Set proper trigger */
	if (
 8001880:	683b      	ldr	r3, [r7, #0]
 8001882:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001886:	d013      	beq.n	80018b0 <TM_DAC_SIGNAL_Init+0x3c>
		TIMx == TIM2 || 
 8001888:	683b      	ldr	r3, [r7, #0]
 800188a:	4a1b      	ldr	r2, [pc, #108]	; (80018f8 <TM_DAC_SIGNAL_Init+0x84>)
 800188c:	4293      	cmp	r3, r2
 800188e:	d00f      	beq.n	80018b0 <TM_DAC_SIGNAL_Init+0x3c>
		TIMx == TIM4 ||
 8001890:	683b      	ldr	r3, [r7, #0]
 8001892:	4a1a      	ldr	r2, [pc, #104]	; (80018fc <TM_DAC_SIGNAL_Init+0x88>)
 8001894:	4293      	cmp	r3, r2
 8001896:	d00b      	beq.n	80018b0 <TM_DAC_SIGNAL_Init+0x3c>
		TIMx == TIM5 ||
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	4a19      	ldr	r2, [pc, #100]	; (8001900 <TM_DAC_SIGNAL_Init+0x8c>)
 800189c:	4293      	cmp	r3, r2
 800189e:	d007      	beq.n	80018b0 <TM_DAC_SIGNAL_Init+0x3c>
		TIMx == TIM6 ||
 80018a0:	683b      	ldr	r3, [r7, #0]
 80018a2:	4a18      	ldr	r2, [pc, #96]	; (8001904 <TM_DAC_SIGNAL_Init+0x90>)
 80018a4:	4293      	cmp	r3, r2
 80018a6:	d003      	beq.n	80018b0 <TM_DAC_SIGNAL_Init+0x3c>
		TIMx == TIM7 ||
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	4a17      	ldr	r2, [pc, #92]	; (8001908 <TM_DAC_SIGNAL_Init+0x94>)
 80018ac:	4293      	cmp	r3, r2
 80018ae:	d10c      	bne.n	80018ca <TM_DAC_SIGNAL_Init+0x56>
		TIMx == TIM8
	) {
		/* Set timer */
		DAC_TIM[DACx] = TIMx;
 80018b0:	79fb      	ldrb	r3, [r7, #7]
 80018b2:	4916      	ldr	r1, [pc, #88]	; (800190c <TM_DAC_SIGNAL_Init+0x98>)
 80018b4:	683a      	ldr	r2, [r7, #0]
 80018b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		/* Set flag */
		dac_timer_set[DACx] = 1;
 80018ba:	79fb      	ldrb	r3, [r7, #7]
 80018bc:	4a14      	ldr	r2, [pc, #80]	; (8001910 <TM_DAC_SIGNAL_Init+0x9c>)
 80018be:	2101      	movs	r1, #1
 80018c0:	54d1      	strb	r1, [r2, r3]
		return TM_DAC_SIGNAL_Result_TimerNotValid;
	}

	
	/* Select proper GPIO pin */
	if (DACx == TM_DAC1) {
 80018c2:	79fb      	ldrb	r3, [r7, #7]
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d002      	beq.n	80018ce <TM_DAC_SIGNAL_Init+0x5a>
 80018c8:	e004      	b.n	80018d4 <TM_DAC_SIGNAL_Init+0x60>
		DAC_TIM[DACx] = TIMx;
		/* Set flag */
		dac_timer_set[DACx] = 1;
	} else {
		/* Timer is not valid */
		return TM_DAC_SIGNAL_Result_TimerNotValid;
 80018ca:	2302      	movs	r3, #2
 80018cc:	e00f      	b.n	80018ee <TM_DAC_SIGNAL_Init+0x7a>
	}

	
	/* Select proper GPIO pin */
	if (DACx == TM_DAC1) {
		GPIO_Pin = GPIO_PIN_4;
 80018ce:	2310      	movs	r3, #16
 80018d0:	81fb      	strh	r3, [r7, #14]
 80018d2:	e001      	b.n	80018d8 <TM_DAC_SIGNAL_Init+0x64>
	} else {
		GPIO_Pin = GPIO_PIN_5;
 80018d4:	2320      	movs	r3, #32
 80018d6:	81fb      	strh	r3, [r7, #14]
	}
	
	/* Initialize proper GPIO pin */
	TM_GPIO_Init(GPIOA, GPIO_Pin, TM_GPIO_Mode_AN, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_Fast);
 80018d8:	89f9      	ldrh	r1, [r7, #14]
 80018da:	2302      	movs	r3, #2
 80018dc:	9301      	str	r3, [sp, #4]
 80018de:	2300      	movs	r3, #0
 80018e0:	9300      	str	r3, [sp, #0]
 80018e2:	2300      	movs	r3, #0
 80018e4:	2203      	movs	r2, #3
 80018e6:	480b      	ldr	r0, [pc, #44]	; (8001914 <TM_DAC_SIGNAL_Init+0xa0>)
 80018e8:	f000 fbb2 	bl	8002050 <TM_GPIO_Init>
	
	/* Return OK */
	return TM_DAC_SIGNAL_Result_Ok;
 80018ec:	2300      	movs	r3, #0
}
 80018ee:	4618      	mov	r0, r3
 80018f0:	3710      	adds	r7, #16
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}
 80018f6:	bf00      	nop
 80018f8:	40000800 	.word	0x40000800
 80018fc:	40000c00 	.word	0x40000c00
 8001900:	40001000 	.word	0x40001000
 8001904:	40001400 	.word	0x40001400
 8001908:	40010400 	.word	0x40010400
 800190c:	2000020c 	.word	0x2000020c
 8001910:	200001c4 	.word	0x200001c4
 8001914:	40020000 	.word	0x40020000

08001918 <TM_DAC_SIGNAL_SetSignal>:

TM_DAC_SIGNAL_Result_t TM_DAC_SIGNAL_SetSignal(TM_DAC_SIGNAL_Channel_t DACx, TM_DAC_SIGNAL_Signal_t signal_type, double frequency) {
 8001918:	b580      	push	{r7, lr}
 800191a:	b086      	sub	sp, #24
 800191c:	af00      	add	r7, sp, #0
 800191e:	4603      	mov	r3, r0
 8001920:	460a      	mov	r2, r1
 8001922:	ed87 0b00 	vstr	d0, [r7]
 8001926:	73fb      	strb	r3, [r7, #15]
 8001928:	4613      	mov	r3, r2
 800192a:	73bb      	strb	r3, [r7, #14]
	TM_DAC_SIGNAL_Result_t result;
	switch (signal_type) {
 800192c:	7bbb      	ldrb	r3, [r7, #14]
 800192e:	2b03      	cmp	r3, #3
 8001930:	d837      	bhi.n	80019a2 <TM_DAC_SIGNAL_SetSignal+0x8a>
 8001932:	a201      	add	r2, pc, #4	; (adr r2, 8001938 <TM_DAC_SIGNAL_SetSignal+0x20>)
 8001934:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001938:	08001949 	.word	0x08001949
 800193c:	08001977 	.word	0x08001977
 8001940:	08001961 	.word	0x08001961
 8001944:	0800198d 	.word	0x0800198d
		case TM_DAC_SIGNAL_Signal_Sinus:
			result = TM_DAC_SIGNAL_SetCustomSignal(DACx, DAC_SIGNAL_Sinus, DAC_SIGNAL_SINUS_LENGTH, frequency);
 8001948:	7bfb      	ldrb	r3, [r7, #15]
 800194a:	ed97 0b00 	vldr	d0, [r7]
 800194e:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8001952:	4917      	ldr	r1, [pc, #92]	; (80019b0 <TM_DAC_SIGNAL_SetSignal+0x98>)
 8001954:	4618      	mov	r0, r3
 8001956:	f000 f833 	bl	80019c0 <TM_DAC_SIGNAL_SetCustomSignal>
 800195a:	4603      	mov	r3, r0
 800195c:	75fb      	strb	r3, [r7, #23]
			break;
 800195e:	e022      	b.n	80019a6 <TM_DAC_SIGNAL_SetSignal+0x8e>
		case TM_DAC_SIGNAL_Signal_Sawtooth:
			result = TM_DAC_SIGNAL_SetCustomSignal(DACx, DAC_SIGNAL_Sawtooth, DAC_SIGNAL_SAWTOOTH_LENGTH, frequency);
 8001960:	7bfb      	ldrb	r3, [r7, #15]
 8001962:	ed97 0b00 	vldr	d0, [r7]
 8001966:	2220      	movs	r2, #32
 8001968:	4912      	ldr	r1, [pc, #72]	; (80019b4 <TM_DAC_SIGNAL_SetSignal+0x9c>)
 800196a:	4618      	mov	r0, r3
 800196c:	f000 f828 	bl	80019c0 <TM_DAC_SIGNAL_SetCustomSignal>
 8001970:	4603      	mov	r3, r0
 8001972:	75fb      	strb	r3, [r7, #23]
			break;
 8001974:	e017      	b.n	80019a6 <TM_DAC_SIGNAL_SetSignal+0x8e>
		case TM_DAC_SIGNAL_Signal_Triangle:
			result = TM_DAC_SIGNAL_SetCustomSignal(DACx, DAC_SIGNAL_Triangle, DAC_SIGNAL_TRIANGLE_LENGTH, frequency);
 8001976:	7bfb      	ldrb	r3, [r7, #15]
 8001978:	ed97 0b00 	vldr	d0, [r7]
 800197c:	2220      	movs	r2, #32
 800197e:	490e      	ldr	r1, [pc, #56]	; (80019b8 <TM_DAC_SIGNAL_SetSignal+0xa0>)
 8001980:	4618      	mov	r0, r3
 8001982:	f000 f81d 	bl	80019c0 <TM_DAC_SIGNAL_SetCustomSignal>
 8001986:	4603      	mov	r3, r0
 8001988:	75fb      	strb	r3, [r7, #23]
			break;
 800198a:	e00c      	b.n	80019a6 <TM_DAC_SIGNAL_SetSignal+0x8e>
		case TM_DAC_SIGNAL_Signal_Square:
			result = TM_DAC_SIGNAL_SetCustomSignal(DACx, DAC_SIGNAL_Square, DAC_SIGNAL_SQUARE_LENGTH, frequency);
 800198c:	7bfb      	ldrb	r3, [r7, #15]
 800198e:	ed97 0b00 	vldr	d0, [r7]
 8001992:	2202      	movs	r2, #2
 8001994:	4909      	ldr	r1, [pc, #36]	; (80019bc <TM_DAC_SIGNAL_SetSignal+0xa4>)
 8001996:	4618      	mov	r0, r3
 8001998:	f000 f812 	bl	80019c0 <TM_DAC_SIGNAL_SetCustomSignal>
 800199c:	4603      	mov	r3, r0
 800199e:	75fb      	strb	r3, [r7, #23]
			break;
 80019a0:	e001      	b.n	80019a6 <TM_DAC_SIGNAL_SetSignal+0x8e>
		default:
			result = TM_DAC_SIGNAL_Result_Error;
 80019a2:	2301      	movs	r3, #1
 80019a4:	75fb      	strb	r3, [r7, #23]
	}
	
	/* Return result */
	return result;
 80019a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80019a8:	4618      	mov	r0, r3
 80019aa:	3718      	adds	r7, #24
 80019ac:	46bd      	mov	sp, r7
 80019ae:	bd80      	pop	{r7, pc}
 80019b0:	080063c4 	.word	0x080063c4
 80019b4:	20000050 	.word	0x20000050
 80019b8:	20000010 	.word	0x20000010
 80019bc:	20000090 	.word	0x20000090

080019c0 <TM_DAC_SIGNAL_SetCustomSignal>:

TM_DAC_SIGNAL_Result_t TM_DAC_SIGNAL_SetCustomSignal(TM_DAC_SIGNAL_Channel_t DACx, uint16_t* Signal_Data, uint16_t Signal_Length, double frequency) {
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b0a0      	sub	sp, #128	; 0x80
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	4603      	mov	r3, r0
 80019c8:	60b9      	str	r1, [r7, #8]
 80019ca:	ed87 0b00 	vstr	d0, [r7]
 80019ce:	73fb      	strb	r3, [r7, #15]
 80019d0:	4613      	mov	r3, r2
 80019d2:	81bb      	strh	r3, [r7, #12]
	TIM_TimeBaseInitTypeDef TIM_TimeBaseStruct;
	DMA_InitTypeDef DMA_InitStruct;
	TM_TIMER_PROPERTIES_t Timer_Data;

	/* Check if timer is set */
	if (!dac_timer_set[DACx]) {
 80019d4:	7bfb      	ldrb	r3, [r7, #15]
 80019d6:	4a8c      	ldr	r2, [pc, #560]	; (8001c08 <TM_DAC_SIGNAL_SetCustomSignal+0x248>)
 80019d8:	5cd3      	ldrb	r3, [r2, r3]
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d101      	bne.n	80019e2 <TM_DAC_SIGNAL_SetCustomSignal+0x22>
		return TM_DAC_SIGNAL_Result_Error;
 80019de:	2301      	movs	r3, #1
 80019e0:	e10d      	b.n	8001bfe <TM_DAC_SIGNAL_SetCustomSignal+0x23e>
	}
	
	/* Check used timer */
	/* Set proper trigger */
	if (DAC_TIM[DACx] == TIM2) {
 80019e2:	7bfb      	ldrb	r3, [r7, #15]
 80019e4:	4a89      	ldr	r2, [pc, #548]	; (8001c0c <TM_DAC_SIGNAL_SetCustomSignal+0x24c>)
 80019e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80019ee:	d102      	bne.n	80019f6 <TM_DAC_SIGNAL_SetCustomSignal+0x36>
		DAC_InitStruct.DAC_Trigger = DAC_Trigger_T2_TRGO;
 80019f0:	2324      	movs	r3, #36	; 0x24
 80019f2:	673b      	str	r3, [r7, #112]	; 0x70
 80019f4:	e033      	b.n	8001a5e <TM_DAC_SIGNAL_SetCustomSignal+0x9e>
	} else if (DAC_TIM[DACx] == TIM4) {
 80019f6:	7bfb      	ldrb	r3, [r7, #15]
 80019f8:	4a84      	ldr	r2, [pc, #528]	; (8001c0c <TM_DAC_SIGNAL_SetCustomSignal+0x24c>)
 80019fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019fe:	4a84      	ldr	r2, [pc, #528]	; (8001c10 <TM_DAC_SIGNAL_SetCustomSignal+0x250>)
 8001a00:	4293      	cmp	r3, r2
 8001a02:	d102      	bne.n	8001a0a <TM_DAC_SIGNAL_SetCustomSignal+0x4a>
		DAC_InitStruct.DAC_Trigger = DAC_Trigger_T4_TRGO;
 8001a04:	232c      	movs	r3, #44	; 0x2c
 8001a06:	673b      	str	r3, [r7, #112]	; 0x70
 8001a08:	e029      	b.n	8001a5e <TM_DAC_SIGNAL_SetCustomSignal+0x9e>
	} else if (DAC_TIM[DACx] == TIM5) {
 8001a0a:	7bfb      	ldrb	r3, [r7, #15]
 8001a0c:	4a7f      	ldr	r2, [pc, #508]	; (8001c0c <TM_DAC_SIGNAL_SetCustomSignal+0x24c>)
 8001a0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a12:	4a80      	ldr	r2, [pc, #512]	; (8001c14 <TM_DAC_SIGNAL_SetCustomSignal+0x254>)
 8001a14:	4293      	cmp	r3, r2
 8001a16:	d102      	bne.n	8001a1e <TM_DAC_SIGNAL_SetCustomSignal+0x5e>
		DAC_InitStruct.DAC_Trigger = DAC_Trigger_T5_TRGO;
 8001a18:	231c      	movs	r3, #28
 8001a1a:	673b      	str	r3, [r7, #112]	; 0x70
 8001a1c:	e01f      	b.n	8001a5e <TM_DAC_SIGNAL_SetCustomSignal+0x9e>
	} else if (DAC_TIM[DACx] == TIM6) {
 8001a1e:	7bfb      	ldrb	r3, [r7, #15]
 8001a20:	4a7a      	ldr	r2, [pc, #488]	; (8001c0c <TM_DAC_SIGNAL_SetCustomSignal+0x24c>)
 8001a22:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a26:	4a7c      	ldr	r2, [pc, #496]	; (8001c18 <TM_DAC_SIGNAL_SetCustomSignal+0x258>)
 8001a28:	4293      	cmp	r3, r2
 8001a2a:	d102      	bne.n	8001a32 <TM_DAC_SIGNAL_SetCustomSignal+0x72>
		DAC_InitStruct.DAC_Trigger = DAC_Trigger_T6_TRGO;
 8001a2c:	2304      	movs	r3, #4
 8001a2e:	673b      	str	r3, [r7, #112]	; 0x70
 8001a30:	e015      	b.n	8001a5e <TM_DAC_SIGNAL_SetCustomSignal+0x9e>
	} else if (DAC_TIM[DACx] == TIM7) {
 8001a32:	7bfb      	ldrb	r3, [r7, #15]
 8001a34:	4a75      	ldr	r2, [pc, #468]	; (8001c0c <TM_DAC_SIGNAL_SetCustomSignal+0x24c>)
 8001a36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a3a:	4a78      	ldr	r2, [pc, #480]	; (8001c1c <TM_DAC_SIGNAL_SetCustomSignal+0x25c>)
 8001a3c:	4293      	cmp	r3, r2
 8001a3e:	d102      	bne.n	8001a46 <TM_DAC_SIGNAL_SetCustomSignal+0x86>
		DAC_InitStruct.DAC_Trigger = DAC_Trigger_T7_TRGO;
 8001a40:	2314      	movs	r3, #20
 8001a42:	673b      	str	r3, [r7, #112]	; 0x70
 8001a44:	e00b      	b.n	8001a5e <TM_DAC_SIGNAL_SetCustomSignal+0x9e>
	} else if (DAC_TIM[DACx] == TIM8) {
 8001a46:	7bfb      	ldrb	r3, [r7, #15]
 8001a48:	4a70      	ldr	r2, [pc, #448]	; (8001c0c <TM_DAC_SIGNAL_SetCustomSignal+0x24c>)
 8001a4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a4e:	4a74      	ldr	r2, [pc, #464]	; (8001c20 <TM_DAC_SIGNAL_SetCustomSignal+0x260>)
 8001a50:	4293      	cmp	r3, r2
 8001a52:	d102      	bne.n	8001a5a <TM_DAC_SIGNAL_SetCustomSignal+0x9a>
		DAC_InitStruct.DAC_Trigger = DAC_Trigger_T8_TRGO;
 8001a54:	230c      	movs	r3, #12
 8001a56:	673b      	str	r3, [r7, #112]	; 0x70
 8001a58:	e001      	b.n	8001a5e <TM_DAC_SIGNAL_SetCustomSignal+0x9e>
	} else {
		/* Timer is not valid */
		return TM_DAC_SIGNAL_Result_TimerNotValid;
 8001a5a:	2302      	movs	r3, #2
 8001a5c:	e0cf      	b.n	8001bfe <TM_DAC_SIGNAL_SetCustomSignal+0x23e>
	}
	
	/* Get timer data */
	TM_TIMER_PROPERTIES_GetTimerProperties(DAC_TIM[DACx], &Timer_Data);
 8001a5e:	7bfb      	ldrb	r3, [r7, #15]
 8001a60:	4a6a      	ldr	r2, [pc, #424]	; (8001c0c <TM_DAC_SIGNAL_SetCustomSignal+0x24c>)
 8001a62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a66:	f107 0210 	add.w	r2, r7, #16
 8001a6a:	4611      	mov	r1, r2
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	f000 fbc3 	bl	80021f8 <TM_TIMER_PROPERTIES_GetTimerProperties>
	
	/* Get period and prescaler values */
	TM_TIMER_PROPERTIES_GenerateDataForWorkingFrequency(&Timer_Data, frequency);
 8001a72:	f107 0310 	add.w	r3, r7, #16
 8001a76:	ed97 0b00 	vldr	d0, [r7]
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	f000 fc3c 	bl	80022f8 <TM_TIMER_PROPERTIES_GenerateDataForWorkingFrequency>
	
	/* Check valid frequency */
	if (Timer_Data.Frequency == 0) {
 8001a80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d101      	bne.n	8001a8a <TM_DAC_SIGNAL_SetCustomSignal+0xca>
		return TM_DAC_SIGNAL_Result_Error;
 8001a86:	2301      	movs	r3, #1
 8001a88:	e0b9      	b.n	8001bfe <TM_DAC_SIGNAL_SetCustomSignal+0x23e>
	}
	
	/* Enable DAC clock */
	RCC->APB1ENR |= RCC_APB1ENR_DACEN;
 8001a8a:	4a66      	ldr	r2, [pc, #408]	; (8001c24 <TM_DAC_SIGNAL_SetCustomSignal+0x264>)
 8001a8c:	4b65      	ldr	r3, [pc, #404]	; (8001c24 <TM_DAC_SIGNAL_SetCustomSignal+0x264>)
 8001a8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a90:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001a94:	6413      	str	r3, [r2, #64]	; 0x40
	/* Enable DMA1 clock */
	RCC->AHB1ENR |= RCC_AHB1ENR_DMA1EN;
 8001a96:	4a63      	ldr	r2, [pc, #396]	; (8001c24 <TM_DAC_SIGNAL_SetCustomSignal+0x264>)
 8001a98:	4b62      	ldr	r3, [pc, #392]	; (8001c24 <TM_DAC_SIGNAL_SetCustomSignal+0x264>)
 8001a9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a9c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001aa0:	6313      	str	r3, [r2, #48]	; 0x30
	
	/* Initialize DAC */
	DAC_InitStruct.DAC_WaveGeneration = DAC_WaveGeneration_None;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	677b      	str	r3, [r7, #116]	; 0x74
	DAC_InitStruct.DAC_OutputBuffer = DAC_OutputBuffer_Enable;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	67fb      	str	r3, [r7, #124]	; 0x7c
	
	/* Disable DMA */
	if (DACx == TM_DAC1) {
 8001aaa:	7bfb      	ldrb	r3, [r7, #15]
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d106      	bne.n	8001abe <TM_DAC_SIGNAL_SetCustomSignal+0xfe>
		/* Init DAC channel 1 */
		DAC_Init(DAC_Channel_1, &DAC_InitStruct);
 8001ab0:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001ab4:	4619      	mov	r1, r3
 8001ab6:	2000      	movs	r0, #0
 8001ab8:	f7ff fa3e 	bl	8000f38 <DAC_Init>
 8001abc:	e008      	b.n	8001ad0 <TM_DAC_SIGNAL_SetCustomSignal+0x110>
	} else if (DACx == TM_DAC2) {
 8001abe:	7bfb      	ldrb	r3, [r7, #15]
 8001ac0:	2b01      	cmp	r3, #1
 8001ac2:	d105      	bne.n	8001ad0 <TM_DAC_SIGNAL_SetCustomSignal+0x110>
		/* Init DAC channel 2 */
		DAC_Init(DAC_Channel_2, &DAC_InitStruct);
 8001ac4:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001ac8:	4619      	mov	r1, r3
 8001aca:	2010      	movs	r0, #16
 8001acc:	f7ff fa34 	bl	8000f38 <DAC_Init>
	}
	
	/* Enable timer clock */
	TM_TIMER_PROPERTIES_EnableClock(DAC_TIM[DACx]);
 8001ad0:	7bfb      	ldrb	r3, [r7, #15]
 8001ad2:	4a4e      	ldr	r2, [pc, #312]	; (8001c0c <TM_DAC_SIGNAL_SetCustomSignal+0x24c>)
 8001ad4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ad8:	4618      	mov	r0, r3
 8001ada:	f000 fc99 	bl	8002410 <TM_TIMER_PROPERTIES_EnableClock>
	
	/* Time base configuration */
	TIM_TimeBaseStructInit(&TIM_TimeBaseStruct); 
 8001ade:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	f7ff fe90 	bl	8001808 <TIM_TimeBaseStructInit>
	TIM_TimeBaseStruct.TIM_Period = Timer_Data.Period - 1;          
 8001ae8:	69fb      	ldr	r3, [r7, #28]
 8001aea:	3b01      	subs	r3, #1
 8001aec:	66bb      	str	r3, [r7, #104]	; 0x68
	TIM_TimeBaseStruct.TIM_Prescaler = Timer_Data.Prescaler - 1;       
 8001aee:	6a3b      	ldr	r3, [r7, #32]
 8001af0:	b29b      	uxth	r3, r3
 8001af2:	3b01      	subs	r3, #1
 8001af4:	b29b      	uxth	r3, r3
 8001af6:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
	TIM_TimeBaseStruct.TIM_ClockDivision = 0;    
 8001afa:	2300      	movs	r3, #0
 8001afc:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
	TIM_TimeBaseStruct.TIM_CounterMode = TIM_CounterMode_Up;
 8001b00:	2300      	movs	r3, #0
 8001b02:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
	
	/* Initialize timer */
	TIM_TimeBaseInit(DAC_TIM[DACx], &TIM_TimeBaseStruct);
 8001b06:	7bfb      	ldrb	r3, [r7, #15]
 8001b08:	4a40      	ldr	r2, [pc, #256]	; (8001c0c <TM_DAC_SIGNAL_SetCustomSignal+0x24c>)
 8001b0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b0e:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8001b12:	4611      	mov	r1, r2
 8001b14:	4618      	mov	r0, r3
 8001b16:	f7ff fe0b 	bl	8001730 <TIM_TimeBaseInit>

	/* Enable TIM selection */
	TIM_SelectOutputTrigger(DAC_TIM[DACx], TIM_TRGOSource_Update);
 8001b1a:	7bfb      	ldrb	r3, [r7, #15]
 8001b1c:	4a3b      	ldr	r2, [pc, #236]	; (8001c0c <TM_DAC_SIGNAL_SetCustomSignal+0x24c>)
 8001b1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b22:	2120      	movs	r1, #32
 8001b24:	4618      	mov	r0, r3
 8001b26:	f7ff fe89 	bl	800183c <TIM_SelectOutputTrigger>
	
	/* Set DMA options */
	DMA_InitStruct.DMA_Memory0BaseAddr = (uint32_t)Signal_Data;
 8001b2a:	68bb      	ldr	r3, [r7, #8]
 8001b2c:	633b      	str	r3, [r7, #48]	; 0x30
	DMA_InitStruct.DMA_DIR = DMA_DIR_MemoryToPeripheral;
 8001b2e:	2340      	movs	r3, #64	; 0x40
 8001b30:	637b      	str	r3, [r7, #52]	; 0x34
	DMA_InitStruct.DMA_BufferSize = Signal_Length;
 8001b32:	89bb      	ldrh	r3, [r7, #12]
 8001b34:	63bb      	str	r3, [r7, #56]	; 0x38
	DMA_InitStruct.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8001b36:	2300      	movs	r3, #0
 8001b38:	63fb      	str	r3, [r7, #60]	; 0x3c
	DMA_InitStruct.DMA_MemoryInc = DMA_MemoryInc_Enable;
 8001b3a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001b3e:	643b      	str	r3, [r7, #64]	; 0x40
	DMA_InitStruct.DMA_PeripheralDataSize = DMA_PeripheralDataSize_HalfWord;
 8001b40:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001b44:	647b      	str	r3, [r7, #68]	; 0x44
	DMA_InitStruct.DMA_MemoryDataSize = DMA_MemoryDataSize_HalfWord;
 8001b46:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001b4a:	64bb      	str	r3, [r7, #72]	; 0x48
	DMA_InitStruct.DMA_Mode = DMA_Mode_Circular;
 8001b4c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001b50:	64fb      	str	r3, [r7, #76]	; 0x4c
	DMA_InitStruct.DMA_Priority = DMA_Priority_High;
 8001b52:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001b56:	653b      	str	r3, [r7, #80]	; 0x50
	DMA_InitStruct.DMA_FIFOMode = DMA_FIFOMode_Disable;         
 8001b58:	2300      	movs	r3, #0
 8001b5a:	657b      	str	r3, [r7, #84]	; 0x54
	DMA_InitStruct.DMA_FIFOThreshold = DMA_FIFOThreshold_HalfFull;
 8001b5c:	2301      	movs	r3, #1
 8001b5e:	65bb      	str	r3, [r7, #88]	; 0x58
	DMA_InitStruct.DMA_MemoryBurst = DMA_MemoryBurst_Single;
 8001b60:	2300      	movs	r3, #0
 8001b62:	65fb      	str	r3, [r7, #92]	; 0x5c
	DMA_InitStruct.DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
 8001b64:	2300      	movs	r3, #0
 8001b66:	663b      	str	r3, [r7, #96]	; 0x60
	
	switch (DACx) {
 8001b68:	7bfb      	ldrb	r3, [r7, #15]
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d002      	beq.n	8001b74 <TM_DAC_SIGNAL_SetCustomSignal+0x1b4>
 8001b6e:	2b01      	cmp	r3, #1
 8001b70:	d01b      	beq.n	8001baa <TM_DAC_SIGNAL_SetCustomSignal+0x1ea>

			/* Enable DMA for DAC Channel 2 */
			DAC_DMACmd(DAC_Channel_2, ENABLE);
			break;
		default:
			break;
 8001b72:	e035      	b.n	8001be0 <TM_DAC_SIGNAL_SetCustomSignal+0x220>
	DMA_InitStruct.DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
	
	switch (DACx) {
		case TM_DAC1:
			/* Set peripheral location = 12bit right aligned for channel 1 */
			DMA_InitStruct.DMA_PeripheralBaseAddr = (uint32_t)&DAC->DHR12R1;
 8001b74:	4b2c      	ldr	r3, [pc, #176]	; (8001c28 <TM_DAC_SIGNAL_SetCustomSignal+0x268>)
 8001b76:	62fb      	str	r3, [r7, #44]	; 0x2c
		
			/* Disable DMA */
			DMA_DeInit(DAC_SIGNAL_DMA_DAC1_STREAM);
 8001b78:	482c      	ldr	r0, [pc, #176]	; (8001c2c <TM_DAC_SIGNAL_SetCustomSignal+0x26c>)
 8001b7a:	f7ff fa5f 	bl	800103c <DMA_DeInit>
			
			/* Set channel used */
			DMA_InitStruct.DMA_Channel = DAC_SIGNAL_DMA_DAC1_CHANNEL;
 8001b7e:	f04f 6360 	mov.w	r3, #234881024	; 0xe000000
 8001b82:	62bb      	str	r3, [r7, #40]	; 0x28
		
			/* Initialize DMA */
			DMA_Init(DAC_SIGNAL_DMA_DAC1_STREAM, &DMA_InitStruct);
 8001b84:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001b88:	4619      	mov	r1, r3
 8001b8a:	4828      	ldr	r0, [pc, #160]	; (8001c2c <TM_DAC_SIGNAL_SetCustomSignal+0x26c>)
 8001b8c:	f7ff fb2a 	bl	80011e4 <DMA_Init>
			
			/* Enable DMA Stream for DAC Channel 1 */
			DMA_Cmd(DAC_SIGNAL_DMA_DAC1_STREAM, ENABLE);
 8001b90:	2101      	movs	r1, #1
 8001b92:	4826      	ldr	r0, [pc, #152]	; (8001c2c <TM_DAC_SIGNAL_SetCustomSignal+0x26c>)
 8001b94:	f7ff fb7e 	bl	8001294 <DMA_Cmd>

			/* Enable DAC Channel 1 */
			DAC_Cmd(DAC_Channel_1, ENABLE);
 8001b98:	2101      	movs	r1, #1
 8001b9a:	2000      	movs	r0, #0
 8001b9c:	f7ff fa00 	bl	8000fa0 <DAC_Cmd>

			/* Enable DMA for DAC Channel 1 */
			DAC_DMACmd(DAC_Channel_1, ENABLE);
 8001ba0:	2101      	movs	r1, #1
 8001ba2:	2000      	movs	r0, #0
 8001ba4:	f7ff fa22 	bl	8000fec <DAC_DMACmd>
			break;
 8001ba8:	e01a      	b.n	8001be0 <TM_DAC_SIGNAL_SetCustomSignal+0x220>
		case TM_DAC2:
			/* Disable DMA */
			DMA_DeInit(DAC_SIGNAL_DMA_DAC2_STREAM);
 8001baa:	4821      	ldr	r0, [pc, #132]	; (8001c30 <TM_DAC_SIGNAL_SetCustomSignal+0x270>)
 8001bac:	f7ff fa46 	bl	800103c <DMA_DeInit>
			
			/* Set channel used */
			DMA_InitStruct.DMA_Channel = DAC_SIGNAL_DMA_DAC2_CHANNEL;
 8001bb0:	f04f 6360 	mov.w	r3, #234881024	; 0xe000000
 8001bb4:	62bb      	str	r3, [r7, #40]	; 0x28
				
			/* Set peripheral location = 12bit right aligned for channel 2 */
			DMA_InitStruct.DMA_PeripheralBaseAddr = (uint32_t)&DAC->DHR12R2;
 8001bb6:	4b1f      	ldr	r3, [pc, #124]	; (8001c34 <TM_DAC_SIGNAL_SetCustomSignal+0x274>)
 8001bb8:	62fb      	str	r3, [r7, #44]	; 0x2c
		
			/* Initialize DMA */
			DMA_Init(DAC_SIGNAL_DMA_DAC2_STREAM, &DMA_InitStruct);
 8001bba:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001bbe:	4619      	mov	r1, r3
 8001bc0:	481b      	ldr	r0, [pc, #108]	; (8001c30 <TM_DAC_SIGNAL_SetCustomSignal+0x270>)
 8001bc2:	f7ff fb0f 	bl	80011e4 <DMA_Init>
			
			/* Enable DMA Stream for DAC Channel 2 */
			DMA_Cmd(DAC_SIGNAL_DMA_DAC2_STREAM, ENABLE);
 8001bc6:	2101      	movs	r1, #1
 8001bc8:	4819      	ldr	r0, [pc, #100]	; (8001c30 <TM_DAC_SIGNAL_SetCustomSignal+0x270>)
 8001bca:	f7ff fb63 	bl	8001294 <DMA_Cmd>

			/* Enable DAC Channel 2 */
			DAC_Cmd(DAC_Channel_2, ENABLE);
 8001bce:	2101      	movs	r1, #1
 8001bd0:	2010      	movs	r0, #16
 8001bd2:	f7ff f9e5 	bl	8000fa0 <DAC_Cmd>

			/* Enable DMA for DAC Channel 2 */
			DAC_DMACmd(DAC_Channel_2, ENABLE);
 8001bd6:	2101      	movs	r1, #1
 8001bd8:	2010      	movs	r0, #16
 8001bda:	f7ff fa07 	bl	8000fec <DAC_DMACmd>
			break;
 8001bde:	bf00      	nop
		default:
			break;
	}
	
	/* Enable timer */
	DAC_TIM[DACx]->CR1 |= TIM_CR1_CEN;
 8001be0:	7bfb      	ldrb	r3, [r7, #15]
 8001be2:	4a0a      	ldr	r2, [pc, #40]	; (8001c0c <TM_DAC_SIGNAL_SetCustomSignal+0x24c>)
 8001be4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001be8:	7bfa      	ldrb	r2, [r7, #15]
 8001bea:	4908      	ldr	r1, [pc, #32]	; (8001c0c <TM_DAC_SIGNAL_SetCustomSignal+0x24c>)
 8001bec:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8001bf0:	8812      	ldrh	r2, [r2, #0]
 8001bf2:	b292      	uxth	r2, r2
 8001bf4:	f042 0201 	orr.w	r2, r2, #1
 8001bf8:	b292      	uxth	r2, r2
 8001bfa:	801a      	strh	r2, [r3, #0]
	
	/* Return OK */
	return TM_DAC_SIGNAL_Result_Ok;
 8001bfc:	2300      	movs	r3, #0
}
 8001bfe:	4618      	mov	r0, r3
 8001c00:	3780      	adds	r7, #128	; 0x80
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bd80      	pop	{r7, pc}
 8001c06:	bf00      	nop
 8001c08:	200001c4 	.word	0x200001c4
 8001c0c:	2000020c 	.word	0x2000020c
 8001c10:	40000800 	.word	0x40000800
 8001c14:	40000c00 	.word	0x40000c00
 8001c18:	40001000 	.word	0x40001000
 8001c1c:	40001400 	.word	0x40001400
 8001c20:	40010400 	.word	0x40010400
 8001c24:	40023800 	.word	0x40023800
 8001c28:	40007408 	.word	0x40007408
 8001c2c:	40026088 	.word	0x40026088
 8001c30:	400260a0 	.word	0x400260a0
 8001c34:	40007414 	.word	0x40007414

08001c38 <TM_DMA_ClearFlag>:
void TM_DMA_ClearFlags(DMA_Stream_TypeDef* DMA_Stream) {
	/* Clear all flags */
	TM_DMA_ClearFlag(DMA_Stream, DMA_FLAG_ALL);
}

void TM_DMA_ClearFlag(DMA_Stream_TypeDef* DMA_Stream, uint32_t flag) {
 8001c38:	b480      	push	{r7}
 8001c3a:	b085      	sub	sp, #20
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
 8001c40:	6039      	str	r1, [r7, #0]
	uint32_t location;
	uint32_t stream_number;

	/* Check stream value */
	if (DMA_Stream < DMA2_Stream0) {
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	4a18      	ldr	r2, [pc, #96]	; (8001ca8 <TM_DMA_ClearFlag+0x70>)
 8001c46:	4293      	cmp	r3, r2
 8001c48:	d80a      	bhi.n	8001c60 <TM_DMA_ClearFlag+0x28>
		location = (uint32_t)&DMA1->LIFCR;
 8001c4a:	4b18      	ldr	r3, [pc, #96]	; (8001cac <TM_DMA_ClearFlag+0x74>)
 8001c4c:	60fb      	str	r3, [r7, #12]
		stream_number = GET_STREAM_NUMBER_DMA1(DMA_Stream);
 8001c4e:	687a      	ldr	r2, [r7, #4]
 8001c50:	4b17      	ldr	r3, [pc, #92]	; (8001cb0 <TM_DMA_ClearFlag+0x78>)
 8001c52:	4413      	add	r3, r2
 8001c54:	4a17      	ldr	r2, [pc, #92]	; (8001cb4 <TM_DMA_ClearFlag+0x7c>)
 8001c56:	fba2 2303 	umull	r2, r3, r2, r3
 8001c5a:	091b      	lsrs	r3, r3, #4
 8001c5c:	60bb      	str	r3, [r7, #8]
 8001c5e:	e009      	b.n	8001c74 <TM_DMA_ClearFlag+0x3c>
	} else {
		location = (uint32_t)&DMA2->LIFCR;
 8001c60:	4b15      	ldr	r3, [pc, #84]	; (8001cb8 <TM_DMA_ClearFlag+0x80>)
 8001c62:	60fb      	str	r3, [r7, #12]
		stream_number = GET_STREAM_NUMBER_DMA2(DMA_Stream);
 8001c64:	687a      	ldr	r2, [r7, #4]
 8001c66:	4b15      	ldr	r3, [pc, #84]	; (8001cbc <TM_DMA_ClearFlag+0x84>)
 8001c68:	4413      	add	r3, r2
 8001c6a:	4a12      	ldr	r2, [pc, #72]	; (8001cb4 <TM_DMA_ClearFlag+0x7c>)
 8001c6c:	fba2 2303 	umull	r2, r3, r2, r3
 8001c70:	091b      	lsrs	r3, r3, #4
 8001c72:	60bb      	str	r3, [r7, #8]
	}
	
	/* Get register offset */
	if (stream_number >= 4) {
 8001c74:	68bb      	ldr	r3, [r7, #8]
 8001c76:	2b03      	cmp	r3, #3
 8001c78:	d905      	bls.n	8001c86 <TM_DMA_ClearFlag+0x4e>
		/* High registers for DMA clear */
		location += 4;
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	3304      	adds	r3, #4
 8001c7e:	60fb      	str	r3, [r7, #12]
		
		/* Do offset for high DMA registers */
		stream_number -= 4;
 8001c80:	68bb      	ldr	r3, [r7, #8]
 8001c82:	3b04      	subs	r3, #4
 8001c84:	60bb      	str	r3, [r7, #8]
	}
	
	/* Clear flags */
	*(__IO uint32_t *)location = (flag & DMA_FLAG_ALL) << DMA_Flags_Bit_Pos[stream_number];
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	683a      	ldr	r2, [r7, #0]
 8001c8a:	f002 023d 	and.w	r2, r2, #61	; 0x3d
 8001c8e:	480c      	ldr	r0, [pc, #48]	; (8001cc0 <TM_DMA_ClearFlag+0x88>)
 8001c90:	68b9      	ldr	r1, [r7, #8]
 8001c92:	4401      	add	r1, r0
 8001c94:	7809      	ldrb	r1, [r1, #0]
 8001c96:	408a      	lsls	r2, r1
 8001c98:	601a      	str	r2, [r3, #0]
}
 8001c9a:	bf00      	nop
 8001c9c:	3714      	adds	r7, #20
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca4:	4770      	bx	lr
 8001ca6:	bf00      	nop
 8001ca8:	4002640f 	.word	0x4002640f
 8001cac:	40026008 	.word	0x40026008
 8001cb0:	bffd9ff0 	.word	0xbffd9ff0
 8001cb4:	aaaaaaab 	.word	0xaaaaaaab
 8001cb8:	40026408 	.word	0x40026408
 8001cbc:	bffd9bf0 	.word	0xbffd9bf0
 8001cc0:	08018fc4 	.word	0x08018fc4

08001cc4 <TM_DMA_GetFlags>:

uint32_t TM_DMA_GetFlags(DMA_Stream_TypeDef* DMA_Stream, uint32_t flag) {
 8001cc4:	b480      	push	{r7}
 8001cc6:	b087      	sub	sp, #28
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
 8001ccc:	6039      	str	r1, [r7, #0]
	uint32_t stream_number = 0;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	617b      	str	r3, [r7, #20]
	uint32_t location = 0;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	613b      	str	r3, [r7, #16]
	uint32_t flags = 0;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	60fb      	str	r3, [r7, #12]
	
	/* Check stream value */
	if (DMA_Stream < DMA2_Stream0) {
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	4a1b      	ldr	r2, [pc, #108]	; (8001d4c <TM_DMA_GetFlags+0x88>)
 8001cde:	4293      	cmp	r3, r2
 8001ce0:	d80a      	bhi.n	8001cf8 <TM_DMA_GetFlags+0x34>
		location = (uint32_t)&DMA1->LISR;
 8001ce2:	4b1b      	ldr	r3, [pc, #108]	; (8001d50 <TM_DMA_GetFlags+0x8c>)
 8001ce4:	613b      	str	r3, [r7, #16]
		stream_number = GET_STREAM_NUMBER_DMA1(DMA_Stream);
 8001ce6:	687a      	ldr	r2, [r7, #4]
 8001ce8:	4b1a      	ldr	r3, [pc, #104]	; (8001d54 <TM_DMA_GetFlags+0x90>)
 8001cea:	4413      	add	r3, r2
 8001cec:	4a1a      	ldr	r2, [pc, #104]	; (8001d58 <TM_DMA_GetFlags+0x94>)
 8001cee:	fba2 2303 	umull	r2, r3, r2, r3
 8001cf2:	091b      	lsrs	r3, r3, #4
 8001cf4:	617b      	str	r3, [r7, #20]
 8001cf6:	e009      	b.n	8001d0c <TM_DMA_GetFlags+0x48>
	} else {
		location = (uint32_t)&DMA2->LISR;
 8001cf8:	4b18      	ldr	r3, [pc, #96]	; (8001d5c <TM_DMA_GetFlags+0x98>)
 8001cfa:	613b      	str	r3, [r7, #16]
		stream_number = GET_STREAM_NUMBER_DMA2(DMA_Stream);
 8001cfc:	687a      	ldr	r2, [r7, #4]
 8001cfe:	4b18      	ldr	r3, [pc, #96]	; (8001d60 <TM_DMA_GetFlags+0x9c>)
 8001d00:	4413      	add	r3, r2
 8001d02:	4a15      	ldr	r2, [pc, #84]	; (8001d58 <TM_DMA_GetFlags+0x94>)
 8001d04:	fba2 2303 	umull	r2, r3, r2, r3
 8001d08:	091b      	lsrs	r3, r3, #4
 8001d0a:	617b      	str	r3, [r7, #20]
	}
	
	/* Get register offset */
	if (stream_number >= 4) {
 8001d0c:	697b      	ldr	r3, [r7, #20]
 8001d0e:	2b03      	cmp	r3, #3
 8001d10:	d905      	bls.n	8001d1e <TM_DMA_GetFlags+0x5a>
		/* High registers for DMA clear */
		location += 4;
 8001d12:	693b      	ldr	r3, [r7, #16]
 8001d14:	3304      	adds	r3, #4
 8001d16:	613b      	str	r3, [r7, #16]
		
		/* Do offset for high DMA registers */
		stream_number -= 4;
 8001d18:	697b      	ldr	r3, [r7, #20]
 8001d1a:	3b04      	subs	r3, #4
 8001d1c:	617b      	str	r3, [r7, #20]
	}
	
	/* Get register value */
	flags =   *(__IO uint32_t *)location;
 8001d1e:	693b      	ldr	r3, [r7, #16]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	60fb      	str	r3, [r7, #12]
	flags >>= DMA_Flags_Bit_Pos[stream_number];
 8001d24:	4a0f      	ldr	r2, [pc, #60]	; (8001d64 <TM_DMA_GetFlags+0xa0>)
 8001d26:	697b      	ldr	r3, [r7, #20]
 8001d28:	4413      	add	r3, r2
 8001d2a:	781b      	ldrb	r3, [r3, #0]
 8001d2c:	461a      	mov	r2, r3
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	40d3      	lsrs	r3, r2
 8001d32:	60fb      	str	r3, [r7, #12]
	flags &=  DMA_FLAG_ALL;
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8001d3a:	60fb      	str	r3, [r7, #12]
	
	/* Return value */
	return flags;
 8001d3c:	68fb      	ldr	r3, [r7, #12]
}
 8001d3e:	4618      	mov	r0, r3
 8001d40:	371c      	adds	r7, #28
 8001d42:	46bd      	mov	sp, r7
 8001d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d48:	4770      	bx	lr
 8001d4a:	bf00      	nop
 8001d4c:	4002640f 	.word	0x4002640f
 8001d50:	40026000 	.word	0x40026000
 8001d54:	bffd9ff0 	.word	0xbffd9ff0
 8001d58:	aaaaaaab 	.word	0xaaaaaaab
 8001d5c:	40026400 	.word	0x40026400
 8001d60:	bffd9bf0 	.word	0xbffd9bf0
 8001d64:	08018fc4 	.word	0x08018fc4

08001d68 <TM_DMA_EnableInterrupts>:

void TM_DMA_EnableInterrupts(DMA_Stream_TypeDef* DMA_Stream) {
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b084      	sub	sp, #16
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
	NVIC_InitTypeDef NVIC_InitStruct;
	uint32_t stream_number;
	
	/* Clear flags first */
	TM_DMA_ClearFlag(DMA_Stream, DMA_FLAG_ALL);
 8001d70:	213d      	movs	r1, #61	; 0x3d
 8001d72:	6878      	ldr	r0, [r7, #4]
 8001d74:	f7ff ff60 	bl	8001c38 <TM_DMA_ClearFlag>

	/* Check stream value */
	if (DMA_Stream < DMA2_Stream0) {
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	4a20      	ldr	r2, [pc, #128]	; (8001dfc <TM_DMA_EnableInterrupts+0x94>)
 8001d7c:	4293      	cmp	r3, r2
 8001d7e:	d811      	bhi.n	8001da4 <TM_DMA_EnableInterrupts+0x3c>
		stream_number = GET_STREAM_NUMBER_DMA1(DMA_Stream);
 8001d80:	687a      	ldr	r2, [r7, #4]
 8001d82:	4b1f      	ldr	r3, [pc, #124]	; (8001e00 <TM_DMA_EnableInterrupts+0x98>)
 8001d84:	4413      	add	r3, r2
 8001d86:	4a1f      	ldr	r2, [pc, #124]	; (8001e04 <TM_DMA_EnableInterrupts+0x9c>)
 8001d88:	fba2 2303 	umull	r2, r3, r2, r3
 8001d8c:	091b      	lsrs	r3, r3, #4
 8001d8e:	60fb      	str	r3, [r7, #12]
		NVIC_InitStruct.NVIC_IRQChannelPreemptionPriority = DMA1_NVIC_PREEMPTION_PRIORITY;
 8001d90:	2301      	movs	r3, #1
 8001d92:	727b      	strb	r3, [r7, #9]
		NVIC_InitStruct.NVIC_IRQChannel = DMA_IRQs[0][stream_number];
 8001d94:	4a1c      	ldr	r2, [pc, #112]	; (8001e08 <TM_DMA_EnableInterrupts+0xa0>)
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	4413      	add	r3, r2
 8001d9a:	f993 3000 	ldrsb.w	r3, [r3]
 8001d9e:	b2db      	uxtb	r3, r3
 8001da0:	723b      	strb	r3, [r7, #8]
 8001da2:	e011      	b.n	8001dc8 <TM_DMA_EnableInterrupts+0x60>
	} else {
		stream_number = GET_STREAM_NUMBER_DMA2(DMA_Stream);
 8001da4:	687a      	ldr	r2, [r7, #4]
 8001da6:	4b19      	ldr	r3, [pc, #100]	; (8001e0c <TM_DMA_EnableInterrupts+0xa4>)
 8001da8:	4413      	add	r3, r2
 8001daa:	4a16      	ldr	r2, [pc, #88]	; (8001e04 <TM_DMA_EnableInterrupts+0x9c>)
 8001dac:	fba2 2303 	umull	r2, r3, r2, r3
 8001db0:	091b      	lsrs	r3, r3, #4
 8001db2:	60fb      	str	r3, [r7, #12]
		NVIC_InitStruct.NVIC_IRQChannelPreemptionPriority = DMA2_NVIC_PREEMPTION_PRIORITY;
 8001db4:	2301      	movs	r3, #1
 8001db6:	727b      	strb	r3, [r7, #9]
		NVIC_InitStruct.NVIC_IRQChannel = DMA_IRQs[1][stream_number];
 8001db8:	4a13      	ldr	r2, [pc, #76]	; (8001e08 <TM_DMA_EnableInterrupts+0xa0>)
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	4413      	add	r3, r2
 8001dbe:	3308      	adds	r3, #8
 8001dc0:	f993 3000 	ldrsb.w	r3, [r3]
 8001dc4:	b2db      	uxtb	r3, r3
 8001dc6:	723b      	strb	r3, [r7, #8]
	}
	
	/* Fill NVIC */
	NVIC_InitStruct.NVIC_IRQChannelCmd = ENABLE;
 8001dc8:	2301      	movs	r3, #1
 8001dca:	72fb      	strb	r3, [r7, #11]
	NVIC_InitStruct.NVIC_IRQChannelSubPriority = stream_number;
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	b2db      	uxtb	r3, r3
 8001dd0:	72bb      	strb	r3, [r7, #10]
	
	/* Init NVIC */
	NVIC_Init(&NVIC_InitStruct);
 8001dd2:	f107 0308 	add.w	r3, r7, #8
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	f7fe fe7c 	bl	8000ad4 <NVIC_Init>
	
	/* Enable DMA stream interrupts */
	DMA_Stream->CR |= DMA_SxCR_TCIE | DMA_SxCR_HTIE | DMA_SxCR_TEIE | DMA_SxCR_DMEIE;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	f043 021e 	orr.w	r2, r3, #30
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	601a      	str	r2, [r3, #0]
	DMA_Stream->FCR |= DMA_SxFCR_FEIE;
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	695b      	ldr	r3, [r3, #20]
 8001dec:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	615a      	str	r2, [r3, #20]
}
 8001df4:	bf00      	nop
 8001df6:	3710      	adds	r7, #16
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bd80      	pop	{r7, pc}
 8001dfc:	4002640f 	.word	0x4002640f
 8001e00:	bffd9ff0 	.word	0xbffd9ff0
 8001e04:	aaaaaaab 	.word	0xaaaaaaab
 8001e08:	08018fc8 	.word	0x08018fc8
 8001e0c:	bffd9bf0 	.word	0xbffd9bf0

08001e10 <TM_DMA_HalfTransferCompleteHandler>:
	/* NOTE: This function should not be modified, when the callback is needed,
            the TM_DMA_TransferCompleteHandler could be implemented in the user file
	*/
}

__weak void TM_DMA_HalfTransferCompleteHandler(DMA_Stream_TypeDef* DMA_Stream) {
 8001e10:	b480      	push	{r7}
 8001e12:	b083      	sub	sp, #12
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
	/* NOTE: This function should not be modified, when the callback is needed,
            the TM_DMA_HalfTransferCompleteHandler could be implemented in the user file
	*/
}
 8001e18:	bf00      	nop
 8001e1a:	370c      	adds	r7, #12
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e22:	4770      	bx	lr

08001e24 <TM_DMA_TransferErrorHandler>:

__weak void TM_DMA_TransferErrorHandler(DMA_Stream_TypeDef* DMA_Stream) {
 8001e24:	b480      	push	{r7}
 8001e26:	b083      	sub	sp, #12
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
	/* NOTE: This function should not be modified, when the callback is needed,
            the TM_DMA_TransferErrorHandler could be implemented in the user file
	*/
}
 8001e2c:	bf00      	nop
 8001e2e:	370c      	adds	r7, #12
 8001e30:	46bd      	mov	sp, r7
 8001e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e36:	4770      	bx	lr

08001e38 <TM_DMA_DirectModeErrorHandler>:

__weak void TM_DMA_DirectModeErrorHandler(DMA_Stream_TypeDef* DMA_Stream) {
 8001e38:	b480      	push	{r7}
 8001e3a:	b083      	sub	sp, #12
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
	/* NOTE: This function should not be modified, when the callback is needed,
            the TM_DMA_DirectModeErrorHandler could be implemented in the user file
	*/
}
 8001e40:	bf00      	nop
 8001e42:	370c      	adds	r7, #12
 8001e44:	46bd      	mov	sp, r7
 8001e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4a:	4770      	bx	lr

08001e4c <TM_DMA_FIFOErrorHandler>:

__weak void TM_DMA_FIFOErrorHandler(DMA_Stream_TypeDef* DMA_Stream) {
 8001e4c:	b480      	push	{r7}
 8001e4e:	b083      	sub	sp, #12
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
	/* NOTE: This function should not be modified, when the callback is needed,
            the TM_DMA_FIFOErrorHandler could be implemented in the user file
	*/
}
 8001e54:	bf00      	nop
 8001e56:	370c      	adds	r7, #12
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5e:	4770      	bx	lr

08001e60 <TM_DMA_INT_ProcessInterrupt>:

/*****************************************************************/
/*                    DMA INTERNAL FUNCTIONS                     */
/*****************************************************************/
static void TM_DMA_INT_ProcessInterrupt(DMA_Stream_TypeDef* DMA_Stream) {
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b084      	sub	sp, #16
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
	/* Get DMA interrupt status flags */
	uint16_t flags = TM_DMA_GetFlags(DMA_Stream, DMA_FLAG_ALL);
 8001e68:	213d      	movs	r1, #61	; 0x3d
 8001e6a:	6878      	ldr	r0, [r7, #4]
 8001e6c:	f7ff ff2a 	bl	8001cc4 <TM_DMA_GetFlags>
 8001e70:	4603      	mov	r3, r0
 8001e72:	81fb      	strh	r3, [r7, #14]
	
	/* Clear flags */
	TM_DMA_ClearFlag(DMA_Stream, DMA_FLAG_ALL);
 8001e74:	213d      	movs	r1, #61	; 0x3d
 8001e76:	6878      	ldr	r0, [r7, #4]
 8001e78:	f7ff fede 	bl	8001c38 <TM_DMA_ClearFlag>
	
	/* Call user callback function */
	
	/* Check transfer complete flag */
	if ((flags & DMA_FLAG_TCIF) && (DMA_Stream->CR & DMA_SxCR_TCIE)) {
 8001e7c:	89fb      	ldrh	r3, [r7, #14]
 8001e7e:	f003 0320 	and.w	r3, r3, #32
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d008      	beq.n	8001e98 <TM_DMA_INT_ProcessInterrupt+0x38>
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	f003 0310 	and.w	r3, r3, #16
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d002      	beq.n	8001e98 <TM_DMA_INT_ProcessInterrupt+0x38>
		TM_DMA_TransferCompleteHandler(DMA_Stream);
 8001e92:	6878      	ldr	r0, [r7, #4]
 8001e94:	f004 f910 	bl	80060b8 <TM_DMA_TransferCompleteHandler>
	}
	/* Check half-transfer complete flag */
	if ((flags & DMA_FLAG_HTIF) && (DMA_Stream->CR & DMA_SxCR_HTIE)) {
 8001e98:	89fb      	ldrh	r3, [r7, #14]
 8001e9a:	f003 0310 	and.w	r3, r3, #16
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d008      	beq.n	8001eb4 <TM_DMA_INT_ProcessInterrupt+0x54>
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f003 0308 	and.w	r3, r3, #8
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d002      	beq.n	8001eb4 <TM_DMA_INT_ProcessInterrupt+0x54>
		TM_DMA_HalfTransferCompleteHandler(DMA_Stream);
 8001eae:	6878      	ldr	r0, [r7, #4]
 8001eb0:	f7ff ffae 	bl	8001e10 <TM_DMA_HalfTransferCompleteHandler>
	}
	/* Check transfer error flag */
	if ((flags & DMA_FLAG_TEIF) && (DMA_Stream->CR & DMA_SxCR_TEIE)) {
 8001eb4:	89fb      	ldrh	r3, [r7, #14]
 8001eb6:	f003 0308 	and.w	r3, r3, #8
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d008      	beq.n	8001ed0 <TM_DMA_INT_ProcessInterrupt+0x70>
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f003 0304 	and.w	r3, r3, #4
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d002      	beq.n	8001ed0 <TM_DMA_INT_ProcessInterrupt+0x70>
		TM_DMA_TransferErrorHandler(DMA_Stream);
 8001eca:	6878      	ldr	r0, [r7, #4]
 8001ecc:	f7ff ffaa 	bl	8001e24 <TM_DMA_TransferErrorHandler>
	}
	/* Check direct error flag */
	if ((flags & DMA_FLAG_DMEIF) && (DMA_Stream->CR & DMA_SxCR_DMEIE)) {
 8001ed0:	89fb      	ldrh	r3, [r7, #14]
 8001ed2:	f003 0304 	and.w	r3, r3, #4
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d008      	beq.n	8001eec <TM_DMA_INT_ProcessInterrupt+0x8c>
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f003 0302 	and.w	r3, r3, #2
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d002      	beq.n	8001eec <TM_DMA_INT_ProcessInterrupt+0x8c>
		TM_DMA_DirectModeErrorHandler(DMA_Stream);
 8001ee6:	6878      	ldr	r0, [r7, #4]
 8001ee8:	f7ff ffa6 	bl	8001e38 <TM_DMA_DirectModeErrorHandler>
	}
	/* Check FIFO error flag */
	if ((flags & DMA_FLAG_FEIF) && (DMA_Stream->FCR & DMA_SxFCR_FEIE)) {
 8001eec:	89fb      	ldrh	r3, [r7, #14]
 8001eee:	f003 0301 	and.w	r3, r3, #1
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d008      	beq.n	8001f08 <TM_DMA_INT_ProcessInterrupt+0xa8>
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	695b      	ldr	r3, [r3, #20]
 8001efa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d002      	beq.n	8001f08 <TM_DMA_INT_ProcessInterrupt+0xa8>
		TM_DMA_FIFOErrorHandler(DMA_Stream);
 8001f02:	6878      	ldr	r0, [r7, #4]
 8001f04:	f7ff ffa2 	bl	8001e4c <TM_DMA_FIFOErrorHandler>
	}
}
 8001f08:	bf00      	nop
 8001f0a:	3710      	adds	r7, #16
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	bd80      	pop	{r7, pc}

08001f10 <DMA1_Stream0_IRQHandler>:

/* Handle all DMA interrupt handlers possible */
#ifndef DMA1_STREAM0_DISABLE_IRQHANDLER
void DMA1_Stream0_IRQHandler(void) {
 8001f10:	b580      	push	{r7, lr}
 8001f12:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA1_Stream0);
 8001f14:	4802      	ldr	r0, [pc, #8]	; (8001f20 <DMA1_Stream0_IRQHandler+0x10>)
 8001f16:	f7ff ffa3 	bl	8001e60 <TM_DMA_INT_ProcessInterrupt>
}
 8001f1a:	bf00      	nop
 8001f1c:	bd80      	pop	{r7, pc}
 8001f1e:	bf00      	nop
 8001f20:	40026010 	.word	0x40026010

08001f24 <DMA1_Stream1_IRQHandler>:
#endif
#ifndef DMA1_STREAM1_DISABLE_IRQHANDLER
void DMA1_Stream1_IRQHandler(void) {
 8001f24:	b580      	push	{r7, lr}
 8001f26:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA1_Stream1);
 8001f28:	4802      	ldr	r0, [pc, #8]	; (8001f34 <DMA1_Stream1_IRQHandler+0x10>)
 8001f2a:	f7ff ff99 	bl	8001e60 <TM_DMA_INT_ProcessInterrupt>
}
 8001f2e:	bf00      	nop
 8001f30:	bd80      	pop	{r7, pc}
 8001f32:	bf00      	nop
 8001f34:	40026028 	.word	0x40026028

08001f38 <DMA1_Stream2_IRQHandler>:
#endif
#ifndef DMA1_STREAM2_DISABLE_IRQHANDLER
void DMA1_Stream2_IRQHandler(void) {
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA1_Stream2);
 8001f3c:	4802      	ldr	r0, [pc, #8]	; (8001f48 <DMA1_Stream2_IRQHandler+0x10>)
 8001f3e:	f7ff ff8f 	bl	8001e60 <TM_DMA_INT_ProcessInterrupt>
}
 8001f42:	bf00      	nop
 8001f44:	bd80      	pop	{r7, pc}
 8001f46:	bf00      	nop
 8001f48:	40026040 	.word	0x40026040

08001f4c <DMA1_Stream3_IRQHandler>:
#endif
#ifndef DMA1_STREAM3_DISABLE_IRQHANDLER
void DMA1_Stream3_IRQHandler(void) {
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA1_Stream3);
 8001f50:	4802      	ldr	r0, [pc, #8]	; (8001f5c <DMA1_Stream3_IRQHandler+0x10>)
 8001f52:	f7ff ff85 	bl	8001e60 <TM_DMA_INT_ProcessInterrupt>
}
 8001f56:	bf00      	nop
 8001f58:	bd80      	pop	{r7, pc}
 8001f5a:	bf00      	nop
 8001f5c:	40026058 	.word	0x40026058

08001f60 <DMA1_Stream4_IRQHandler>:
#endif
#ifndef DMA1_STREAM4_DISABLE_IRQHANDLER
void DMA1_Stream4_IRQHandler(void) {
 8001f60:	b580      	push	{r7, lr}
 8001f62:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA1_Stream4);
 8001f64:	4802      	ldr	r0, [pc, #8]	; (8001f70 <DMA1_Stream4_IRQHandler+0x10>)
 8001f66:	f7ff ff7b 	bl	8001e60 <TM_DMA_INT_ProcessInterrupt>
}
 8001f6a:	bf00      	nop
 8001f6c:	bd80      	pop	{r7, pc}
 8001f6e:	bf00      	nop
 8001f70:	40026070 	.word	0x40026070

08001f74 <DMA1_Stream5_IRQHandler>:
#endif
#ifndef DMA1_STREAM5_DISABLE_IRQHANDLER
void DMA1_Stream5_IRQHandler(void) {
 8001f74:	b580      	push	{r7, lr}
 8001f76:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA1_Stream5);
 8001f78:	4802      	ldr	r0, [pc, #8]	; (8001f84 <DMA1_Stream5_IRQHandler+0x10>)
 8001f7a:	f7ff ff71 	bl	8001e60 <TM_DMA_INT_ProcessInterrupt>
}
 8001f7e:	bf00      	nop
 8001f80:	bd80      	pop	{r7, pc}
 8001f82:	bf00      	nop
 8001f84:	40026088 	.word	0x40026088

08001f88 <DMA1_Stream6_IRQHandler>:
#endif
#ifndef DMA1_STREAM6_DISABLE_IRQHANDLER
void DMA1_Stream6_IRQHandler(void) {
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA1_Stream6);
 8001f8c:	4802      	ldr	r0, [pc, #8]	; (8001f98 <DMA1_Stream6_IRQHandler+0x10>)
 8001f8e:	f7ff ff67 	bl	8001e60 <TM_DMA_INT_ProcessInterrupt>
}
 8001f92:	bf00      	nop
 8001f94:	bd80      	pop	{r7, pc}
 8001f96:	bf00      	nop
 8001f98:	400260a0 	.word	0x400260a0

08001f9c <DMA1_Stream7_IRQHandler>:
#endif
#ifndef DMA1_STREAM7_DISABLE_IRQHANDLER
void DMA1_Stream7_IRQHandler(void) {
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA1_Stream7);
 8001fa0:	4802      	ldr	r0, [pc, #8]	; (8001fac <DMA1_Stream7_IRQHandler+0x10>)
 8001fa2:	f7ff ff5d 	bl	8001e60 <TM_DMA_INT_ProcessInterrupt>
}
 8001fa6:	bf00      	nop
 8001fa8:	bd80      	pop	{r7, pc}
 8001faa:	bf00      	nop
 8001fac:	400260b8 	.word	0x400260b8

08001fb0 <DMA2_Stream0_IRQHandler>:
#endif
#ifndef DMA2_STREAM0_DISABLE_IRQHANDLER
void DMA2_Stream0_IRQHandler(void) {
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA2_Stream0);
 8001fb4:	4802      	ldr	r0, [pc, #8]	; (8001fc0 <DMA2_Stream0_IRQHandler+0x10>)
 8001fb6:	f7ff ff53 	bl	8001e60 <TM_DMA_INT_ProcessInterrupt>
}
 8001fba:	bf00      	nop
 8001fbc:	bd80      	pop	{r7, pc}
 8001fbe:	bf00      	nop
 8001fc0:	40026410 	.word	0x40026410

08001fc4 <DMA2_Stream1_IRQHandler>:
#endif
#ifndef DMA2_STREAM1_DISABLE_IRQHANDLER
void DMA2_Stream1_IRQHandler(void) {
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA2_Stream1);
 8001fc8:	4802      	ldr	r0, [pc, #8]	; (8001fd4 <DMA2_Stream1_IRQHandler+0x10>)
 8001fca:	f7ff ff49 	bl	8001e60 <TM_DMA_INT_ProcessInterrupt>
}
 8001fce:	bf00      	nop
 8001fd0:	bd80      	pop	{r7, pc}
 8001fd2:	bf00      	nop
 8001fd4:	40026428 	.word	0x40026428

08001fd8 <DMA2_Stream2_IRQHandler>:
#endif
#ifndef DMA2_STREAM2_DISABLE_IRQHANDLER
void DMA2_Stream2_IRQHandler(void) {
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA2_Stream2);
 8001fdc:	4802      	ldr	r0, [pc, #8]	; (8001fe8 <DMA2_Stream2_IRQHandler+0x10>)
 8001fde:	f7ff ff3f 	bl	8001e60 <TM_DMA_INT_ProcessInterrupt>
}
 8001fe2:	bf00      	nop
 8001fe4:	bd80      	pop	{r7, pc}
 8001fe6:	bf00      	nop
 8001fe8:	40026440 	.word	0x40026440

08001fec <DMA2_Stream3_IRQHandler>:
#endif
#ifndef DMA2_STREAM3_DISABLE_IRQHANDLER
void DMA2_Stream3_IRQHandler(void) {
 8001fec:	b580      	push	{r7, lr}
 8001fee:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA2_Stream3);
 8001ff0:	4802      	ldr	r0, [pc, #8]	; (8001ffc <DMA2_Stream3_IRQHandler+0x10>)
 8001ff2:	f7ff ff35 	bl	8001e60 <TM_DMA_INT_ProcessInterrupt>
}
 8001ff6:	bf00      	nop
 8001ff8:	bd80      	pop	{r7, pc}
 8001ffa:	bf00      	nop
 8001ffc:	40026458 	.word	0x40026458

08002000 <DMA2_Stream4_IRQHandler>:
#endif
#ifndef DMA2_STREAM4_DISABLE_IRQHANDLER
void DMA2_Stream4_IRQHandler(void) {
 8002000:	b580      	push	{r7, lr}
 8002002:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA2_Stream4);
 8002004:	4802      	ldr	r0, [pc, #8]	; (8002010 <DMA2_Stream4_IRQHandler+0x10>)
 8002006:	f7ff ff2b 	bl	8001e60 <TM_DMA_INT_ProcessInterrupt>
}
 800200a:	bf00      	nop
 800200c:	bd80      	pop	{r7, pc}
 800200e:	bf00      	nop
 8002010:	40026470 	.word	0x40026470

08002014 <DMA2_Stream5_IRQHandler>:
#endif
#ifndef DMA2_STREAM5_DISABLE_IRQHANDLER
void DMA2_Stream5_IRQHandler(void) {
 8002014:	b580      	push	{r7, lr}
 8002016:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA2_Stream5);
 8002018:	4802      	ldr	r0, [pc, #8]	; (8002024 <DMA2_Stream5_IRQHandler+0x10>)
 800201a:	f7ff ff21 	bl	8001e60 <TM_DMA_INT_ProcessInterrupt>
}
 800201e:	bf00      	nop
 8002020:	bd80      	pop	{r7, pc}
 8002022:	bf00      	nop
 8002024:	40026488 	.word	0x40026488

08002028 <DMA2_Stream6_IRQHandler>:
#endif
#ifndef DMA2_STREAM6_DISABLE_IRQHANDLER
void DMA2_Stream6_IRQHandler(void) {
 8002028:	b580      	push	{r7, lr}
 800202a:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA2_Stream6);
 800202c:	4802      	ldr	r0, [pc, #8]	; (8002038 <DMA2_Stream6_IRQHandler+0x10>)
 800202e:	f7ff ff17 	bl	8001e60 <TM_DMA_INT_ProcessInterrupt>
}
 8002032:	bf00      	nop
 8002034:	bd80      	pop	{r7, pc}
 8002036:	bf00      	nop
 8002038:	400264a0 	.word	0x400264a0

0800203c <DMA2_Stream7_IRQHandler>:
#endif
#ifndef DMA2_STREAM7_DISABLE_IRQHANDLER
void DMA2_Stream7_IRQHandler(void) {
 800203c:	b580      	push	{r7, lr}
 800203e:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA2_Stream7);
 8002040:	4802      	ldr	r0, [pc, #8]	; (800204c <DMA2_Stream7_IRQHandler+0x10>)
 8002042:	f7ff ff0d 	bl	8001e60 <TM_DMA_INT_ProcessInterrupt>
}
 8002046:	bf00      	nop
 8002048:	bd80      	pop	{r7, pc}
 800204a:	bf00      	nop
 800204c:	400264b8 	.word	0x400264b8

08002050 <TM_GPIO_Init>:
/* Private functions */
void TM_GPIO_INT_EnableClock(GPIO_TypeDef* GPIOx);
void TM_GPIO_INT_DisableClock(GPIO_TypeDef* GPIOx);
void TM_GPIO_INT_Init(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_Mode_t GPIO_Mode, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed);

void TM_GPIO_Init(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_Mode_t GPIO_Mode, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed) {	
 8002050:	b580      	push	{r7, lr}
 8002052:	b084      	sub	sp, #16
 8002054:	af02      	add	r7, sp, #8
 8002056:	6078      	str	r0, [r7, #4]
 8002058:	4608      	mov	r0, r1
 800205a:	4611      	mov	r1, r2
 800205c:	461a      	mov	r2, r3
 800205e:	4603      	mov	r3, r0
 8002060:	807b      	strh	r3, [r7, #2]
 8002062:	460b      	mov	r3, r1
 8002064:	707b      	strb	r3, [r7, #1]
 8002066:	4613      	mov	r3, r2
 8002068:	703b      	strb	r3, [r7, #0]
	/* Check input */
	if (GPIO_Pin == 0x00) {
 800206a:	887b      	ldrh	r3, [r7, #2]
 800206c:	2b00      	cmp	r3, #0
 800206e:	d00e      	beq.n	800208e <TM_GPIO_Init+0x3e>
		return;
	}
	
	/* Enable clock for GPIO */
	TM_GPIO_INT_EnableClock(GPIOx);
 8002070:	6878      	ldr	r0, [r7, #4]
 8002072:	f000 f823 	bl	80020bc <TM_GPIO_INT_EnableClock>
	
	/* Do initialization */
	TM_GPIO_INT_Init(GPIOx, GPIO_Pin, GPIO_Mode, GPIO_OType, GPIO_PuPd, GPIO_Speed);
 8002076:	7838      	ldrb	r0, [r7, #0]
 8002078:	787a      	ldrb	r2, [r7, #1]
 800207a:	8879      	ldrh	r1, [r7, #2]
 800207c:	7d3b      	ldrb	r3, [r7, #20]
 800207e:	9301      	str	r3, [sp, #4]
 8002080:	7c3b      	ldrb	r3, [r7, #16]
 8002082:	9300      	str	r3, [sp, #0]
 8002084:	4603      	mov	r3, r0
 8002086:	6878      	ldr	r0, [r7, #4]
 8002088:	f000 f830 	bl	80020ec <TM_GPIO_INT_Init>
 800208c:	e000      	b.n	8002090 <TM_GPIO_Init+0x40>
void TM_GPIO_INT_Init(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_Mode_t GPIO_Mode, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed);

void TM_GPIO_Init(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_Mode_t GPIO_Mode, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed) {	
	/* Check input */
	if (GPIO_Pin == 0x00) {
		return;
 800208e:	bf00      	nop
	/* Enable clock for GPIO */
	TM_GPIO_INT_EnableClock(GPIOx);
	
	/* Do initialization */
	TM_GPIO_INT_Init(GPIOx, GPIO_Pin, GPIO_Mode, GPIO_OType, GPIO_PuPd, GPIO_Speed);
}
 8002090:	3708      	adds	r7, #8
 8002092:	46bd      	mov	sp, r7
 8002094:	bd80      	pop	{r7, pc}
 8002096:	bf00      	nop

08002098 <TM_GPIO_GetPortSource>:
	
	/* Return source */
	return pinsource;
}

uint16_t TM_GPIO_GetPortSource(GPIO_TypeDef* GPIOx) {
 8002098:	b480      	push	{r7}
 800209a:	b083      	sub	sp, #12
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
	/* Get port source number */
	/* Offset from GPIOA                       Difference between 2 GPIO addresses */
	return ((uint32_t)GPIOx - (GPIOA_BASE)) / ((GPIOB_BASE) - (GPIOA_BASE));
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	f103 433f 	add.w	r3, r3, #3204448256	; 0xbf000000
 80020a6:	f503 037e 	add.w	r3, r3, #16646144	; 0xfe0000
 80020aa:	0a9b      	lsrs	r3, r3, #10
 80020ac:	b29b      	uxth	r3, r3
}
 80020ae:	4618      	mov	r0, r3
 80020b0:	370c      	adds	r7, #12
 80020b2:	46bd      	mov	sp, r7
 80020b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b8:	4770      	bx	lr
 80020ba:	bf00      	nop

080020bc <TM_GPIO_INT_EnableClock>:

/* Private functions */
void TM_GPIO_INT_EnableClock(GPIO_TypeDef* GPIOx) {
 80020bc:	b580      	push	{r7, lr}
 80020be:	b082      	sub	sp, #8
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
	/* Set bit according to the 1 << portsourcenumber */
	RCC->AHB1ENR |= (1 << TM_GPIO_GetPortSource(GPIOx));
 80020c4:	6878      	ldr	r0, [r7, #4]
 80020c6:	f7ff ffe7 	bl	8002098 <TM_GPIO_GetPortSource>
 80020ca:	4603      	mov	r3, r0
 80020cc:	461a      	mov	r2, r3
 80020ce:	2301      	movs	r3, #1
 80020d0:	fa03 f102 	lsl.w	r1, r3, r2
 80020d4:	4a04      	ldr	r2, [pc, #16]	; (80020e8 <TM_GPIO_INT_EnableClock+0x2c>)
 80020d6:	4b04      	ldr	r3, [pc, #16]	; (80020e8 <TM_GPIO_INT_EnableClock+0x2c>)
 80020d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020da:	430b      	orrs	r3, r1
 80020dc:	6313      	str	r3, [r2, #48]	; 0x30
}
 80020de:	bf00      	nop
 80020e0:	3708      	adds	r7, #8
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bd80      	pop	{r7, pc}
 80020e6:	bf00      	nop
 80020e8:	40023800 	.word	0x40023800

080020ec <TM_GPIO_INT_Init>:
void TM_GPIO_INT_DisableClock(GPIO_TypeDef* GPIOx) {
	/* Clear bit according to the 1 << portsourcenumber */
	RCC->AHB1ENR &= ~(1 << TM_GPIO_GetPortSource(GPIOx));
}

void TM_GPIO_INT_Init(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_Mode_t GPIO_Mode, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed) {
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b084      	sub	sp, #16
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
 80020f4:	4608      	mov	r0, r1
 80020f6:	4611      	mov	r1, r2
 80020f8:	461a      	mov	r2, r3
 80020fa:	4603      	mov	r3, r0
 80020fc:	807b      	strh	r3, [r7, #2]
 80020fe:	460b      	mov	r3, r1
 8002100:	707b      	strb	r3, [r7, #1]
 8002102:	4613      	mov	r3, r2
 8002104:	703b      	strb	r3, [r7, #0]
	uint8_t pinpos;
	uint8_t ptr = TM_GPIO_GetPortSource(GPIOx);
 8002106:	6878      	ldr	r0, [r7, #4]
 8002108:	f7ff ffc6 	bl	8002098 <TM_GPIO_GetPortSource>
 800210c:	4603      	mov	r3, r0
 800210e:	73bb      	strb	r3, [r7, #14]
	
	/* Go through all pins */
	for (pinpos = 0; pinpos < 0x10; pinpos++) {
 8002110:	2300      	movs	r3, #0
 8002112:	73fb      	strb	r3, [r7, #15]
 8002114:	e067      	b.n	80021e6 <TM_GPIO_INT_Init+0xfa>
		/* Check if pin available */
		if ((GPIO_Pin & (1 << pinpos)) == 0) {
 8002116:	887a      	ldrh	r2, [r7, #2]
 8002118:	7bfb      	ldrb	r3, [r7, #15]
 800211a:	fa42 f303 	asr.w	r3, r2, r3
 800211e:	f003 0301 	and.w	r3, r3, #1
 8002122:	2b00      	cmp	r3, #0
 8002124:	d05b      	beq.n	80021de <TM_GPIO_INT_Init+0xf2>
			continue;
		}
		
		/* Pin is used */
		GPIO_UsedPins[ptr] |= 1 << pinpos;
 8002126:	7bbb      	ldrb	r3, [r7, #14]
 8002128:	7bba      	ldrb	r2, [r7, #14]
 800212a:	4932      	ldr	r1, [pc, #200]	; (80021f4 <TM_GPIO_INT_Init+0x108>)
 800212c:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8002130:	b211      	sxth	r1, r2
 8002132:	7bfa      	ldrb	r2, [r7, #15]
 8002134:	2001      	movs	r0, #1
 8002136:	fa00 f202 	lsl.w	r2, r0, r2
 800213a:	b212      	sxth	r2, r2
 800213c:	430a      	orrs	r2, r1
 800213e:	b212      	sxth	r2, r2
 8002140:	b291      	uxth	r1, r2
 8002142:	4a2c      	ldr	r2, [pc, #176]	; (80021f4 <TM_GPIO_INT_Init+0x108>)
 8002144:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		
		/* Set GPIO PUPD register */
		GPIOx->PUPDR = (GPIOx->PUPDR & ~(0x03 << (2 * pinpos))) | ((uint32_t)(GPIO_PuPd << (2 * pinpos)));
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	68db      	ldr	r3, [r3, #12]
 800214c:	7bfa      	ldrb	r2, [r7, #15]
 800214e:	0052      	lsls	r2, r2, #1
 8002150:	2103      	movs	r1, #3
 8002152:	fa01 f202 	lsl.w	r2, r1, r2
 8002156:	43d2      	mvns	r2, r2
 8002158:	4013      	ands	r3, r2
 800215a:	7e39      	ldrb	r1, [r7, #24]
 800215c:	7bfa      	ldrb	r2, [r7, #15]
 800215e:	0052      	lsls	r2, r2, #1
 8002160:	fa01 f202 	lsl.w	r2, r1, r2
 8002164:	431a      	orrs	r2, r3
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	60da      	str	r2, [r3, #12]
		
		/* Set GPIO MODE register */
		GPIOx->MODER = (GPIOx->MODER & ~((uint32_t)(0x03 << (2 * pinpos)))) | ((uint32_t)(GPIO_Mode << (2 * pinpos)));
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681a      	ldr	r2, [r3, #0]
 800216e:	7bfb      	ldrb	r3, [r7, #15]
 8002170:	005b      	lsls	r3, r3, #1
 8002172:	2103      	movs	r1, #3
 8002174:	fa01 f303 	lsl.w	r3, r1, r3
 8002178:	43db      	mvns	r3, r3
 800217a:	4013      	ands	r3, r2
 800217c:	7879      	ldrb	r1, [r7, #1]
 800217e:	7bfa      	ldrb	r2, [r7, #15]
 8002180:	0052      	lsls	r2, r2, #1
 8002182:	fa01 f202 	lsl.w	r2, r1, r2
 8002186:	431a      	orrs	r2, r3
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	601a      	str	r2, [r3, #0]
		
		/* Set only if output or alternate functions */
		if (GPIO_Mode == TM_GPIO_Mode_OUT || GPIO_Mode == TM_GPIO_Mode_AF) {		
 800218c:	787b      	ldrb	r3, [r7, #1]
 800218e:	2b01      	cmp	r3, #1
 8002190:	d002      	beq.n	8002198 <TM_GPIO_INT_Init+0xac>
 8002192:	787b      	ldrb	r3, [r7, #1]
 8002194:	2b02      	cmp	r3, #2
 8002196:	d123      	bne.n	80021e0 <TM_GPIO_INT_Init+0xf4>
			/* Set GPIO OTYPE register */
			GPIOx->OTYPER = (GPIOx->OTYPER & ~(uint16_t)(0x01 << pinpos)) | ((uint16_t)(GPIO_OType << pinpos));
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	7bfa      	ldrb	r2, [r7, #15]
 800219e:	2101      	movs	r1, #1
 80021a0:	fa01 f202 	lsl.w	r2, r1, r2
 80021a4:	b292      	uxth	r2, r2
 80021a6:	43d2      	mvns	r2, r2
 80021a8:	401a      	ands	r2, r3
 80021aa:	7839      	ldrb	r1, [r7, #0]
 80021ac:	7bfb      	ldrb	r3, [r7, #15]
 80021ae:	fa01 f303 	lsl.w	r3, r1, r3
 80021b2:	b29b      	uxth	r3, r3
 80021b4:	431a      	orrs	r2, r3
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	605a      	str	r2, [r3, #4]
			
			/* Set GPIO OSPEED register */
			GPIOx->OSPEEDR = (GPIOx->OSPEEDR & ~((uint32_t)(0x03 << (2 * pinpos)))) | ((uint32_t)(GPIO_Speed << (2 * pinpos)));
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	689a      	ldr	r2, [r3, #8]
 80021be:	7bfb      	ldrb	r3, [r7, #15]
 80021c0:	005b      	lsls	r3, r3, #1
 80021c2:	2103      	movs	r1, #3
 80021c4:	fa01 f303 	lsl.w	r3, r1, r3
 80021c8:	43db      	mvns	r3, r3
 80021ca:	4013      	ands	r3, r2
 80021cc:	7f39      	ldrb	r1, [r7, #28]
 80021ce:	7bfa      	ldrb	r2, [r7, #15]
 80021d0:	0052      	lsls	r2, r2, #1
 80021d2:	fa01 f202 	lsl.w	r2, r1, r2
 80021d6:	431a      	orrs	r2, r3
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	609a      	str	r2, [r3, #8]
 80021dc:	e000      	b.n	80021e0 <TM_GPIO_INT_Init+0xf4>
	
	/* Go through all pins */
	for (pinpos = 0; pinpos < 0x10; pinpos++) {
		/* Check if pin available */
		if ((GPIO_Pin & (1 << pinpos)) == 0) {
			continue;
 80021de:	bf00      	nop
void TM_GPIO_INT_Init(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_Mode_t GPIO_Mode, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed) {
	uint8_t pinpos;
	uint8_t ptr = TM_GPIO_GetPortSource(GPIOx);
	
	/* Go through all pins */
	for (pinpos = 0; pinpos < 0x10; pinpos++) {
 80021e0:	7bfb      	ldrb	r3, [r7, #15]
 80021e2:	3301      	adds	r3, #1
 80021e4:	73fb      	strb	r3, [r7, #15]
 80021e6:	7bfb      	ldrb	r3, [r7, #15]
 80021e8:	2b0f      	cmp	r3, #15
 80021ea:	d994      	bls.n	8002116 <TM_GPIO_INT_Init+0x2a>
			
			/* Set GPIO OSPEED register */
			GPIOx->OSPEEDR = (GPIOx->OSPEEDR & ~((uint32_t)(0x03 << (2 * pinpos)))) | ((uint32_t)(GPIO_Speed << (2 * pinpos)));
		}
	}
}
 80021ec:	bf00      	nop
 80021ee:	3710      	adds	r7, #16
 80021f0:	46bd      	mov	sp, r7
 80021f2:	bd80      	pop	{r7, pc}
 80021f4:	200001c8 	.word	0x200001c8

080021f8 <TM_TIMER_PROPERTIES_GetTimerProperties>:
 * | along with this program.  If not, see <http://www.gnu.org/licenses/>.
 * |----------------------------------------------------------------------
 */
#include "tm_stm32f4_timer_properties.h"

TM_TIMER_PROPERTIES_Result_t TM_TIMER_PROPERTIES_GetTimerProperties(TIM_TypeDef* TIMx, TM_TIMER_PROPERTIES_t* Timer_Data) {
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b086      	sub	sp, #24
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
 8002200:	6039      	str	r1, [r7, #0]
	RCC_ClocksTypeDef RCC_ClocksStruct;

	/* Get clocks */
	RCC_GetClocksFreq(&RCC_ClocksStruct);
 8002202:	f107 0308 	add.w	r3, r7, #8
 8002206:	4618      	mov	r0, r3
 8002208:	f7ff f948 	bl	800149c <RCC_GetClocksFreq>
	
	/* All timers have 16-bit prescaler */
	Timer_Data->MaxPrescaler = 0xFFFF;
 800220c:	683b      	ldr	r3, [r7, #0]
 800220e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002212:	609a      	str	r2, [r3, #8]
	
	if (0 /* 32bit timers with PCLK2 max frequency */
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800221a:	d003      	beq.n	8002224 <TM_TIMER_PROPERTIES_GetTimerProperties+0x2c>
#ifdef TIM2
		|| TIMx == TIM2
#endif
#ifdef TIM5
		|| TIMx == TIM5
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	4a29      	ldr	r2, [pc, #164]	; (80022c4 <TM_TIMER_PROPERTIES_GetTimerProperties+0xcc>)
 8002220:	4293      	cmp	r3, r2
 8002222:	d108      	bne.n	8002236 <TM_TIMER_PROPERTIES_GetTimerProperties+0x3e>
#endif
	) {
		Timer_Data->TimerFrequency = RCC_ClocksStruct.PCLK2_Frequency;	/* Clock */
 8002224:	697a      	ldr	r2, [r7, #20]
 8002226:	683b      	ldr	r3, [r7, #0]
 8002228:	601a      	str	r2, [r3, #0]
		Timer_Data->MaxPeriod = 0xFFFFFFFF;								/* Max period */
 800222a:	683b      	ldr	r3, [r7, #0]
 800222c:	f04f 32ff 	mov.w	r2, #4294967295
 8002230:	605a      	str	r2, [r3, #4]
		
		/* Timer valid */
		return TM_TIMER_PROPERTIES_Result_Ok;
 8002232:	2300      	movs	r3, #0
 8002234:	e042      	b.n	80022bc <TM_TIMER_PROPERTIES_GetTimerProperties+0xc4>
	} else if (0	/* 16bit timers with HCLK clock frequency */
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	4a23      	ldr	r2, [pc, #140]	; (80022c8 <TM_TIMER_PROPERTIES_GetTimerProperties+0xd0>)
 800223a:	4293      	cmp	r3, r2
 800223c:	d00f      	beq.n	800225e <TM_TIMER_PROPERTIES_GetTimerProperties+0x66>
#ifdef TIM1
		|| TIMx == TIM1
#endif
#ifdef TIM8
		|| TIMx == TIM8
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	4a22      	ldr	r2, [pc, #136]	; (80022cc <TM_TIMER_PROPERTIES_GetTimerProperties+0xd4>)
 8002242:	4293      	cmp	r3, r2
 8002244:	d00b      	beq.n	800225e <TM_TIMER_PROPERTIES_GetTimerProperties+0x66>
#endif
#ifdef TIM9
		|| TIMx == TIM9
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	4a21      	ldr	r2, [pc, #132]	; (80022d0 <TM_TIMER_PROPERTIES_GetTimerProperties+0xd8>)
 800224a:	4293      	cmp	r3, r2
 800224c:	d007      	beq.n	800225e <TM_TIMER_PROPERTIES_GetTimerProperties+0x66>
#endif
#ifdef TIM10
		|| TIMx == TIM10
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	4a20      	ldr	r2, [pc, #128]	; (80022d4 <TM_TIMER_PROPERTIES_GetTimerProperties+0xdc>)
 8002252:	4293      	cmp	r3, r2
 8002254:	d003      	beq.n	800225e <TM_TIMER_PROPERTIES_GetTimerProperties+0x66>
#endif
#ifdef TIM11
		|| TIMx == TIM11
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	4a1f      	ldr	r2, [pc, #124]	; (80022d8 <TM_TIMER_PROPERTIES_GetTimerProperties+0xe0>)
 800225a:	4293      	cmp	r3, r2
 800225c:	d108      	bne.n	8002270 <TM_TIMER_PROPERTIES_GetTimerProperties+0x78>
#endif
	) {
		Timer_Data->TimerFrequency = RCC_ClocksStruct.HCLK_Frequency;	/* Clock */
 800225e:	68fa      	ldr	r2, [r7, #12]
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	601a      	str	r2, [r3, #0]
		Timer_Data->MaxPeriod = 0xFFFF;									/* Max period */
 8002264:	683b      	ldr	r3, [r7, #0]
 8002266:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800226a:	605a      	str	r2, [r3, #4]
		
		/* Timer valid */
		return TM_TIMER_PROPERTIES_Result_Ok;
 800226c:	2300      	movs	r3, #0
 800226e:	e025      	b.n	80022bc <TM_TIMER_PROPERTIES_GetTimerProperties+0xc4>
	} else if (0	/* 16bit timers with PCLK2 clock frequency */
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	4a1a      	ldr	r2, [pc, #104]	; (80022dc <TM_TIMER_PROPERTIES_GetTimerProperties+0xe4>)
 8002274:	4293      	cmp	r3, r2
 8002276:	d017      	beq.n	80022a8 <TM_TIMER_PROPERTIES_GetTimerProperties+0xb0>
#ifdef TIM3
		|| TIMx == TIM3
#endif
#ifdef TIM4
		|| TIMx == TIM4
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	4a19      	ldr	r2, [pc, #100]	; (80022e0 <TM_TIMER_PROPERTIES_GetTimerProperties+0xe8>)
 800227c:	4293      	cmp	r3, r2
 800227e:	d013      	beq.n	80022a8 <TM_TIMER_PROPERTIES_GetTimerProperties+0xb0>
#endif
#ifdef TIM6
		|| TIMx == TIM6
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	4a18      	ldr	r2, [pc, #96]	; (80022e4 <TM_TIMER_PROPERTIES_GetTimerProperties+0xec>)
 8002284:	4293      	cmp	r3, r2
 8002286:	d00f      	beq.n	80022a8 <TM_TIMER_PROPERTIES_GetTimerProperties+0xb0>
#endif
#ifdef TIM7
		|| TIMx == TIM7
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	4a17      	ldr	r2, [pc, #92]	; (80022e8 <TM_TIMER_PROPERTIES_GetTimerProperties+0xf0>)
 800228c:	4293      	cmp	r3, r2
 800228e:	d00b      	beq.n	80022a8 <TM_TIMER_PROPERTIES_GetTimerProperties+0xb0>
#endif
#ifdef TIM12
		|| TIMx == TIM12
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	4a16      	ldr	r2, [pc, #88]	; (80022ec <TM_TIMER_PROPERTIES_GetTimerProperties+0xf4>)
 8002294:	4293      	cmp	r3, r2
 8002296:	d007      	beq.n	80022a8 <TM_TIMER_PROPERTIES_GetTimerProperties+0xb0>
#endif
#ifdef TIM13
		|| TIMx == TIM13
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	4a15      	ldr	r2, [pc, #84]	; (80022f0 <TM_TIMER_PROPERTIES_GetTimerProperties+0xf8>)
 800229c:	4293      	cmp	r3, r2
 800229e:	d003      	beq.n	80022a8 <TM_TIMER_PROPERTIES_GetTimerProperties+0xb0>
#endif
#ifdef TIM14
		|| TIMx == TIM14
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	4a14      	ldr	r2, [pc, #80]	; (80022f4 <TM_TIMER_PROPERTIES_GetTimerProperties+0xfc>)
 80022a4:	4293      	cmp	r3, r2
 80022a6:	d108      	bne.n	80022ba <TM_TIMER_PROPERTIES_GetTimerProperties+0xc2>
#endif
	) {
		Timer_Data->TimerFrequency = RCC_ClocksStruct.PCLK2_Frequency;	/* Clock */
 80022a8:	697a      	ldr	r2, [r7, #20]
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	601a      	str	r2, [r3, #0]
		Timer_Data->MaxPeriod = 0xFFFF;									/* Max period */
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80022b4:	605a      	str	r2, [r3, #4]
		
		/* Timer valid */
		return TM_TIMER_PROPERTIES_Result_Ok;
 80022b6:	2300      	movs	r3, #0
 80022b8:	e000      	b.n	80022bc <TM_TIMER_PROPERTIES_GetTimerProperties+0xc4>
	}
	
	/* Timer is not valid */
	return TM_TIMER_PROPERTIES_Result_TimerNotValid;
 80022ba:	2302      	movs	r3, #2
}
 80022bc:	4618      	mov	r0, r3
 80022be:	3718      	adds	r7, #24
 80022c0:	46bd      	mov	sp, r7
 80022c2:	bd80      	pop	{r7, pc}
 80022c4:	40000c00 	.word	0x40000c00
 80022c8:	40010000 	.word	0x40010000
 80022cc:	40010400 	.word	0x40010400
 80022d0:	40014000 	.word	0x40014000
 80022d4:	40014400 	.word	0x40014400
 80022d8:	40014800 	.word	0x40014800
 80022dc:	40000400 	.word	0x40000400
 80022e0:	40000800 	.word	0x40000800
 80022e4:	40001000 	.word	0x40001000
 80022e8:	40001400 	.word	0x40001400
 80022ec:	40001800 	.word	0x40001800
 80022f0:	40001c00 	.word	0x40001c00
 80022f4:	40002000 	.word	0x40002000

080022f8 <TM_TIMER_PROPERTIES_GenerateDataForWorkingFrequency>:

TM_TIMER_PROPERTIES_Result_t TM_TIMER_PROPERTIES_GenerateDataForWorkingFrequency(TM_TIMER_PROPERTIES_t* Timer_Data, double frequency) {
 80022f8:	b590      	push	{r4, r7, lr}
 80022fa:	b085      	sub	sp, #20
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	60f8      	str	r0, [r7, #12]
 8002300:	ed87 0b00 	vstr	d0, [r7]
	if (frequency > Timer_Data->TimerFrequency) {
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	4618      	mov	r0, r3
 800230a:	f7fe f89f 	bl	800044c <__aeabi_ui2d>
 800230e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002312:	f7fe fb83 	bl	8000a1c <__aeabi_dcmplt>
 8002316:	4603      	mov	r3, r0
 8002318:	2b00      	cmp	r3, #0
 800231a:	d00a      	beq.n	8002332 <TM_TIMER_PROPERTIES_GenerateDataForWorkingFrequency+0x3a>
		/* Reset values */
		Timer_Data->Prescaler = 0;
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	2200      	movs	r2, #0
 8002320:	611a      	str	r2, [r3, #16]
		Timer_Data->Period = 0;
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	2200      	movs	r2, #0
 8002326:	60da      	str	r2, [r3, #12]
		Timer_Data->Frequency = 0;
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	2200      	movs	r2, #0
 800232c:	615a      	str	r2, [r3, #20]
		
		/* Frequency too high */
		return TM_TIMER_PROPERTIES_Result_FrequencyTooHigh;
 800232e:	2303      	movs	r3, #3
 8002330:	e069      	b.n	8002406 <TM_TIMER_PROPERTIES_GenerateDataForWorkingFrequency+0x10e>
	} else if (frequency == 0) {
 8002332:	f04f 0200 	mov.w	r2, #0
 8002336:	f04f 0300 	mov.w	r3, #0
 800233a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800233e:	f7fe fb63 	bl	8000a08 <__aeabi_dcmpeq>
 8002342:	4603      	mov	r3, r0
 8002344:	2b00      	cmp	r3, #0
 8002346:	d00a      	beq.n	800235e <TM_TIMER_PROPERTIES_GenerateDataForWorkingFrequency+0x66>
		/* Reset values */
		Timer_Data->Prescaler = 0;
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	2200      	movs	r2, #0
 800234c:	611a      	str	r2, [r3, #16]
		Timer_Data->Period = 0;
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	2200      	movs	r2, #0
 8002352:	60da      	str	r2, [r3, #12]
		Timer_Data->Frequency = 0;
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	2200      	movs	r2, #0
 8002358:	615a      	str	r2, [r3, #20]
		
		/* Not valid frequency */
		return TM_TIMER_PROPERTIES_Result_FrequencyTooLow;
 800235a:	2304      	movs	r3, #4
 800235c:	e053      	b.n	8002406 <TM_TIMER_PROPERTIES_GenerateDataForWorkingFrequency+0x10e>
	}
	
	/* Fix for 16/32bit timers */
	if (Timer_Data->MaxPeriod <= 0xFFFF) {
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	685b      	ldr	r3, [r3, #4]
 8002362:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002366:	d204      	bcs.n	8002372 <TM_TIMER_PROPERTIES_GenerateDataForWorkingFrequency+0x7a>
		Timer_Data->MaxPeriod++;
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	685b      	ldr	r3, [r3, #4]
 800236c:	1c5a      	adds	r2, r3, #1
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	605a      	str	r2, [r3, #4]
	}
	
	/* Get minimum prescaler and maximum resolution for timer */
	Timer_Data->Prescaler = 0;
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	2200      	movs	r2, #0
 8002376:	611a      	str	r2, [r3, #16]
	do {
		/* Get clock */
		Timer_Data->Period = (Timer_Data->TimerFrequency / (Timer_Data->Prescaler + 1));
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	681a      	ldr	r2, [r3, #0]
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	691b      	ldr	r3, [r3, #16]
 8002380:	3301      	adds	r3, #1
 8002382:	fbb2 f2f3 	udiv	r2, r2, r3
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	60da      	str	r2, [r3, #12]
		/* Get period */
		Timer_Data->Period = (Timer_Data->Period / frequency);
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	68db      	ldr	r3, [r3, #12]
 800238e:	4618      	mov	r0, r3
 8002390:	f7fe f85c 	bl	800044c <__aeabi_ui2d>
 8002394:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002398:	f7fe f9f8 	bl	800078c <__aeabi_ddiv>
 800239c:	4603      	mov	r3, r0
 800239e:	460c      	mov	r4, r1
 80023a0:	4618      	mov	r0, r3
 80023a2:	4621      	mov	r1, r4
 80023a4:	f7fe fb62 	bl	8000a6c <__aeabi_d2uiz>
 80023a8:	4602      	mov	r2, r0
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	60da      	str	r2, [r3, #12]
		/* Increase prescaler value */
		Timer_Data->Prescaler++;
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	691b      	ldr	r3, [r3, #16]
 80023b2:	1c5a      	adds	r2, r3, #1
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	611a      	str	r2, [r3, #16]
	} while (Timer_Data->Period > (Timer_Data->MaxPeriod) && Timer_Data->Prescaler <= (Timer_Data->MaxPrescaler + 1));
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	68da      	ldr	r2, [r3, #12]
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	685b      	ldr	r3, [r3, #4]
 80023c0:	429a      	cmp	r2, r3
 80023c2:	d906      	bls.n	80023d2 <TM_TIMER_PROPERTIES_GenerateDataForWorkingFrequency+0xda>
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	691a      	ldr	r2, [r3, #16]
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	689b      	ldr	r3, [r3, #8]
 80023cc:	3301      	adds	r3, #1
 80023ce:	429a      	cmp	r2, r3
 80023d0:	d9d2      	bls.n	8002378 <TM_TIMER_PROPERTIES_GenerateDataForWorkingFrequency+0x80>
	/* Check for too low frequency */ 
	if (Timer_Data->Prescaler > (Timer_Data->MaxPrescaler + 1)) {
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	691a      	ldr	r2, [r3, #16]
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	689b      	ldr	r3, [r3, #8]
 80023da:	3301      	adds	r3, #1
 80023dc:	429a      	cmp	r2, r3
 80023de:	d90a      	bls.n	80023f6 <TM_TIMER_PROPERTIES_GenerateDataForWorkingFrequency+0xfe>
		/* Reset values */
		Timer_Data->Prescaler = 0;
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	2200      	movs	r2, #0
 80023e4:	611a      	str	r2, [r3, #16]
		Timer_Data->Period = 0;
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	2200      	movs	r2, #0
 80023ea:	60da      	str	r2, [r3, #12]
		Timer_Data->Frequency = 0;
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	2200      	movs	r2, #0
 80023f0:	615a      	str	r2, [r3, #20]
		
		/* Prescaler too high, frequency is too low for use */
		return TM_TIMER_PROPERTIES_Result_FrequencyTooLow;
 80023f2:	2304      	movs	r3, #4
 80023f4:	e007      	b.n	8002406 <TM_TIMER_PROPERTIES_GenerateDataForWorkingFrequency+0x10e>
	}
	
	/* Set frequency */
	Timer_Data->Frequency = frequency;
 80023f6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80023fa:	f7fe fb37 	bl	8000a6c <__aeabi_d2uiz>
 80023fe:	4602      	mov	r2, r0
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	615a      	str	r2, [r3, #20]
	
	/* Return OK */
	return TM_TIMER_PROPERTIES_Result_Ok;
 8002404:	2300      	movs	r3, #0
}
 8002406:	4618      	mov	r0, r3
 8002408:	3714      	adds	r7, #20
 800240a:	46bd      	mov	sp, r7
 800240c:	bd90      	pop	{r4, r7, pc}
 800240e:	bf00      	nop

08002410 <TM_TIMER_PROPERTIES_EnableClock>:

TM_TIMER_PROPERTIES_Result_t TM_TIMER_PROPERTIES_EnableClock(TIM_TypeDef* TIMx) {
 8002410:	b480      	push	{r7}
 8002412:	b083      	sub	sp, #12
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
#ifdef TIM1
	if (TIMx == TIM1) {
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	4a49      	ldr	r2, [pc, #292]	; (8002540 <TM_TIMER_PROPERTIES_EnableClock+0x130>)
 800241c:	4293      	cmp	r3, r2
 800241e:	d105      	bne.n	800242c <TM_TIMER_PROPERTIES_EnableClock+0x1c>
		RCC->APB2ENR |= RCC_APB2ENR_TIM1EN;
 8002420:	4a48      	ldr	r2, [pc, #288]	; (8002544 <TM_TIMER_PROPERTIES_EnableClock+0x134>)
 8002422:	4b48      	ldr	r3, [pc, #288]	; (8002544 <TM_TIMER_PROPERTIES_EnableClock+0x134>)
 8002424:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002426:	f043 0301 	orr.w	r3, r3, #1
 800242a:	6453      	str	r3, [r2, #68]	; 0x44
	}
#endif
#ifdef TIM2
	if (TIMx == TIM2) {
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002432:	d105      	bne.n	8002440 <TM_TIMER_PROPERTIES_EnableClock+0x30>
		RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 8002434:	4a43      	ldr	r2, [pc, #268]	; (8002544 <TM_TIMER_PROPERTIES_EnableClock+0x134>)
 8002436:	4b43      	ldr	r3, [pc, #268]	; (8002544 <TM_TIMER_PROPERTIES_EnableClock+0x134>)
 8002438:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800243a:	f043 0301 	orr.w	r3, r3, #1
 800243e:	6413      	str	r3, [r2, #64]	; 0x40
	}
#endif
#ifdef TIM3
	if (TIMx == TIM3) {
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	4a41      	ldr	r2, [pc, #260]	; (8002548 <TM_TIMER_PROPERTIES_EnableClock+0x138>)
 8002444:	4293      	cmp	r3, r2
 8002446:	d105      	bne.n	8002454 <TM_TIMER_PROPERTIES_EnableClock+0x44>
		RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;
 8002448:	4a3e      	ldr	r2, [pc, #248]	; (8002544 <TM_TIMER_PROPERTIES_EnableClock+0x134>)
 800244a:	4b3e      	ldr	r3, [pc, #248]	; (8002544 <TM_TIMER_PROPERTIES_EnableClock+0x134>)
 800244c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800244e:	f043 0302 	orr.w	r3, r3, #2
 8002452:	6413      	str	r3, [r2, #64]	; 0x40
	}
#endif
#ifdef TIM4
	if (TIMx == TIM4) {
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	4a3d      	ldr	r2, [pc, #244]	; (800254c <TM_TIMER_PROPERTIES_EnableClock+0x13c>)
 8002458:	4293      	cmp	r3, r2
 800245a:	d105      	bne.n	8002468 <TM_TIMER_PROPERTIES_EnableClock+0x58>
		RCC->APB1ENR |= RCC_APB1ENR_TIM4EN;
 800245c:	4a39      	ldr	r2, [pc, #228]	; (8002544 <TM_TIMER_PROPERTIES_EnableClock+0x134>)
 800245e:	4b39      	ldr	r3, [pc, #228]	; (8002544 <TM_TIMER_PROPERTIES_EnableClock+0x134>)
 8002460:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002462:	f043 0304 	orr.w	r3, r3, #4
 8002466:	6413      	str	r3, [r2, #64]	; 0x40
	}
#endif
#ifdef TIM5
	if (TIMx == TIM5) {
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	4a39      	ldr	r2, [pc, #228]	; (8002550 <TM_TIMER_PROPERTIES_EnableClock+0x140>)
 800246c:	4293      	cmp	r3, r2
 800246e:	d105      	bne.n	800247c <TM_TIMER_PROPERTIES_EnableClock+0x6c>
		RCC->APB1ENR |= RCC_APB1ENR_TIM5EN;
 8002470:	4a34      	ldr	r2, [pc, #208]	; (8002544 <TM_TIMER_PROPERTIES_EnableClock+0x134>)
 8002472:	4b34      	ldr	r3, [pc, #208]	; (8002544 <TM_TIMER_PROPERTIES_EnableClock+0x134>)
 8002474:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002476:	f043 0308 	orr.w	r3, r3, #8
 800247a:	6413      	str	r3, [r2, #64]	; 0x40
	}
#endif
#ifdef TIM6
	if (TIMx == TIM6) {
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	4a35      	ldr	r2, [pc, #212]	; (8002554 <TM_TIMER_PROPERTIES_EnableClock+0x144>)
 8002480:	4293      	cmp	r3, r2
 8002482:	d105      	bne.n	8002490 <TM_TIMER_PROPERTIES_EnableClock+0x80>
		RCC->APB1ENR |= RCC_APB1ENR_TIM6EN;
 8002484:	4a2f      	ldr	r2, [pc, #188]	; (8002544 <TM_TIMER_PROPERTIES_EnableClock+0x134>)
 8002486:	4b2f      	ldr	r3, [pc, #188]	; (8002544 <TM_TIMER_PROPERTIES_EnableClock+0x134>)
 8002488:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800248a:	f043 0310 	orr.w	r3, r3, #16
 800248e:	6413      	str	r3, [r2, #64]	; 0x40
	}
#endif
#ifdef TIM7
	if (TIMx == TIM7) {
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	4a31      	ldr	r2, [pc, #196]	; (8002558 <TM_TIMER_PROPERTIES_EnableClock+0x148>)
 8002494:	4293      	cmp	r3, r2
 8002496:	d105      	bne.n	80024a4 <TM_TIMER_PROPERTIES_EnableClock+0x94>
		RCC->APB1ENR |= RCC_APB1ENR_TIM7EN;
 8002498:	4a2a      	ldr	r2, [pc, #168]	; (8002544 <TM_TIMER_PROPERTIES_EnableClock+0x134>)
 800249a:	4b2a      	ldr	r3, [pc, #168]	; (8002544 <TM_TIMER_PROPERTIES_EnableClock+0x134>)
 800249c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800249e:	f043 0320 	orr.w	r3, r3, #32
 80024a2:	6413      	str	r3, [r2, #64]	; 0x40
	}
#endif
#ifdef TIM8
	if (TIMx == TIM8) {
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	4a2d      	ldr	r2, [pc, #180]	; (800255c <TM_TIMER_PROPERTIES_EnableClock+0x14c>)
 80024a8:	4293      	cmp	r3, r2
 80024aa:	d105      	bne.n	80024b8 <TM_TIMER_PROPERTIES_EnableClock+0xa8>
		RCC->APB2ENR |= RCC_APB2ENR_TIM8EN;
 80024ac:	4a25      	ldr	r2, [pc, #148]	; (8002544 <TM_TIMER_PROPERTIES_EnableClock+0x134>)
 80024ae:	4b25      	ldr	r3, [pc, #148]	; (8002544 <TM_TIMER_PROPERTIES_EnableClock+0x134>)
 80024b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024b2:	f043 0302 	orr.w	r3, r3, #2
 80024b6:	6453      	str	r3, [r2, #68]	; 0x44
	}
#endif
#ifdef TIM9
	if (TIMx == TIM9) {
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	4a29      	ldr	r2, [pc, #164]	; (8002560 <TM_TIMER_PROPERTIES_EnableClock+0x150>)
 80024bc:	4293      	cmp	r3, r2
 80024be:	d105      	bne.n	80024cc <TM_TIMER_PROPERTIES_EnableClock+0xbc>
		RCC->APB2ENR |= RCC_APB2ENR_TIM9EN;
 80024c0:	4a20      	ldr	r2, [pc, #128]	; (8002544 <TM_TIMER_PROPERTIES_EnableClock+0x134>)
 80024c2:	4b20      	ldr	r3, [pc, #128]	; (8002544 <TM_TIMER_PROPERTIES_EnableClock+0x134>)
 80024c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024c6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024ca:	6453      	str	r3, [r2, #68]	; 0x44
	}
#endif
#ifdef TIM10
	if (TIMx == TIM10) {
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	4a25      	ldr	r2, [pc, #148]	; (8002564 <TM_TIMER_PROPERTIES_EnableClock+0x154>)
 80024d0:	4293      	cmp	r3, r2
 80024d2:	d105      	bne.n	80024e0 <TM_TIMER_PROPERTIES_EnableClock+0xd0>
		RCC->APB2ENR |= RCC_APB2ENR_TIM10EN;
 80024d4:	4a1b      	ldr	r2, [pc, #108]	; (8002544 <TM_TIMER_PROPERTIES_EnableClock+0x134>)
 80024d6:	4b1b      	ldr	r3, [pc, #108]	; (8002544 <TM_TIMER_PROPERTIES_EnableClock+0x134>)
 80024d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024da:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80024de:	6453      	str	r3, [r2, #68]	; 0x44
	}
#endif
#ifdef TIM11
	if (TIMx == TIM11) {
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	4a21      	ldr	r2, [pc, #132]	; (8002568 <TM_TIMER_PROPERTIES_EnableClock+0x158>)
 80024e4:	4293      	cmp	r3, r2
 80024e6:	d105      	bne.n	80024f4 <TM_TIMER_PROPERTIES_EnableClock+0xe4>
		RCC->APB2ENR |= RCC_APB2ENR_TIM11EN;
 80024e8:	4a16      	ldr	r2, [pc, #88]	; (8002544 <TM_TIMER_PROPERTIES_EnableClock+0x134>)
 80024ea:	4b16      	ldr	r3, [pc, #88]	; (8002544 <TM_TIMER_PROPERTIES_EnableClock+0x134>)
 80024ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024ee:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80024f2:	6453      	str	r3, [r2, #68]	; 0x44
	}
#endif
#ifdef TIM12
	if (TIMx == TIM12) {
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	4a1d      	ldr	r2, [pc, #116]	; (800256c <TM_TIMER_PROPERTIES_EnableClock+0x15c>)
 80024f8:	4293      	cmp	r3, r2
 80024fa:	d105      	bne.n	8002508 <TM_TIMER_PROPERTIES_EnableClock+0xf8>
		RCC->APB1ENR |= RCC_APB1ENR_TIM12EN;
 80024fc:	4a11      	ldr	r2, [pc, #68]	; (8002544 <TM_TIMER_PROPERTIES_EnableClock+0x134>)
 80024fe:	4b11      	ldr	r3, [pc, #68]	; (8002544 <TM_TIMER_PROPERTIES_EnableClock+0x134>)
 8002500:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002502:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002506:	6413      	str	r3, [r2, #64]	; 0x40
	}
#endif
#ifdef TIM13
	if (TIMx == TIM13) {
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	4a19      	ldr	r2, [pc, #100]	; (8002570 <TM_TIMER_PROPERTIES_EnableClock+0x160>)
 800250c:	4293      	cmp	r3, r2
 800250e:	d105      	bne.n	800251c <TM_TIMER_PROPERTIES_EnableClock+0x10c>
		RCC->APB1ENR |= RCC_APB1ENR_TIM13EN;
 8002510:	4a0c      	ldr	r2, [pc, #48]	; (8002544 <TM_TIMER_PROPERTIES_EnableClock+0x134>)
 8002512:	4b0c      	ldr	r3, [pc, #48]	; (8002544 <TM_TIMER_PROPERTIES_EnableClock+0x134>)
 8002514:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002516:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800251a:	6413      	str	r3, [r2, #64]	; 0x40
	}
#endif
#ifdef TIM14
	if (TIMx == TIM14) {
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	4a15      	ldr	r2, [pc, #84]	; (8002574 <TM_TIMER_PROPERTIES_EnableClock+0x164>)
 8002520:	4293      	cmp	r3, r2
 8002522:	d105      	bne.n	8002530 <TM_TIMER_PROPERTIES_EnableClock+0x120>
		RCC->APB1ENR |= RCC_APB1ENR_TIM14EN;
 8002524:	4a07      	ldr	r2, [pc, #28]	; (8002544 <TM_TIMER_PROPERTIES_EnableClock+0x134>)
 8002526:	4b07      	ldr	r3, [pc, #28]	; (8002544 <TM_TIMER_PROPERTIES_EnableClock+0x134>)
 8002528:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800252a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800252e:	6413      	str	r3, [r2, #64]	; 0x40
	}
#endif
	
	/* Return OK */
	return TM_TIMER_PROPERTIES_Result_Ok;
 8002530:	2300      	movs	r3, #0
}
 8002532:	4618      	mov	r0, r3
 8002534:	370c      	adds	r7, #12
 8002536:	46bd      	mov	sp, r7
 8002538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253c:	4770      	bx	lr
 800253e:	bf00      	nop
 8002540:	40010000 	.word	0x40010000
 8002544:	40023800 	.word	0x40023800
 8002548:	40000400 	.word	0x40000400
 800254c:	40000800 	.word	0x40000800
 8002550:	40000c00 	.word	0x40000c00
 8002554:	40001000 	.word	0x40001000
 8002558:	40001400 	.word	0x40001400
 800255c:	40010400 	.word	0x40010400
 8002560:	40014000 	.word	0x40014000
 8002564:	40014400 	.word	0x40014400
 8002568:	40014800 	.word	0x40014800
 800256c:	40001800 	.word	0x40001800
 8002570:	40001c00 	.word	0x40001c00
 8002574:	40002000 	.word	0x40002000

08002578 <TM_USB_VCP_Init>:
USB_OTG_CORE_HANDLE	USB_OTG_dev;

/* USB VCP Internal receive buffer */
extern uint8_t TM_INT_USB_VCP_ReceiveBuffer[USB_VCP_RECEIVE_BUFFER_LENGTH];

TM_USB_VCP_Result TM_USB_VCP_Init(void) {
 8002578:	b580      	push	{r7, lr}
 800257a:	b082      	sub	sp, #8
 800257c:	af02      	add	r7, sp, #8
	/* Initialize USB */
	USBD_Init(	&USB_OTG_dev,
 800257e:	4b0c      	ldr	r3, [pc, #48]	; (80025b0 <TM_USB_VCP_Init+0x38>)
 8002580:	9300      	str	r3, [sp, #0]
 8002582:	4b0c      	ldr	r3, [pc, #48]	; (80025b4 <TM_USB_VCP_Init+0x3c>)
 8002584:	4a0c      	ldr	r2, [pc, #48]	; (80025b8 <TM_USB_VCP_Init+0x40>)
 8002586:	2101      	movs	r1, #1
 8002588:	480c      	ldr	r0, [pc, #48]	; (80025bc <TM_USB_VCP_Init+0x44>)
 800258a:	f002 fc9b 	bl	8004ec4 <USBD_Init>
				&USR_desc, 
				&USBD_CDC_cb, 
				&USR_cb);
	
	/* Reset buffer counters */
	tm_int_usb_vcp_buf_in = 0;
 800258e:	4b0c      	ldr	r3, [pc, #48]	; (80025c0 <TM_USB_VCP_Init+0x48>)
 8002590:	2200      	movs	r2, #0
 8002592:	601a      	str	r2, [r3, #0]
	tm_int_usb_vcp_buf_out = 0;
 8002594:	4b0b      	ldr	r3, [pc, #44]	; (80025c4 <TM_USB_VCP_Init+0x4c>)
 8002596:	2200      	movs	r2, #0
 8002598:	601a      	str	r2, [r3, #0]
	tm_int_usb_vcp_buf_num = 0;
 800259a:	4b0b      	ldr	r3, [pc, #44]	; (80025c8 <TM_USB_VCP_Init+0x50>)
 800259c:	2200      	movs	r2, #0
 800259e:	601a      	str	r2, [r3, #0]
	
	/* Initialized */
	TM_USB_VCP_INT_Init = 1;
 80025a0:	4b0a      	ldr	r3, [pc, #40]	; (80025cc <TM_USB_VCP_Init+0x54>)
 80025a2:	2201      	movs	r2, #1
 80025a4:	701a      	strb	r2, [r3, #0]
	
	/* Return OK */
	return TM_USB_VCP_OK;
 80025a6:	2300      	movs	r3, #0
}
 80025a8:	4618      	mov	r0, r3
 80025aa:	46bd      	mov	sp, r7
 80025ac:	bd80      	pop	{r7, pc}
 80025ae:	bf00      	nop
 80025b0:	2000018c 	.word	0x2000018c
 80025b4:	200000dc 	.word	0x200000dc
 80025b8:	20000154 	.word	0x20000154
 80025bc:	200002a0 	.word	0x200002a0
 80025c0:	20000214 	.word	0x20000214
 80025c4:	2000021c 	.word	0x2000021c
 80025c8:	20000218 	.word	0x20000218
 80025cc:	200001de 	.word	0x200001de

080025d0 <TM_USB_VCP_Getc>:
	
	/* Character is not in buffer */
	return 0;
}

TM_USB_VCP_Result TM_USB_VCP_Getc(uint8_t* c) {
 80025d0:	b480      	push	{r7}
 80025d2:	b083      	sub	sp, #12
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
	/* Any data in buffer */
	if (tm_int_usb_vcp_buf_num > 0) {
 80025d8:	4b15      	ldr	r3, [pc, #84]	; (8002630 <TM_USB_VCP_Getc+0x60>)
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d01d      	beq.n	800261c <TM_USB_VCP_Getc+0x4c>
		/* Check overflow */
		if (tm_int_usb_vcp_buf_out >= USB_VCP_RECEIVE_BUFFER_LENGTH) {
 80025e0:	4b14      	ldr	r3, [pc, #80]	; (8002634 <TM_USB_VCP_Getc+0x64>)
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	2b7f      	cmp	r3, #127	; 0x7f
 80025e6:	d902      	bls.n	80025ee <TM_USB_VCP_Getc+0x1e>
			tm_int_usb_vcp_buf_out = 0;
 80025e8:	4b12      	ldr	r3, [pc, #72]	; (8002634 <TM_USB_VCP_Getc+0x64>)
 80025ea:	2200      	movs	r2, #0
 80025ec:	601a      	str	r2, [r3, #0]
		}
		*c = TM_INT_USB_VCP_ReceiveBuffer[tm_int_usb_vcp_buf_out];
 80025ee:	4b11      	ldr	r3, [pc, #68]	; (8002634 <TM_USB_VCP_Getc+0x64>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	4a11      	ldr	r2, [pc, #68]	; (8002638 <TM_USB_VCP_Getc+0x68>)
 80025f4:	5cd2      	ldrb	r2, [r2, r3]
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	701a      	strb	r2, [r3, #0]
		TM_INT_USB_VCP_ReceiveBuffer[tm_int_usb_vcp_buf_out] = 0;
 80025fa:	4b0e      	ldr	r3, [pc, #56]	; (8002634 <TM_USB_VCP_Getc+0x64>)
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	4a0e      	ldr	r2, [pc, #56]	; (8002638 <TM_USB_VCP_Getc+0x68>)
 8002600:	2100      	movs	r1, #0
 8002602:	54d1      	strb	r1, [r2, r3]
		
		/* Set counters */
		tm_int_usb_vcp_buf_out++;
 8002604:	4b0b      	ldr	r3, [pc, #44]	; (8002634 <TM_USB_VCP_Getc+0x64>)
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	3301      	adds	r3, #1
 800260a:	4a0a      	ldr	r2, [pc, #40]	; (8002634 <TM_USB_VCP_Getc+0x64>)
 800260c:	6013      	str	r3, [r2, #0]
		tm_int_usb_vcp_buf_num--;
 800260e:	4b08      	ldr	r3, [pc, #32]	; (8002630 <TM_USB_VCP_Getc+0x60>)
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	3b01      	subs	r3, #1
 8002614:	4a06      	ldr	r2, [pc, #24]	; (8002630 <TM_USB_VCP_Getc+0x60>)
 8002616:	6013      	str	r3, [r2, #0]
		
		/* Data OK */
		return TM_USB_VCP_DATA_OK;
 8002618:	2303      	movs	r3, #3
 800261a:	e003      	b.n	8002624 <TM_USB_VCP_Getc+0x54>
	}
	*c = 0;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2200      	movs	r2, #0
 8002620:	701a      	strb	r2, [r3, #0]
	/* Data not ready */
	return TM_USB_VCP_DATA_EMPTY;
 8002622:	2304      	movs	r3, #4
}
 8002624:	4618      	mov	r0, r3
 8002626:	370c      	adds	r7, #12
 8002628:	46bd      	mov	sp, r7
 800262a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262e:	4770      	bx	lr
 8002630:	20000218 	.word	0x20000218
 8002634:	2000021c 	.word	0x2000021c
 8002638:	20000220 	.word	0x20000220

0800263c <TM_USB_VCP_Send>:
	
	/* Return OK */
	return TM_USB_VCP_OK;
}

TM_USB_VCP_Result TM_USB_VCP_Send(uint8_t* DataArray, uint32_t Length) {
 800263c:	b580      	push	{r7, lr}
 800263e:	b082      	sub	sp, #8
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
 8002644:	6039      	str	r1, [r7, #0]
	/* Send array */
	VCP_DataTx(DataArray, Length);
 8002646:	6839      	ldr	r1, [r7, #0]
 8002648:	6878      	ldr	r0, [r7, #4]
 800264a:	f002 fbef 	bl	8004e2c <VCP_DataTx>
	
	/* Return OK */
	return TM_USB_VCP_OK;
 800264e:	2300      	movs	r3, #0
}
 8002650:	4618      	mov	r0, r3
 8002652:	3708      	adds	r7, #8
 8002654:	46bd      	mov	sp, r7
 8002656:	bd80      	pop	{r7, pc}

08002658 <TM_INT_USB_VCP_AddReceived>:

	/* Return number of characters in string */
	return i;
}

TM_USB_VCP_Result TM_INT_USB_VCP_AddReceived(uint8_t c) {
 8002658:	b480      	push	{r7}
 800265a:	b083      	sub	sp, #12
 800265c:	af00      	add	r7, sp, #0
 800265e:	4603      	mov	r3, r0
 8002660:	71fb      	strb	r3, [r7, #7]
	/* Still available data in buffer */
	if (tm_int_usb_vcp_buf_num < USB_VCP_RECEIVE_BUFFER_LENGTH) {
 8002662:	4b11      	ldr	r3, [pc, #68]	; (80026a8 <TM_INT_USB_VCP_AddReceived+0x50>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	2b7f      	cmp	r3, #127	; 0x7f
 8002668:	d817      	bhi.n	800269a <TM_INT_USB_VCP_AddReceived+0x42>
		/* Check for overflow */
		if (tm_int_usb_vcp_buf_in >= USB_VCP_RECEIVE_BUFFER_LENGTH) {
 800266a:	4b10      	ldr	r3, [pc, #64]	; (80026ac <TM_INT_USB_VCP_AddReceived+0x54>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	2b7f      	cmp	r3, #127	; 0x7f
 8002670:	d902      	bls.n	8002678 <TM_INT_USB_VCP_AddReceived+0x20>
			tm_int_usb_vcp_buf_in = 0;
 8002672:	4b0e      	ldr	r3, [pc, #56]	; (80026ac <TM_INT_USB_VCP_AddReceived+0x54>)
 8002674:	2200      	movs	r2, #0
 8002676:	601a      	str	r2, [r3, #0]
		}
		/* Add character to buffer */
		TM_INT_USB_VCP_ReceiveBuffer[tm_int_usb_vcp_buf_in] = c;
 8002678:	4b0c      	ldr	r3, [pc, #48]	; (80026ac <TM_INT_USB_VCP_AddReceived+0x54>)
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	490c      	ldr	r1, [pc, #48]	; (80026b0 <TM_INT_USB_VCP_AddReceived+0x58>)
 800267e:	79fa      	ldrb	r2, [r7, #7]
 8002680:	54ca      	strb	r2, [r1, r3]
		/* Increase counters */
		tm_int_usb_vcp_buf_in++;
 8002682:	4b0a      	ldr	r3, [pc, #40]	; (80026ac <TM_INT_USB_VCP_AddReceived+0x54>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	3301      	adds	r3, #1
 8002688:	4a08      	ldr	r2, [pc, #32]	; (80026ac <TM_INT_USB_VCP_AddReceived+0x54>)
 800268a:	6013      	str	r3, [r2, #0]
		tm_int_usb_vcp_buf_num++;
 800268c:	4b06      	ldr	r3, [pc, #24]	; (80026a8 <TM_INT_USB_VCP_AddReceived+0x50>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	3301      	adds	r3, #1
 8002692:	4a05      	ldr	r2, [pc, #20]	; (80026a8 <TM_INT_USB_VCP_AddReceived+0x50>)
 8002694:	6013      	str	r3, [r2, #0]
		
		/* Return OK */
		return TM_USB_VCP_OK;
 8002696:	2300      	movs	r3, #0
 8002698:	e000      	b.n	800269c <TM_INT_USB_VCP_AddReceived+0x44>
	}
	
	/* Return Buffer full */
	return TM_USB_VCP_RECEIVE_BUFFER_FULL;
 800269a:	2302      	movs	r3, #2
}
 800269c:	4618      	mov	r0, r3
 800269e:	370c      	adds	r7, #12
 80026a0:	46bd      	mov	sp, r7
 80026a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a6:	4770      	bx	lr
 80026a8:	20000218 	.word	0x20000218
 80026ac:	20000214 	.word	0x20000214
 80026b0:	20000220 	.word	0x20000220

080026b4 <USB_OTG_BSP_Init>:
*         Initilizes BSP configurations
* @param  None
* @retval None
*/

void USB_OTG_BSP_Init(USB_OTG_CORE_HANDLE *pdev) {
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b084      	sub	sp, #16
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStructure;   
#ifdef USE_USB_OTG_FS
	RCC_AHB1PeriphClockCmd( RCC_AHB1Periph_GPIOA , ENABLE);  
 80026bc:	2101      	movs	r1, #1
 80026be:	2001      	movs	r0, #1
 80026c0:	f7fe ff96 	bl	80015f0 <RCC_AHB1PeriphClockCmd>
	GPIO_InitStructure.GPIO_Pin = 	GPIO_Pin_11 | 	// OTG FS Data -
 80026c4:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80026c8:	60bb      	str	r3, [r7, #8]
									GPIO_Pin_12;	// OTG FS Data +

	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 80026ca:	2303      	movs	r3, #3
 80026cc:	737b      	strb	r3, [r7, #13]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 80026ce:	2302      	movs	r3, #2
 80026d0:	733b      	strb	r3, [r7, #12]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80026d2:	2300      	movs	r3, #0
 80026d4:	73bb      	strb	r3, [r7, #14]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL ;
 80026d6:	2300      	movs	r3, #0
 80026d8:	73fb      	strb	r3, [r7, #15]
	GPIO_Init(GPIOA, &GPIO_InitStructure);  
 80026da:	f107 0308 	add.w	r3, r7, #8
 80026de:	4619      	mov	r1, r3
 80026e0:	481f      	ldr	r0, [pc, #124]	; (8002760 <USB_OTG_BSP_Init+0xac>)
 80026e2:	f7fe fe03 	bl	80012ec <GPIO_Init>

	GPIO_PinAFConfig(GPIOA, GPIO_PinSource11, GPIO_AF_OTG1_FS); 
 80026e6:	220a      	movs	r2, #10
 80026e8:	210b      	movs	r1, #11
 80026ea:	481d      	ldr	r0, [pc, #116]	; (8002760 <USB_OTG_BSP_Init+0xac>)
 80026ec:	f7fe fe8c 	bl	8001408 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOA, GPIO_PinSource12, GPIO_AF_OTG1_FS);
 80026f0:	220a      	movs	r2, #10
 80026f2:	210c      	movs	r1, #12
 80026f4:	481a      	ldr	r0, [pc, #104]	; (8002760 <USB_OTG_BSP_Init+0xac>)
 80026f6:	f7fe fe87 	bl	8001408 <GPIO_PinAFConfig>
#ifndef USB_VCP_DISABLE_VBUS
	// Configure  VBUS Pin
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
 80026fa:	f44f 7300 	mov.w	r3, #512	; 0x200
 80026fe:	60bb      	str	r3, [r7, #8]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 8002700:	2303      	movs	r3, #3
 8002702:	737b      	strb	r3, [r7, #13]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 8002704:	2300      	movs	r3, #0
 8002706:	733b      	strb	r3, [r7, #12]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_OD;
 8002708:	2301      	movs	r3, #1
 800270a:	73bb      	strb	r3, [r7, #14]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL ;
 800270c:	2300      	movs	r3, #0
 800270e:	73fb      	strb	r3, [r7, #15]
	GPIO_Init(GPIOA, &GPIO_InitStructure);    
 8002710:	f107 0308 	add.w	r3, r7, #8
 8002714:	4619      	mov	r1, r3
 8002716:	4812      	ldr	r0, [pc, #72]	; (8002760 <USB_OTG_BSP_Init+0xac>)
 8002718:	f7fe fde8 	bl	80012ec <GPIO_Init>
#endif

#ifndef USB_VCP_DISABLE_ID
	// Configure ID pin
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
 800271c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002720:	60bb      	str	r3, [r7, #8]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_OD;
 8002722:	2301      	movs	r3, #1
 8002724:	73bb      	strb	r3, [r7, #14]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP ;  
 8002726:	2301      	movs	r3, #1
 8002728:	73fb      	strb	r3, [r7, #15]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 800272a:	2303      	movs	r3, #3
 800272c:	737b      	strb	r3, [r7, #13]
	GPIO_Init(GPIOA, &GPIO_InitStructure);  
 800272e:	f107 0308 	add.w	r3, r7, #8
 8002732:	4619      	mov	r1, r3
 8002734:	480a      	ldr	r0, [pc, #40]	; (8002760 <USB_OTG_BSP_Init+0xac>)
 8002736:	f7fe fdd9 	bl	80012ec <GPIO_Init>
	GPIO_PinAFConfig(GPIOA, GPIO_PinSource10, GPIO_AF_OTG1_FS); 
 800273a:	220a      	movs	r2, #10
 800273c:	210a      	movs	r1, #10
 800273e:	4808      	ldr	r0, [pc, #32]	; (8002760 <USB_OTG_BSP_Init+0xac>)
 8002740:	f7fe fe62 	bl	8001408 <GPIO_PinAFConfig>
#endif

	RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);
 8002744:	2101      	movs	r1, #1
 8002746:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800274a:	f7fe ffb1 	bl	80016b0 <RCC_APB2PeriphClockCmd>
	RCC_AHB2PeriphClockCmd(RCC_AHB2Periph_OTG_FS, ENABLE); 
 800274e:	2101      	movs	r1, #1
 8002750:	2080      	movs	r0, #128	; 0x80
 8002752:	f7fe ff6d 	bl	8001630 <RCC_AHB2PeriphClockCmd>

	RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_OTG_HS, ENABLE);

#endif
}
 8002756:	bf00      	nop
 8002758:	3710      	adds	r7, #16
 800275a:	46bd      	mov	sp, r7
 800275c:	bd80      	pop	{r7, pc}
 800275e:	bf00      	nop
 8002760:	40020000 	.word	0x40020000

08002764 <USB_OTG_BSP_EnableInterrupt>:
* @brief  USB_OTG_BSP_EnableInterrupt
*         Enabele USB Global interrupt
* @param  None
* @retval None
*/
void USB_OTG_BSP_EnableInterrupt(USB_OTG_CORE_HANDLE *pdev) {
 8002764:	b580      	push	{r7, lr}
 8002766:	b084      	sub	sp, #16
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
	NVIC_InitTypeDef NVIC_InitStructure;
#ifdef USE_USB_OTG_FS
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
 800276c:	f44f 60c0 	mov.w	r0, #1536	; 0x600
 8002770:	f7fe f99c 	bl	8000aac <NVIC_PriorityGroupConfig>
	NVIC_InitStructure.NVIC_IRQChannel = OTG_FS_IRQn;  
 8002774:	2343      	movs	r3, #67	; 0x43
 8002776:	733b      	strb	r3, [r7, #12]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = USB_VCP_NVIC_PRIORITY;
 8002778:	2301      	movs	r3, #1
 800277a:	737b      	strb	r3, [r7, #13]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = USB_VCP_NVIC_SUBPRIORITY + 2;
 800277c:	2303      	movs	r3, #3
 800277e:	73bb      	strb	r3, [r7, #14]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8002780:	2301      	movs	r3, #1
 8002782:	73fb      	strb	r3, [r7, #15]
	NVIC_Init(&NVIC_InitStructure);
 8002784:	f107 030c 	add.w	r3, r7, #12
 8002788:	4618      	mov	r0, r3
 800278a:	f7fe f9a3 	bl	8000ad4 <NVIC_Init>
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = USB_VCP_NVIC_SUBPRIORITY;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure); 

#endif
}
 800278e:	bf00      	nop
 8002790:	3710      	adds	r7, #16
 8002792:	46bd      	mov	sp, r7
 8002794:	bd80      	pop	{r7, pc}
 8002796:	bf00      	nop

08002798 <USB_OTG_BSP_uDelay>:
* @brief  USB_OTG_BSP_uDelay
*         This function provides delay time in micro sec
* @param  usec : Value of delay required in micro sec
* @retval None
*/
void USB_OTG_BSP_uDelay (const uint32_t usec) {
 8002798:	b480      	push	{r7}
 800279a:	b085      	sub	sp, #20
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
	uint32_t count = 0;
 80027a0:	2300      	movs	r3, #0
 80027a2:	60fb      	str	r3, [r7, #12]
	const uint32_t utime = (120 * usec / 7);
 80027a4:	687a      	ldr	r2, [r7, #4]
 80027a6:	4613      	mov	r3, r2
 80027a8:	011b      	lsls	r3, r3, #4
 80027aa:	1a9b      	subs	r3, r3, r2
 80027ac:	00db      	lsls	r3, r3, #3
 80027ae:	461a      	mov	r2, r3
 80027b0:	4b0a      	ldr	r3, [pc, #40]	; (80027dc <USB_OTG_BSP_uDelay+0x44>)
 80027b2:	fba3 1302 	umull	r1, r3, r3, r2
 80027b6:	1ad2      	subs	r2, r2, r3
 80027b8:	0852      	lsrs	r2, r2, #1
 80027ba:	4413      	add	r3, r2
 80027bc:	089b      	lsrs	r3, r3, #2
 80027be:	60bb      	str	r3, [r7, #8]
	
	do
	{
		if ( ++count > utime ) {
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	3301      	adds	r3, #1
 80027c4:	60fb      	str	r3, [r7, #12]
 80027c6:	68fa      	ldr	r2, [r7, #12]
 80027c8:	68bb      	ldr	r3, [r7, #8]
 80027ca:	429a      	cmp	r2, r3
 80027cc:	d800      	bhi.n	80027d0 <USB_OTG_BSP_uDelay+0x38>
			return ;
		}
	} while (1);
 80027ce:	e7f7      	b.n	80027c0 <USB_OTG_BSP_uDelay+0x28>
	const uint32_t utime = (120 * usec / 7);
	
	do
	{
		if ( ++count > utime ) {
			return ;
 80027d0:	bf00      	nop
		}
	} while (1);
}
 80027d2:	3714      	adds	r7, #20
 80027d4:	46bd      	mov	sp, r7
 80027d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027da:	4770      	bx	lr
 80027dc:	24924925 	.word	0x24924925

080027e0 <USB_OTG_BSP_mDelay>:
* @brief  USB_OTG_BSP_mDelay
*          This function provides delay time in milli sec
* @param  msec : Value of delay required in milli sec
* @retval None
*/
void USB_OTG_BSP_mDelay (const uint32_t msec) {
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b082      	sub	sp, #8
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
	USB_OTG_BSP_uDelay(msec * 1000);   
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80027ee:	fb02 f303 	mul.w	r3, r2, r3
 80027f2:	4618      	mov	r0, r3
 80027f4:	f7ff ffd0 	bl	8002798 <USB_OTG_BSP_uDelay>
}
 80027f8:	bf00      	nop
 80027fa:	3708      	adds	r7, #8
 80027fc:	46bd      	mov	sp, r7
 80027fe:	bd80      	pop	{r7, pc}

08002800 <OTG_FS_WKUP_IRQHandler>:


#ifdef USE_USB_OTG_FS

void OTG_FS_WKUP_IRQHandler(void) {
 8002800:	b580      	push	{r7, lr}
 8002802:	af00      	add	r7, sp, #0
	EXTI_ClearITPendingBit(EXTI_Line18);
 8002804:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8002808:	f7fe fd60 	bl	80012cc <EXTI_ClearITPendingBit>
}
 800280c:	bf00      	nop
 800280e:	bd80      	pop	{r7, pc}

08002810 <OTG_FS_IRQHandler>:

void OTG_FS_IRQHandler(void) {
 8002810:	b580      	push	{r7, lr}
 8002812:	af00      	add	r7, sp, #0
	USBD_OTG_ISR_Handler (&USB_OTG_dev);
 8002814:	4802      	ldr	r0, [pc, #8]	; (8002820 <OTG_FS_IRQHandler+0x10>)
 8002816:	f001 fb45 	bl	8003ea4 <USBD_OTG_ISR_Handler>
}
 800281a:	bf00      	nop
 800281c:	bd80      	pop	{r7, pc}
 800281e:	bf00      	nop
 8002820:	200002a0 	.word	0x200002a0

08002824 <USB_OTG_EnableCommonInt>:
*         Initializes the commmon interrupts, used in both device and modes
* @param  pdev : Selected device
* @retval None
*/
static void USB_OTG_EnableCommonInt(USB_OTG_CORE_HANDLE *pdev)
{
 8002824:	b480      	push	{r7}
 8002826:	b085      	sub	sp, #20
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
  USB_OTG_GINTMSK_TypeDef  int_mask;
  
  int_mask.d32 = 0;
 800282c:	2300      	movs	r3, #0
 800282e:	60fb      	str	r3, [r7, #12]
  /* Clear any pending USB_OTG Interrupts */
#ifndef USE_OTG_MODE
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GOTGINT, 0xFFFFFFFF);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	68db      	ldr	r3, [r3, #12]
 8002834:	f04f 32ff 	mov.w	r2, #4294967295
 8002838:	605a      	str	r2, [r3, #4]
#endif
  /* Clear any pending interrupts */
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTSTS, 0xBFFFFFFF);
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	68db      	ldr	r3, [r3, #12]
 800283e:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8002842:	615a      	str	r2, [r3, #20]
  /* Enable the interrupts in the INTMSK */
  int_mask.b.wkupintr = 1;
 8002844:	7bfb      	ldrb	r3, [r7, #15]
 8002846:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800284a:	73fb      	strb	r3, [r7, #15]
  int_mask.b.usbsuspend = 1; 
 800284c:	7b7b      	ldrb	r3, [r7, #13]
 800284e:	f043 0308 	orr.w	r3, r3, #8
 8002852:	737b      	strb	r3, [r7, #13]
#ifdef USE_OTG_MODE
  int_mask.b.otgintr = 1;
  int_mask.b.sessreqintr = 1;
  int_mask.b.conidstschng = 1;
#endif
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTMSK, int_mask.d32);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	68db      	ldr	r3, [r3, #12]
 8002858:	68fa      	ldr	r2, [r7, #12]
 800285a:	619a      	str	r2, [r3, #24]
}
 800285c:	bf00      	nop
 800285e:	3714      	adds	r7, #20
 8002860:	46bd      	mov	sp, r7
 8002862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002866:	4770      	bx	lr

08002868 <USB_OTG_CoreReset>:
* @brief  USB_OTG_CoreReset : Soft reset of the core
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
static USB_OTG_STS USB_OTG_CoreReset(USB_OTG_CORE_HANDLE *pdev)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b086      	sub	sp, #24
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
  USB_OTG_STS status = USB_OTG_OK;
 8002870:	2300      	movs	r3, #0
 8002872:	74fb      	strb	r3, [r7, #19]
  __IO USB_OTG_GRSTCTL_TypeDef  greset;
  uint32_t count = 0;
 8002874:	2300      	movs	r3, #0
 8002876:	617b      	str	r3, [r7, #20]
  
  greset.d32 = 0;
 8002878:	2300      	movs	r3, #0
 800287a:	60fb      	str	r3, [r7, #12]
  /* Wait for AHB master IDLE state. */
  do
  {
    USB_OTG_BSP_uDelay(3);
 800287c:	2003      	movs	r0, #3
 800287e:	f7ff ff8b 	bl	8002798 <USB_OTG_BSP_uDelay>
    greset.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GRSTCTL);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	68db      	ldr	r3, [r3, #12]
 8002886:	691b      	ldr	r3, [r3, #16]
 8002888:	60fb      	str	r3, [r7, #12]
    if (++count > 200000)
 800288a:	697b      	ldr	r3, [r7, #20]
 800288c:	3301      	adds	r3, #1
 800288e:	617b      	str	r3, [r7, #20]
 8002890:	697b      	ldr	r3, [r7, #20]
 8002892:	4a18      	ldr	r2, [pc, #96]	; (80028f4 <USB_OTG_CoreReset+0x8c>)
 8002894:	4293      	cmp	r3, r2
 8002896:	d901      	bls.n	800289c <USB_OTG_CoreReset+0x34>
    {
      return USB_OTG_OK;
 8002898:	2300      	movs	r3, #0
 800289a:	e026      	b.n	80028ea <USB_OTG_CoreReset+0x82>
    }
  }
  while (greset.b.ahbidle == 0);
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	f3c3 73c0 	ubfx	r3, r3, #31, #1
 80028a2:	b2db      	uxtb	r3, r3
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d0e9      	beq.n	800287c <USB_OTG_CoreReset+0x14>
  /* Core Soft Reset */
  count = 0;
 80028a8:	2300      	movs	r3, #0
 80028aa:	617b      	str	r3, [r7, #20]
  greset.b.csftrst = 1;
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	f043 0301 	orr.w	r3, r3, #1
 80028b2:	60fb      	str	r3, [r7, #12]
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GRSTCTL, greset.d32 );
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	68db      	ldr	r3, [r3, #12]
 80028b8:	68fa      	ldr	r2, [r7, #12]
 80028ba:	611a      	str	r2, [r3, #16]
  do
  {
    greset.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GRSTCTL);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	68db      	ldr	r3, [r3, #12]
 80028c0:	691b      	ldr	r3, [r3, #16]
 80028c2:	60fb      	str	r3, [r7, #12]
    if (++count > 200000)
 80028c4:	697b      	ldr	r3, [r7, #20]
 80028c6:	3301      	adds	r3, #1
 80028c8:	617b      	str	r3, [r7, #20]
 80028ca:	697b      	ldr	r3, [r7, #20]
 80028cc:	4a09      	ldr	r2, [pc, #36]	; (80028f4 <USB_OTG_CoreReset+0x8c>)
 80028ce:	4293      	cmp	r3, r2
 80028d0:	d806      	bhi.n	80028e0 <USB_OTG_CoreReset+0x78>
    {
      break;
    }
  }
  while (greset.b.csftrst == 1);
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80028d8:	b2db      	uxtb	r3, r3
 80028da:	2b01      	cmp	r3, #1
 80028dc:	d0ee      	beq.n	80028bc <USB_OTG_CoreReset+0x54>
 80028de:	e000      	b.n	80028e2 <USB_OTG_CoreReset+0x7a>
  do
  {
    greset.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GRSTCTL);
    if (++count > 200000)
    {
      break;
 80028e0:	bf00      	nop
    }
  }
  while (greset.b.csftrst == 1);
  /* Wait for 3 PHY Clocks*/
  USB_OTG_BSP_uDelay(3);
 80028e2:	2003      	movs	r0, #3
 80028e4:	f7ff ff58 	bl	8002798 <USB_OTG_BSP_uDelay>
  return status;
 80028e8:	7cfb      	ldrb	r3, [r7, #19]
}
 80028ea:	4618      	mov	r0, r3
 80028ec:	3718      	adds	r7, #24
 80028ee:	46bd      	mov	sp, r7
 80028f0:	bd80      	pop	{r7, pc}
 80028f2:	bf00      	nop
 80028f4:	00030d40 	.word	0x00030d40

080028f8 <USB_OTG_WritePacket>:
*/
USB_OTG_STS USB_OTG_WritePacket(USB_OTG_CORE_HANDLE *pdev, 
                                uint8_t             *src, 
                                uint8_t             ch_ep_num, 
                                uint16_t            len)
{
 80028f8:	b480      	push	{r7}
 80028fa:	b089      	sub	sp, #36	; 0x24
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	60f8      	str	r0, [r7, #12]
 8002900:	60b9      	str	r1, [r7, #8]
 8002902:	4611      	mov	r1, r2
 8002904:	461a      	mov	r2, r3
 8002906:	460b      	mov	r3, r1
 8002908:	71fb      	strb	r3, [r7, #7]
 800290a:	4613      	mov	r3, r2
 800290c:	80bb      	strh	r3, [r7, #4]
  USB_OTG_STS status = USB_OTG_OK;
 800290e:	2300      	movs	r3, #0
 8002910:	76fb      	strb	r3, [r7, #27]
  if (pdev->cfg.dma_enable == 0)
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	78db      	ldrb	r3, [r3, #3]
 8002916:	2b00      	cmp	r3, #0
 8002918:	d122      	bne.n	8002960 <USB_OTG_WritePacket+0x68>
  {
    uint32_t count32b= 0 , i= 0;
 800291a:	2300      	movs	r3, #0
 800291c:	617b      	str	r3, [r7, #20]
 800291e:	2300      	movs	r3, #0
 8002920:	61fb      	str	r3, [r7, #28]
    __IO uint32_t *fifo;
    
    count32b =  (len + 3) / 4;
 8002922:	88bb      	ldrh	r3, [r7, #4]
 8002924:	3303      	adds	r3, #3
 8002926:	2b00      	cmp	r3, #0
 8002928:	da00      	bge.n	800292c <USB_OTG_WritePacket+0x34>
 800292a:	3303      	adds	r3, #3
 800292c:	109b      	asrs	r3, r3, #2
 800292e:	617b      	str	r3, [r7, #20]
    fifo = pdev->regs.DFIFO[ch_ep_num];
 8002930:	79fb      	ldrb	r3, [r7, #7]
 8002932:	68fa      	ldr	r2, [r7, #12]
 8002934:	3332      	adds	r3, #50	; 0x32
 8002936:	009b      	lsls	r3, r3, #2
 8002938:	4413      	add	r3, r2
 800293a:	689b      	ldr	r3, [r3, #8]
 800293c:	613b      	str	r3, [r7, #16]
    for (i = 0; i < count32b; i++, src+=4)
 800293e:	2300      	movs	r3, #0
 8002940:	61fb      	str	r3, [r7, #28]
 8002942:	e009      	b.n	8002958 <USB_OTG_WritePacket+0x60>
    {
      USB_OTG_WRITE_REG32( fifo, *((__packed uint32_t *)src) );
 8002944:	68bb      	ldr	r3, [r7, #8]
 8002946:	681a      	ldr	r2, [r3, #0]
 8002948:	693b      	ldr	r3, [r7, #16]
 800294a:	601a      	str	r2, [r3, #0]
    uint32_t count32b= 0 , i= 0;
    __IO uint32_t *fifo;
    
    count32b =  (len + 3) / 4;
    fifo = pdev->regs.DFIFO[ch_ep_num];
    for (i = 0; i < count32b; i++, src+=4)
 800294c:	69fb      	ldr	r3, [r7, #28]
 800294e:	3301      	adds	r3, #1
 8002950:	61fb      	str	r3, [r7, #28]
 8002952:	68bb      	ldr	r3, [r7, #8]
 8002954:	3304      	adds	r3, #4
 8002956:	60bb      	str	r3, [r7, #8]
 8002958:	69fa      	ldr	r2, [r7, #28]
 800295a:	697b      	ldr	r3, [r7, #20]
 800295c:	429a      	cmp	r2, r3
 800295e:	d3f1      	bcc.n	8002944 <USB_OTG_WritePacket+0x4c>
    {
      USB_OTG_WRITE_REG32( fifo, *((__packed uint32_t *)src) );
    }
  }
  return status;
 8002960:	7efb      	ldrb	r3, [r7, #27]
}
 8002962:	4618      	mov	r0, r3
 8002964:	3724      	adds	r7, #36	; 0x24
 8002966:	46bd      	mov	sp, r7
 8002968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296c:	4770      	bx	lr
 800296e:	bf00      	nop

08002970 <USB_OTG_ReadPacket>:
* @retval None
*/
void *USB_OTG_ReadPacket(USB_OTG_CORE_HANDLE *pdev, 
                         uint8_t *dest, 
                         uint16_t len)
{
 8002970:	b480      	push	{r7}
 8002972:	b089      	sub	sp, #36	; 0x24
 8002974:	af00      	add	r7, sp, #0
 8002976:	60f8      	str	r0, [r7, #12]
 8002978:	60b9      	str	r1, [r7, #8]
 800297a:	4613      	mov	r3, r2
 800297c:	80fb      	strh	r3, [r7, #6]
  uint32_t i=0;
 800297e:	2300      	movs	r3, #0
 8002980:	61fb      	str	r3, [r7, #28]
  uint32_t count32b = (len + 3) / 4;
 8002982:	88fb      	ldrh	r3, [r7, #6]
 8002984:	3303      	adds	r3, #3
 8002986:	2b00      	cmp	r3, #0
 8002988:	da00      	bge.n	800298c <USB_OTG_ReadPacket+0x1c>
 800298a:	3303      	adds	r3, #3
 800298c:	109b      	asrs	r3, r3, #2
 800298e:	61bb      	str	r3, [r7, #24]
  
  __IO uint32_t *fifo = pdev->regs.DFIFO[0];
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 8002996:	617b      	str	r3, [r7, #20]
  
  for ( i = 0; i < count32b; i++, dest += 4 )
 8002998:	2300      	movs	r3, #0
 800299a:	61fb      	str	r3, [r7, #28]
 800299c:	e009      	b.n	80029b2 <USB_OTG_ReadPacket+0x42>
  {
    *(__packed uint32_t *)dest = USB_OTG_READ_REG32(fifo);
 800299e:	697b      	ldr	r3, [r7, #20]
 80029a0:	681a      	ldr	r2, [r3, #0]
 80029a2:	68bb      	ldr	r3, [r7, #8]
 80029a4:	601a      	str	r2, [r3, #0]
  uint32_t i=0;
  uint32_t count32b = (len + 3) / 4;
  
  __IO uint32_t *fifo = pdev->regs.DFIFO[0];
  
  for ( i = 0; i < count32b; i++, dest += 4 )
 80029a6:	69fb      	ldr	r3, [r7, #28]
 80029a8:	3301      	adds	r3, #1
 80029aa:	61fb      	str	r3, [r7, #28]
 80029ac:	68bb      	ldr	r3, [r7, #8]
 80029ae:	3304      	adds	r3, #4
 80029b0:	60bb      	str	r3, [r7, #8]
 80029b2:	69fa      	ldr	r2, [r7, #28]
 80029b4:	69bb      	ldr	r3, [r7, #24]
 80029b6:	429a      	cmp	r2, r3
 80029b8:	d3f1      	bcc.n	800299e <USB_OTG_ReadPacket+0x2e>
  {
    *(__packed uint32_t *)dest = USB_OTG_READ_REG32(fifo);
    
  }
  return ((void *)dest);
 80029ba:	68bb      	ldr	r3, [r7, #8]
}
 80029bc:	4618      	mov	r0, r3
 80029be:	3724      	adds	r7, #36	; 0x24
 80029c0:	46bd      	mov	sp, r7
 80029c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c6:	4770      	bx	lr

080029c8 <USB_OTG_SelectCore>:
* @param  coreID : USB OTG Core ID
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_SelectCore(USB_OTG_CORE_HANDLE *pdev, 
                               USB_OTG_CORE_ID_TypeDef coreID)
{
 80029c8:	b480      	push	{r7}
 80029ca:	b087      	sub	sp, #28
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
 80029d0:	460b      	mov	r3, r1
 80029d2:	70fb      	strb	r3, [r7, #3]
  uint32_t i , baseAddress = 0;
 80029d4:	2300      	movs	r3, #0
 80029d6:	613b      	str	r3, [r7, #16]
  USB_OTG_STS status = USB_OTG_OK;
 80029d8:	2300      	movs	r3, #0
 80029da:	73fb      	strb	r3, [r7, #15]
  
  pdev->cfg.dma_enable       = 0;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2200      	movs	r2, #0
 80029e0:	70da      	strb	r2, [r3, #3]
  
  /* at startup the core is in FS mode */
  pdev->cfg.speed            = USB_OTG_SPEED_FULL;
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	2201      	movs	r2, #1
 80029e6:	709a      	strb	r2, [r3, #2]
  pdev->cfg.mps              = USB_OTG_FS_MAX_PACKET_SIZE ;    
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	2240      	movs	r2, #64	; 0x40
 80029ec:	809a      	strh	r2, [r3, #4]
  
  /* initialize device cfg following its address */
  if (coreID == USB_OTG_FS_CORE_ID)
 80029ee:	78fb      	ldrb	r3, [r7, #3]
 80029f0:	2b01      	cmp	r3, #1
 80029f2:	d113      	bne.n	8002a1c <USB_OTG_SelectCore+0x54>
  {
    baseAddress                = USB_OTG_FS_BASE_ADDR;
 80029f4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80029f8:	613b      	str	r3, [r7, #16]
    pdev->cfg.coreID           = USB_OTG_FS_CORE_ID;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	2201      	movs	r2, #1
 80029fe:	72da      	strb	r2, [r3, #11]
    pdev->cfg.host_channels    = 8 ;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	2208      	movs	r2, #8
 8002a04:	701a      	strb	r2, [r3, #0]
    pdev->cfg.dev_endpoints    = 4 ;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	2204      	movs	r2, #4
 8002a0a:	705a      	strb	r2, [r3, #1]
    pdev->cfg.TotalFifoSize    = 320; /* in 32-bits */
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8002a12:	80da      	strh	r2, [r3, #6]
    pdev->cfg.phy_itface       = USB_OTG_EMBEDDED_PHY;     
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2202      	movs	r2, #2
 8002a18:	721a      	strb	r2, [r3, #8]
 8002a1a:	e011      	b.n	8002a40 <USB_OTG_SelectCore+0x78>
    
#ifdef USB_OTG_FS_LOW_PWR_MGMT_SUPPORT    
    pdev->cfg.low_power        = 1;    
#endif     
  }
  else if (coreID == USB_OTG_HS_CORE_ID)
 8002a1c:	78fb      	ldrb	r3, [r7, #3]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d10e      	bne.n	8002a40 <USB_OTG_SelectCore+0x78>
  {
    baseAddress                = USB_OTG_HS_BASE_ADDR;
 8002a22:	4b45      	ldr	r3, [pc, #276]	; (8002b38 <USB_OTG_SelectCore+0x170>)
 8002a24:	613b      	str	r3, [r7, #16]
    pdev->cfg.coreID           = USB_OTG_HS_CORE_ID;    
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	2200      	movs	r2, #0
 8002a2a:	72da      	strb	r2, [r3, #11]
    pdev->cfg.host_channels    = 12 ;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	220c      	movs	r2, #12
 8002a30:	701a      	strb	r2, [r3, #0]
    pdev->cfg.dev_endpoints    = 6 ;
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	2206      	movs	r2, #6
 8002a36:	705a      	strb	r2, [r3, #1]
    pdev->cfg.TotalFifoSize    = 1280;/* in 32-bits */
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	f44f 62a0 	mov.w	r2, #1280	; 0x500
 8002a3e:	80da      	strh	r2, [r3, #6]
    pdev->cfg.low_power        = 1;    
#endif 
    
  }
  
  pdev->regs.GREGS = (USB_OTG_GREGS *)(baseAddress + \
 8002a40:	693a      	ldr	r2, [r7, #16]
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	60da      	str	r2, [r3, #12]
    USB_OTG_CORE_GLOBAL_REGS_OFFSET);
  pdev->regs.DREGS =  (USB_OTG_DREGS  *)  (baseAddress + \
 8002a46:	693b      	ldr	r3, [r7, #16]
 8002a48:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002a4c:	461a      	mov	r2, r3
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	611a      	str	r2, [r3, #16]
    USB_OTG_DEV_GLOBAL_REG_OFFSET);
  
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 8002a52:	2300      	movs	r3, #0
 8002a54:	617b      	str	r3, [r7, #20]
 8002a56:	e01c      	b.n	8002a92 <USB_OTG_SelectCore+0xca>
  {
    pdev->regs.INEP_REGS[i]  = (USB_OTG_INEPREGS *)  \
      (baseAddress + USB_OTG_DEV_IN_EP_REG_OFFSET + \
        (i * USB_OTG_EP_REG_OFFSET));
 8002a58:	697b      	ldr	r3, [r7, #20]
 8002a5a:	015a      	lsls	r2, r3, #5
    USB_OTG_DEV_GLOBAL_REG_OFFSET);
  
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
  {
    pdev->regs.INEP_REGS[i]  = (USB_OTG_INEPREGS *)  \
      (baseAddress + USB_OTG_DEV_IN_EP_REG_OFFSET + \
 8002a5c:	693b      	ldr	r3, [r7, #16]
 8002a5e:	4413      	add	r3, r2
 8002a60:	f503 6310 	add.w	r3, r3, #2304	; 0x900
  pdev->regs.DREGS =  (USB_OTG_DREGS  *)  (baseAddress + \
    USB_OTG_DEV_GLOBAL_REG_OFFSET);
  
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
  {
    pdev->regs.INEP_REGS[i]  = (USB_OTG_INEPREGS *)  \
 8002a64:	4619      	mov	r1, r3
 8002a66:	687a      	ldr	r2, [r7, #4]
 8002a68:	697b      	ldr	r3, [r7, #20]
 8002a6a:	3304      	adds	r3, #4
 8002a6c:	009b      	lsls	r3, r3, #2
 8002a6e:	4413      	add	r3, r2
 8002a70:	6099      	str	r1, [r3, #8]
      (baseAddress + USB_OTG_DEV_IN_EP_REG_OFFSET + \
        (i * USB_OTG_EP_REG_OFFSET));
    pdev->regs.OUTEP_REGS[i] = (USB_OTG_OUTEPREGS *) \
      (baseAddress + USB_OTG_DEV_OUT_EP_REG_OFFSET + \
        (i * USB_OTG_EP_REG_OFFSET));
 8002a72:	697b      	ldr	r3, [r7, #20]
 8002a74:	015a      	lsls	r2, r3, #5
  {
    pdev->regs.INEP_REGS[i]  = (USB_OTG_INEPREGS *)  \
      (baseAddress + USB_OTG_DEV_IN_EP_REG_OFFSET + \
        (i * USB_OTG_EP_REG_OFFSET));
    pdev->regs.OUTEP_REGS[i] = (USB_OTG_OUTEPREGS *) \
      (baseAddress + USB_OTG_DEV_OUT_EP_REG_OFFSET + \
 8002a76:	693b      	ldr	r3, [r7, #16]
 8002a78:	4413      	add	r3, r2
 8002a7a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
  {
    pdev->regs.INEP_REGS[i]  = (USB_OTG_INEPREGS *)  \
      (baseAddress + USB_OTG_DEV_IN_EP_REG_OFFSET + \
        (i * USB_OTG_EP_REG_OFFSET));
    pdev->regs.OUTEP_REGS[i] = (USB_OTG_OUTEPREGS *) \
 8002a7e:	4619      	mov	r1, r3
 8002a80:	687a      	ldr	r2, [r7, #4]
 8002a82:	697b      	ldr	r3, [r7, #20]
 8002a84:	3314      	adds	r3, #20
 8002a86:	009b      	lsls	r3, r3, #2
 8002a88:	4413      	add	r3, r2
 8002a8a:	6059      	str	r1, [r3, #4]
  pdev->regs.GREGS = (USB_OTG_GREGS *)(baseAddress + \
    USB_OTG_CORE_GLOBAL_REGS_OFFSET);
  pdev->regs.DREGS =  (USB_OTG_DREGS  *)  (baseAddress + \
    USB_OTG_DEV_GLOBAL_REG_OFFSET);
  
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 8002a8c:	697b      	ldr	r3, [r7, #20]
 8002a8e:	3301      	adds	r3, #1
 8002a90:	617b      	str	r3, [r7, #20]
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	785b      	ldrb	r3, [r3, #1]
 8002a96:	461a      	mov	r2, r3
 8002a98:	697b      	ldr	r3, [r7, #20]
 8002a9a:	429a      	cmp	r2, r3
 8002a9c:	d8dc      	bhi.n	8002a58 <USB_OTG_SelectCore+0x90>
        (i * USB_OTG_EP_REG_OFFSET));
    pdev->regs.OUTEP_REGS[i] = (USB_OTG_OUTEPREGS *) \
      (baseAddress + USB_OTG_DEV_OUT_EP_REG_OFFSET + \
        (i * USB_OTG_EP_REG_OFFSET));
  }
  pdev->regs.HREGS = (USB_OTG_HREGS *)(baseAddress + \
 8002a9e:	693b      	ldr	r3, [r7, #16]
 8002aa0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002aa4:	461a      	mov	r2, r3
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	615a      	str	r2, [r3, #20]
    USB_OTG_HOST_GLOBAL_REG_OFFSET);
  pdev->regs.HPRT0 = (uint32_t *)(baseAddress + USB_OTG_HOST_PORT_REGS_OFFSET);
 8002aaa:	693b      	ldr	r3, [r7, #16]
 8002aac:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002ab0:	461a      	mov	r2, r3
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
  
  for (i = 0; i < pdev->cfg.host_channels; i++)
 8002ab8:	2300      	movs	r3, #0
 8002aba:	617b      	str	r3, [r7, #20]
 8002abc:	e00f      	b.n	8002ade <USB_OTG_SelectCore+0x116>
  {
    pdev->regs.HC_REGS[i] = (USB_OTG_HC_REGS *)(baseAddress + \
      USB_OTG_HOST_CHAN_REGS_OFFSET + \
        (i * USB_OTG_CHAN_REGS_OFFSET));
 8002abe:	697b      	ldr	r3, [r7, #20]
 8002ac0:	015a      	lsls	r2, r3, #5
  pdev->regs.HPRT0 = (uint32_t *)(baseAddress + USB_OTG_HOST_PORT_REGS_OFFSET);
  
  for (i = 0; i < pdev->cfg.host_channels; i++)
  {
    pdev->regs.HC_REGS[i] = (USB_OTG_HC_REGS *)(baseAddress + \
      USB_OTG_HOST_CHAN_REGS_OFFSET + \
 8002ac2:	693b      	ldr	r3, [r7, #16]
 8002ac4:	4413      	add	r3, r2
 8002ac6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
    USB_OTG_HOST_GLOBAL_REG_OFFSET);
  pdev->regs.HPRT0 = (uint32_t *)(baseAddress + USB_OTG_HOST_PORT_REGS_OFFSET);
  
  for (i = 0; i < pdev->cfg.host_channels; i++)
  {
    pdev->regs.HC_REGS[i] = (USB_OTG_HC_REGS *)(baseAddress + \
 8002aca:	4619      	mov	r1, r3
 8002acc:	687a      	ldr	r2, [r7, #4]
 8002ace:	697b      	ldr	r3, [r7, #20]
 8002ad0:	3322      	adds	r3, #34	; 0x22
 8002ad2:	009b      	lsls	r3, r3, #2
 8002ad4:	4413      	add	r3, r2
 8002ad6:	6099      	str	r1, [r3, #8]
  }
  pdev->regs.HREGS = (USB_OTG_HREGS *)(baseAddress + \
    USB_OTG_HOST_GLOBAL_REG_OFFSET);
  pdev->regs.HPRT0 = (uint32_t *)(baseAddress + USB_OTG_HOST_PORT_REGS_OFFSET);
  
  for (i = 0; i < pdev->cfg.host_channels; i++)
 8002ad8:	697b      	ldr	r3, [r7, #20]
 8002ada:	3301      	adds	r3, #1
 8002adc:	617b      	str	r3, [r7, #20]
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	781b      	ldrb	r3, [r3, #0]
 8002ae2:	461a      	mov	r2, r3
 8002ae4:	697b      	ldr	r3, [r7, #20]
 8002ae6:	429a      	cmp	r2, r3
 8002ae8:	d8e9      	bhi.n	8002abe <USB_OTG_SelectCore+0xf6>
  {
    pdev->regs.HC_REGS[i] = (USB_OTG_HC_REGS *)(baseAddress + \
      USB_OTG_HOST_CHAN_REGS_OFFSET + \
        (i * USB_OTG_CHAN_REGS_OFFSET));
  }
  for (i = 0; i < pdev->cfg.host_channels; i++)
 8002aea:	2300      	movs	r3, #0
 8002aec:	617b      	str	r3, [r7, #20]
 8002aee:	e00f      	b.n	8002b10 <USB_OTG_SelectCore+0x148>
  {
    pdev->regs.DFIFO[i] = (uint32_t *)(baseAddress + USB_OTG_DATA_FIFO_OFFSET +\
      (i * USB_OTG_DATA_FIFO_SIZE));
 8002af0:	697b      	ldr	r3, [r7, #20]
 8002af2:	031a      	lsls	r2, r3, #12
      USB_OTG_HOST_CHAN_REGS_OFFSET + \
        (i * USB_OTG_CHAN_REGS_OFFSET));
  }
  for (i = 0; i < pdev->cfg.host_channels; i++)
  {
    pdev->regs.DFIFO[i] = (uint32_t *)(baseAddress + USB_OTG_DATA_FIFO_OFFSET +\
 8002af4:	693b      	ldr	r3, [r7, #16]
 8002af6:	4413      	add	r3, r2
 8002af8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002afc:	4619      	mov	r1, r3
 8002afe:	687a      	ldr	r2, [r7, #4]
 8002b00:	697b      	ldr	r3, [r7, #20]
 8002b02:	3332      	adds	r3, #50	; 0x32
 8002b04:	009b      	lsls	r3, r3, #2
 8002b06:	4413      	add	r3, r2
 8002b08:	6099      	str	r1, [r3, #8]
  {
    pdev->regs.HC_REGS[i] = (USB_OTG_HC_REGS *)(baseAddress + \
      USB_OTG_HOST_CHAN_REGS_OFFSET + \
        (i * USB_OTG_CHAN_REGS_OFFSET));
  }
  for (i = 0; i < pdev->cfg.host_channels; i++)
 8002b0a:	697b      	ldr	r3, [r7, #20]
 8002b0c:	3301      	adds	r3, #1
 8002b0e:	617b      	str	r3, [r7, #20]
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	781b      	ldrb	r3, [r3, #0]
 8002b14:	461a      	mov	r2, r3
 8002b16:	697b      	ldr	r3, [r7, #20]
 8002b18:	429a      	cmp	r2, r3
 8002b1a:	d8e9      	bhi.n	8002af0 <USB_OTG_SelectCore+0x128>
  {
    pdev->regs.DFIFO[i] = (uint32_t *)(baseAddress + USB_OTG_DATA_FIFO_OFFSET +\
      (i * USB_OTG_DATA_FIFO_SIZE));
  }
  pdev->regs.PCGCCTL = (uint32_t *)(baseAddress + USB_OTG_PCGCCTL_OFFSET);
 8002b1c:	693b      	ldr	r3, [r7, #16]
 8002b1e:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8002b22:	461a      	mov	r2, r3
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
  
  return status;
 8002b2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	371c      	adds	r7, #28
 8002b30:	46bd      	mov	sp, r7
 8002b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b36:	4770      	bx	lr
 8002b38:	40040000 	.word	0x40040000

08002b3c <USB_OTG_CoreInit>:
*         device mode or host mode operation.
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_CoreInit(USB_OTG_CORE_HANDLE *pdev)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b086      	sub	sp, #24
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
  USB_OTG_STS status = USB_OTG_OK;
 8002b44:	2300      	movs	r3, #0
 8002b46:	75fb      	strb	r3, [r7, #23]
  USB_OTG_GUSBCFG_TypeDef  usbcfg;
  USB_OTG_GCCFG_TypeDef    gccfg;
  USB_OTG_GAHBCFG_TypeDef  ahbcfg;
  
  usbcfg.d32 = 0;
 8002b48:	2300      	movs	r3, #0
 8002b4a:	613b      	str	r3, [r7, #16]
  gccfg.d32 = 0;
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	60fb      	str	r3, [r7, #12]
  ahbcfg.d32 = 0;
 8002b50:	2300      	movs	r3, #0
 8002b52:	60bb      	str	r3, [r7, #8]
  
  
  
  if (pdev->cfg.phy_itface == USB_OTG_ULPI_PHY)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	7a1b      	ldrb	r3, [r3, #8]
 8002b58:	2b01      	cmp	r3, #1
 8002b5a:	d142      	bne.n	8002be2 <USB_OTG_CoreInit+0xa6>
  {
    gccfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GCCFG);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	68db      	ldr	r3, [r3, #12]
 8002b60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b62:	60fb      	str	r3, [r7, #12]
    gccfg.b.pwdn = 0;
 8002b64:	7bbb      	ldrb	r3, [r7, #14]
 8002b66:	f36f 0300 	bfc	r3, #0, #1
 8002b6a:	73bb      	strb	r3, [r7, #14]
    
    if (pdev->cfg.Sof_output)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	7a5b      	ldrb	r3, [r3, #9]
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d003      	beq.n	8002b7c <USB_OTG_CoreInit+0x40>
    {
      gccfg.b.sofouten = 1;   
 8002b74:	7bbb      	ldrb	r3, [r7, #14]
 8002b76:	f043 0310 	orr.w	r3, r3, #16
 8002b7a:	73bb      	strb	r3, [r7, #14]
    }
    USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GCCFG, gccfg.d32);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	68db      	ldr	r3, [r3, #12]
 8002b80:	68fa      	ldr	r2, [r7, #12]
 8002b82:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Init The ULPI Interface */
    usbcfg.d32 = 0;
 8002b84:	2300      	movs	r3, #0
 8002b86:	613b      	str	r3, [r7, #16]
    usbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GUSBCFG);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	68db      	ldr	r3, [r3, #12]
 8002b8c:	68db      	ldr	r3, [r3, #12]
 8002b8e:	613b      	str	r3, [r7, #16]
    
    usbcfg.b.physel            = 0; /* HS Interface */
 8002b90:	7c3b      	ldrb	r3, [r7, #16]
 8002b92:	f36f 1386 	bfc	r3, #6, #1
 8002b96:	743b      	strb	r3, [r7, #16]
#else
#ifdef USB_OTG_EXTERNAL_VBUS_ENABLED    
    usbcfg.b.ulpi_ext_vbus_drv = 1; /* Use external VBUS */
#endif
#endif 
    usbcfg.b.term_sel_dl_pulse = 0; /* Data line pulsing using utmi_txvalid */    
 8002b98:	7cbb      	ldrb	r3, [r7, #18]
 8002b9a:	f36f 1386 	bfc	r3, #6, #1
 8002b9e:	74bb      	strb	r3, [r7, #18]
    
    usbcfg.b.ulpi_fsls = 0;
 8002ba0:	7cbb      	ldrb	r3, [r7, #18]
 8002ba2:	f36f 0341 	bfc	r3, #1, #1
 8002ba6:	74bb      	strb	r3, [r7, #18]
    usbcfg.b.ulpi_clk_sus_m = 0;
 8002ba8:	7cbb      	ldrb	r3, [r7, #18]
 8002baa:	f36f 03c3 	bfc	r3, #3, #1
 8002bae:	74bb      	strb	r3, [r7, #18]
    USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GUSBCFG, usbcfg.d32);
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	68db      	ldr	r3, [r3, #12]
 8002bb4:	693a      	ldr	r2, [r7, #16]
 8002bb6:	60da      	str	r2, [r3, #12]
    
    /* Reset after a PHY select  */
    USB_OTG_CoreReset(pdev);
 8002bb8:	6878      	ldr	r0, [r7, #4]
 8002bba:	f7ff fe55 	bl	8002868 <USB_OTG_CoreReset>
    
    if(pdev->cfg.dma_enable == 1)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	78db      	ldrb	r3, [r3, #3]
 8002bc2:	2b01      	cmp	r3, #1
 8002bc4:	d13d      	bne.n	8002c42 <USB_OTG_CoreInit+0x106>
    {
      
      ahbcfg.b.hburstlen = 5; /* 64 x 32-bits*/
 8002bc6:	7a3b      	ldrb	r3, [r7, #8]
 8002bc8:	2205      	movs	r2, #5
 8002bca:	f362 0344 	bfi	r3, r2, #1, #4
 8002bce:	723b      	strb	r3, [r7, #8]
      ahbcfg.b.dmaenable = 1;
 8002bd0:	7a3b      	ldrb	r3, [r7, #8]
 8002bd2:	f043 0320 	orr.w	r3, r3, #32
 8002bd6:	723b      	strb	r3, [r7, #8]
      USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GAHBCFG, ahbcfg.d32);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	68db      	ldr	r3, [r3, #12]
 8002bdc:	68ba      	ldr	r2, [r7, #8]
 8002bde:	609a      	str	r2, [r3, #8]
 8002be0:	e02f      	b.n	8002c42 <USB_OTG_CoreInit+0x106>
    }    
  }
  else /* FS interface (embedded Phy) */
  {
    
    usbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GUSBCFG);;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	68db      	ldr	r3, [r3, #12]
 8002be6:	68db      	ldr	r3, [r3, #12]
 8002be8:	613b      	str	r3, [r7, #16]
    usbcfg.b.physel  = 1; /* FS Interface */
 8002bea:	7c3b      	ldrb	r3, [r7, #16]
 8002bec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002bf0:	743b      	strb	r3, [r7, #16]
    USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GUSBCFG, usbcfg.d32);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	68db      	ldr	r3, [r3, #12]
 8002bf6:	693a      	ldr	r2, [r7, #16]
 8002bf8:	60da      	str	r2, [r3, #12]
    /* Reset after a PHY select and set Host mode */
    USB_OTG_CoreReset(pdev);
 8002bfa:	6878      	ldr	r0, [r7, #4]
 8002bfc:	f7ff fe34 	bl	8002868 <USB_OTG_CoreReset>
    /* Deactivate the power down*/
    gccfg.d32 = 0;
 8002c00:	2300      	movs	r3, #0
 8002c02:	60fb      	str	r3, [r7, #12]
    gccfg.b.pwdn = 1;
 8002c04:	7bbb      	ldrb	r3, [r7, #14]
 8002c06:	f043 0301 	orr.w	r3, r3, #1
 8002c0a:	73bb      	strb	r3, [r7, #14]
    
    gccfg.b.vbussensingA = 1 ;
 8002c0c:	7bbb      	ldrb	r3, [r7, #14]
 8002c0e:	f043 0304 	orr.w	r3, r3, #4
 8002c12:	73bb      	strb	r3, [r7, #14]
    gccfg.b.vbussensingB = 1 ;     
 8002c14:	7bbb      	ldrb	r3, [r7, #14]
 8002c16:	f043 0308 	orr.w	r3, r3, #8
 8002c1a:	73bb      	strb	r3, [r7, #14]
#ifndef VBUS_SENSING_ENABLED
    gccfg.b.disablevbussensing = 1; 
 8002c1c:	7bbb      	ldrb	r3, [r7, #14]
 8002c1e:	f043 0320 	orr.w	r3, r3, #32
 8002c22:	73bb      	strb	r3, [r7, #14]
#endif    
    
    if(pdev->cfg.Sof_output)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	7a5b      	ldrb	r3, [r3, #9]
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d003      	beq.n	8002c34 <USB_OTG_CoreInit+0xf8>
    {
      gccfg.b.sofouten = 1;  
 8002c2c:	7bbb      	ldrb	r3, [r7, #14]
 8002c2e:	f043 0310 	orr.w	r3, r3, #16
 8002c32:	73bb      	strb	r3, [r7, #14]
    }
    
    USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GCCFG, gccfg.d32);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	68db      	ldr	r3, [r3, #12]
 8002c38:	68fa      	ldr	r2, [r7, #12]
 8002c3a:	639a      	str	r2, [r3, #56]	; 0x38
    USB_OTG_BSP_mDelay(20);
 8002c3c:	2014      	movs	r0, #20
 8002c3e:	f7ff fdcf 	bl	80027e0 <USB_OTG_BSP_mDelay>
  }
  /* case the HS core is working in FS mode */
  if(pdev->cfg.dma_enable == 1)
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	78db      	ldrb	r3, [r3, #3]
 8002c46:	2b01      	cmp	r3, #1
 8002c48:	d110      	bne.n	8002c6c <USB_OTG_CoreInit+0x130>
  {
    
    ahbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GAHBCFG);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	68db      	ldr	r3, [r3, #12]
 8002c4e:	689b      	ldr	r3, [r3, #8]
 8002c50:	60bb      	str	r3, [r7, #8]
    ahbcfg.b.hburstlen = 5; /* 64 x 32-bits*/
 8002c52:	7a3b      	ldrb	r3, [r7, #8]
 8002c54:	2205      	movs	r2, #5
 8002c56:	f362 0344 	bfi	r3, r2, #1, #4
 8002c5a:	723b      	strb	r3, [r7, #8]
    ahbcfg.b.dmaenable = 1;
 8002c5c:	7a3b      	ldrb	r3, [r7, #8]
 8002c5e:	f043 0320 	orr.w	r3, r3, #32
 8002c62:	723b      	strb	r3, [r7, #8]
    USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GAHBCFG, ahbcfg.d32);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	68db      	ldr	r3, [r3, #12]
 8002c68:	68ba      	ldr	r2, [r7, #8]
 8002c6a:	609a      	str	r2, [r3, #8]
  usbcfg.b.hnpcap = 1;
  usbcfg.b.srpcap = 1;
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GUSBCFG, usbcfg.d32);
  USB_OTG_EnableCommonInt(pdev);
#endif
  return status;
 8002c6c:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c6e:	4618      	mov	r0, r3
 8002c70:	3718      	adds	r7, #24
 8002c72:	46bd      	mov	sp, r7
 8002c74:	bd80      	pop	{r7, pc}
 8002c76:	bf00      	nop

08002c78 <USB_OTG_EnableGlobalInt>:
*         Enables the controller's Global Int in the AHB Config reg
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_EnableGlobalInt(USB_OTG_CORE_HANDLE *pdev)
{
 8002c78:	b480      	push	{r7}
 8002c7a:	b085      	sub	sp, #20
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
  USB_OTG_STS status = USB_OTG_OK;
 8002c80:	2300      	movs	r3, #0
 8002c82:	73fb      	strb	r3, [r7, #15]
  USB_OTG_GAHBCFG_TypeDef  ahbcfg;
  
  ahbcfg.d32 = 0;
 8002c84:	2300      	movs	r3, #0
 8002c86:	60bb      	str	r3, [r7, #8]
  ahbcfg.b.glblintrmsk = 1; /* Enable interrupts */
 8002c88:	7a3b      	ldrb	r3, [r7, #8]
 8002c8a:	f043 0301 	orr.w	r3, r3, #1
 8002c8e:	723b      	strb	r3, [r7, #8]
  USB_OTG_MODIFY_REG32(&pdev->regs.GREGS->GAHBCFG, 0, ahbcfg.d32);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	68db      	ldr	r3, [r3, #12]
 8002c94:	687a      	ldr	r2, [r7, #4]
 8002c96:	68d2      	ldr	r2, [r2, #12]
 8002c98:	6891      	ldr	r1, [r2, #8]
 8002c9a:	68ba      	ldr	r2, [r7, #8]
 8002c9c:	430a      	orrs	r2, r1
 8002c9e:	609a      	str	r2, [r3, #8]
  return status;
 8002ca0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	3714      	adds	r7, #20
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cac:	4770      	bx	lr
 8002cae:	bf00      	nop

08002cb0 <USB_OTG_DisableGlobalInt>:
*         Enables the controller's Global Int in the AHB Config reg
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_DisableGlobalInt(USB_OTG_CORE_HANDLE *pdev)
{
 8002cb0:	b480      	push	{r7}
 8002cb2:	b085      	sub	sp, #20
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
  USB_OTG_STS status = USB_OTG_OK;
 8002cb8:	2300      	movs	r3, #0
 8002cba:	73fb      	strb	r3, [r7, #15]
  USB_OTG_GAHBCFG_TypeDef  ahbcfg;
  ahbcfg.d32 = 0;
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	60bb      	str	r3, [r7, #8]
  ahbcfg.b.glblintrmsk = 1; /* Enable interrupts */
 8002cc0:	7a3b      	ldrb	r3, [r7, #8]
 8002cc2:	f043 0301 	orr.w	r3, r3, #1
 8002cc6:	723b      	strb	r3, [r7, #8]
  USB_OTG_MODIFY_REG32(&pdev->regs.GREGS->GAHBCFG, ahbcfg.d32, 0);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	68db      	ldr	r3, [r3, #12]
 8002ccc:	687a      	ldr	r2, [r7, #4]
 8002cce:	68d2      	ldr	r2, [r2, #12]
 8002cd0:	6891      	ldr	r1, [r2, #8]
 8002cd2:	68ba      	ldr	r2, [r7, #8]
 8002cd4:	43d2      	mvns	r2, r2
 8002cd6:	400a      	ands	r2, r1
 8002cd8:	609a      	str	r2, [r3, #8]
  return status;
 8002cda:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cdc:	4618      	mov	r0, r3
 8002cde:	3714      	adds	r7, #20
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce6:	4770      	bx	lr

08002ce8 <USB_OTG_FlushTxFifo>:
* @param  pdev : Selected device
* @param  num : FO num
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_FlushTxFifo (USB_OTG_CORE_HANDLE *pdev , uint32_t num )
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b086      	sub	sp, #24
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
 8002cf0:	6039      	str	r1, [r7, #0]
  USB_OTG_STS status = USB_OTG_OK;
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	74fb      	strb	r3, [r7, #19]
  __IO USB_OTG_GRSTCTL_TypeDef  greset;
  
  uint32_t count = 0;
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	617b      	str	r3, [r7, #20]
  greset.d32 = 0;
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	60fb      	str	r3, [r7, #12]
  greset.b.txfflsh = 1;
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	f043 0320 	orr.w	r3, r3, #32
 8002d04:	60fb      	str	r3, [r7, #12]
  greset.b.txfnum  = num;
 8002d06:	683b      	ldr	r3, [r7, #0]
 8002d08:	b2db      	uxtb	r3, r3
 8002d0a:	f003 031f 	and.w	r3, r3, #31
 8002d0e:	b2da      	uxtb	r2, r3
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	f362 138a 	bfi	r3, r2, #6, #5
 8002d16:	60fb      	str	r3, [r7, #12]
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GRSTCTL, greset.d32 );
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	68db      	ldr	r3, [r3, #12]
 8002d1c:	68fa      	ldr	r2, [r7, #12]
 8002d1e:	611a      	str	r2, [r3, #16]
  do
  {
    greset.d32 = USB_OTG_READ_REG32( &pdev->regs.GREGS->GRSTCTL);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	68db      	ldr	r3, [r3, #12]
 8002d24:	691b      	ldr	r3, [r3, #16]
 8002d26:	60fb      	str	r3, [r7, #12]
    if (++count > 200000)
 8002d28:	697b      	ldr	r3, [r7, #20]
 8002d2a:	3301      	adds	r3, #1
 8002d2c:	617b      	str	r3, [r7, #20]
 8002d2e:	697b      	ldr	r3, [r7, #20]
 8002d30:	4a09      	ldr	r2, [pc, #36]	; (8002d58 <USB_OTG_FlushTxFifo+0x70>)
 8002d32:	4293      	cmp	r3, r2
 8002d34:	d806      	bhi.n	8002d44 <USB_OTG_FlushTxFifo+0x5c>
    {
      break;
    }
  }
  while (greset.b.txfflsh == 1);
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8002d3c:	b2db      	uxtb	r3, r3
 8002d3e:	2b01      	cmp	r3, #1
 8002d40:	d0ee      	beq.n	8002d20 <USB_OTG_FlushTxFifo+0x38>
 8002d42:	e000      	b.n	8002d46 <USB_OTG_FlushTxFifo+0x5e>
  do
  {
    greset.d32 = USB_OTG_READ_REG32( &pdev->regs.GREGS->GRSTCTL);
    if (++count > 200000)
    {
      break;
 8002d44:	bf00      	nop
    }
  }
  while (greset.b.txfflsh == 1);
  /* Wait for 3 PHY Clocks*/
  USB_OTG_BSP_uDelay(3);
 8002d46:	2003      	movs	r0, #3
 8002d48:	f7ff fd26 	bl	8002798 <USB_OTG_BSP_uDelay>
  return status;
 8002d4c:	7cfb      	ldrb	r3, [r7, #19]
}
 8002d4e:	4618      	mov	r0, r3
 8002d50:	3718      	adds	r7, #24
 8002d52:	46bd      	mov	sp, r7
 8002d54:	bd80      	pop	{r7, pc}
 8002d56:	bf00      	nop
 8002d58:	00030d40 	.word	0x00030d40

08002d5c <USB_OTG_FlushRxFifo>:
* @brief  USB_OTG_FlushRxFifo : Flush a Rx FIFO
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_FlushRxFifo( USB_OTG_CORE_HANDLE *pdev )
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b086      	sub	sp, #24
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
  USB_OTG_STS status = USB_OTG_OK;
 8002d64:	2300      	movs	r3, #0
 8002d66:	74fb      	strb	r3, [r7, #19]
  __IO USB_OTG_GRSTCTL_TypeDef  greset;
  uint32_t count = 0;
 8002d68:	2300      	movs	r3, #0
 8002d6a:	617b      	str	r3, [r7, #20]
  
  greset.d32 = 0;
 8002d6c:	2300      	movs	r3, #0
 8002d6e:	60fb      	str	r3, [r7, #12]
  greset.b.rxfflsh = 1;
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	f043 0310 	orr.w	r3, r3, #16
 8002d76:	60fb      	str	r3, [r7, #12]
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GRSTCTL, greset.d32 );
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	68db      	ldr	r3, [r3, #12]
 8002d7c:	68fa      	ldr	r2, [r7, #12]
 8002d7e:	611a      	str	r2, [r3, #16]
  do
  {
    greset.d32 = USB_OTG_READ_REG32( &pdev->regs.GREGS->GRSTCTL);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	68db      	ldr	r3, [r3, #12]
 8002d84:	691b      	ldr	r3, [r3, #16]
 8002d86:	60fb      	str	r3, [r7, #12]
    if (++count > 200000)
 8002d88:	697b      	ldr	r3, [r7, #20]
 8002d8a:	3301      	adds	r3, #1
 8002d8c:	617b      	str	r3, [r7, #20]
 8002d8e:	697b      	ldr	r3, [r7, #20]
 8002d90:	4a09      	ldr	r2, [pc, #36]	; (8002db8 <USB_OTG_FlushRxFifo+0x5c>)
 8002d92:	4293      	cmp	r3, r2
 8002d94:	d806      	bhi.n	8002da4 <USB_OTG_FlushRxFifo+0x48>
    {
      break;
    }
  }
  while (greset.b.rxfflsh == 1);
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8002d9c:	b2db      	uxtb	r3, r3
 8002d9e:	2b01      	cmp	r3, #1
 8002da0:	d0ee      	beq.n	8002d80 <USB_OTG_FlushRxFifo+0x24>
 8002da2:	e000      	b.n	8002da6 <USB_OTG_FlushRxFifo+0x4a>
  do
  {
    greset.d32 = USB_OTG_READ_REG32( &pdev->regs.GREGS->GRSTCTL);
    if (++count > 200000)
    {
      break;
 8002da4:	bf00      	nop
    }
  }
  while (greset.b.rxfflsh == 1);
  /* Wait for 3 PHY Clocks*/
  USB_OTG_BSP_uDelay(3);
 8002da6:	2003      	movs	r0, #3
 8002da8:	f7ff fcf6 	bl	8002798 <USB_OTG_BSP_uDelay>
  return status;
 8002dac:	7cfb      	ldrb	r3, [r7, #19]
}
 8002dae:	4618      	mov	r0, r3
 8002db0:	3718      	adds	r7, #24
 8002db2:	46bd      	mov	sp, r7
 8002db4:	bd80      	pop	{r7, pc}
 8002db6:	bf00      	nop
 8002db8:	00030d40 	.word	0x00030d40

08002dbc <USB_OTG_SetCurrentMode>:
* @param  pdev : Selected device
* @param  mode :  (Host/device)
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_SetCurrentMode(USB_OTG_CORE_HANDLE *pdev , uint8_t mode)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	b084      	sub	sp, #16
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
 8002dc4:	460b      	mov	r3, r1
 8002dc6:	70fb      	strb	r3, [r7, #3]
  USB_OTG_STS status = USB_OTG_OK;
 8002dc8:	2300      	movs	r3, #0
 8002dca:	73fb      	strb	r3, [r7, #15]
  USB_OTG_GUSBCFG_TypeDef  usbcfg;
  
  usbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GUSBCFG);
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	68db      	ldr	r3, [r3, #12]
 8002dd0:	68db      	ldr	r3, [r3, #12]
 8002dd2:	60bb      	str	r3, [r7, #8]
  
  usbcfg.b.force_host = 0;
 8002dd4:	7afb      	ldrb	r3, [r7, #11]
 8002dd6:	f36f 1345 	bfc	r3, #5, #1
 8002dda:	72fb      	strb	r3, [r7, #11]
  usbcfg.b.force_dev = 0;
 8002ddc:	7afb      	ldrb	r3, [r7, #11]
 8002dde:	f36f 1386 	bfc	r3, #6, #1
 8002de2:	72fb      	strb	r3, [r7, #11]
  
  if ( mode == HOST_MODE)
 8002de4:	78fb      	ldrb	r3, [r7, #3]
 8002de6:	2b01      	cmp	r3, #1
 8002de8:	d104      	bne.n	8002df4 <USB_OTG_SetCurrentMode+0x38>
  {
    usbcfg.b.force_host = 1;
 8002dea:	7afb      	ldrb	r3, [r7, #11]
 8002dec:	f043 0320 	orr.w	r3, r3, #32
 8002df0:	72fb      	strb	r3, [r7, #11]
 8002df2:	e006      	b.n	8002e02 <USB_OTG_SetCurrentMode+0x46>
  }
  else if ( mode == DEVICE_MODE)
 8002df4:	78fb      	ldrb	r3, [r7, #3]
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d103      	bne.n	8002e02 <USB_OTG_SetCurrentMode+0x46>
  {
    usbcfg.b.force_dev = 1;
 8002dfa:	7afb      	ldrb	r3, [r7, #11]
 8002dfc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002e00:	72fb      	strb	r3, [r7, #11]
  }
  
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GUSBCFG, usbcfg.d32);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	68db      	ldr	r3, [r3, #12]
 8002e06:	68ba      	ldr	r2, [r7, #8]
 8002e08:	60da      	str	r2, [r3, #12]
  USB_OTG_BSP_mDelay(50);
 8002e0a:	2032      	movs	r0, #50	; 0x32
 8002e0c:	f7ff fce8 	bl	80027e0 <USB_OTG_BSP_mDelay>
  return status;
 8002e10:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e12:	4618      	mov	r0, r3
 8002e14:	3710      	adds	r7, #16
 8002e16:	46bd      	mov	sp, r7
 8002e18:	bd80      	pop	{r7, pc}
 8002e1a:	bf00      	nop

08002e1c <USB_OTG_GetMode>:
* @brief  USB_OTG_GetMode : Get current mode
* @param  pdev : Selected device
* @retval current mode
*/
uint32_t USB_OTG_GetMode(USB_OTG_CORE_HANDLE *pdev)
{
 8002e1c:	b480      	push	{r7}
 8002e1e:	b083      	sub	sp, #12
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
  return (USB_OTG_READ_REG32(&pdev->regs.GREGS->GINTSTS ) & 0x1);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	68db      	ldr	r3, [r3, #12]
 8002e28:	695b      	ldr	r3, [r3, #20]
 8002e2a:	f003 0301 	and.w	r3, r3, #1
}
 8002e2e:	4618      	mov	r0, r3
 8002e30:	370c      	adds	r7, #12
 8002e32:	46bd      	mov	sp, r7
 8002e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e38:	4770      	bx	lr
 8002e3a:	bf00      	nop

08002e3c <USB_OTG_IsDeviceMode>:
* @brief  USB_OTG_IsDeviceMode : Check if it is device mode
* @param  pdev : Selected device
* @retval num_in_ep
*/
uint8_t USB_OTG_IsDeviceMode(USB_OTG_CORE_HANDLE *pdev)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b082      	sub	sp, #8
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
  return (USB_OTG_GetMode(pdev) != HOST_MODE);
 8002e44:	6878      	ldr	r0, [r7, #4]
 8002e46:	f7ff ffe9 	bl	8002e1c <USB_OTG_GetMode>
 8002e4a:	4603      	mov	r3, r0
 8002e4c:	2b01      	cmp	r3, #1
 8002e4e:	bf14      	ite	ne
 8002e50:	2301      	movne	r3, #1
 8002e52:	2300      	moveq	r3, #0
 8002e54:	b2db      	uxtb	r3, r3
}
 8002e56:	4618      	mov	r0, r3
 8002e58:	3708      	adds	r7, #8
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	bd80      	pop	{r7, pc}
 8002e5e:	bf00      	nop

08002e60 <USB_OTG_ReadCoreItr>:
* @brief  USB_OTG_ReadCoreItr : returns the Core Interrupt register
* @param  pdev : Selected device
* @retval Status
*/
uint32_t USB_OTG_ReadCoreItr(USB_OTG_CORE_HANDLE *pdev)
{
 8002e60:	b480      	push	{r7}
 8002e62:	b085      	sub	sp, #20
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
  uint32_t v = 0;
 8002e68:	2300      	movs	r3, #0
 8002e6a:	60fb      	str	r3, [r7, #12]
  v = USB_OTG_READ_REG32(&pdev->regs.GREGS->GINTSTS);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	68db      	ldr	r3, [r3, #12]
 8002e70:	695b      	ldr	r3, [r3, #20]
 8002e72:	60fb      	str	r3, [r7, #12]
  v &= USB_OTG_READ_REG32(&pdev->regs.GREGS->GINTMSK);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	68db      	ldr	r3, [r3, #12]
 8002e78:	699b      	ldr	r3, [r3, #24]
 8002e7a:	68fa      	ldr	r2, [r7, #12]
 8002e7c:	4013      	ands	r3, r2
 8002e7e:	60fb      	str	r3, [r7, #12]
  return v;
 8002e80:	68fb      	ldr	r3, [r7, #12]
}
 8002e82:	4618      	mov	r0, r3
 8002e84:	3714      	adds	r7, #20
 8002e86:	46bd      	mov	sp, r7
 8002e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8c:	4770      	bx	lr
 8002e8e:	bf00      	nop

08002e90 <USB_OTG_InitDevSpeed>:
*         depending the PHY type and the enumeration speed of the device.
* @param  pdev : Selected device
* @retval : None
*/
void USB_OTG_InitDevSpeed(USB_OTG_CORE_HANDLE *pdev , uint8_t speed)
{
 8002e90:	b480      	push	{r7}
 8002e92:	b085      	sub	sp, #20
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
 8002e98:	460b      	mov	r3, r1
 8002e9a:	70fb      	strb	r3, [r7, #3]
  USB_OTG_DCFG_TypeDef   dcfg;
  
  dcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DCFG);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	691b      	ldr	r3, [r3, #16]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	60fb      	str	r3, [r7, #12]
  dcfg.b.devspd = speed;
 8002ea4:	78fb      	ldrb	r3, [r7, #3]
 8002ea6:	f003 0303 	and.w	r3, r3, #3
 8002eaa:	b2da      	uxtb	r2, r3
 8002eac:	7b3b      	ldrb	r3, [r7, #12]
 8002eae:	f362 0301 	bfi	r3, r2, #0, #2
 8002eb2:	733b      	strb	r3, [r7, #12]
  USB_OTG_WRITE_REG32(&pdev->regs.DREGS->DCFG, dcfg.d32);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	691b      	ldr	r3, [r3, #16]
 8002eb8:	68fa      	ldr	r2, [r7, #12]
 8002eba:	601a      	str	r2, [r3, #0]
}
 8002ebc:	bf00      	nop
 8002ebe:	3714      	adds	r7, #20
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec6:	4770      	bx	lr

08002ec8 <USB_OTG_CoreInitDev>:
*         for device mode
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_CoreInitDev (USB_OTG_CORE_HANDLE *pdev)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b08c      	sub	sp, #48	; 0x30
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
  USB_OTG_STS             status       = USB_OTG_OK;
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  USB_OTG_FSIZ_TypeDef    nptxfifosize;
  USB_OTG_FSIZ_TypeDef    txfifosize;
  USB_OTG_DIEPMSK_TypeDef msk;
  USB_OTG_DTHRCTL_TypeDef dthrctl;  
  
  depctl.d32 = 0;
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	627b      	str	r3, [r7, #36]	; 0x24
  dcfg.d32 = 0;
 8002eda:	2300      	movs	r3, #0
 8002edc:	623b      	str	r3, [r7, #32]
  nptxfifosize.d32 = 0;
 8002ede:	2300      	movs	r3, #0
 8002ee0:	61fb      	str	r3, [r7, #28]
  txfifosize.d32 = 0;
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	61bb      	str	r3, [r7, #24]
  msk.d32 = 0;
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	617b      	str	r3, [r7, #20]
  
  /* Restart the Phy Clock */
  USB_OTG_WRITE_REG32(pdev->regs.PCGCCTL, 0);
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	601a      	str	r2, [r3, #0]
  /* Device configuration register */
  dcfg.d32 = USB_OTG_READ_REG32( &pdev->regs.DREGS->DCFG);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	691b      	ldr	r3, [r3, #16]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	623b      	str	r3, [r7, #32]
  dcfg.b.perfrint = DCFG_FRAME_INTERVAL_80;
 8002efc:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8002f00:	f36f 03c4 	bfc	r3, #3, #2
 8002f04:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DCFG, dcfg.d32 );
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	691b      	ldr	r3, [r3, #16]
 8002f0c:	6a3a      	ldr	r2, [r7, #32]
 8002f0e:	601a      	str	r2, [r3, #0]
  
#ifdef USB_OTG_FS_CORE
  if(pdev->cfg.coreID == USB_OTG_FS_CORE_ID  )
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	7adb      	ldrb	r3, [r3, #11]
 8002f14:	2b01      	cmp	r3, #1
 8002f16:	d133      	bne.n	8002f80 <USB_OTG_CoreInitDev+0xb8>
  {  
    
    /* Set Full speed phy */
    USB_OTG_InitDevSpeed (pdev , USB_OTG_SPEED_PARAM_FULL);
 8002f18:	2103      	movs	r1, #3
 8002f1a:	6878      	ldr	r0, [r7, #4]
 8002f1c:	f7ff ffb8 	bl	8002e90 <USB_OTG_InitDevSpeed>
    
    /* set Rx FIFO size */
    USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GRXFSIZ, RX_FIFO_FS_SIZE);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	68db      	ldr	r3, [r3, #12]
 8002f24:	2280      	movs	r2, #128	; 0x80
 8002f26:	625a      	str	r2, [r3, #36]	; 0x24
    
    /* EP0 TX*/
    nptxfifosize.b.depth     = TX0_FIFO_FS_SIZE;
 8002f28:	2320      	movs	r3, #32
 8002f2a:	83fb      	strh	r3, [r7, #30]
    nptxfifosize.b.startaddr = RX_FIFO_FS_SIZE;
 8002f2c:	2380      	movs	r3, #128	; 0x80
 8002f2e:	83bb      	strh	r3, [r7, #28]
    USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF0_HNPTXFSIZ, nptxfifosize.d32 );
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	68db      	ldr	r3, [r3, #12]
 8002f34:	69fa      	ldr	r2, [r7, #28]
 8002f36:	629a      	str	r2, [r3, #40]	; 0x28
    
    
    /* EP1 TX*/
    txfifosize.b.startaddr = nptxfifosize.b.startaddr + nptxfifosize.b.depth;
 8002f38:	8bba      	ldrh	r2, [r7, #28]
 8002f3a:	8bfb      	ldrh	r3, [r7, #30]
 8002f3c:	4413      	add	r3, r2
 8002f3e:	b29b      	uxth	r3, r3
 8002f40:	833b      	strh	r3, [r7, #24]
    txfifosize.b.depth = TX1_FIFO_FS_SIZE;
 8002f42:	2380      	movs	r3, #128	; 0x80
 8002f44:	837b      	strh	r3, [r7, #26]
    USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[0], txfifosize.d32 );
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	68db      	ldr	r3, [r3, #12]
 8002f4a:	69ba      	ldr	r2, [r7, #24]
 8002f4c:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    
    
    /* EP2 TX*/
    txfifosize.b.startaddr += txfifosize.b.depth;
 8002f50:	8b3a      	ldrh	r2, [r7, #24]
 8002f52:	8b7b      	ldrh	r3, [r7, #26]
 8002f54:	4413      	add	r3, r2
 8002f56:	b29b      	uxth	r3, r3
 8002f58:	833b      	strh	r3, [r7, #24]
    txfifosize.b.depth = TX2_FIFO_FS_SIZE;
 8002f5a:	2320      	movs	r3, #32
 8002f5c:	837b      	strh	r3, [r7, #26]
    USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[1], txfifosize.d32 );
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	68db      	ldr	r3, [r3, #12]
 8002f62:	69ba      	ldr	r2, [r7, #24]
 8002f64:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
    
    
    /* EP3 TX*/  
    txfifosize.b.startaddr += txfifosize.b.depth;
 8002f68:	8b3a      	ldrh	r2, [r7, #24]
 8002f6a:	8b7b      	ldrh	r3, [r7, #26]
 8002f6c:	4413      	add	r3, r2
 8002f6e:	b29b      	uxth	r3, r3
 8002f70:	833b      	strh	r3, [r7, #24]
    txfifosize.b.depth = TX3_FIFO_FS_SIZE;
 8002f72:	2300      	movs	r3, #0
 8002f74:	837b      	strh	r3, [r7, #26]
    USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[2], txfifosize.d32 );
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	68db      	ldr	r3, [r3, #12]
 8002f7a:	69ba      	ldr	r2, [r7, #24]
 8002f7c:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
    txfifosize.b.depth = TX5_FIFO_HS_SIZE;
    USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[4], txfifosize.d32 );
  }
#endif  
  /* Flush the FIFOs */
  USB_OTG_FlushTxFifo(pdev , 0x10); /* all Tx FIFOs */
 8002f80:	2110      	movs	r1, #16
 8002f82:	6878      	ldr	r0, [r7, #4]
 8002f84:	f7ff feb0 	bl	8002ce8 <USB_OTG_FlushTxFifo>
  USB_OTG_FlushRxFifo(pdev);
 8002f88:	6878      	ldr	r0, [r7, #4]
 8002f8a:	f7ff fee7 	bl	8002d5c <USB_OTG_FlushRxFifo>
  /* Clear all pending Device Interrupts */
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DIEPMSK, 0 );
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	691b      	ldr	r3, [r3, #16]
 8002f92:	2200      	movs	r2, #0
 8002f94:	611a      	str	r2, [r3, #16]
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DOEPMSK, 0 );
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	691b      	ldr	r3, [r3, #16]
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	615a      	str	r2, [r3, #20]
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINT, 0xFFFFFFFF );
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	691b      	ldr	r3, [r3, #16]
 8002fa2:	f04f 32ff 	mov.w	r2, #4294967295
 8002fa6:	619a      	str	r2, [r3, #24]
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINTMSK, 0 );
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	691b      	ldr	r3, [r3, #16]
 8002fac:	2200      	movs	r2, #0
 8002fae:	61da      	str	r2, [r3, #28]
  
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002fb4:	e03a      	b.n	800302c <USB_OTG_CoreInitDev+0x164>
  {
    depctl.d32 = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[i]->DIEPCTL);
 8002fb6:	687a      	ldr	r2, [r7, #4]
 8002fb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002fba:	3304      	adds	r3, #4
 8002fbc:	009b      	lsls	r3, r3, #2
 8002fbe:	4413      	add	r3, r2
 8002fc0:	689b      	ldr	r3, [r3, #8]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	627b      	str	r3, [r7, #36]	; 0x24
    if (depctl.b.epena)
 8002fc6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002fca:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8002fce:	b2db      	uxtb	r3, r3
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d00e      	beq.n	8002ff2 <USB_OTG_CoreInitDev+0x12a>
    {
      depctl.d32 = 0;
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	627b      	str	r3, [r7, #36]	; 0x24
      depctl.b.epdis = 1;
 8002fd8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002fdc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002fe0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      depctl.b.snak = 1;
 8002fe4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002fe8:	f043 0308 	orr.w	r3, r3, #8
 8002fec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8002ff0:	e001      	b.n	8002ff6 <USB_OTG_CoreInitDev+0x12e>
    }
    else
    {
      depctl.d32 = 0;
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	627b      	str	r3, [r7, #36]	; 0x24
    }
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPCTL, depctl.d32);
 8002ff6:	687a      	ldr	r2, [r7, #4]
 8002ff8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ffa:	3304      	adds	r3, #4
 8002ffc:	009b      	lsls	r3, r3, #2
 8002ffe:	4413      	add	r3, r2
 8003000:	689b      	ldr	r3, [r3, #8]
 8003002:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003004:	601a      	str	r2, [r3, #0]
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPTSIZ, 0);
 8003006:	687a      	ldr	r2, [r7, #4]
 8003008:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800300a:	3304      	adds	r3, #4
 800300c:	009b      	lsls	r3, r3, #2
 800300e:	4413      	add	r3, r2
 8003010:	689b      	ldr	r3, [r3, #8]
 8003012:	2200      	movs	r2, #0
 8003014:	611a      	str	r2, [r3, #16]
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
 8003016:	687a      	ldr	r2, [r7, #4]
 8003018:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800301a:	3304      	adds	r3, #4
 800301c:	009b      	lsls	r3, r3, #2
 800301e:	4413      	add	r3, r2
 8003020:	689b      	ldr	r3, [r3, #8]
 8003022:	22ff      	movs	r2, #255	; 0xff
 8003024:	609a      	str	r2, [r3, #8]
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DIEPMSK, 0 );
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DOEPMSK, 0 );
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINT, 0xFFFFFFFF );
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINTMSK, 0 );
  
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 8003026:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003028:	3301      	adds	r3, #1
 800302a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	785b      	ldrb	r3, [r3, #1]
 8003030:	461a      	mov	r2, r3
 8003032:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003034:	429a      	cmp	r2, r3
 8003036:	d8be      	bhi.n	8002fb6 <USB_OTG_CoreInitDev+0xee>
    }
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPCTL, depctl.d32);
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPTSIZ, 0);
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
  }
  for (i = 0; i <  pdev->cfg.dev_endpoints; i++)
 8003038:	2300      	movs	r3, #0
 800303a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800303c:	e035      	b.n	80030aa <USB_OTG_CoreInitDev+0x1e2>
  {
    USB_OTG_DEPCTL_TypeDef  depctl;
    depctl.d32 = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[i]->DOEPCTL);
 800303e:	687a      	ldr	r2, [r7, #4]
 8003040:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003042:	3314      	adds	r3, #20
 8003044:	009b      	lsls	r3, r3, #2
 8003046:	4413      	add	r3, r2
 8003048:	685b      	ldr	r3, [r3, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	60fb      	str	r3, [r7, #12]
    if (depctl.b.epena)
 800304e:	7bfb      	ldrb	r3, [r7, #15]
 8003050:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8003054:	b2db      	uxtb	r3, r3
 8003056:	2b00      	cmp	r3, #0
 8003058:	d00a      	beq.n	8003070 <USB_OTG_CoreInitDev+0x1a8>
    {
      depctl.d32 = 0;
 800305a:	2300      	movs	r3, #0
 800305c:	60fb      	str	r3, [r7, #12]
      depctl.b.epdis = 1;
 800305e:	7bfb      	ldrb	r3, [r7, #15]
 8003060:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003064:	73fb      	strb	r3, [r7, #15]
      depctl.b.snak = 1;
 8003066:	7bfb      	ldrb	r3, [r7, #15]
 8003068:	f043 0308 	orr.w	r3, r3, #8
 800306c:	73fb      	strb	r3, [r7, #15]
 800306e:	e001      	b.n	8003074 <USB_OTG_CoreInitDev+0x1ac>
    }
    else
    {
      depctl.d32 = 0;
 8003070:	2300      	movs	r3, #0
 8003072:	60fb      	str	r3, [r7, #12]
    }
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPCTL, depctl.d32);
 8003074:	687a      	ldr	r2, [r7, #4]
 8003076:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003078:	3314      	adds	r3, #20
 800307a:	009b      	lsls	r3, r3, #2
 800307c:	4413      	add	r3, r2
 800307e:	685b      	ldr	r3, [r3, #4]
 8003080:	68fa      	ldr	r2, [r7, #12]
 8003082:	601a      	str	r2, [r3, #0]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPTSIZ, 0);
 8003084:	687a      	ldr	r2, [r7, #4]
 8003086:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003088:	3314      	adds	r3, #20
 800308a:	009b      	lsls	r3, r3, #2
 800308c:	4413      	add	r3, r2
 800308e:	685b      	ldr	r3, [r3, #4]
 8003090:	2200      	movs	r2, #0
 8003092:	611a      	str	r2, [r3, #16]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 8003094:	687a      	ldr	r2, [r7, #4]
 8003096:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003098:	3314      	adds	r3, #20
 800309a:	009b      	lsls	r3, r3, #2
 800309c:	4413      	add	r3, r2
 800309e:	685b      	ldr	r3, [r3, #4]
 80030a0:	22ff      	movs	r2, #255	; 0xff
 80030a2:	609a      	str	r2, [r3, #8]
    }
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPCTL, depctl.d32);
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPTSIZ, 0);
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
  }
  for (i = 0; i <  pdev->cfg.dev_endpoints; i++)
 80030a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030a6:	3301      	adds	r3, #1
 80030a8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	785b      	ldrb	r3, [r3, #1]
 80030ae:	461a      	mov	r2, r3
 80030b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030b2:	429a      	cmp	r2, r3
 80030b4:	d8c3      	bhi.n	800303e <USB_OTG_CoreInitDev+0x176>
    }
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPCTL, depctl.d32);
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPTSIZ, 0);
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
  }
  msk.d32 = 0;
 80030b6:	2300      	movs	r3, #0
 80030b8:	617b      	str	r3, [r7, #20]
  msk.b.txfifoundrn = 1;
 80030ba:	7d7b      	ldrb	r3, [r7, #21]
 80030bc:	f043 0301 	orr.w	r3, r3, #1
 80030c0:	757b      	strb	r3, [r7, #21]
  USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPMSK, msk.d32, msk.d32);
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	691b      	ldr	r3, [r3, #16]
 80030c6:	687a      	ldr	r2, [r7, #4]
 80030c8:	6912      	ldr	r2, [r2, #16]
 80030ca:	6911      	ldr	r1, [r2, #16]
 80030cc:	697a      	ldr	r2, [r7, #20]
 80030ce:	43d2      	mvns	r2, r2
 80030d0:	4011      	ands	r1, r2
 80030d2:	697a      	ldr	r2, [r7, #20]
 80030d4:	430a      	orrs	r2, r1
 80030d6:	611a      	str	r2, [r3, #16]
  
  if (pdev->cfg.dma_enable == 1)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	78db      	ldrb	r3, [r3, #3]
 80030dc:	2b01      	cmp	r3, #1
 80030de:	d11b      	bne.n	8003118 <USB_OTG_CoreInitDev+0x250>
  {
    dthrctl.d32 = 0;
 80030e0:	2300      	movs	r3, #0
 80030e2:	613b      	str	r3, [r7, #16]
    dthrctl.b.non_iso_thr_en = 1;
 80030e4:	7c3b      	ldrb	r3, [r7, #16]
 80030e6:	f043 0301 	orr.w	r3, r3, #1
 80030ea:	743b      	strb	r3, [r7, #16]
    dthrctl.b.iso_thr_en = 1;
 80030ec:	7c3b      	ldrb	r3, [r7, #16]
 80030ee:	f043 0302 	orr.w	r3, r3, #2
 80030f2:	743b      	strb	r3, [r7, #16]
    dthrctl.b.tx_thr_len = 64;
 80030f4:	8a3b      	ldrh	r3, [r7, #16]
 80030f6:	2240      	movs	r2, #64	; 0x40
 80030f8:	f362 038a 	bfi	r3, r2, #2, #9
 80030fc:	823b      	strh	r3, [r7, #16]
    dthrctl.b.rx_thr_en = 1;
 80030fe:	7cbb      	ldrb	r3, [r7, #18]
 8003100:	f043 0301 	orr.w	r3, r3, #1
 8003104:	74bb      	strb	r3, [r7, #18]
    dthrctl.b.rx_thr_len = 64;
 8003106:	8a7b      	ldrh	r3, [r7, #18]
 8003108:	2240      	movs	r2, #64	; 0x40
 800310a:	f362 0349 	bfi	r3, r2, #1, #9
 800310e:	827b      	strh	r3, [r7, #18]
    USB_OTG_WRITE_REG32(&pdev->regs.DREGS->DTHRCTL, dthrctl.d32);  
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	691b      	ldr	r3, [r3, #16]
 8003114:	693a      	ldr	r2, [r7, #16]
 8003116:	631a      	str	r2, [r3, #48]	; 0x30
  }
  USB_OTG_EnableDevInt(pdev);
 8003118:	6878      	ldr	r0, [r7, #4]
 800311a:	f000 f807 	bl	800312c <USB_OTG_EnableDevInt>
  return status;
 800311e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8003122:	4618      	mov	r0, r3
 8003124:	3730      	adds	r7, #48	; 0x30
 8003126:	46bd      	mov	sp, r7
 8003128:	bd80      	pop	{r7, pc}
 800312a:	bf00      	nop

0800312c <USB_OTG_EnableDevInt>:
* @brief  USB_OTG_EnableDevInt : Enables the Device mode interrupts
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_EnableDevInt(USB_OTG_CORE_HANDLE *pdev)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b084      	sub	sp, #16
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
  USB_OTG_STS status = USB_OTG_OK;
 8003134:	2300      	movs	r3, #0
 8003136:	73fb      	strb	r3, [r7, #15]
  USB_OTG_GINTMSK_TypeDef  intmsk;
  
  intmsk.d32 = 0;
 8003138:	2300      	movs	r3, #0
 800313a:	60bb      	str	r3, [r7, #8]
  
  /* Disable all interrupts. */
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTMSK, 0);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	68db      	ldr	r3, [r3, #12]
 8003140:	2200      	movs	r2, #0
 8003142:	619a      	str	r2, [r3, #24]
  /* Clear any pending interrupts */
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTSTS, 0xBFFFFFFF);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	68db      	ldr	r3, [r3, #12]
 8003148:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800314c:	615a      	str	r2, [r3, #20]
  /* Enable the common interrupts */
  USB_OTG_EnableCommonInt(pdev);
 800314e:	6878      	ldr	r0, [r7, #4]
 8003150:	f7ff fb68 	bl	8002824 <USB_OTG_EnableCommonInt>
  
  if (pdev->cfg.dma_enable == 0)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	78db      	ldrb	r3, [r3, #3]
 8003158:	2b00      	cmp	r3, #0
 800315a:	d103      	bne.n	8003164 <USB_OTG_EnableDevInt+0x38>
  {
    intmsk.b.rxstsqlvl = 1;
 800315c:	7a3b      	ldrb	r3, [r7, #8]
 800315e:	f043 0310 	orr.w	r3, r3, #16
 8003162:	723b      	strb	r3, [r7, #8]
  }
  
  /* Enable interrupts matching to the Device mode ONLY */
  intmsk.b.usbsuspend = 1;
 8003164:	7a7b      	ldrb	r3, [r7, #9]
 8003166:	f043 0308 	orr.w	r3, r3, #8
 800316a:	727b      	strb	r3, [r7, #9]
  intmsk.b.usbreset   = 1;
 800316c:	7a7b      	ldrb	r3, [r7, #9]
 800316e:	f043 0310 	orr.w	r3, r3, #16
 8003172:	727b      	strb	r3, [r7, #9]
  intmsk.b.enumdone   = 1;
 8003174:	7a7b      	ldrb	r3, [r7, #9]
 8003176:	f043 0320 	orr.w	r3, r3, #32
 800317a:	727b      	strb	r3, [r7, #9]
  intmsk.b.inepintr   = 1;
 800317c:	7abb      	ldrb	r3, [r7, #10]
 800317e:	f043 0304 	orr.w	r3, r3, #4
 8003182:	72bb      	strb	r3, [r7, #10]
  intmsk.b.outepintr  = 1;
 8003184:	7abb      	ldrb	r3, [r7, #10]
 8003186:	f043 0308 	orr.w	r3, r3, #8
 800318a:	72bb      	strb	r3, [r7, #10]
  intmsk.b.sofintr    = 1; 
 800318c:	7a3b      	ldrb	r3, [r7, #8]
 800318e:	f043 0308 	orr.w	r3, r3, #8
 8003192:	723b      	strb	r3, [r7, #8]
  
  intmsk.b.incomplisoin    = 1; 
 8003194:	7abb      	ldrb	r3, [r7, #10]
 8003196:	f043 0310 	orr.w	r3, r3, #16
 800319a:	72bb      	strb	r3, [r7, #10]
  intmsk.b.incomplisoout    = 1;   
 800319c:	7abb      	ldrb	r3, [r7, #10]
 800319e:	f043 0320 	orr.w	r3, r3, #32
 80031a2:	72bb      	strb	r3, [r7, #10]
#ifdef VBUS_SENSING_ENABLED
  intmsk.b.sessreqintr    = 1; 
  intmsk.b.otgintr    = 1;    
#endif  
  USB_OTG_MODIFY_REG32( &pdev->regs.GREGS->GINTMSK, intmsk.d32, intmsk.d32);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	68db      	ldr	r3, [r3, #12]
 80031a8:	687a      	ldr	r2, [r7, #4]
 80031aa:	68d2      	ldr	r2, [r2, #12]
 80031ac:	6991      	ldr	r1, [r2, #24]
 80031ae:	68ba      	ldr	r2, [r7, #8]
 80031b0:	43d2      	mvns	r2, r2
 80031b2:	4011      	ands	r1, r2
 80031b4:	68ba      	ldr	r2, [r7, #8]
 80031b6:	430a      	orrs	r2, r1
 80031b8:	619a      	str	r2, [r3, #24]
  return status;
 80031ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80031bc:	4618      	mov	r0, r3
 80031be:	3710      	adds	r7, #16
 80031c0:	46bd      	mov	sp, r7
 80031c2:	bd80      	pop	{r7, pc}

080031c4 <USB_OTG_GetDeviceSpeed>:
*         Get the device speed from the device status register
* @param  None
* @retval status
*/
enum USB_OTG_SPEED USB_OTG_GetDeviceSpeed (USB_OTG_CORE_HANDLE *pdev)
{
 80031c4:	b480      	push	{r7}
 80031c6:	b085      	sub	sp, #20
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]
  USB_OTG_DSTS_TypeDef  dsts;
  enum USB_OTG_SPEED speed = USB_SPEED_UNKNOWN;
 80031cc:	2300      	movs	r3, #0
 80031ce:	73fb      	strb	r3, [r7, #15]
  
  
  dsts.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DSTS);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	691b      	ldr	r3, [r3, #16]
 80031d4:	689b      	ldr	r3, [r3, #8]
 80031d6:	60bb      	str	r3, [r7, #8]
  
  switch (dsts.b.enumspd)
 80031d8:	7a3b      	ldrb	r3, [r7, #8]
 80031da:	f3c3 0341 	ubfx	r3, r3, #1, #2
 80031de:	b2db      	uxtb	r3, r3
 80031e0:	2b02      	cmp	r3, #2
 80031e2:	d009      	beq.n	80031f8 <USB_OTG_GetDeviceSpeed+0x34>
 80031e4:	2b03      	cmp	r3, #3
 80031e6:	d004      	beq.n	80031f2 <USB_OTG_GetDeviceSpeed+0x2e>
 80031e8:	2b01      	cmp	r3, #1
 80031ea:	d002      	beq.n	80031f2 <USB_OTG_GetDeviceSpeed+0x2e>
  {
  case DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ:
    speed = USB_SPEED_HIGH;
 80031ec:	2303      	movs	r3, #3
 80031ee:	73fb      	strb	r3, [r7, #15]
    break;
 80031f0:	e005      	b.n	80031fe <USB_OTG_GetDeviceSpeed+0x3a>
  case DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ:
  case DSTS_ENUMSPD_FS_PHY_48MHZ:
    speed = USB_SPEED_FULL;
 80031f2:	2302      	movs	r3, #2
 80031f4:	73fb      	strb	r3, [r7, #15]
    break;
 80031f6:	e002      	b.n	80031fe <USB_OTG_GetDeviceSpeed+0x3a>
    
  case DSTS_ENUMSPD_LS_PHY_6MHZ:
    speed = USB_SPEED_LOW;
 80031f8:	2301      	movs	r3, #1
 80031fa:	73fb      	strb	r3, [r7, #15]
    break;
 80031fc:	bf00      	nop
  }
  
  return speed;
 80031fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8003200:	4618      	mov	r0, r3
 8003202:	3714      	adds	r7, #20
 8003204:	46bd      	mov	sp, r7
 8003206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320a:	4770      	bx	lr

0800320c <USB_OTG_EP0Activate>:
*   for transmitting packets
* @param  None
* @retval USB_OTG_STS : status
*/
USB_OTG_STS  USB_OTG_EP0Activate(USB_OTG_CORE_HANDLE *pdev)
{
 800320c:	b480      	push	{r7}
 800320e:	b087      	sub	sp, #28
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
  USB_OTG_STS             status = USB_OTG_OK;
 8003214:	2300      	movs	r3, #0
 8003216:	75fb      	strb	r3, [r7, #23]
  USB_OTG_DSTS_TypeDef    dsts;
  USB_OTG_DEPCTL_TypeDef  diepctl;
  USB_OTG_DCTL_TypeDef    dctl;
  
  dctl.d32 = 0;
 8003218:	2300      	movs	r3, #0
 800321a:	60bb      	str	r3, [r7, #8]
  /* Read the Device Status and Endpoint 0 Control registers */
  dsts.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DSTS);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	691b      	ldr	r3, [r3, #16]
 8003220:	689b      	ldr	r3, [r3, #8]
 8003222:	613b      	str	r3, [r7, #16]
  diepctl.d32 = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[0]->DIEPCTL);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	699b      	ldr	r3, [r3, #24]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	60fb      	str	r3, [r7, #12]
  /* Set the MPS of the IN EP based on the enumeration speed */
  switch (dsts.b.enumspd)
 800322c:	7c3b      	ldrb	r3, [r7, #16]
 800322e:	f3c3 0341 	ubfx	r3, r3, #1, #2
 8003232:	b2db      	uxtb	r3, r3
 8003234:	2b02      	cmp	r3, #2
 8003236:	d004      	beq.n	8003242 <USB_OTG_EP0Activate+0x36>
  {
  case DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ:
  case DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ:
  case DSTS_ENUMSPD_FS_PHY_48MHZ:
    diepctl.b.mps = DEP0CTL_MPS_64;
 8003238:	89bb      	ldrh	r3, [r7, #12]
 800323a:	f36f 030a 	bfc	r3, #0, #11
 800323e:	81bb      	strh	r3, [r7, #12]
    break;
 8003240:	e005      	b.n	800324e <USB_OTG_EP0Activate+0x42>
  case DSTS_ENUMSPD_LS_PHY_6MHZ:
    diepctl.b.mps = DEP0CTL_MPS_8;
 8003242:	89bb      	ldrh	r3, [r7, #12]
 8003244:	2203      	movs	r2, #3
 8003246:	f362 030a 	bfi	r3, r2, #0, #11
 800324a:	81bb      	strh	r3, [r7, #12]
    break;
 800324c:	bf00      	nop
  }
  USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[0]->DIEPCTL, diepctl.d32);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	699b      	ldr	r3, [r3, #24]
 8003252:	68fa      	ldr	r2, [r7, #12]
 8003254:	601a      	str	r2, [r3, #0]
  dctl.b.cgnpinnak = 1;
 8003256:	7a7b      	ldrb	r3, [r7, #9]
 8003258:	f043 0301 	orr.w	r3, r3, #1
 800325c:	727b      	strb	r3, [r7, #9]
  USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DCTL, dctl.d32, dctl.d32);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	691b      	ldr	r3, [r3, #16]
 8003262:	687a      	ldr	r2, [r7, #4]
 8003264:	6912      	ldr	r2, [r2, #16]
 8003266:	6851      	ldr	r1, [r2, #4]
 8003268:	68ba      	ldr	r2, [r7, #8]
 800326a:	43d2      	mvns	r2, r2
 800326c:	4011      	ands	r1, r2
 800326e:	68ba      	ldr	r2, [r7, #8]
 8003270:	430a      	orrs	r2, r1
 8003272:	605a      	str	r2, [r3, #4]
  return status;
 8003274:	7dfb      	ldrb	r3, [r7, #23]
}
 8003276:	4618      	mov	r0, r3
 8003278:	371c      	adds	r7, #28
 800327a:	46bd      	mov	sp, r7
 800327c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003280:	4770      	bx	lr
 8003282:	bf00      	nop

08003284 <USB_OTG_EPActivate>:
* @brief  USB_OTG_EPActivate : Activates an EP
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_EPActivate(USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep)
{
 8003284:	b480      	push	{r7}
 8003286:	b087      	sub	sp, #28
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
 800328c:	6039      	str	r1, [r7, #0]
  USB_OTG_STS status = USB_OTG_OK;
 800328e:	2300      	movs	r3, #0
 8003290:	74fb      	strb	r3, [r7, #19]
  USB_OTG_DEPCTL_TypeDef  depctl;
  USB_OTG_DAINT_TypeDef  daintmsk;
  __IO uint32_t *addr;
  
  
  depctl.d32 = 0;
 8003292:	2300      	movs	r3, #0
 8003294:	60fb      	str	r3, [r7, #12]
  daintmsk.d32 = 0;
 8003296:	2300      	movs	r3, #0
 8003298:	60bb      	str	r3, [r7, #8]
  /* Read DEPCTLn register */
  if (ep->is_in == 1)
 800329a:	683b      	ldr	r3, [r7, #0]
 800329c:	785b      	ldrb	r3, [r3, #1]
 800329e:	2b01      	cmp	r3, #1
 80032a0:	d10f      	bne.n	80032c2 <USB_OTG_EPActivate+0x3e>
  {
    addr = &pdev->regs.INEP_REGS[ep->num]->DIEPCTL;
 80032a2:	683b      	ldr	r3, [r7, #0]
 80032a4:	781b      	ldrb	r3, [r3, #0]
 80032a6:	687a      	ldr	r2, [r7, #4]
 80032a8:	3304      	adds	r3, #4
 80032aa:	009b      	lsls	r3, r3, #2
 80032ac:	4413      	add	r3, r2
 80032ae:	689b      	ldr	r3, [r3, #8]
 80032b0:	617b      	str	r3, [r7, #20]
    daintmsk.ep.in = 1 << ep->num;
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	781b      	ldrb	r3, [r3, #0]
 80032b6:	461a      	mov	r2, r3
 80032b8:	2301      	movs	r3, #1
 80032ba:	4093      	lsls	r3, r2
 80032bc:	b29b      	uxth	r3, r3
 80032be:	813b      	strh	r3, [r7, #8]
 80032c0:	e00e      	b.n	80032e0 <USB_OTG_EPActivate+0x5c>
  }
  else
  {
    addr = &pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL;
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	781b      	ldrb	r3, [r3, #0]
 80032c6:	687a      	ldr	r2, [r7, #4]
 80032c8:	3314      	adds	r3, #20
 80032ca:	009b      	lsls	r3, r3, #2
 80032cc:	4413      	add	r3, r2
 80032ce:	685b      	ldr	r3, [r3, #4]
 80032d0:	617b      	str	r3, [r7, #20]
    daintmsk.ep.out = 1 << ep->num;
 80032d2:	683b      	ldr	r3, [r7, #0]
 80032d4:	781b      	ldrb	r3, [r3, #0]
 80032d6:	461a      	mov	r2, r3
 80032d8:	2301      	movs	r3, #1
 80032da:	4093      	lsls	r3, r2
 80032dc:	b29b      	uxth	r3, r3
 80032de:	817b      	strh	r3, [r7, #10]
  }
  /* If the EP is already active don't change the EP Control
  * register. */
  depctl.d32 = USB_OTG_READ_REG32(addr);
 80032e0:	697b      	ldr	r3, [r7, #20]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	60fb      	str	r3, [r7, #12]
  if (!depctl.b.usbactep)
 80032e6:	7b7b      	ldrb	r3, [r7, #13]
 80032e8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80032ec:	b2db      	uxtb	r3, r3
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d127      	bne.n	8003342 <USB_OTG_EPActivate+0xbe>
  {
    depctl.b.mps    = ep->maxpacket;
 80032f2:	683b      	ldr	r3, [r7, #0]
 80032f4:	689b      	ldr	r3, [r3, #8]
 80032f6:	b29b      	uxth	r3, r3
 80032f8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80032fc:	b29a      	uxth	r2, r3
 80032fe:	89bb      	ldrh	r3, [r7, #12]
 8003300:	f362 030a 	bfi	r3, r2, #0, #11
 8003304:	81bb      	strh	r3, [r7, #12]
    depctl.b.eptype = ep->type;
 8003306:	683b      	ldr	r3, [r7, #0]
 8003308:	78db      	ldrb	r3, [r3, #3]
 800330a:	f003 0303 	and.w	r3, r3, #3
 800330e:	b2da      	uxtb	r2, r3
 8003310:	7bbb      	ldrb	r3, [r7, #14]
 8003312:	f362 0383 	bfi	r3, r2, #2, #2
 8003316:	73bb      	strb	r3, [r7, #14]
    depctl.b.txfnum = ep->tx_fifo_num;
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	88db      	ldrh	r3, [r3, #6]
 800331c:	b2db      	uxtb	r3, r3
 800331e:	f003 030f 	and.w	r3, r3, #15
 8003322:	b2da      	uxtb	r2, r3
 8003324:	89fb      	ldrh	r3, [r7, #14]
 8003326:	f362 1389 	bfi	r3, r2, #6, #4
 800332a:	81fb      	strh	r3, [r7, #14]
    depctl.b.setd0pid = 1;
 800332c:	7bfb      	ldrb	r3, [r7, #15]
 800332e:	f043 0310 	orr.w	r3, r3, #16
 8003332:	73fb      	strb	r3, [r7, #15]
    depctl.b.usbactep = 1;
 8003334:	7b7b      	ldrb	r3, [r7, #13]
 8003336:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800333a:	737b      	strb	r3, [r7, #13]
    USB_OTG_WRITE_REG32(addr, depctl.d32);
 800333c:	68fa      	ldr	r2, [r7, #12]
 800333e:	697b      	ldr	r3, [r7, #20]
 8003340:	601a      	str	r2, [r3, #0]
  {
    USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DEACHMSK, 0, daintmsk.d32);
  }
  else
#endif   
    USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DAINTMSK, 0, daintmsk.d32);
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	691b      	ldr	r3, [r3, #16]
 8003346:	687a      	ldr	r2, [r7, #4]
 8003348:	6912      	ldr	r2, [r2, #16]
 800334a:	69d1      	ldr	r1, [r2, #28]
 800334c:	68ba      	ldr	r2, [r7, #8]
 800334e:	430a      	orrs	r2, r1
 8003350:	61da      	str	r2, [r3, #28]
  return status;
 8003352:	7cfb      	ldrb	r3, [r7, #19]
}
 8003354:	4618      	mov	r0, r3
 8003356:	371c      	adds	r7, #28
 8003358:	46bd      	mov	sp, r7
 800335a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800335e:	4770      	bx	lr

08003360 <USB_OTG_EPDeactivate>:
* @brief  USB_OTG_EPDeactivate : Deactivates an EP
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_EPDeactivate(USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep)
{
 8003360:	b480      	push	{r7}
 8003362:	b087      	sub	sp, #28
 8003364:	af00      	add	r7, sp, #0
 8003366:	6078      	str	r0, [r7, #4]
 8003368:	6039      	str	r1, [r7, #0]
  USB_OTG_STS status = USB_OTG_OK;
 800336a:	2300      	movs	r3, #0
 800336c:	74fb      	strb	r3, [r7, #19]
  USB_OTG_DEPCTL_TypeDef  depctl;
  USB_OTG_DAINT_TypeDef  daintmsk;
  __IO uint32_t *addr;
  
  depctl.d32 = 0;
 800336e:	2300      	movs	r3, #0
 8003370:	60fb      	str	r3, [r7, #12]
  daintmsk.d32 = 0;  
 8003372:	2300      	movs	r3, #0
 8003374:	60bb      	str	r3, [r7, #8]
  /* Read DEPCTLn register */
  if (ep->is_in == 1)
 8003376:	683b      	ldr	r3, [r7, #0]
 8003378:	785b      	ldrb	r3, [r3, #1]
 800337a:	2b01      	cmp	r3, #1
 800337c:	d10f      	bne.n	800339e <USB_OTG_EPDeactivate+0x3e>
  {
    addr = &pdev->regs.INEP_REGS[ep->num]->DIEPCTL;
 800337e:	683b      	ldr	r3, [r7, #0]
 8003380:	781b      	ldrb	r3, [r3, #0]
 8003382:	687a      	ldr	r2, [r7, #4]
 8003384:	3304      	adds	r3, #4
 8003386:	009b      	lsls	r3, r3, #2
 8003388:	4413      	add	r3, r2
 800338a:	689b      	ldr	r3, [r3, #8]
 800338c:	617b      	str	r3, [r7, #20]
    daintmsk.ep.in = 1 << ep->num;
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	781b      	ldrb	r3, [r3, #0]
 8003392:	461a      	mov	r2, r3
 8003394:	2301      	movs	r3, #1
 8003396:	4093      	lsls	r3, r2
 8003398:	b29b      	uxth	r3, r3
 800339a:	813b      	strh	r3, [r7, #8]
 800339c:	e00e      	b.n	80033bc <USB_OTG_EPDeactivate+0x5c>
  }
  else
  {
    addr = &pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL;
 800339e:	683b      	ldr	r3, [r7, #0]
 80033a0:	781b      	ldrb	r3, [r3, #0]
 80033a2:	687a      	ldr	r2, [r7, #4]
 80033a4:	3314      	adds	r3, #20
 80033a6:	009b      	lsls	r3, r3, #2
 80033a8:	4413      	add	r3, r2
 80033aa:	685b      	ldr	r3, [r3, #4]
 80033ac:	617b      	str	r3, [r7, #20]
    daintmsk.ep.out = 1 << ep->num;
 80033ae:	683b      	ldr	r3, [r7, #0]
 80033b0:	781b      	ldrb	r3, [r3, #0]
 80033b2:	461a      	mov	r2, r3
 80033b4:	2301      	movs	r3, #1
 80033b6:	4093      	lsls	r3, r2
 80033b8:	b29b      	uxth	r3, r3
 80033ba:	817b      	strh	r3, [r7, #10]
  }
  depctl.b.usbactep = 0;
 80033bc:	7b7b      	ldrb	r3, [r7, #13]
 80033be:	f36f 13c7 	bfc	r3, #7, #1
 80033c2:	737b      	strb	r3, [r7, #13]
  USB_OTG_WRITE_REG32(addr, depctl.d32);
 80033c4:	68fa      	ldr	r2, [r7, #12]
 80033c6:	697b      	ldr	r3, [r7, #20]
 80033c8:	601a      	str	r2, [r3, #0]
  {
    USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DEACHMSK, daintmsk.d32, 0);
  }
  else
#endif    
    USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DAINTMSK, daintmsk.d32, 0);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	691b      	ldr	r3, [r3, #16]
 80033ce:	687a      	ldr	r2, [r7, #4]
 80033d0:	6912      	ldr	r2, [r2, #16]
 80033d2:	69d1      	ldr	r1, [r2, #28]
 80033d4:	68ba      	ldr	r2, [r7, #8]
 80033d6:	43d2      	mvns	r2, r2
 80033d8:	400a      	ands	r2, r1
 80033da:	61da      	str	r2, [r3, #28]
  return status;
 80033dc:	7cfb      	ldrb	r3, [r7, #19]
}
 80033de:	4618      	mov	r0, r3
 80033e0:	371c      	adds	r7, #28
 80033e2:	46bd      	mov	sp, r7
 80033e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e8:	4770      	bx	lr
 80033ea:	bf00      	nop

080033ec <USB_OTG_EPStartXfer>:
*         starts the xfer
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_EPStartXfer(USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b088      	sub	sp, #32
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
 80033f4:	6039      	str	r1, [r7, #0]
  USB_OTG_STS status = USB_OTG_OK;
 80033f6:	2300      	movs	r3, #0
 80033f8:	77fb      	strb	r3, [r7, #31]
  USB_OTG_DEPCTL_TypeDef     depctl;
  USB_OTG_DEPXFRSIZ_TypeDef  deptsiz;
  USB_OTG_DSTS_TypeDef       dsts;    
  uint32_t fifoemptymsk = 0;  
 80033fa:	2300      	movs	r3, #0
 80033fc:	61bb      	str	r3, [r7, #24]
  
  depctl.d32 = 0;
 80033fe:	2300      	movs	r3, #0
 8003400:	617b      	str	r3, [r7, #20]
  deptsiz.d32 = 0;
 8003402:	2300      	movs	r3, #0
 8003404:	613b      	str	r3, [r7, #16]
  /* IN endpoint */
  if (ep->is_in == 1)
 8003406:	683b      	ldr	r3, [r7, #0]
 8003408:	785b      	ldrb	r3, [r3, #1]
 800340a:	2b01      	cmp	r3, #1
 800340c:	f040 80ab 	bne.w	8003566 <USB_OTG_EPStartXfer+0x17a>
  {
    depctl.d32  = USB_OTG_READ_REG32(&(pdev->regs.INEP_REGS[ep->num]->DIEPCTL));
 8003410:	683b      	ldr	r3, [r7, #0]
 8003412:	781b      	ldrb	r3, [r3, #0]
 8003414:	687a      	ldr	r2, [r7, #4]
 8003416:	3304      	adds	r3, #4
 8003418:	009b      	lsls	r3, r3, #2
 800341a:	4413      	add	r3, r2
 800341c:	689b      	ldr	r3, [r3, #8]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	617b      	str	r3, [r7, #20]
    deptsiz.d32 = USB_OTG_READ_REG32(&(pdev->regs.INEP_REGS[ep->num]->DIEPTSIZ));
 8003422:	683b      	ldr	r3, [r7, #0]
 8003424:	781b      	ldrb	r3, [r3, #0]
 8003426:	687a      	ldr	r2, [r7, #4]
 8003428:	3304      	adds	r3, #4
 800342a:	009b      	lsls	r3, r3, #2
 800342c:	4413      	add	r3, r2
 800342e:	689b      	ldr	r3, [r3, #8]
 8003430:	691b      	ldr	r3, [r3, #16]
 8003432:	613b      	str	r3, [r7, #16]
    /* Zero Length Packet? */
    if (ep->xfer_len == 0)
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	695b      	ldr	r3, [r3, #20]
 8003438:	2b00      	cmp	r3, #0
 800343a:	d109      	bne.n	8003450 <USB_OTG_EPStartXfer+0x64>
    {
      deptsiz.b.xfersize = 0;
 800343c:	693b      	ldr	r3, [r7, #16]
 800343e:	f36f 0312 	bfc	r3, #0, #19
 8003442:	613b      	str	r3, [r7, #16]
      deptsiz.b.pktcnt = 1;
 8003444:	8a7b      	ldrh	r3, [r7, #18]
 8003446:	2201      	movs	r2, #1
 8003448:	f362 03cc 	bfi	r3, r2, #3, #10
 800344c:	827b      	strh	r3, [r7, #18]
 800344e:	e022      	b.n	8003496 <USB_OTG_EPStartXfer+0xaa>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      deptsiz.b.xfersize = ep->xfer_len;
 8003450:	683b      	ldr	r3, [r7, #0]
 8003452:	695b      	ldr	r3, [r3, #20]
 8003454:	f3c3 0212 	ubfx	r2, r3, #0, #19
 8003458:	693b      	ldr	r3, [r7, #16]
 800345a:	f362 0312 	bfi	r3, r2, #0, #19
 800345e:	613b      	str	r3, [r7, #16]
      deptsiz.b.pktcnt = (ep->xfer_len - 1 + ep->maxpacket) / ep->maxpacket;
 8003460:	683b      	ldr	r3, [r7, #0]
 8003462:	695a      	ldr	r2, [r3, #20]
 8003464:	683b      	ldr	r3, [r7, #0]
 8003466:	689b      	ldr	r3, [r3, #8]
 8003468:	4413      	add	r3, r2
 800346a:	1e5a      	subs	r2, r3, #1
 800346c:	683b      	ldr	r3, [r7, #0]
 800346e:	689b      	ldr	r3, [r3, #8]
 8003470:	fbb2 f3f3 	udiv	r3, r2, r3
 8003474:	b29b      	uxth	r3, r3
 8003476:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800347a:	b29a      	uxth	r2, r3
 800347c:	8a7b      	ldrh	r3, [r7, #18]
 800347e:	f362 03cc 	bfi	r3, r2, #3, #10
 8003482:	827b      	strh	r3, [r7, #18]
      
      if (ep->type == EP_TYPE_ISOC)
 8003484:	683b      	ldr	r3, [r7, #0]
 8003486:	78db      	ldrb	r3, [r3, #3]
 8003488:	2b01      	cmp	r3, #1
 800348a:	d104      	bne.n	8003496 <USB_OTG_EPStartXfer+0xaa>
      {
        deptsiz.b.mc = 1;
 800348c:	7cfb      	ldrb	r3, [r7, #19]
 800348e:	2201      	movs	r2, #1
 8003490:	f362 1346 	bfi	r3, r2, #5, #2
 8003494:	74fb      	strb	r3, [r7, #19]
      }       
    }
    USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[ep->num]->DIEPTSIZ, deptsiz.d32);
 8003496:	683b      	ldr	r3, [r7, #0]
 8003498:	781b      	ldrb	r3, [r3, #0]
 800349a:	687a      	ldr	r2, [r7, #4]
 800349c:	3304      	adds	r3, #4
 800349e:	009b      	lsls	r3, r3, #2
 80034a0:	4413      	add	r3, r2
 80034a2:	689b      	ldr	r3, [r3, #8]
 80034a4:	693a      	ldr	r2, [r7, #16]
 80034a6:	611a      	str	r2, [r3, #16]
    
    if (pdev->cfg.dma_enable == 1)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	78db      	ldrb	r3, [r3, #3]
 80034ac:	2b01      	cmp	r3, #1
 80034ae:	d10a      	bne.n	80034c6 <USB_OTG_EPStartXfer+0xda>
    {
      USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[ep->num]->DIEPDMA, ep->dma_addr);
 80034b0:	683b      	ldr	r3, [r7, #0]
 80034b2:	781b      	ldrb	r3, [r3, #0]
 80034b4:	687a      	ldr	r2, [r7, #4]
 80034b6:	3304      	adds	r3, #4
 80034b8:	009b      	lsls	r3, r3, #2
 80034ba:	4413      	add	r3, r2
 80034bc:	689b      	ldr	r3, [r3, #8]
 80034be:	683a      	ldr	r2, [r7, #0]
 80034c0:	6912      	ldr	r2, [r2, #16]
 80034c2:	615a      	str	r2, [r3, #20]
 80034c4:	e015      	b.n	80034f2 <USB_OTG_EPStartXfer+0x106>
    }
    else
    {
      if (ep->type != EP_TYPE_ISOC)
 80034c6:	683b      	ldr	r3, [r7, #0]
 80034c8:	78db      	ldrb	r3, [r3, #3]
 80034ca:	2b01      	cmp	r3, #1
 80034cc:	d011      	beq.n	80034f2 <USB_OTG_EPStartXfer+0x106>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0)
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	695b      	ldr	r3, [r3, #20]
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d00d      	beq.n	80034f2 <USB_OTG_EPStartXfer+0x106>
        {
          fifoemptymsk = 1 << ep->num;
 80034d6:	683b      	ldr	r3, [r7, #0]
 80034d8:	781b      	ldrb	r3, [r3, #0]
 80034da:	461a      	mov	r2, r3
 80034dc:	2301      	movs	r3, #1
 80034de:	4093      	lsls	r3, r2
 80034e0:	61bb      	str	r3, [r7, #24]
          USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, 0, fifoemptymsk);
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	691b      	ldr	r3, [r3, #16]
 80034e6:	687a      	ldr	r2, [r7, #4]
 80034e8:	6912      	ldr	r2, [r2, #16]
 80034ea:	6b51      	ldr	r1, [r2, #52]	; 0x34
 80034ec:	69ba      	ldr	r2, [r7, #24]
 80034ee:	430a      	orrs	r2, r1
 80034f0:	635a      	str	r2, [r3, #52]	; 0x34
        }
      }
    }
    
    
    if (ep->type == EP_TYPE_ISOC)
 80034f2:	683b      	ldr	r3, [r7, #0]
 80034f4:	78db      	ldrb	r3, [r3, #3]
 80034f6:	2b01      	cmp	r3, #1
 80034f8:	d114      	bne.n	8003524 <USB_OTG_EPStartXfer+0x138>
    {
      dsts.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DSTS);
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	691b      	ldr	r3, [r3, #16]
 80034fe:	689b      	ldr	r3, [r3, #8]
 8003500:	60fb      	str	r3, [r7, #12]
      
      if (((dsts.b.soffn)&0x1) == 0)
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	f3c3 230d 	ubfx	r3, r3, #8, #14
 8003508:	b29b      	uxth	r3, r3
 800350a:	f003 0301 	and.w	r3, r3, #1
 800350e:	2b00      	cmp	r3, #0
 8003510:	d104      	bne.n	800351c <USB_OTG_EPStartXfer+0x130>
      {
        depctl.b.setd1pid = 1;
 8003512:	7dfb      	ldrb	r3, [r7, #23]
 8003514:	f043 0320 	orr.w	r3, r3, #32
 8003518:	75fb      	strb	r3, [r7, #23]
 800351a:	e003      	b.n	8003524 <USB_OTG_EPStartXfer+0x138>
      }
      else
      {
        depctl.b.setd0pid = 1;
 800351c:	7dfb      	ldrb	r3, [r7, #23]
 800351e:	f043 0310 	orr.w	r3, r3, #16
 8003522:	75fb      	strb	r3, [r7, #23]
      }
    } 
    
    /* EP enable, IN data in FIFO */
    depctl.b.cnak = 1;
 8003524:	7dfb      	ldrb	r3, [r7, #23]
 8003526:	f043 0304 	orr.w	r3, r3, #4
 800352a:	75fb      	strb	r3, [r7, #23]
    depctl.b.epena = 1;
 800352c:	7dfb      	ldrb	r3, [r7, #23]
 800352e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003532:	75fb      	strb	r3, [r7, #23]
    USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[ep->num]->DIEPCTL, depctl.d32);
 8003534:	683b      	ldr	r3, [r7, #0]
 8003536:	781b      	ldrb	r3, [r3, #0]
 8003538:	687a      	ldr	r2, [r7, #4]
 800353a:	3304      	adds	r3, #4
 800353c:	009b      	lsls	r3, r3, #2
 800353e:	4413      	add	r3, r2
 8003540:	689b      	ldr	r3, [r3, #8]
 8003542:	697a      	ldr	r2, [r7, #20]
 8003544:	601a      	str	r2, [r3, #0]
    
    if (ep->type == EP_TYPE_ISOC)
 8003546:	683b      	ldr	r3, [r7, #0]
 8003548:	78db      	ldrb	r3, [r3, #3]
 800354a:	2b01      	cmp	r3, #1
 800354c:	f040 8089 	bne.w	8003662 <USB_OTG_EPStartXfer+0x276>
    {
      USB_OTG_WritePacket(pdev, ep->xfer_buff, ep->num, ep->xfer_len);   
 8003550:	683b      	ldr	r3, [r7, #0]
 8003552:	68d9      	ldr	r1, [r3, #12]
 8003554:	683b      	ldr	r3, [r7, #0]
 8003556:	781a      	ldrb	r2, [r3, #0]
 8003558:	683b      	ldr	r3, [r7, #0]
 800355a:	695b      	ldr	r3, [r3, #20]
 800355c:	b29b      	uxth	r3, r3
 800355e:	6878      	ldr	r0, [r7, #4]
 8003560:	f7ff f9ca 	bl	80028f8 <USB_OTG_WritePacket>
 8003564:	e07d      	b.n	8003662 <USB_OTG_EPStartXfer+0x276>
    }    
  }
  else
  {
    /* OUT endpoint */
    depctl.d32  = USB_OTG_READ_REG32(&(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL));
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	781b      	ldrb	r3, [r3, #0]
 800356a:	687a      	ldr	r2, [r7, #4]
 800356c:	3314      	adds	r3, #20
 800356e:	009b      	lsls	r3, r3, #2
 8003570:	4413      	add	r3, r2
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	617b      	str	r3, [r7, #20]
    deptsiz.d32 = USB_OTG_READ_REG32(&(pdev->regs.OUTEP_REGS[ep->num]->DOEPTSIZ));
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	781b      	ldrb	r3, [r3, #0]
 800357c:	687a      	ldr	r2, [r7, #4]
 800357e:	3314      	adds	r3, #20
 8003580:	009b      	lsls	r3, r3, #2
 8003582:	4413      	add	r3, r2
 8003584:	685b      	ldr	r3, [r3, #4]
 8003586:	691b      	ldr	r3, [r3, #16]
 8003588:	613b      	str	r3, [r7, #16]
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    if (ep->xfer_len == 0)
 800358a:	683b      	ldr	r3, [r7, #0]
 800358c:	695b      	ldr	r3, [r3, #20]
 800358e:	2b00      	cmp	r3, #0
 8003590:	d10d      	bne.n	80035ae <USB_OTG_EPStartXfer+0x1c2>
    {
      deptsiz.b.xfersize = ep->maxpacket;
 8003592:	683b      	ldr	r3, [r7, #0]
 8003594:	689b      	ldr	r3, [r3, #8]
 8003596:	f3c3 0212 	ubfx	r2, r3, #0, #19
 800359a:	693b      	ldr	r3, [r7, #16]
 800359c:	f362 0312 	bfi	r3, r2, #0, #19
 80035a0:	613b      	str	r3, [r7, #16]
      deptsiz.b.pktcnt = 1;
 80035a2:	8a7b      	ldrh	r3, [r7, #18]
 80035a4:	2201      	movs	r2, #1
 80035a6:	f362 03cc 	bfi	r3, r2, #3, #10
 80035aa:	827b      	strh	r3, [r7, #18]
 80035ac:	e020      	b.n	80035f0 <USB_OTG_EPStartXfer+0x204>
    }
    else
    {
      deptsiz.b.pktcnt = (ep->xfer_len + (ep->maxpacket - 1)) / ep->maxpacket;
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	695a      	ldr	r2, [r3, #20]
 80035b2:	683b      	ldr	r3, [r7, #0]
 80035b4:	689b      	ldr	r3, [r3, #8]
 80035b6:	4413      	add	r3, r2
 80035b8:	1e5a      	subs	r2, r3, #1
 80035ba:	683b      	ldr	r3, [r7, #0]
 80035bc:	689b      	ldr	r3, [r3, #8]
 80035be:	fbb2 f3f3 	udiv	r3, r2, r3
 80035c2:	b29b      	uxth	r3, r3
 80035c4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80035c8:	b29a      	uxth	r2, r3
 80035ca:	8a7b      	ldrh	r3, [r7, #18]
 80035cc:	f362 03cc 	bfi	r3, r2, #3, #10
 80035d0:	827b      	strh	r3, [r7, #18]
      deptsiz.b.xfersize = deptsiz.b.pktcnt * ep->maxpacket;
 80035d2:	8a7b      	ldrh	r3, [r7, #18]
 80035d4:	f3c3 03c9 	ubfx	r3, r3, #3, #10
 80035d8:	b29b      	uxth	r3, r3
 80035da:	461a      	mov	r2, r3
 80035dc:	683b      	ldr	r3, [r7, #0]
 80035de:	689b      	ldr	r3, [r3, #8]
 80035e0:	fb03 f302 	mul.w	r3, r3, r2
 80035e4:	f3c3 0212 	ubfx	r2, r3, #0, #19
 80035e8:	693b      	ldr	r3, [r7, #16]
 80035ea:	f362 0312 	bfi	r3, r2, #0, #19
 80035ee:	613b      	str	r3, [r7, #16]
    }
    USB_OTG_WRITE_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPTSIZ, deptsiz.d32);
 80035f0:	683b      	ldr	r3, [r7, #0]
 80035f2:	781b      	ldrb	r3, [r3, #0]
 80035f4:	687a      	ldr	r2, [r7, #4]
 80035f6:	3314      	adds	r3, #20
 80035f8:	009b      	lsls	r3, r3, #2
 80035fa:	4413      	add	r3, r2
 80035fc:	685b      	ldr	r3, [r3, #4]
 80035fe:	693a      	ldr	r2, [r7, #16]
 8003600:	611a      	str	r2, [r3, #16]
    
    if (pdev->cfg.dma_enable == 1)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	78db      	ldrb	r3, [r3, #3]
 8003606:	2b01      	cmp	r3, #1
 8003608:	d109      	bne.n	800361e <USB_OTG_EPStartXfer+0x232>
    {
      USB_OTG_WRITE_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPDMA, ep->dma_addr);
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	781b      	ldrb	r3, [r3, #0]
 800360e:	687a      	ldr	r2, [r7, #4]
 8003610:	3314      	adds	r3, #20
 8003612:	009b      	lsls	r3, r3, #2
 8003614:	4413      	add	r3, r2
 8003616:	685b      	ldr	r3, [r3, #4]
 8003618:	683a      	ldr	r2, [r7, #0]
 800361a:	6912      	ldr	r2, [r2, #16]
 800361c:	615a      	str	r2, [r3, #20]
    }
    
    if (ep->type == EP_TYPE_ISOC)
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	78db      	ldrb	r3, [r3, #3]
 8003622:	2b01      	cmp	r3, #1
 8003624:	d10c      	bne.n	8003640 <USB_OTG_EPStartXfer+0x254>
    {
      if (ep->even_odd_frame)
 8003626:	683b      	ldr	r3, [r7, #0]
 8003628:	795b      	ldrb	r3, [r3, #5]
 800362a:	2b00      	cmp	r3, #0
 800362c:	d004      	beq.n	8003638 <USB_OTG_EPStartXfer+0x24c>
      {
        depctl.b.setd1pid = 1;
 800362e:	7dfb      	ldrb	r3, [r7, #23]
 8003630:	f043 0320 	orr.w	r3, r3, #32
 8003634:	75fb      	strb	r3, [r7, #23]
 8003636:	e003      	b.n	8003640 <USB_OTG_EPStartXfer+0x254>
      }
      else
      {
        depctl.b.setd0pid = 1;
 8003638:	7dfb      	ldrb	r3, [r7, #23]
 800363a:	f043 0310 	orr.w	r3, r3, #16
 800363e:	75fb      	strb	r3, [r7, #23]
      }
    }
    /* EP enable */
    depctl.b.cnak = 1;
 8003640:	7dfb      	ldrb	r3, [r7, #23]
 8003642:	f043 0304 	orr.w	r3, r3, #4
 8003646:	75fb      	strb	r3, [r7, #23]
    depctl.b.epena = 1;
 8003648:	7dfb      	ldrb	r3, [r7, #23]
 800364a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800364e:	75fb      	strb	r3, [r7, #23]
    USB_OTG_WRITE_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL, depctl.d32);
 8003650:	683b      	ldr	r3, [r7, #0]
 8003652:	781b      	ldrb	r3, [r3, #0]
 8003654:	687a      	ldr	r2, [r7, #4]
 8003656:	3314      	adds	r3, #20
 8003658:	009b      	lsls	r3, r3, #2
 800365a:	4413      	add	r3, r2
 800365c:	685b      	ldr	r3, [r3, #4]
 800365e:	697a      	ldr	r2, [r7, #20]
 8003660:	601a      	str	r2, [r3, #0]
  }
  return status;
 8003662:	7ffb      	ldrb	r3, [r7, #31]
}
 8003664:	4618      	mov	r0, r3
 8003666:	3720      	adds	r7, #32
 8003668:	46bd      	mov	sp, r7
 800366a:	bd80      	pop	{r7, pc}

0800366c <USB_OTG_EP0StartXfer>:
*         starts the xfer
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_EP0StartXfer(USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep)
{
 800366c:	b480      	push	{r7}
 800366e:	b089      	sub	sp, #36	; 0x24
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]
 8003674:	6039      	str	r1, [r7, #0]
  USB_OTG_STS                 status = USB_OTG_OK;
 8003676:	2300      	movs	r3, #0
 8003678:	77fb      	strb	r3, [r7, #31]
  USB_OTG_DEPCTL_TypeDef      depctl;
  USB_OTG_DEP0XFRSIZ_TypeDef  deptsiz;
  USB_OTG_INEPREGS          *in_regs;
  uint32_t fifoemptymsk = 0;
 800367a:	2300      	movs	r3, #0
 800367c:	61bb      	str	r3, [r7, #24]
  
  depctl.d32   = 0;
 800367e:	2300      	movs	r3, #0
 8003680:	613b      	str	r3, [r7, #16]
  deptsiz.d32  = 0;
 8003682:	2300      	movs	r3, #0
 8003684:	60bb      	str	r3, [r7, #8]
  /* IN endpoint */
  if (ep->is_in == 1)
 8003686:	683b      	ldr	r3, [r7, #0]
 8003688:	785b      	ldrb	r3, [r3, #1]
 800368a:	2b01      	cmp	r3, #1
 800368c:	d170      	bne.n	8003770 <USB_OTG_EP0StartXfer+0x104>
  {
    in_regs = pdev->regs.INEP_REGS[0];
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	699b      	ldr	r3, [r3, #24]
 8003692:	617b      	str	r3, [r7, #20]
    depctl.d32  = USB_OTG_READ_REG32(&in_regs->DIEPCTL);
 8003694:	697b      	ldr	r3, [r7, #20]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	613b      	str	r3, [r7, #16]
    deptsiz.d32 = USB_OTG_READ_REG32(&in_regs->DIEPTSIZ);
 800369a:	697b      	ldr	r3, [r7, #20]
 800369c:	691b      	ldr	r3, [r3, #16]
 800369e:	60bb      	str	r3, [r7, #8]
    /* Zero Length Packet? */
    if (ep->xfer_len == 0)
 80036a0:	683b      	ldr	r3, [r7, #0]
 80036a2:	695b      	ldr	r3, [r3, #20]
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d109      	bne.n	80036bc <USB_OTG_EP0StartXfer+0x50>
    {
      deptsiz.b.xfersize = 0;
 80036a8:	7a3b      	ldrb	r3, [r7, #8]
 80036aa:	f36f 0306 	bfc	r3, #0, #7
 80036ae:	723b      	strb	r3, [r7, #8]
      deptsiz.b.pktcnt = 1;
 80036b0:	7abb      	ldrb	r3, [r7, #10]
 80036b2:	2201      	movs	r2, #1
 80036b4:	f362 03c4 	bfi	r3, r2, #3, #2
 80036b8:	72bb      	strb	r3, [r7, #10]
 80036ba:	e023      	b.n	8003704 <USB_OTG_EP0StartXfer+0x98>
      
    }
    else
    {
      if (ep->xfer_len > ep->maxpacket)
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	695a      	ldr	r2, [r3, #20]
 80036c0:	683b      	ldr	r3, [r7, #0]
 80036c2:	689b      	ldr	r3, [r3, #8]
 80036c4:	429a      	cmp	r2, r3
 80036c6:	d90e      	bls.n	80036e6 <USB_OTG_EP0StartXfer+0x7a>
      {
        ep->xfer_len = ep->maxpacket;
 80036c8:	683b      	ldr	r3, [r7, #0]
 80036ca:	689a      	ldr	r2, [r3, #8]
 80036cc:	683b      	ldr	r3, [r7, #0]
 80036ce:	615a      	str	r2, [r3, #20]
        deptsiz.b.xfersize = ep->maxpacket;
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	689b      	ldr	r3, [r3, #8]
 80036d4:	b2db      	uxtb	r3, r3
 80036d6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80036da:	b2da      	uxtb	r2, r3
 80036dc:	7a3b      	ldrb	r3, [r7, #8]
 80036de:	f362 0306 	bfi	r3, r2, #0, #7
 80036e2:	723b      	strb	r3, [r7, #8]
 80036e4:	e009      	b.n	80036fa <USB_OTG_EP0StartXfer+0x8e>
      }
      else
      {
        deptsiz.b.xfersize = ep->xfer_len;
 80036e6:	683b      	ldr	r3, [r7, #0]
 80036e8:	695b      	ldr	r3, [r3, #20]
 80036ea:	b2db      	uxtb	r3, r3
 80036ec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80036f0:	b2da      	uxtb	r2, r3
 80036f2:	7a3b      	ldrb	r3, [r7, #8]
 80036f4:	f362 0306 	bfi	r3, r2, #0, #7
 80036f8:	723b      	strb	r3, [r7, #8]
      }
      deptsiz.b.pktcnt = 1;
 80036fa:	7abb      	ldrb	r3, [r7, #10]
 80036fc:	2201      	movs	r2, #1
 80036fe:	f362 03c4 	bfi	r3, r2, #3, #2
 8003702:	72bb      	strb	r3, [r7, #10]
    }
    USB_OTG_WRITE_REG32(&in_regs->DIEPTSIZ, deptsiz.d32);
 8003704:	68ba      	ldr	r2, [r7, #8]
 8003706:	697b      	ldr	r3, [r7, #20]
 8003708:	611a      	str	r2, [r3, #16]
    
    if (pdev->cfg.dma_enable == 1)
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	78db      	ldrb	r3, [r3, #3]
 800370e:	2b01      	cmp	r3, #1
 8003710:	d109      	bne.n	8003726 <USB_OTG_EP0StartXfer+0xba>
    {
      USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[ep->num]->DIEPDMA, ep->dma_addr);  
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	781b      	ldrb	r3, [r3, #0]
 8003716:	687a      	ldr	r2, [r7, #4]
 8003718:	3304      	adds	r3, #4
 800371a:	009b      	lsls	r3, r3, #2
 800371c:	4413      	add	r3, r2
 800371e:	689b      	ldr	r3, [r3, #8]
 8003720:	683a      	ldr	r2, [r7, #0]
 8003722:	6912      	ldr	r2, [r2, #16]
 8003724:	615a      	str	r2, [r3, #20]
    }
    
    /* EP enable, IN data in FIFO */
    depctl.b.cnak = 1;
 8003726:	7cfb      	ldrb	r3, [r7, #19]
 8003728:	f043 0304 	orr.w	r3, r3, #4
 800372c:	74fb      	strb	r3, [r7, #19]
    depctl.b.epena = 1;
 800372e:	7cfb      	ldrb	r3, [r7, #19]
 8003730:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003734:	74fb      	strb	r3, [r7, #19]
    USB_OTG_WRITE_REG32(&in_regs->DIEPCTL, depctl.d32);
 8003736:	693a      	ldr	r2, [r7, #16]
 8003738:	697b      	ldr	r3, [r7, #20]
 800373a:	601a      	str	r2, [r3, #0]
    
    
    
    if (pdev->cfg.dma_enable == 0)
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	78db      	ldrb	r3, [r3, #3]
 8003740:	2b00      	cmp	r3, #0
 8003742:	d176      	bne.n	8003832 <USB_OTG_EP0StartXfer+0x1c6>
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0)
 8003744:	683b      	ldr	r3, [r7, #0]
 8003746:	695b      	ldr	r3, [r3, #20]
 8003748:	2b00      	cmp	r3, #0
 800374a:	d072      	beq.n	8003832 <USB_OTG_EP0StartXfer+0x1c6>
      {
        {
          fifoemptymsk |= 1 << ep->num;
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	781b      	ldrb	r3, [r3, #0]
 8003750:	461a      	mov	r2, r3
 8003752:	2301      	movs	r3, #1
 8003754:	4093      	lsls	r3, r2
 8003756:	461a      	mov	r2, r3
 8003758:	69bb      	ldr	r3, [r7, #24]
 800375a:	4313      	orrs	r3, r2
 800375c:	61bb      	str	r3, [r7, #24]
          USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, 0, fifoemptymsk);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	691b      	ldr	r3, [r3, #16]
 8003762:	687a      	ldr	r2, [r7, #4]
 8003764:	6912      	ldr	r2, [r2, #16]
 8003766:	6b51      	ldr	r1, [r2, #52]	; 0x34
 8003768:	69ba      	ldr	r2, [r7, #24]
 800376a:	430a      	orrs	r2, r1
 800376c:	635a      	str	r2, [r3, #52]	; 0x34
 800376e:	e060      	b.n	8003832 <USB_OTG_EP0StartXfer+0x1c6>
    }
  }
  else
  {
    /* OUT endpoint */
    depctl.d32  = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL);
 8003770:	683b      	ldr	r3, [r7, #0]
 8003772:	781b      	ldrb	r3, [r3, #0]
 8003774:	687a      	ldr	r2, [r7, #4]
 8003776:	3314      	adds	r3, #20
 8003778:	009b      	lsls	r3, r3, #2
 800377a:	4413      	add	r3, r2
 800377c:	685b      	ldr	r3, [r3, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	613b      	str	r3, [r7, #16]
    deptsiz.d32 = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPTSIZ);
 8003782:	683b      	ldr	r3, [r7, #0]
 8003784:	781b      	ldrb	r3, [r3, #0]
 8003786:	687a      	ldr	r2, [r7, #4]
 8003788:	3314      	adds	r3, #20
 800378a:	009b      	lsls	r3, r3, #2
 800378c:	4413      	add	r3, r2
 800378e:	685b      	ldr	r3, [r3, #4]
 8003790:	691b      	ldr	r3, [r3, #16]
 8003792:	60bb      	str	r3, [r7, #8]
    /* Program the transfer size and packet count as follows:
    * xfersize = N * (maxpacket + 4 - (maxpacket % 4))
    * pktcnt = N           */
    if (ep->xfer_len == 0)
 8003794:	683b      	ldr	r3, [r7, #0]
 8003796:	695b      	ldr	r3, [r3, #20]
 8003798:	2b00      	cmp	r3, #0
 800379a:	d10f      	bne.n	80037bc <USB_OTG_EP0StartXfer+0x150>
    {
      deptsiz.b.xfersize = ep->maxpacket;
 800379c:	683b      	ldr	r3, [r7, #0]
 800379e:	689b      	ldr	r3, [r3, #8]
 80037a0:	b2db      	uxtb	r3, r3
 80037a2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80037a6:	b2da      	uxtb	r2, r3
 80037a8:	7a3b      	ldrb	r3, [r7, #8]
 80037aa:	f362 0306 	bfi	r3, r2, #0, #7
 80037ae:	723b      	strb	r3, [r7, #8]
      deptsiz.b.pktcnt = 1;
 80037b0:	7abb      	ldrb	r3, [r7, #10]
 80037b2:	2201      	movs	r2, #1
 80037b4:	f362 03c4 	bfi	r3, r2, #3, #2
 80037b8:	72bb      	strb	r3, [r7, #10]
 80037ba:	e012      	b.n	80037e2 <USB_OTG_EP0StartXfer+0x176>
    }
    else
    {
      ep->xfer_len = ep->maxpacket;
 80037bc:	683b      	ldr	r3, [r7, #0]
 80037be:	689a      	ldr	r2, [r3, #8]
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	615a      	str	r2, [r3, #20]
      deptsiz.b.xfersize = ep->maxpacket;
 80037c4:	683b      	ldr	r3, [r7, #0]
 80037c6:	689b      	ldr	r3, [r3, #8]
 80037c8:	b2db      	uxtb	r3, r3
 80037ca:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80037ce:	b2da      	uxtb	r2, r3
 80037d0:	7a3b      	ldrb	r3, [r7, #8]
 80037d2:	f362 0306 	bfi	r3, r2, #0, #7
 80037d6:	723b      	strb	r3, [r7, #8]
      deptsiz.b.pktcnt = 1;
 80037d8:	7abb      	ldrb	r3, [r7, #10]
 80037da:	2201      	movs	r2, #1
 80037dc:	f362 03c4 	bfi	r3, r2, #3, #2
 80037e0:	72bb      	strb	r3, [r7, #10]
    }
    USB_OTG_WRITE_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPTSIZ, deptsiz.d32);
 80037e2:	683b      	ldr	r3, [r7, #0]
 80037e4:	781b      	ldrb	r3, [r3, #0]
 80037e6:	687a      	ldr	r2, [r7, #4]
 80037e8:	3314      	adds	r3, #20
 80037ea:	009b      	lsls	r3, r3, #2
 80037ec:	4413      	add	r3, r2
 80037ee:	685b      	ldr	r3, [r3, #4]
 80037f0:	68ba      	ldr	r2, [r7, #8]
 80037f2:	611a      	str	r2, [r3, #16]
    if (pdev->cfg.dma_enable == 1)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	78db      	ldrb	r3, [r3, #3]
 80037f8:	2b01      	cmp	r3, #1
 80037fa:	d109      	bne.n	8003810 <USB_OTG_EP0StartXfer+0x1a4>
    {
      USB_OTG_WRITE_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPDMA, ep->dma_addr);
 80037fc:	683b      	ldr	r3, [r7, #0]
 80037fe:	781b      	ldrb	r3, [r3, #0]
 8003800:	687a      	ldr	r2, [r7, #4]
 8003802:	3314      	adds	r3, #20
 8003804:	009b      	lsls	r3, r3, #2
 8003806:	4413      	add	r3, r2
 8003808:	685b      	ldr	r3, [r3, #4]
 800380a:	683a      	ldr	r2, [r7, #0]
 800380c:	6912      	ldr	r2, [r2, #16]
 800380e:	615a      	str	r2, [r3, #20]
    }
    /* EP enable */
    depctl.b.cnak = 1;
 8003810:	7cfb      	ldrb	r3, [r7, #19]
 8003812:	f043 0304 	orr.w	r3, r3, #4
 8003816:	74fb      	strb	r3, [r7, #19]
    depctl.b.epena = 1;
 8003818:	7cfb      	ldrb	r3, [r7, #19]
 800381a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800381e:	74fb      	strb	r3, [r7, #19]
    USB_OTG_WRITE_REG32 (&(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL), depctl.d32);
 8003820:	683b      	ldr	r3, [r7, #0]
 8003822:	781b      	ldrb	r3, [r3, #0]
 8003824:	687a      	ldr	r2, [r7, #4]
 8003826:	3314      	adds	r3, #20
 8003828:	009b      	lsls	r3, r3, #2
 800382a:	4413      	add	r3, r2
 800382c:	685b      	ldr	r3, [r3, #4]
 800382e:	693a      	ldr	r2, [r7, #16]
 8003830:	601a      	str	r2, [r3, #0]
    
  }
  return status;
 8003832:	7ffb      	ldrb	r3, [r7, #31]
}
 8003834:	4618      	mov	r0, r3
 8003836:	3724      	adds	r7, #36	; 0x24
 8003838:	46bd      	mov	sp, r7
 800383a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383e:	4770      	bx	lr

08003840 <USB_OTG_EPSetStall>:
* @brief  USB_OTG_EPSetStall : Set the EP STALL
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_EPSetStall(USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep)
{
 8003840:	b480      	push	{r7}
 8003842:	b087      	sub	sp, #28
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
 8003848:	6039      	str	r1, [r7, #0]
  USB_OTG_STS status = USB_OTG_OK;
 800384a:	2300      	movs	r3, #0
 800384c:	75fb      	strb	r3, [r7, #23]
  USB_OTG_DEPCTL_TypeDef  depctl;
  __IO uint32_t *depctl_addr;
  
  depctl.d32 = 0;
 800384e:	2300      	movs	r3, #0
 8003850:	60fb      	str	r3, [r7, #12]
  if (ep->is_in == 1)
 8003852:	683b      	ldr	r3, [r7, #0]
 8003854:	785b      	ldrb	r3, [r3, #1]
 8003856:	2b01      	cmp	r3, #1
 8003858:	d11c      	bne.n	8003894 <USB_OTG_EPSetStall+0x54>
  {
    depctl_addr = &(pdev->regs.INEP_REGS[ep->num]->DIEPCTL);
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	781b      	ldrb	r3, [r3, #0]
 800385e:	687a      	ldr	r2, [r7, #4]
 8003860:	3304      	adds	r3, #4
 8003862:	009b      	lsls	r3, r3, #2
 8003864:	4413      	add	r3, r2
 8003866:	689b      	ldr	r3, [r3, #8]
 8003868:	613b      	str	r3, [r7, #16]
    depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
 800386a:	693b      	ldr	r3, [r7, #16]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	60fb      	str	r3, [r7, #12]
    /* set the disable and stall bits */
    if (depctl.b.epena)
 8003870:	7bfb      	ldrb	r3, [r7, #15]
 8003872:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8003876:	b2db      	uxtb	r3, r3
 8003878:	2b00      	cmp	r3, #0
 800387a:	d003      	beq.n	8003884 <USB_OTG_EPSetStall+0x44>
    {
      depctl.b.epdis = 1;
 800387c:	7bfb      	ldrb	r3, [r7, #15]
 800387e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003882:	73fb      	strb	r3, [r7, #15]
    }
    depctl.b.stall = 1;
 8003884:	7bbb      	ldrb	r3, [r7, #14]
 8003886:	f043 0320 	orr.w	r3, r3, #32
 800388a:	73bb      	strb	r3, [r7, #14]
    USB_OTG_WRITE_REG32(depctl_addr, depctl.d32);
 800388c:	68fa      	ldr	r2, [r7, #12]
 800388e:	693b      	ldr	r3, [r7, #16]
 8003890:	601a      	str	r2, [r3, #0]
 8003892:	e011      	b.n	80038b8 <USB_OTG_EPSetStall+0x78>
  }
  else
  {
    depctl_addr = &(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL);
 8003894:	683b      	ldr	r3, [r7, #0]
 8003896:	781b      	ldrb	r3, [r3, #0]
 8003898:	687a      	ldr	r2, [r7, #4]
 800389a:	3314      	adds	r3, #20
 800389c:	009b      	lsls	r3, r3, #2
 800389e:	4413      	add	r3, r2
 80038a0:	685b      	ldr	r3, [r3, #4]
 80038a2:	613b      	str	r3, [r7, #16]
    depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
 80038a4:	693b      	ldr	r3, [r7, #16]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	60fb      	str	r3, [r7, #12]
    /* set the stall bit */
    depctl.b.stall = 1;
 80038aa:	7bbb      	ldrb	r3, [r7, #14]
 80038ac:	f043 0320 	orr.w	r3, r3, #32
 80038b0:	73bb      	strb	r3, [r7, #14]
    USB_OTG_WRITE_REG32(depctl_addr, depctl.d32);
 80038b2:	68fa      	ldr	r2, [r7, #12]
 80038b4:	693b      	ldr	r3, [r7, #16]
 80038b6:	601a      	str	r2, [r3, #0]
  }
  return status;
 80038b8:	7dfb      	ldrb	r3, [r7, #23]
}
 80038ba:	4618      	mov	r0, r3
 80038bc:	371c      	adds	r7, #28
 80038be:	46bd      	mov	sp, r7
 80038c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c4:	4770      	bx	lr
 80038c6:	bf00      	nop

080038c8 <USB_OTG_EPClearStall>:
* @brief  Clear the EP STALL
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_EPClearStall(USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep)
{
 80038c8:	b480      	push	{r7}
 80038ca:	b087      	sub	sp, #28
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]
 80038d0:	6039      	str	r1, [r7, #0]
  USB_OTG_STS status = USB_OTG_OK;
 80038d2:	2300      	movs	r3, #0
 80038d4:	74fb      	strb	r3, [r7, #19]
  USB_OTG_DEPCTL_TypeDef  depctl;
  __IO uint32_t *depctl_addr;
  
  depctl.d32 = 0;
 80038d6:	2300      	movs	r3, #0
 80038d8:	60fb      	str	r3, [r7, #12]
  
  if (ep->is_in == 1)
 80038da:	683b      	ldr	r3, [r7, #0]
 80038dc:	785b      	ldrb	r3, [r3, #1]
 80038de:	2b01      	cmp	r3, #1
 80038e0:	d108      	bne.n	80038f4 <USB_OTG_EPClearStall+0x2c>
  {
    depctl_addr = &(pdev->regs.INEP_REGS[ep->num]->DIEPCTL);
 80038e2:	683b      	ldr	r3, [r7, #0]
 80038e4:	781b      	ldrb	r3, [r3, #0]
 80038e6:	687a      	ldr	r2, [r7, #4]
 80038e8:	3304      	adds	r3, #4
 80038ea:	009b      	lsls	r3, r3, #2
 80038ec:	4413      	add	r3, r2
 80038ee:	689b      	ldr	r3, [r3, #8]
 80038f0:	617b      	str	r3, [r7, #20]
 80038f2:	e007      	b.n	8003904 <USB_OTG_EPClearStall+0x3c>
  }
  else
  {
    depctl_addr = &(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL);
 80038f4:	683b      	ldr	r3, [r7, #0]
 80038f6:	781b      	ldrb	r3, [r3, #0]
 80038f8:	687a      	ldr	r2, [r7, #4]
 80038fa:	3314      	adds	r3, #20
 80038fc:	009b      	lsls	r3, r3, #2
 80038fe:	4413      	add	r3, r2
 8003900:	685b      	ldr	r3, [r3, #4]
 8003902:	617b      	str	r3, [r7, #20]
  }
  depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
 8003904:	697b      	ldr	r3, [r7, #20]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	60fb      	str	r3, [r7, #12]
  /* clear the stall bits */
  depctl.b.stall = 0;
 800390a:	7bbb      	ldrb	r3, [r7, #14]
 800390c:	f36f 1345 	bfc	r3, #5, #1
 8003910:	73bb      	strb	r3, [r7, #14]
  if (ep->type == EP_TYPE_INTR || ep->type == EP_TYPE_BULK)
 8003912:	683b      	ldr	r3, [r7, #0]
 8003914:	78db      	ldrb	r3, [r3, #3]
 8003916:	2b03      	cmp	r3, #3
 8003918:	d003      	beq.n	8003922 <USB_OTG_EPClearStall+0x5a>
 800391a:	683b      	ldr	r3, [r7, #0]
 800391c:	78db      	ldrb	r3, [r3, #3]
 800391e:	2b02      	cmp	r3, #2
 8003920:	d103      	bne.n	800392a <USB_OTG_EPClearStall+0x62>
  {
    depctl.b.setd0pid = 1; /* DATA0 */
 8003922:	7bfb      	ldrb	r3, [r7, #15]
 8003924:	f043 0310 	orr.w	r3, r3, #16
 8003928:	73fb      	strb	r3, [r7, #15]
  }
  USB_OTG_WRITE_REG32(depctl_addr, depctl.d32);
 800392a:	68fa      	ldr	r2, [r7, #12]
 800392c:	697b      	ldr	r3, [r7, #20]
 800392e:	601a      	str	r2, [r3, #0]
  return status;
 8003930:	7cfb      	ldrb	r3, [r7, #19]
}
 8003932:	4618      	mov	r0, r3
 8003934:	371c      	adds	r7, #28
 8003936:	46bd      	mov	sp, r7
 8003938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800393c:	4770      	bx	lr
 800393e:	bf00      	nop

08003940 <USB_OTG_ReadDevAllOutEp_itr>:
* @brief  USB_OTG_ReadDevAllOutEp_itr : returns OUT endpoint interrupt bits
* @param  pdev : Selected device
* @retval OUT endpoint interrupt bits
*/
uint32_t USB_OTG_ReadDevAllOutEp_itr(USB_OTG_CORE_HANDLE *pdev)
{
 8003940:	b480      	push	{r7}
 8003942:	b085      	sub	sp, #20
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
  uint32_t v;
  v  = USB_OTG_READ_REG32(&pdev->regs.DREGS->DAINT);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	691b      	ldr	r3, [r3, #16]
 800394c:	699b      	ldr	r3, [r3, #24]
 800394e:	60fb      	str	r3, [r7, #12]
  v &= USB_OTG_READ_REG32(&pdev->regs.DREGS->DAINTMSK);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	691b      	ldr	r3, [r3, #16]
 8003954:	69db      	ldr	r3, [r3, #28]
 8003956:	68fa      	ldr	r2, [r7, #12]
 8003958:	4013      	ands	r3, r2
 800395a:	60fb      	str	r3, [r7, #12]
  return ((v & 0xffff0000) >> 16);
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	0c1b      	lsrs	r3, r3, #16
}
 8003960:	4618      	mov	r0, r3
 8003962:	3714      	adds	r7, #20
 8003964:	46bd      	mov	sp, r7
 8003966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396a:	4770      	bx	lr

0800396c <USB_OTG_ReadDevOutEP_itr>:
* @param  pdev : Selected device
* @param  ep : end point number
* @retval Device OUT EP Interrupt register
*/
uint32_t USB_OTG_ReadDevOutEP_itr(USB_OTG_CORE_HANDLE *pdev , uint8_t epnum)
{
 800396c:	b480      	push	{r7}
 800396e:	b085      	sub	sp, #20
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
 8003974:	460b      	mov	r3, r1
 8003976:	70fb      	strb	r3, [r7, #3]
  uint32_t v;
  v  = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[epnum]->DOEPINT);
 8003978:	78fb      	ldrb	r3, [r7, #3]
 800397a:	687a      	ldr	r2, [r7, #4]
 800397c:	3314      	adds	r3, #20
 800397e:	009b      	lsls	r3, r3, #2
 8003980:	4413      	add	r3, r2
 8003982:	685b      	ldr	r3, [r3, #4]
 8003984:	689b      	ldr	r3, [r3, #8]
 8003986:	60fb      	str	r3, [r7, #12]
  v &= USB_OTG_READ_REG32(&pdev->regs.DREGS->DOEPMSK);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	691b      	ldr	r3, [r3, #16]
 800398c:	695b      	ldr	r3, [r3, #20]
 800398e:	68fa      	ldr	r2, [r7, #12]
 8003990:	4013      	ands	r3, r2
 8003992:	60fb      	str	r3, [r7, #12]
  return v;
 8003994:	68fb      	ldr	r3, [r7, #12]
}
 8003996:	4618      	mov	r0, r3
 8003998:	3714      	adds	r7, #20
 800399a:	46bd      	mov	sp, r7
 800399c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a0:	4770      	bx	lr
 80039a2:	bf00      	nop

080039a4 <USB_OTG_ReadDevAllInEPItr>:
* @brief  USB_OTG_ReadDevAllInEPItr : Get int status register
* @param  pdev : Selected device
* @retval int status register
*/
uint32_t USB_OTG_ReadDevAllInEPItr(USB_OTG_CORE_HANDLE *pdev)
{
 80039a4:	b480      	push	{r7}
 80039a6:	b085      	sub	sp, #20
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
  uint32_t v;
  v = USB_OTG_READ_REG32(&pdev->regs.DREGS->DAINT);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	691b      	ldr	r3, [r3, #16]
 80039b0:	699b      	ldr	r3, [r3, #24]
 80039b2:	60fb      	str	r3, [r7, #12]
  v &= USB_OTG_READ_REG32(&pdev->regs.DREGS->DAINTMSK);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	691b      	ldr	r3, [r3, #16]
 80039b8:	69db      	ldr	r3, [r3, #28]
 80039ba:	68fa      	ldr	r2, [r7, #12]
 80039bc:	4013      	ands	r3, r2
 80039be:	60fb      	str	r3, [r7, #12]
  return (v & 0xffff);
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	b29b      	uxth	r3, r3
}
 80039c4:	4618      	mov	r0, r3
 80039c6:	3714      	adds	r7, #20
 80039c8:	46bd      	mov	sp, r7
 80039ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ce:	4770      	bx	lr

080039d0 <USB_OTG_EP0_OutStart>:
* @brief  configures EPO to receive SETUP packets
* @param  None
* @retval : None
*/
void USB_OTG_EP0_OutStart(USB_OTG_CORE_HANDLE *pdev)
{
 80039d0:	b480      	push	{r7}
 80039d2:	b087      	sub	sp, #28
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
  USB_OTG_DEP0XFRSIZ_TypeDef  doeptsize0;
  doeptsize0.d32 = 0;
 80039d8:	2300      	movs	r3, #0
 80039da:	613b      	str	r3, [r7, #16]
  doeptsize0.b.supcnt = 3;
 80039dc:	7cfb      	ldrb	r3, [r7, #19]
 80039de:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80039e2:	74fb      	strb	r3, [r7, #19]
  doeptsize0.b.pktcnt = 1;
 80039e4:	7cbb      	ldrb	r3, [r7, #18]
 80039e6:	2201      	movs	r2, #1
 80039e8:	f362 03c4 	bfi	r3, r2, #3, #2
 80039ec:	74bb      	strb	r3, [r7, #18]
  doeptsize0.b.xfersize = 8 * 3;
 80039ee:	7c3b      	ldrb	r3, [r7, #16]
 80039f0:	2218      	movs	r2, #24
 80039f2:	f362 0306 	bfi	r3, r2, #0, #7
 80039f6:	743b      	strb	r3, [r7, #16]
  USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[0]->DOEPTSIZ, doeptsize0.d32 );
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039fc:	693a      	ldr	r2, [r7, #16]
 80039fe:	611a      	str	r2, [r3, #16]
  
  if (pdev->cfg.dma_enable == 1)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	78db      	ldrb	r3, [r3, #3]
 8003a04:	2b01      	cmp	r3, #1
 8003a06:	d116      	bne.n	8003a36 <USB_OTG_EP0_OutStart+0x66>
  {
    USB_OTG_DEPCTL_TypeDef  doepctl;
    doepctl.d32 = 0;
 8003a08:	2300      	movs	r3, #0
 8003a0a:	60fb      	str	r3, [r7, #12]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[0]->DOEPDMA, 
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a10:	687a      	ldr	r2, [r7, #4]
 8003a12:	f202 52cc 	addw	r2, r2, #1484	; 0x5cc
 8003a16:	615a      	str	r2, [r3, #20]
                        (uint32_t)&pdev->dev.setup_packet);
    
    /* EP enable */
    doepctl.d32 = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[0]->DOEPCTL);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	60fb      	str	r3, [r7, #12]
    doepctl.b.epena = 1;
 8003a20:	7bfb      	ldrb	r3, [r7, #15]
 8003a22:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003a26:	73fb      	strb	r3, [r7, #15]
    doepctl.d32 = 0x80008000;
 8003a28:	f04f 2380 	mov.w	r3, #2147516416	; 0x80008000
 8003a2c:	60fb      	str	r3, [r7, #12]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[0]->DOEPCTL, doepctl.d32);
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a32:	68fa      	ldr	r2, [r7, #12]
 8003a34:	601a      	str	r2, [r3, #0]
  }
}
 8003a36:	bf00      	nop
 8003a38:	371c      	adds	r7, #28
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a40:	4770      	bx	lr
 8003a42:	bf00      	nop

08003a44 <DCD_Init>:



void DCD_Init(USB_OTG_CORE_HANDLE *pdev , 
              USB_OTG_CORE_ID_TypeDef coreID)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b084      	sub	sp, #16
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]
 8003a4c:	460b      	mov	r3, r1
 8003a4e:	70fb      	strb	r3, [r7, #3]
  uint32_t i;
  USB_OTG_EP *ep;
  
  USB_OTG_SelectCore (pdev , coreID);
 8003a50:	78fb      	ldrb	r3, [r7, #3]
 8003a52:	4619      	mov	r1, r3
 8003a54:	6878      	ldr	r0, [r7, #4]
 8003a56:	f7fe ffb7 	bl	80029c8 <USB_OTG_SelectCore>
  
  pdev->dev.device_status = USB_OTG_DEFAULT;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	2201      	movs	r2, #1
 8003a5e:	f883 2112 	strb.w	r2, [r3, #274]	; 0x112
  pdev->dev.device_address = 0;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	2200      	movs	r2, #0
 8003a66:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
  
  /* Init ep structure */
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 8003a6a:	2300      	movs	r3, #0
 8003a6c:	60fb      	str	r3, [r7, #12]
 8003a6e:	e024      	b.n	8003aba <DCD_Init+0x76>
  {
    ep = &pdev->dev.in_ep[i];
 8003a70:	68fa      	ldr	r2, [r7, #12]
 8003a72:	4613      	mov	r3, r2
 8003a74:	009b      	lsls	r3, r3, #2
 8003a76:	4413      	add	r3, r2
 8003a78:	00db      	lsls	r3, r3, #3
 8003a7a:	f503 738c 	add.w	r3, r3, #280	; 0x118
 8003a7e:	687a      	ldr	r2, [r7, #4]
 8003a80:	4413      	add	r3, r2
 8003a82:	3304      	adds	r3, #4
 8003a84:	60bb      	str	r3, [r7, #8]
    /* Init ep structure */
    ep->is_in = 1;
 8003a86:	68bb      	ldr	r3, [r7, #8]
 8003a88:	2201      	movs	r2, #1
 8003a8a:	705a      	strb	r2, [r3, #1]
    ep->num = i;
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	b2da      	uxtb	r2, r3
 8003a90:	68bb      	ldr	r3, [r7, #8]
 8003a92:	701a      	strb	r2, [r3, #0]
    ep->tx_fifo_num = i;
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	b29a      	uxth	r2, r3
 8003a98:	68bb      	ldr	r3, [r7, #8]
 8003a9a:	80da      	strh	r2, [r3, #6]
    /* Control until ep is actvated */
    ep->type = EP_TYPE_CTRL;
 8003a9c:	68bb      	ldr	r3, [r7, #8]
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	70da      	strb	r2, [r3, #3]
    ep->maxpacket =  USB_OTG_MAX_EP0_SIZE;
 8003aa2:	68bb      	ldr	r3, [r7, #8]
 8003aa4:	2240      	movs	r2, #64	; 0x40
 8003aa6:	609a      	str	r2, [r3, #8]
    ep->xfer_buff = 0;
 8003aa8:	68bb      	ldr	r3, [r7, #8]
 8003aaa:	2200      	movs	r2, #0
 8003aac:	60da      	str	r2, [r3, #12]
    ep->xfer_len = 0;
 8003aae:	68bb      	ldr	r3, [r7, #8]
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	615a      	str	r2, [r3, #20]
  
  pdev->dev.device_status = USB_OTG_DEFAULT;
  pdev->dev.device_address = 0;
  
  /* Init ep structure */
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	3301      	adds	r3, #1
 8003ab8:	60fb      	str	r3, [r7, #12]
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	785b      	ldrb	r3, [r3, #1]
 8003abe:	461a      	mov	r2, r3
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	429a      	cmp	r2, r3
 8003ac4:	d8d4      	bhi.n	8003a70 <DCD_Init+0x2c>
    ep->maxpacket =  USB_OTG_MAX_EP0_SIZE;
    ep->xfer_buff = 0;
    ep->xfer_len = 0;
  }
  
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 8003ac6:	2300      	movs	r3, #0
 8003ac8:	60fb      	str	r3, [r7, #12]
 8003aca:	e024      	b.n	8003b16 <DCD_Init+0xd2>
  {
    ep = &pdev->dev.out_ep[i];
 8003acc:	68fa      	ldr	r2, [r7, #12]
 8003ace:	4613      	mov	r3, r2
 8003ad0:	009b      	lsls	r3, r3, #2
 8003ad2:	4413      	add	r3, r2
 8003ad4:	00db      	lsls	r3, r3, #3
 8003ad6:	f503 735c 	add.w	r3, r3, #880	; 0x370
 8003ada:	687a      	ldr	r2, [r7, #4]
 8003adc:	4413      	add	r3, r2
 8003ade:	3304      	adds	r3, #4
 8003ae0:	60bb      	str	r3, [r7, #8]
    /* Init ep structure */
    ep->is_in = 0;
 8003ae2:	68bb      	ldr	r3, [r7, #8]
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	705a      	strb	r2, [r3, #1]
    ep->num = i;
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	b2da      	uxtb	r2, r3
 8003aec:	68bb      	ldr	r3, [r7, #8]
 8003aee:	701a      	strb	r2, [r3, #0]
    ep->tx_fifo_num = i;
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	b29a      	uxth	r2, r3
 8003af4:	68bb      	ldr	r3, [r7, #8]
 8003af6:	80da      	strh	r2, [r3, #6]
    /* Control until ep is activated */
    ep->type = EP_TYPE_CTRL;
 8003af8:	68bb      	ldr	r3, [r7, #8]
 8003afa:	2200      	movs	r2, #0
 8003afc:	70da      	strb	r2, [r3, #3]
    ep->maxpacket = USB_OTG_MAX_EP0_SIZE;
 8003afe:	68bb      	ldr	r3, [r7, #8]
 8003b00:	2240      	movs	r2, #64	; 0x40
 8003b02:	609a      	str	r2, [r3, #8]
    ep->xfer_buff = 0;
 8003b04:	68bb      	ldr	r3, [r7, #8]
 8003b06:	2200      	movs	r2, #0
 8003b08:	60da      	str	r2, [r3, #12]
    ep->xfer_len = 0;
 8003b0a:	68bb      	ldr	r3, [r7, #8]
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	615a      	str	r2, [r3, #20]
    ep->maxpacket =  USB_OTG_MAX_EP0_SIZE;
    ep->xfer_buff = 0;
    ep->xfer_len = 0;
  }
  
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	3301      	adds	r3, #1
 8003b14:	60fb      	str	r3, [r7, #12]
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	785b      	ldrb	r3, [r3, #1]
 8003b1a:	461a      	mov	r2, r3
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	429a      	cmp	r2, r3
 8003b20:	d8d4      	bhi.n	8003acc <DCD_Init+0x88>
    ep->maxpacket = USB_OTG_MAX_EP0_SIZE;
    ep->xfer_buff = 0;
    ep->xfer_len = 0;
  }
  
  USB_OTG_DisableGlobalInt(pdev);
 8003b22:	6878      	ldr	r0, [r7, #4]
 8003b24:	f7ff f8c4 	bl	8002cb0 <USB_OTG_DisableGlobalInt>
  
  /*Init the Core (common init.) */
  USB_OTG_CoreInit(pdev);
 8003b28:	6878      	ldr	r0, [r7, #4]
 8003b2a:	f7ff f807 	bl	8002b3c <USB_OTG_CoreInit>


  /* Force Device Mode*/
  USB_OTG_SetCurrentMode(pdev, DEVICE_MODE);
 8003b2e:	2100      	movs	r1, #0
 8003b30:	6878      	ldr	r0, [r7, #4]
 8003b32:	f7ff f943 	bl	8002dbc <USB_OTG_SetCurrentMode>
  
  /* Init Device */
  USB_OTG_CoreInitDev(pdev);
 8003b36:	6878      	ldr	r0, [r7, #4]
 8003b38:	f7ff f9c6 	bl	8002ec8 <USB_OTG_CoreInitDev>
  
  
  /* Enable USB Global interrupt */
  USB_OTG_EnableGlobalInt(pdev);
 8003b3c:	6878      	ldr	r0, [r7, #4]
 8003b3e:	f7ff f89b 	bl	8002c78 <USB_OTG_EnableGlobalInt>
}
 8003b42:	bf00      	nop
 8003b44:	3710      	adds	r7, #16
 8003b46:	46bd      	mov	sp, r7
 8003b48:	bd80      	pop	{r7, pc}
 8003b4a:	bf00      	nop

08003b4c <DCD_EP_Open>:
*/
uint32_t DCD_EP_Open(USB_OTG_CORE_HANDLE *pdev , 
                     uint8_t ep_addr,
                     uint16_t ep_mps,
                     uint8_t ep_type)
{
 8003b4c:	b580      	push	{r7, lr}
 8003b4e:	b084      	sub	sp, #16
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
 8003b54:	4608      	mov	r0, r1
 8003b56:	4611      	mov	r1, r2
 8003b58:	461a      	mov	r2, r3
 8003b5a:	4603      	mov	r3, r0
 8003b5c:	70fb      	strb	r3, [r7, #3]
 8003b5e:	460b      	mov	r3, r1
 8003b60:	803b      	strh	r3, [r7, #0]
 8003b62:	4613      	mov	r3, r2
 8003b64:	70bb      	strb	r3, [r7, #2]
  USB_OTG_EP *ep;
  
  if ((ep_addr & 0x80) == 0x80)
 8003b66:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	da0d      	bge.n	8003b8a <DCD_EP_Open+0x3e>
  {
    ep = &pdev->dev.in_ep[ep_addr & 0x7F];
 8003b6e:	78fb      	ldrb	r3, [r7, #3]
 8003b70:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8003b74:	4613      	mov	r3, r2
 8003b76:	009b      	lsls	r3, r3, #2
 8003b78:	4413      	add	r3, r2
 8003b7a:	00db      	lsls	r3, r3, #3
 8003b7c:	f503 738c 	add.w	r3, r3, #280	; 0x118
 8003b80:	687a      	ldr	r2, [r7, #4]
 8003b82:	4413      	add	r3, r2
 8003b84:	3304      	adds	r3, #4
 8003b86:	60fb      	str	r3, [r7, #12]
 8003b88:	e00c      	b.n	8003ba4 <DCD_EP_Open+0x58>
  }
  else
  {
    ep = &pdev->dev.out_ep[ep_addr & 0x7F];
 8003b8a:	78fb      	ldrb	r3, [r7, #3]
 8003b8c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8003b90:	4613      	mov	r3, r2
 8003b92:	009b      	lsls	r3, r3, #2
 8003b94:	4413      	add	r3, r2
 8003b96:	00db      	lsls	r3, r3, #3
 8003b98:	f503 735c 	add.w	r3, r3, #880	; 0x370
 8003b9c:	687a      	ldr	r2, [r7, #4]
 8003b9e:	4413      	add	r3, r2
 8003ba0:	3304      	adds	r3, #4
 8003ba2:	60fb      	str	r3, [r7, #12]
  }
  ep->num   = ep_addr & 0x7F;
 8003ba4:	78fb      	ldrb	r3, [r7, #3]
 8003ba6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003baa:	b2da      	uxtb	r2, r3
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	701a      	strb	r2, [r3, #0]
  
  ep->is_in = (0x80 & ep_addr) != 0;
 8003bb0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003bb4:	b2db      	uxtb	r3, r3
 8003bb6:	09db      	lsrs	r3, r3, #7
 8003bb8:	b2db      	uxtb	r3, r3
 8003bba:	461a      	mov	r2, r3
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	705a      	strb	r2, [r3, #1]
  ep->maxpacket = ep_mps;
 8003bc0:	883a      	ldrh	r2, [r7, #0]
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	78ba      	ldrb	r2, [r7, #2]
 8003bca:	70da      	strb	r2, [r3, #3]
  if (ep->is_in)
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	785b      	ldrb	r3, [r3, #1]
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d004      	beq.n	8003bde <DCD_EP_Open+0x92>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	781b      	ldrb	r3, [r3, #0]
 8003bd8:	b29a      	uxth	r2, r3
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == USB_OTG_EP_BULK )
 8003bde:	78bb      	ldrb	r3, [r7, #2]
 8003be0:	2b02      	cmp	r3, #2
 8003be2:	d102      	bne.n	8003bea <DCD_EP_Open+0x9e>
  {
    ep->data_pid_start = 0;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	2200      	movs	r2, #0
 8003be8:	711a      	strb	r2, [r3, #4]
  }
  USB_OTG_EPActivate(pdev , ep );
 8003bea:	68f9      	ldr	r1, [r7, #12]
 8003bec:	6878      	ldr	r0, [r7, #4]
 8003bee:	f7ff fb49 	bl	8003284 <USB_OTG_EPActivate>
  return 0;
 8003bf2:	2300      	movs	r3, #0
}
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	3710      	adds	r7, #16
 8003bf8:	46bd      	mov	sp, r7
 8003bfa:	bd80      	pop	{r7, pc}

08003bfc <DCD_EP_Close>:
* @param pdev: device instance
* @param ep_addr: endpoint address
* @retval : status
*/
uint32_t DCD_EP_Close(USB_OTG_CORE_HANDLE *pdev , uint8_t  ep_addr)
{
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	b084      	sub	sp, #16
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	6078      	str	r0, [r7, #4]
 8003c04:	460b      	mov	r3, r1
 8003c06:	70fb      	strb	r3, [r7, #3]
  USB_OTG_EP *ep;
  
  if ((ep_addr&0x80) == 0x80)
 8003c08:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	da0d      	bge.n	8003c2c <DCD_EP_Close+0x30>
  {
    ep = &pdev->dev.in_ep[ep_addr & 0x7F];
 8003c10:	78fb      	ldrb	r3, [r7, #3]
 8003c12:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8003c16:	4613      	mov	r3, r2
 8003c18:	009b      	lsls	r3, r3, #2
 8003c1a:	4413      	add	r3, r2
 8003c1c:	00db      	lsls	r3, r3, #3
 8003c1e:	f503 738c 	add.w	r3, r3, #280	; 0x118
 8003c22:	687a      	ldr	r2, [r7, #4]
 8003c24:	4413      	add	r3, r2
 8003c26:	3304      	adds	r3, #4
 8003c28:	60fb      	str	r3, [r7, #12]
 8003c2a:	e00c      	b.n	8003c46 <DCD_EP_Close+0x4a>
  }
  else
  {
    ep = &pdev->dev.out_ep[ep_addr & 0x7F];
 8003c2c:	78fb      	ldrb	r3, [r7, #3]
 8003c2e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8003c32:	4613      	mov	r3, r2
 8003c34:	009b      	lsls	r3, r3, #2
 8003c36:	4413      	add	r3, r2
 8003c38:	00db      	lsls	r3, r3, #3
 8003c3a:	f503 735c 	add.w	r3, r3, #880	; 0x370
 8003c3e:	687a      	ldr	r2, [r7, #4]
 8003c40:	4413      	add	r3, r2
 8003c42:	3304      	adds	r3, #4
 8003c44:	60fb      	str	r3, [r7, #12]
  }
  ep->num   = ep_addr & 0x7F;
 8003c46:	78fb      	ldrb	r3, [r7, #3]
 8003c48:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003c4c:	b2da      	uxtb	r2, r3
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	701a      	strb	r2, [r3, #0]
  ep->is_in = (0x80 & ep_addr) != 0;
 8003c52:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003c56:	b2db      	uxtb	r3, r3
 8003c58:	09db      	lsrs	r3, r3, #7
 8003c5a:	b2db      	uxtb	r3, r3
 8003c5c:	461a      	mov	r2, r3
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	705a      	strb	r2, [r3, #1]
  USB_OTG_EPDeactivate(pdev , ep );
 8003c62:	68f9      	ldr	r1, [r7, #12]
 8003c64:	6878      	ldr	r0, [r7, #4]
 8003c66:	f7ff fb7b 	bl	8003360 <USB_OTG_EPDeactivate>
  return 0;
 8003c6a:	2300      	movs	r3, #0
}
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	3710      	adds	r7, #16
 8003c70:	46bd      	mov	sp, r7
 8003c72:	bd80      	pop	{r7, pc}

08003c74 <DCD_EP_PrepareRx>:
*/
uint32_t   DCD_EP_PrepareRx( USB_OTG_CORE_HANDLE *pdev,
                            uint8_t   ep_addr,
                            uint8_t *pbuf,                        
                            uint16_t  buf_len)
{
 8003c74:	b580      	push	{r7, lr}
 8003c76:	b086      	sub	sp, #24
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	60f8      	str	r0, [r7, #12]
 8003c7c:	607a      	str	r2, [r7, #4]
 8003c7e:	461a      	mov	r2, r3
 8003c80:	460b      	mov	r3, r1
 8003c82:	72fb      	strb	r3, [r7, #11]
 8003c84:	4613      	mov	r3, r2
 8003c86:	813b      	strh	r3, [r7, #8]
  USB_OTG_EP *ep;
  
  ep = &pdev->dev.out_ep[ep_addr & 0x7F];
 8003c88:	7afb      	ldrb	r3, [r7, #11]
 8003c8a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8003c8e:	4613      	mov	r3, r2
 8003c90:	009b      	lsls	r3, r3, #2
 8003c92:	4413      	add	r3, r2
 8003c94:	00db      	lsls	r3, r3, #3
 8003c96:	f503 735c 	add.w	r3, r3, #880	; 0x370
 8003c9a:	68fa      	ldr	r2, [r7, #12]
 8003c9c:	4413      	add	r3, r2
 8003c9e:	3304      	adds	r3, #4
 8003ca0:	617b      	str	r3, [r7, #20]
  
  /*setup and start the Xfer */
  ep->xfer_buff = pbuf;  
 8003ca2:	697b      	ldr	r3, [r7, #20]
 8003ca4:	687a      	ldr	r2, [r7, #4]
 8003ca6:	60da      	str	r2, [r3, #12]
  ep->xfer_len = buf_len;
 8003ca8:	893a      	ldrh	r2, [r7, #8]
 8003caa:	697b      	ldr	r3, [r7, #20]
 8003cac:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0;
 8003cae:	697b      	ldr	r3, [r7, #20]
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	619a      	str	r2, [r3, #24]
  ep->is_in = 0;
 8003cb4:	697b      	ldr	r3, [r7, #20]
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & 0x7F;
 8003cba:	7afb      	ldrb	r3, [r7, #11]
 8003cbc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003cc0:	b2da      	uxtb	r2, r3
 8003cc2:	697b      	ldr	r3, [r7, #20]
 8003cc4:	701a      	strb	r2, [r3, #0]
  
  if (pdev->cfg.dma_enable == 1)
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	78db      	ldrb	r3, [r3, #3]
 8003cca:	2b01      	cmp	r3, #1
 8003ccc:	d102      	bne.n	8003cd4 <DCD_EP_PrepareRx+0x60>
  {
    ep->dma_addr = (uint32_t)pbuf;  
 8003cce:	687a      	ldr	r2, [r7, #4]
 8003cd0:	697b      	ldr	r3, [r7, #20]
 8003cd2:	611a      	str	r2, [r3, #16]
  }
  
  if ( ep->num == 0 )
 8003cd4:	697b      	ldr	r3, [r7, #20]
 8003cd6:	781b      	ldrb	r3, [r3, #0]
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d104      	bne.n	8003ce6 <DCD_EP_PrepareRx+0x72>
  {
    USB_OTG_EP0StartXfer(pdev , ep);
 8003cdc:	6979      	ldr	r1, [r7, #20]
 8003cde:	68f8      	ldr	r0, [r7, #12]
 8003ce0:	f7ff fcc4 	bl	800366c <USB_OTG_EP0StartXfer>
 8003ce4:	e003      	b.n	8003cee <DCD_EP_PrepareRx+0x7a>
  }
  else
  {
    USB_OTG_EPStartXfer(pdev, ep );
 8003ce6:	6979      	ldr	r1, [r7, #20]
 8003ce8:	68f8      	ldr	r0, [r7, #12]
 8003cea:	f7ff fb7f 	bl	80033ec <USB_OTG_EPStartXfer>
  }
  return 0;
 8003cee:	2300      	movs	r3, #0
}
 8003cf0:	4618      	mov	r0, r3
 8003cf2:	3718      	adds	r7, #24
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	bd80      	pop	{r7, pc}

08003cf8 <DCD_EP_Tx>:
*/
uint32_t  DCD_EP_Tx ( USB_OTG_CORE_HANDLE *pdev,
                     uint8_t   ep_addr,
                     uint8_t   *pbuf,
                     uint32_t   buf_len)
{
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b086      	sub	sp, #24
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	60f8      	str	r0, [r7, #12]
 8003d00:	607a      	str	r2, [r7, #4]
 8003d02:	603b      	str	r3, [r7, #0]
 8003d04:	460b      	mov	r3, r1
 8003d06:	72fb      	strb	r3, [r7, #11]
  USB_OTG_EP *ep;
  
  ep = &pdev->dev.in_ep[ep_addr & 0x7F];
 8003d08:	7afb      	ldrb	r3, [r7, #11]
 8003d0a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8003d0e:	4613      	mov	r3, r2
 8003d10:	009b      	lsls	r3, r3, #2
 8003d12:	4413      	add	r3, r2
 8003d14:	00db      	lsls	r3, r3, #3
 8003d16:	f503 738c 	add.w	r3, r3, #280	; 0x118
 8003d1a:	68fa      	ldr	r2, [r7, #12]
 8003d1c:	4413      	add	r3, r2
 8003d1e:	3304      	adds	r3, #4
 8003d20:	617b      	str	r3, [r7, #20]
  
  /* Setup and start the Transfer */
  ep->is_in = 1;
 8003d22:	697b      	ldr	r3, [r7, #20]
 8003d24:	2201      	movs	r2, #1
 8003d26:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & 0x7F;  
 8003d28:	7afb      	ldrb	r3, [r7, #11]
 8003d2a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003d2e:	b2da      	uxtb	r2, r3
 8003d30:	697b      	ldr	r3, [r7, #20]
 8003d32:	701a      	strb	r2, [r3, #0]
  ep->xfer_buff = pbuf;
 8003d34:	697b      	ldr	r3, [r7, #20]
 8003d36:	687a      	ldr	r2, [r7, #4]
 8003d38:	60da      	str	r2, [r3, #12]
  ep->dma_addr = (uint32_t)pbuf;  
 8003d3a:	687a      	ldr	r2, [r7, #4]
 8003d3c:	697b      	ldr	r3, [r7, #20]
 8003d3e:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0;
 8003d40:	697b      	ldr	r3, [r7, #20]
 8003d42:	2200      	movs	r2, #0
 8003d44:	619a      	str	r2, [r3, #24]
  ep->xfer_len  = buf_len;
 8003d46:	697b      	ldr	r3, [r7, #20]
 8003d48:	683a      	ldr	r2, [r7, #0]
 8003d4a:	615a      	str	r2, [r3, #20]
  
  if ( ep->num == 0 )
 8003d4c:	697b      	ldr	r3, [r7, #20]
 8003d4e:	781b      	ldrb	r3, [r3, #0]
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d104      	bne.n	8003d5e <DCD_EP_Tx+0x66>
  {
    USB_OTG_EP0StartXfer(pdev , ep);
 8003d54:	6979      	ldr	r1, [r7, #20]
 8003d56:	68f8      	ldr	r0, [r7, #12]
 8003d58:	f7ff fc88 	bl	800366c <USB_OTG_EP0StartXfer>
 8003d5c:	e003      	b.n	8003d66 <DCD_EP_Tx+0x6e>
  }
  else
  {
    USB_OTG_EPStartXfer(pdev, ep );
 8003d5e:	6979      	ldr	r1, [r7, #20]
 8003d60:	68f8      	ldr	r0, [r7, #12]
 8003d62:	f7ff fb43 	bl	80033ec <USB_OTG_EPStartXfer>
  }
  return 0;
 8003d66:	2300      	movs	r3, #0
}
 8003d68:	4618      	mov	r0, r3
 8003d6a:	3718      	adds	r7, #24
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	bd80      	pop	{r7, pc}

08003d70 <DCD_EP_Stall>:
* @param pdev: device instance
* @param epnum: endpoint address
* @retval : status
*/
uint32_t  DCD_EP_Stall (USB_OTG_CORE_HANDLE *pdev, uint8_t   epnum)
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	b084      	sub	sp, #16
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]
 8003d78:	460b      	mov	r3, r1
 8003d7a:	70fb      	strb	r3, [r7, #3]
  USB_OTG_EP *ep;
  if ((0x80 & epnum) == 0x80)
 8003d7c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	da0d      	bge.n	8003da0 <DCD_EP_Stall+0x30>
  {
    ep = &pdev->dev.in_ep[epnum & 0x7F];
 8003d84:	78fb      	ldrb	r3, [r7, #3]
 8003d86:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8003d8a:	4613      	mov	r3, r2
 8003d8c:	009b      	lsls	r3, r3, #2
 8003d8e:	4413      	add	r3, r2
 8003d90:	00db      	lsls	r3, r3, #3
 8003d92:	f503 738c 	add.w	r3, r3, #280	; 0x118
 8003d96:	687a      	ldr	r2, [r7, #4]
 8003d98:	4413      	add	r3, r2
 8003d9a:	3304      	adds	r3, #4
 8003d9c:	60fb      	str	r3, [r7, #12]
 8003d9e:	e00a      	b.n	8003db6 <DCD_EP_Stall+0x46>
  }
  else
  {
    ep = &pdev->dev.out_ep[epnum];
 8003da0:	78fa      	ldrb	r2, [r7, #3]
 8003da2:	4613      	mov	r3, r2
 8003da4:	009b      	lsls	r3, r3, #2
 8003da6:	4413      	add	r3, r2
 8003da8:	00db      	lsls	r3, r3, #3
 8003daa:	f503 735c 	add.w	r3, r3, #880	; 0x370
 8003dae:	687a      	ldr	r2, [r7, #4]
 8003db0:	4413      	add	r3, r2
 8003db2:	3304      	adds	r3, #4
 8003db4:	60fb      	str	r3, [r7, #12]
  }

  ep->is_stall = 1;
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	2201      	movs	r2, #1
 8003dba:	709a      	strb	r2, [r3, #2]
  ep->num   = epnum & 0x7F;
 8003dbc:	78fb      	ldrb	r3, [r7, #3]
 8003dbe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003dc2:	b2da      	uxtb	r2, r3
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	701a      	strb	r2, [r3, #0]
  ep->is_in = ((epnum & 0x80) == 0x80);
 8003dc8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003dcc:	b2db      	uxtb	r3, r3
 8003dce:	09db      	lsrs	r3, r3, #7
 8003dd0:	b2db      	uxtb	r3, r3
 8003dd2:	461a      	mov	r2, r3
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	705a      	strb	r2, [r3, #1]
  
  USB_OTG_EPSetStall(pdev , ep);
 8003dd8:	68f9      	ldr	r1, [r7, #12]
 8003dda:	6878      	ldr	r0, [r7, #4]
 8003ddc:	f7ff fd30 	bl	8003840 <USB_OTG_EPSetStall>
  return (0);
 8003de0:	2300      	movs	r3, #0
}
 8003de2:	4618      	mov	r0, r3
 8003de4:	3710      	adds	r7, #16
 8003de6:	46bd      	mov	sp, r7
 8003de8:	bd80      	pop	{r7, pc}
 8003dea:	bf00      	nop

08003dec <DCD_EP_ClrStall>:
* @param pdev: device instance
* @param epnum: endpoint address
* @retval : status
*/
uint32_t  DCD_EP_ClrStall (USB_OTG_CORE_HANDLE *pdev, uint8_t epnum)
{
 8003dec:	b580      	push	{r7, lr}
 8003dee:	b084      	sub	sp, #16
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
 8003df4:	460b      	mov	r3, r1
 8003df6:	70fb      	strb	r3, [r7, #3]
  USB_OTG_EP *ep;
  if ((0x80 & epnum) == 0x80)
 8003df8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	da0d      	bge.n	8003e1c <DCD_EP_ClrStall+0x30>
  {
    ep = &pdev->dev.in_ep[epnum & 0x7F];    
 8003e00:	78fb      	ldrb	r3, [r7, #3]
 8003e02:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8003e06:	4613      	mov	r3, r2
 8003e08:	009b      	lsls	r3, r3, #2
 8003e0a:	4413      	add	r3, r2
 8003e0c:	00db      	lsls	r3, r3, #3
 8003e0e:	f503 738c 	add.w	r3, r3, #280	; 0x118
 8003e12:	687a      	ldr	r2, [r7, #4]
 8003e14:	4413      	add	r3, r2
 8003e16:	3304      	adds	r3, #4
 8003e18:	60fb      	str	r3, [r7, #12]
 8003e1a:	e00a      	b.n	8003e32 <DCD_EP_ClrStall+0x46>
  }
  else
  {
    ep = &pdev->dev.out_ep[epnum];
 8003e1c:	78fa      	ldrb	r2, [r7, #3]
 8003e1e:	4613      	mov	r3, r2
 8003e20:	009b      	lsls	r3, r3, #2
 8003e22:	4413      	add	r3, r2
 8003e24:	00db      	lsls	r3, r3, #3
 8003e26:	f503 735c 	add.w	r3, r3, #880	; 0x370
 8003e2a:	687a      	ldr	r2, [r7, #4]
 8003e2c:	4413      	add	r3, r2
 8003e2e:	3304      	adds	r3, #4
 8003e30:	60fb      	str	r3, [r7, #12]
  }
  
  ep->is_stall = 0;  
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	2200      	movs	r2, #0
 8003e36:	709a      	strb	r2, [r3, #2]
  ep->num   = epnum & 0x7F;
 8003e38:	78fb      	ldrb	r3, [r7, #3]
 8003e3a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003e3e:	b2da      	uxtb	r2, r3
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	701a      	strb	r2, [r3, #0]
  ep->is_in = ((epnum & 0x80) == 0x80);
 8003e44:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003e48:	b2db      	uxtb	r3, r3
 8003e4a:	09db      	lsrs	r3, r3, #7
 8003e4c:	b2db      	uxtb	r3, r3
 8003e4e:	461a      	mov	r2, r3
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	705a      	strb	r2, [r3, #1]
  
  USB_OTG_EPClearStall(pdev , ep);
 8003e54:	68f9      	ldr	r1, [r7, #12]
 8003e56:	6878      	ldr	r0, [r7, #4]
 8003e58:	f7ff fd36 	bl	80038c8 <USB_OTG_EPClearStall>
  return (0);
 8003e5c:	2300      	movs	r3, #0
}
 8003e5e:	4618      	mov	r0, r3
 8003e60:	3710      	adds	r7, #16
 8003e62:	46bd      	mov	sp, r7
 8003e64:	bd80      	pop	{r7, pc}
 8003e66:	bf00      	nop

08003e68 <DCD_EP_SetAddress>:
* @param pdev: device instance
* @param address: new device address
* @retval : status
*/
void  DCD_EP_SetAddress (USB_OTG_CORE_HANDLE *pdev, uint8_t address)
{
 8003e68:	b480      	push	{r7}
 8003e6a:	b085      	sub	sp, #20
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	6078      	str	r0, [r7, #4]
 8003e70:	460b      	mov	r3, r1
 8003e72:	70fb      	strb	r3, [r7, #3]
  USB_OTG_DCFG_TypeDef  dcfg;
  dcfg.d32 = 0;
 8003e74:	2300      	movs	r3, #0
 8003e76:	60fb      	str	r3, [r7, #12]
  dcfg.b.devaddr = address;
 8003e78:	78fb      	ldrb	r3, [r7, #3]
 8003e7a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003e7e:	b2da      	uxtb	r2, r3
 8003e80:	89bb      	ldrh	r3, [r7, #12]
 8003e82:	f362 130a 	bfi	r3, r2, #4, #7
 8003e86:	81bb      	strh	r3, [r7, #12]
  USB_OTG_MODIFY_REG32( &pdev->regs.DREGS->DCFG, 0, dcfg.d32);
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	691b      	ldr	r3, [r3, #16]
 8003e8c:	687a      	ldr	r2, [r7, #4]
 8003e8e:	6912      	ldr	r2, [r2, #16]
 8003e90:	6811      	ldr	r1, [r2, #0]
 8003e92:	68fa      	ldr	r2, [r7, #12]
 8003e94:	430a      	orrs	r2, r1
 8003e96:	601a      	str	r2, [r3, #0]
}
 8003e98:	bf00      	nop
 8003e9a:	3714      	adds	r7, #20
 8003e9c:	46bd      	mov	sp, r7
 8003e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea2:	4770      	bx	lr

08003ea4 <USBD_OTG_ISR_Handler>:
*         handles all USB Interrupts
* @param  pdev: device instance
* @retval status
*/
uint32_t USBD_OTG_ISR_Handler (USB_OTG_CORE_HANDLE *pdev)
{
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	b086      	sub	sp, #24
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
  USB_OTG_GINTSTS_TypeDef  gintr_status;
  uint32_t retval = 0;
 8003eac:	2300      	movs	r3, #0
 8003eae:	617b      	str	r3, [r7, #20]
  
  if (USB_OTG_IsDeviceMode(pdev)) /* ensure that we are in device mode */
 8003eb0:	6878      	ldr	r0, [r7, #4]
 8003eb2:	f7fe ffc3 	bl	8002e3c <USB_OTG_IsDeviceMode>
 8003eb6:	4603      	mov	r3, r0
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	f000 809c 	beq.w	8003ff6 <USBD_OTG_ISR_Handler+0x152>
  {
    gintr_status.d32 = USB_OTG_ReadCoreItr(pdev);
 8003ebe:	6878      	ldr	r0, [r7, #4]
 8003ec0:	f7fe ffce 	bl	8002e60 <USB_OTG_ReadCoreItr>
 8003ec4:	4603      	mov	r3, r0
 8003ec6:	613b      	str	r3, [r7, #16]
    if (!gintr_status.d32) /* avoid spurious interrupt */
 8003ec8:	693b      	ldr	r3, [r7, #16]
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d101      	bne.n	8003ed2 <USBD_OTG_ISR_Handler+0x2e>
    {
      return 0;
 8003ece:	2300      	movs	r3, #0
 8003ed0:	e092      	b.n	8003ff8 <USBD_OTG_ISR_Handler+0x154>
    }
    
    if (gintr_status.b.outepintr)
 8003ed2:	7cbb      	ldrb	r3, [r7, #18]
 8003ed4:	f003 0308 	and.w	r3, r3, #8
 8003ed8:	b2db      	uxtb	r3, r3
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d006      	beq.n	8003eec <USBD_OTG_ISR_Handler+0x48>
    {
      retval |= DCD_HandleOutEP_ISR(pdev);
 8003ede:	6878      	ldr	r0, [r7, #4]
 8003ee0:	f000 f9fa 	bl	80042d8 <DCD_HandleOutEP_ISR>
 8003ee4:	4602      	mov	r2, r0
 8003ee6:	697b      	ldr	r3, [r7, #20]
 8003ee8:	4313      	orrs	r3, r2
 8003eea:	617b      	str	r3, [r7, #20]
    }    
    
    if (gintr_status.b.inepint)
 8003eec:	7cbb      	ldrb	r3, [r7, #18]
 8003eee:	f003 0304 	and.w	r3, r3, #4
 8003ef2:	b2db      	uxtb	r3, r3
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d006      	beq.n	8003f06 <USBD_OTG_ISR_Handler+0x62>
    {
      retval |= DCD_HandleInEP_ISR(pdev);
 8003ef8:	6878      	ldr	r0, [r7, #4]
 8003efa:	f000 f91f 	bl	800413c <DCD_HandleInEP_ISR>
 8003efe:	4602      	mov	r2, r0
 8003f00:	697b      	ldr	r3, [r7, #20]
 8003f02:	4313      	orrs	r3, r2
 8003f04:	617b      	str	r3, [r7, #20]
    }
    
    if (gintr_status.b.modemismatch)
 8003f06:	7c3b      	ldrb	r3, [r7, #16]
 8003f08:	f003 0302 	and.w	r3, r3, #2
 8003f0c:	b2db      	uxtb	r3, r3
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d009      	beq.n	8003f26 <USBD_OTG_ISR_Handler+0x82>
    {
      USB_OTG_GINTSTS_TypeDef  gintsts;
      
      /* Clear interrupt */
      gintsts.d32 = 0;
 8003f12:	2300      	movs	r3, #0
 8003f14:	60fb      	str	r3, [r7, #12]
      gintsts.b.modemismatch = 1;
 8003f16:	7b3b      	ldrb	r3, [r7, #12]
 8003f18:	f043 0302 	orr.w	r3, r3, #2
 8003f1c:	733b      	strb	r3, [r7, #12]
      USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	68db      	ldr	r3, [r3, #12]
 8003f22:	68fa      	ldr	r2, [r7, #12]
 8003f24:	615a      	str	r2, [r3, #20]
    }
    
    if (gintr_status.b.wkupintr)
 8003f26:	7cfb      	ldrb	r3, [r7, #19]
 8003f28:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8003f2c:	b2db      	uxtb	r3, r3
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d006      	beq.n	8003f40 <USBD_OTG_ISR_Handler+0x9c>
    {
      retval |= DCD_HandleResume_ISR(pdev);
 8003f32:	6878      	ldr	r0, [r7, #4]
 8003f34:	f000 f864 	bl	8004000 <DCD_HandleResume_ISR>
 8003f38:	4602      	mov	r2, r0
 8003f3a:	697b      	ldr	r3, [r7, #20]
 8003f3c:	4313      	orrs	r3, r2
 8003f3e:	617b      	str	r3, [r7, #20]
    }
    
    if (gintr_status.b.usbsuspend)
 8003f40:	7c7b      	ldrb	r3, [r7, #17]
 8003f42:	f003 0308 	and.w	r3, r3, #8
 8003f46:	b2db      	uxtb	r3, r3
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d006      	beq.n	8003f5a <USBD_OTG_ISR_Handler+0xb6>
    {
      retval |= DCD_HandleUSBSuspend_ISR(pdev);
 8003f4c:	6878      	ldr	r0, [r7, #4]
 8003f4e:	f000 f897 	bl	8004080 <DCD_HandleUSBSuspend_ISR>
 8003f52:	4602      	mov	r2, r0
 8003f54:	697b      	ldr	r3, [r7, #20]
 8003f56:	4313      	orrs	r3, r2
 8003f58:	617b      	str	r3, [r7, #20]
    }
    if (gintr_status.b.sofintr)
 8003f5a:	7c3b      	ldrb	r3, [r7, #16]
 8003f5c:	f003 0308 	and.w	r3, r3, #8
 8003f60:	b2db      	uxtb	r3, r3
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d006      	beq.n	8003f74 <USBD_OTG_ISR_Handler+0xd0>
    {
      retval |= DCD_HandleSof_ISR(pdev);
 8003f66:	6878      	ldr	r0, [r7, #4]
 8003f68:	f000 fa5e 	bl	8004428 <DCD_HandleSof_ISR>
 8003f6c:	4602      	mov	r2, r0
 8003f6e:	697b      	ldr	r3, [r7, #20]
 8003f70:	4313      	orrs	r3, r2
 8003f72:	617b      	str	r3, [r7, #20]
      
    }
    
    if (gintr_status.b.rxstsqlvl)
 8003f74:	7c3b      	ldrb	r3, [r7, #16]
 8003f76:	f003 0310 	and.w	r3, r3, #16
 8003f7a:	b2db      	uxtb	r3, r3
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d006      	beq.n	8003f8e <USBD_OTG_ISR_Handler+0xea>
    {
      retval |= DCD_HandleRxStatusQueueLevel_ISR(pdev);
 8003f80:	6878      	ldr	r0, [r7, #4]
 8003f82:	f000 fa6b 	bl	800445c <DCD_HandleRxStatusQueueLevel_ISR>
 8003f86:	4602      	mov	r2, r0
 8003f88:	697b      	ldr	r3, [r7, #20]
 8003f8a:	4313      	orrs	r3, r2
 8003f8c:	617b      	str	r3, [r7, #20]
      
    }
    
    if (gintr_status.b.usbreset)
 8003f8e:	7c7b      	ldrb	r3, [r7, #17]
 8003f90:	f003 0310 	and.w	r3, r3, #16
 8003f94:	b2db      	uxtb	r3, r3
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d006      	beq.n	8003fa8 <USBD_OTG_ISR_Handler+0x104>
    {
      retval |= DCD_HandleUsbReset_ISR(pdev);
 8003f9a:	6878      	ldr	r0, [r7, #4]
 8003f9c:	f000 fb52 	bl	8004644 <DCD_HandleUsbReset_ISR>
 8003fa0:	4602      	mov	r2, r0
 8003fa2:	697b      	ldr	r3, [r7, #20]
 8003fa4:	4313      	orrs	r3, r2
 8003fa6:	617b      	str	r3, [r7, #20]
      
    }
    if (gintr_status.b.enumdone)
 8003fa8:	7c7b      	ldrb	r3, [r7, #17]
 8003faa:	f003 0320 	and.w	r3, r3, #32
 8003fae:	b2db      	uxtb	r3, r3
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d006      	beq.n	8003fc2 <USBD_OTG_ISR_Handler+0x11e>
    {
      retval |= DCD_HandleEnumDone_ISR(pdev);
 8003fb4:	6878      	ldr	r0, [r7, #4]
 8003fb6:	f000 fbd5 	bl	8004764 <DCD_HandleEnumDone_ISR>
 8003fba:	4602      	mov	r2, r0
 8003fbc:	697b      	ldr	r3, [r7, #20]
 8003fbe:	4313      	orrs	r3, r2
 8003fc0:	617b      	str	r3, [r7, #20]
    }
    
    if (gintr_status.b.incomplisoin)
 8003fc2:	7cbb      	ldrb	r3, [r7, #18]
 8003fc4:	f003 0310 	and.w	r3, r3, #16
 8003fc8:	b2db      	uxtb	r3, r3
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d006      	beq.n	8003fdc <USBD_OTG_ISR_Handler+0x138>
    {
      retval |= DCD_IsoINIncomplete_ISR(pdev);
 8003fce:	6878      	ldr	r0, [r7, #4]
 8003fd0:	f000 fc04 	bl	80047dc <DCD_IsoINIncomplete_ISR>
 8003fd4:	4602      	mov	r2, r0
 8003fd6:	697b      	ldr	r3, [r7, #20]
 8003fd8:	4313      	orrs	r3, r2
 8003fda:	617b      	str	r3, [r7, #20]
    }

    if (gintr_status.b.incomplisoout)
 8003fdc:	7cbb      	ldrb	r3, [r7, #18]
 8003fde:	f003 0320 	and.w	r3, r3, #32
 8003fe2:	b2db      	uxtb	r3, r3
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d006      	beq.n	8003ff6 <USBD_OTG_ISR_Handler+0x152>
    {
      retval |= DCD_IsoOUTIncomplete_ISR(pdev);
 8003fe8:	6878      	ldr	r0, [r7, #4]
 8003fea:	f000 fc11 	bl	8004810 <DCD_IsoOUTIncomplete_ISR>
 8003fee:	4602      	mov	r2, r0
 8003ff0:	697b      	ldr	r3, [r7, #20]
 8003ff2:	4313      	orrs	r3, r2
 8003ff4:	617b      	str	r3, [r7, #20]
    {
      retval |= DCD_OTG_ISR(pdev);
    }   
#endif    
  }
  return retval;
 8003ff6:	697b      	ldr	r3, [r7, #20]
}
 8003ff8:	4618      	mov	r0, r3
 8003ffa:	3718      	adds	r7, #24
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	bd80      	pop	{r7, pc}

08004000 <DCD_HandleResume_ISR>:
*                 remote Wake-up sequence
* @param  pdev: device instance
* @retval status
*/
static uint32_t DCD_HandleResume_ISR(USB_OTG_CORE_HANDLE *pdev)
{
 8004000:	b580      	push	{r7, lr}
 8004002:	b086      	sub	sp, #24
 8004004:	af00      	add	r7, sp, #0
 8004006:	6078      	str	r0, [r7, #4]
  USB_OTG_GINTSTS_TypeDef  gintsts;
  USB_OTG_DCTL_TypeDef     devctl;
  USB_OTG_PCGCCTL_TypeDef  power;
  
  if(pdev->cfg.low_power)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	7a9b      	ldrb	r3, [r3, #10]
 800400c:	2b00      	cmp	r3, #0
 800400e:	d011      	beq.n	8004034 <DCD_HandleResume_ISR+0x34>
  {
    /* un-gate USB Core clock */
    power.d32 = USB_OTG_READ_REG32(&pdev->regs.PCGCCTL);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	f503 7386 	add.w	r3, r3, #268	; 0x10c
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	60fb      	str	r3, [r7, #12]
    power.b.gatehclk = 0;
 800401a:	7b3b      	ldrb	r3, [r7, #12]
 800401c:	f36f 0341 	bfc	r3, #1, #1
 8004020:	733b      	strb	r3, [r7, #12]
    power.b.stoppclk = 0;
 8004022:	7b3b      	ldrb	r3, [r7, #12]
 8004024:	f36f 0300 	bfc	r3, #0, #1
 8004028:	733b      	strb	r3, [r7, #12]
    USB_OTG_WRITE_REG32(pdev->regs.PCGCCTL, power.d32);
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 8004030:	68fa      	ldr	r2, [r7, #12]
 8004032:	601a      	str	r2, [r3, #0]
  }
  
  /* Clear the Remote Wake-up Signaling */
  devctl.d32 = 0;
 8004034:	2300      	movs	r3, #0
 8004036:	613b      	str	r3, [r7, #16]
  devctl.b.rmtwkupsig = 1;
 8004038:	7c3b      	ldrb	r3, [r7, #16]
 800403a:	f043 0301 	orr.w	r3, r3, #1
 800403e:	743b      	strb	r3, [r7, #16]
  USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DCTL, devctl.d32, 0);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	691b      	ldr	r3, [r3, #16]
 8004044:	687a      	ldr	r2, [r7, #4]
 8004046:	6912      	ldr	r2, [r2, #16]
 8004048:	6851      	ldr	r1, [r2, #4]
 800404a:	693a      	ldr	r2, [r7, #16]
 800404c:	43d2      	mvns	r2, r2
 800404e:	400a      	ands	r2, r1
 8004050:	605a      	str	r2, [r3, #4]
  
  /* Inform upper layer by the Resume Event */
  USBD_DCD_INT_fops->Resume (pdev);
 8004052:	4b0a      	ldr	r3, [pc, #40]	; (800407c <DCD_HandleResume_ISR+0x7c>)
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	699b      	ldr	r3, [r3, #24]
 8004058:	6878      	ldr	r0, [r7, #4]
 800405a:	4798      	blx	r3
  
  /* Clear interrupt */
  gintsts.d32 = 0;
 800405c:	2300      	movs	r3, #0
 800405e:	617b      	str	r3, [r7, #20]
  gintsts.b.wkupintr = 1;
 8004060:	7dfb      	ldrb	r3, [r7, #23]
 8004062:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004066:	75fb      	strb	r3, [r7, #23]
  USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	68db      	ldr	r3, [r3, #12]
 800406c:	697a      	ldr	r2, [r7, #20]
 800406e:	615a      	str	r2, [r3, #20]
  return 1;
 8004070:	2301      	movs	r3, #1
}
 8004072:	4618      	mov	r0, r3
 8004074:	3718      	adds	r7, #24
 8004076:	46bd      	mov	sp, r7
 8004078:	bd80      	pop	{r7, pc}
 800407a:	bf00      	nop
 800407c:	20000150 	.word	0x20000150

08004080 <DCD_HandleUSBSuspend_ISR>:
*         Indicates that SUSPEND state has been detected on the USB
* @param  pdev: device instance
* @retval status
*/
static uint32_t DCD_HandleUSBSuspend_ISR(USB_OTG_CORE_HANDLE *pdev)
{
 8004080:	b580      	push	{r7, lr}
 8004082:	b086      	sub	sp, #24
 8004084:	af00      	add	r7, sp, #0
 8004086:	6078      	str	r0, [r7, #4]
  USB_OTG_GINTSTS_TypeDef  gintsts;
  USB_OTG_PCGCCTL_TypeDef  power;
  USB_OTG_DSTS_TypeDef     dsts;
  __IO uint8_t prev_status = 0;
 8004088:	2300      	movs	r3, #0
 800408a:	72fb      	strb	r3, [r7, #11]
  
  prev_status = pdev->dev.device_status;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
 8004092:	72fb      	strb	r3, [r7, #11]
  USBD_DCD_INT_fops->Suspend (pdev);      
 8004094:	4b27      	ldr	r3, [pc, #156]	; (8004134 <DCD_HandleUSBSuspend_ISR+0xb4>)
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	695b      	ldr	r3, [r3, #20]
 800409a:	6878      	ldr	r0, [r7, #4]
 800409c:	4798      	blx	r3
  
  dsts.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DSTS);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	691b      	ldr	r3, [r3, #16]
 80040a2:	689b      	ldr	r3, [r3, #8]
 80040a4:	60fb      	str	r3, [r7, #12]
    
  /* Clear interrupt */
  gintsts.d32 = 0;
 80040a6:	2300      	movs	r3, #0
 80040a8:	617b      	str	r3, [r7, #20]
  gintsts.b.usbsuspend = 1;
 80040aa:	7d7b      	ldrb	r3, [r7, #21]
 80040ac:	f043 0308 	orr.w	r3, r3, #8
 80040b0:	757b      	strb	r3, [r7, #21]
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	68db      	ldr	r3, [r3, #12]
 80040b6:	697a      	ldr	r2, [r7, #20]
 80040b8:	615a      	str	r2, [r3, #20]
  
  if((pdev->cfg.low_power) && (dsts.b.suspsts == 1)  && 
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	7a9b      	ldrb	r3, [r3, #10]
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d032      	beq.n	8004128 <DCD_HandleUSBSuspend_ISR+0xa8>
 80040c2:	7b3b      	ldrb	r3, [r7, #12]
 80040c4:	f003 0301 	and.w	r3, r3, #1
 80040c8:	b2db      	uxtb	r3, r3
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d02c      	beq.n	8004128 <DCD_HandleUSBSuspend_ISR+0xa8>
    (pdev->dev.connection_status == 1) && 
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	f893 3115 	ldrb.w	r3, [r3, #277]	; 0x115
  /* Clear interrupt */
  gintsts.d32 = 0;
  gintsts.b.usbsuspend = 1;
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GINTSTS, gintsts.d32);
  
  if((pdev->cfg.low_power) && (dsts.b.suspsts == 1)  && 
 80040d4:	2b01      	cmp	r3, #1
 80040d6:	d127      	bne.n	8004128 <DCD_HandleUSBSuspend_ISR+0xa8>
    (pdev->dev.connection_status == 1) && 
    (prev_status  == USB_OTG_CONFIGURED))
 80040d8:	7afb      	ldrb	r3, [r7, #11]
 80040da:	b2db      	uxtb	r3, r3
  gintsts.d32 = 0;
  gintsts.b.usbsuspend = 1;
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GINTSTS, gintsts.d32);
  
  if((pdev->cfg.low_power) && (dsts.b.suspsts == 1)  && 
    (pdev->dev.connection_status == 1) && 
 80040dc:	2b03      	cmp	r3, #3
 80040de:	d123      	bne.n	8004128 <DCD_HandleUSBSuspend_ISR+0xa8>
    (prev_status  == USB_OTG_CONFIGURED))
  {
	/*  switch-off the clocks */
    power.d32 = 0;
 80040e0:	2300      	movs	r3, #0
 80040e2:	613b      	str	r3, [r7, #16]
    power.b.stoppclk = 1;
 80040e4:	7c3b      	ldrb	r3, [r7, #16]
 80040e6:	f043 0301 	orr.w	r3, r3, #1
 80040ea:	743b      	strb	r3, [r7, #16]
    USB_OTG_MODIFY_REG32(pdev->regs.PCGCCTL, 0, power.d32);  
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 80040f2:	687a      	ldr	r2, [r7, #4]
 80040f4:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 80040f8:	6811      	ldr	r1, [r2, #0]
 80040fa:	693a      	ldr	r2, [r7, #16]
 80040fc:	430a      	orrs	r2, r1
 80040fe:	601a      	str	r2, [r3, #0]
    
    power.b.gatehclk = 1;
 8004100:	7c3b      	ldrb	r3, [r7, #16]
 8004102:	f043 0302 	orr.w	r3, r3, #2
 8004106:	743b      	strb	r3, [r7, #16]
    USB_OTG_MODIFY_REG32(pdev->regs.PCGCCTL, 0, power.d32);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 800410e:	687a      	ldr	r2, [r7, #4]
 8004110:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 8004114:	6811      	ldr	r1, [r2, #0]
 8004116:	693a      	ldr	r2, [r7, #16]
 8004118:	430a      	orrs	r2, r1
 800411a:	601a      	str	r2, [r3, #0]
    
    /* Request to enter Sleep mode after exit from current ISR */
    SCB->SCR |= (SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk);
 800411c:	4a06      	ldr	r2, [pc, #24]	; (8004138 <DCD_HandleUSBSuspend_ISR+0xb8>)
 800411e:	4b06      	ldr	r3, [pc, #24]	; (8004138 <DCD_HandleUSBSuspend_ISR+0xb8>)
 8004120:	691b      	ldr	r3, [r3, #16]
 8004122:	f043 0306 	orr.w	r3, r3, #6
 8004126:	6113      	str	r3, [r2, #16]
  }
  return 1;
 8004128:	2301      	movs	r3, #1
}
 800412a:	4618      	mov	r0, r3
 800412c:	3718      	adds	r7, #24
 800412e:	46bd      	mov	sp, r7
 8004130:	bd80      	pop	{r7, pc}
 8004132:	bf00      	nop
 8004134:	20000150 	.word	0x20000150
 8004138:	e000ed00 	.word	0xe000ed00

0800413c <DCD_HandleInEP_ISR>:
*         Indicates that an IN EP has a pending Interrupt
* @param  pdev: device instance
* @retval status
*/
static uint32_t DCD_HandleInEP_ISR(USB_OTG_CORE_HANDLE *pdev)
{
 800413c:	b580      	push	{r7, lr}
 800413e:	b086      	sub	sp, #24
 8004140:	af00      	add	r7, sp, #0
 8004142:	6078      	str	r0, [r7, #4]
  USB_OTG_DIEPINTn_TypeDef  diepint;
  
  uint32_t ep_intr;
  uint32_t epnum = 0;
 8004144:	2300      	movs	r3, #0
 8004146:	613b      	str	r3, [r7, #16]
  uint32_t fifoemptymsk;
  diepint.d32 = 0;
 8004148:	2300      	movs	r3, #0
 800414a:	60bb      	str	r3, [r7, #8]
  ep_intr = USB_OTG_ReadDevAllInEPItr(pdev);
 800414c:	6878      	ldr	r0, [r7, #4]
 800414e:	f7ff fc29 	bl	80039a4 <USB_OTG_ReadDevAllInEPItr>
 8004152:	6178      	str	r0, [r7, #20]
  
  while ( ep_intr )
 8004154:	e0b4      	b.n	80042c0 <DCD_HandleInEP_ISR+0x184>
  {
    if (ep_intr&0x1) /* In ITR */
 8004156:	697b      	ldr	r3, [r7, #20]
 8004158:	f003 0301 	and.w	r3, r3, #1
 800415c:	2b00      	cmp	r3, #0
 800415e:	f000 80a9 	beq.w	80042b4 <DCD_HandleInEP_ISR+0x178>
    {
      diepint.d32 = DCD_ReadDevInEP(pdev , epnum); /* Get In ITR status */
 8004162:	693b      	ldr	r3, [r7, #16]
 8004164:	b2db      	uxtb	r3, r3
 8004166:	4619      	mov	r1, r3
 8004168:	6878      	ldr	r0, [r7, #4]
 800416a:	f000 fb6b 	bl	8004844 <DCD_ReadDevInEP>
 800416e:	4603      	mov	r3, r0
 8004170:	60bb      	str	r3, [r7, #8]
      if ( diepint.b.xfercompl )
 8004172:	7a3b      	ldrb	r3, [r7, #8]
 8004174:	f003 0301 	and.w	r3, r3, #1
 8004178:	b2db      	uxtb	r3, r3
 800417a:	2b00      	cmp	r3, #0
 800417c:	d032      	beq.n	80041e4 <DCD_HandleInEP_ISR+0xa8>
      {
        fifoemptymsk = 0x1 << epnum;
 800417e:	2201      	movs	r2, #1
 8004180:	693b      	ldr	r3, [r7, #16]
 8004182:	fa02 f303 	lsl.w	r3, r2, r3
 8004186:	60fb      	str	r3, [r7, #12]
        USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, fifoemptymsk, 0);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	691b      	ldr	r3, [r3, #16]
 800418c:	687a      	ldr	r2, [r7, #4]
 800418e:	6912      	ldr	r2, [r2, #16]
 8004190:	6b51      	ldr	r1, [r2, #52]	; 0x34
 8004192:	68fa      	ldr	r2, [r7, #12]
 8004194:	43d2      	mvns	r2, r2
 8004196:	400a      	ands	r2, r1
 8004198:	635a      	str	r2, [r3, #52]	; 0x34
        CLEAR_IN_EP_INTR(epnum, xfercompl);
 800419a:	2300      	movs	r3, #0
 800419c:	60bb      	str	r3, [r7, #8]
 800419e:	7a3b      	ldrb	r3, [r7, #8]
 80041a0:	f043 0301 	orr.w	r3, r3, #1
 80041a4:	723b      	strb	r3, [r7, #8]
 80041a6:	687a      	ldr	r2, [r7, #4]
 80041a8:	693b      	ldr	r3, [r7, #16]
 80041aa:	3304      	adds	r3, #4
 80041ac:	009b      	lsls	r3, r3, #2
 80041ae:	4413      	add	r3, r2
 80041b0:	689b      	ldr	r3, [r3, #8]
 80041b2:	68ba      	ldr	r2, [r7, #8]
 80041b4:	609a      	str	r2, [r3, #8]
        /* TX COMPLETE */
        USBD_DCD_INT_fops->DataInStage(pdev , epnum);
 80041b6:	4b47      	ldr	r3, [pc, #284]	; (80042d4 <DCD_HandleInEP_ISR+0x198>)
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	685b      	ldr	r3, [r3, #4]
 80041bc:	693a      	ldr	r2, [r7, #16]
 80041be:	b2d2      	uxtb	r2, r2
 80041c0:	4611      	mov	r1, r2
 80041c2:	6878      	ldr	r0, [r7, #4]
 80041c4:	4798      	blx	r3
        
        if (pdev->cfg.dma_enable == 1)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	78db      	ldrb	r3, [r3, #3]
 80041ca:	2b01      	cmp	r3, #1
 80041cc:	d10a      	bne.n	80041e4 <DCD_HandleInEP_ISR+0xa8>
        {
          if((epnum == 0) && (pdev->dev.device_state == USB_OTG_EP0_STATUS_IN))
 80041ce:	693b      	ldr	r3, [r7, #16]
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d107      	bne.n	80041e4 <DCD_HandleInEP_ISR+0xa8>
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	f893 3111 	ldrb.w	r3, [r3, #273]	; 0x111
 80041da:	2b04      	cmp	r3, #4
 80041dc:	d102      	bne.n	80041e4 <DCD_HandleInEP_ISR+0xa8>
          {
            /* prepare to rx more setup packets */
            USB_OTG_EP0_OutStart(pdev);
 80041de:	6878      	ldr	r0, [r7, #4]
 80041e0:	f7ff fbf6 	bl	80039d0 <USB_OTG_EP0_OutStart>
          }
        }           
      }
      if ( diepint.b.timeout )
 80041e4:	7a3b      	ldrb	r3, [r7, #8]
 80041e6:	f003 0308 	and.w	r3, r3, #8
 80041ea:	b2db      	uxtb	r3, r3
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d00d      	beq.n	800420c <DCD_HandleInEP_ISR+0xd0>
      {
        CLEAR_IN_EP_INTR(epnum, timeout);
 80041f0:	2300      	movs	r3, #0
 80041f2:	60bb      	str	r3, [r7, #8]
 80041f4:	7a3b      	ldrb	r3, [r7, #8]
 80041f6:	f043 0308 	orr.w	r3, r3, #8
 80041fa:	723b      	strb	r3, [r7, #8]
 80041fc:	687a      	ldr	r2, [r7, #4]
 80041fe:	693b      	ldr	r3, [r7, #16]
 8004200:	3304      	adds	r3, #4
 8004202:	009b      	lsls	r3, r3, #2
 8004204:	4413      	add	r3, r2
 8004206:	689b      	ldr	r3, [r3, #8]
 8004208:	68ba      	ldr	r2, [r7, #8]
 800420a:	609a      	str	r2, [r3, #8]
      }
      if (diepint.b.intktxfemp)
 800420c:	7a3b      	ldrb	r3, [r7, #8]
 800420e:	f003 0310 	and.w	r3, r3, #16
 8004212:	b2db      	uxtb	r3, r3
 8004214:	2b00      	cmp	r3, #0
 8004216:	d00d      	beq.n	8004234 <DCD_HandleInEP_ISR+0xf8>
      {
        CLEAR_IN_EP_INTR(epnum, intktxfemp);
 8004218:	2300      	movs	r3, #0
 800421a:	60bb      	str	r3, [r7, #8]
 800421c:	7a3b      	ldrb	r3, [r7, #8]
 800421e:	f043 0310 	orr.w	r3, r3, #16
 8004222:	723b      	strb	r3, [r7, #8]
 8004224:	687a      	ldr	r2, [r7, #4]
 8004226:	693b      	ldr	r3, [r7, #16]
 8004228:	3304      	adds	r3, #4
 800422a:	009b      	lsls	r3, r3, #2
 800422c:	4413      	add	r3, r2
 800422e:	689b      	ldr	r3, [r3, #8]
 8004230:	68ba      	ldr	r2, [r7, #8]
 8004232:	609a      	str	r2, [r3, #8]
      }
      if (diepint.b.inepnakeff)
 8004234:	7a3b      	ldrb	r3, [r7, #8]
 8004236:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800423a:	b2db      	uxtb	r3, r3
 800423c:	2b00      	cmp	r3, #0
 800423e:	d00d      	beq.n	800425c <DCD_HandleInEP_ISR+0x120>
      {
        CLEAR_IN_EP_INTR(epnum, inepnakeff);
 8004240:	2300      	movs	r3, #0
 8004242:	60bb      	str	r3, [r7, #8]
 8004244:	7a3b      	ldrb	r3, [r7, #8]
 8004246:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800424a:	723b      	strb	r3, [r7, #8]
 800424c:	687a      	ldr	r2, [r7, #4]
 800424e:	693b      	ldr	r3, [r7, #16]
 8004250:	3304      	adds	r3, #4
 8004252:	009b      	lsls	r3, r3, #2
 8004254:	4413      	add	r3, r2
 8004256:	689b      	ldr	r3, [r3, #8]
 8004258:	68ba      	ldr	r2, [r7, #8]
 800425a:	609a      	str	r2, [r3, #8]
      }
      if ( diepint.b.epdisabled )
 800425c:	7a3b      	ldrb	r3, [r7, #8]
 800425e:	f003 0302 	and.w	r3, r3, #2
 8004262:	b2db      	uxtb	r3, r3
 8004264:	2b00      	cmp	r3, #0
 8004266:	d00d      	beq.n	8004284 <DCD_HandleInEP_ISR+0x148>
      {
        CLEAR_IN_EP_INTR(epnum, epdisabled);
 8004268:	2300      	movs	r3, #0
 800426a:	60bb      	str	r3, [r7, #8]
 800426c:	7a3b      	ldrb	r3, [r7, #8]
 800426e:	f043 0302 	orr.w	r3, r3, #2
 8004272:	723b      	strb	r3, [r7, #8]
 8004274:	687a      	ldr	r2, [r7, #4]
 8004276:	693b      	ldr	r3, [r7, #16]
 8004278:	3304      	adds	r3, #4
 800427a:	009b      	lsls	r3, r3, #2
 800427c:	4413      	add	r3, r2
 800427e:	689b      	ldr	r3, [r3, #8]
 8004280:	68ba      	ldr	r2, [r7, #8]
 8004282:	609a      	str	r2, [r3, #8]
      }       
      if (diepint.b.emptyintr)
 8004284:	7a3b      	ldrb	r3, [r7, #8]
 8004286:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800428a:	b2db      	uxtb	r3, r3
 800428c:	2b00      	cmp	r3, #0
 800428e:	d011      	beq.n	80042b4 <DCD_HandleInEP_ISR+0x178>
      {
        
        DCD_WriteEmptyTxFifo(pdev , epnum);
 8004290:	6939      	ldr	r1, [r7, #16]
 8004292:	6878      	ldr	r0, [r7, #4]
 8004294:	f000 f964 	bl	8004560 <DCD_WriteEmptyTxFifo>
        
        CLEAR_IN_EP_INTR(epnum, emptyintr);
 8004298:	2300      	movs	r3, #0
 800429a:	60bb      	str	r3, [r7, #8]
 800429c:	7a3b      	ldrb	r3, [r7, #8]
 800429e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80042a2:	723b      	strb	r3, [r7, #8]
 80042a4:	687a      	ldr	r2, [r7, #4]
 80042a6:	693b      	ldr	r3, [r7, #16]
 80042a8:	3304      	adds	r3, #4
 80042aa:	009b      	lsls	r3, r3, #2
 80042ac:	4413      	add	r3, r2
 80042ae:	689b      	ldr	r3, [r3, #8]
 80042b0:	68ba      	ldr	r2, [r7, #8]
 80042b2:	609a      	str	r2, [r3, #8]
      }
    }
    epnum++;
 80042b4:	693b      	ldr	r3, [r7, #16]
 80042b6:	3301      	adds	r3, #1
 80042b8:	613b      	str	r3, [r7, #16]
    ep_intr >>= 1;
 80042ba:	697b      	ldr	r3, [r7, #20]
 80042bc:	085b      	lsrs	r3, r3, #1
 80042be:	617b      	str	r3, [r7, #20]
  uint32_t epnum = 0;
  uint32_t fifoemptymsk;
  diepint.d32 = 0;
  ep_intr = USB_OTG_ReadDevAllInEPItr(pdev);
  
  while ( ep_intr )
 80042c0:	697b      	ldr	r3, [r7, #20]
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	f47f af47 	bne.w	8004156 <DCD_HandleInEP_ISR+0x1a>
    }
    epnum++;
    ep_intr >>= 1;
  }
  
  return 1;
 80042c8:	2301      	movs	r3, #1
}
 80042ca:	4618      	mov	r0, r3
 80042cc:	3718      	adds	r7, #24
 80042ce:	46bd      	mov	sp, r7
 80042d0:	bd80      	pop	{r7, pc}
 80042d2:	bf00      	nop
 80042d4:	20000150 	.word	0x20000150

080042d8 <DCD_HandleOutEP_ISR>:
*         Indicates that an OUT EP has a pending Interrupt
* @param  pdev: device instance
* @retval status
*/
static uint32_t DCD_HandleOutEP_ISR(USB_OTG_CORE_HANDLE *pdev)
{
 80042d8:	b580      	push	{r7, lr}
 80042da:	b086      	sub	sp, #24
 80042dc:	af00      	add	r7, sp, #0
 80042de:	6078      	str	r0, [r7, #4]
  uint32_t ep_intr;
  USB_OTG_DOEPINTn_TypeDef  doepint;
  USB_OTG_DEPXFRSIZ_TypeDef  deptsiz;
  uint32_t epnum = 0;
 80042e0:	2300      	movs	r3, #0
 80042e2:	613b      	str	r3, [r7, #16]
  
  doepint.d32 = 0;
 80042e4:	2300      	movs	r3, #0
 80042e6:	60fb      	str	r3, [r7, #12]
  
  /* Read in the device interrupt bits */
  ep_intr = USB_OTG_ReadDevAllOutEp_itr(pdev);
 80042e8:	6878      	ldr	r0, [r7, #4]
 80042ea:	f7ff fb29 	bl	8003940 <USB_OTG_ReadDevAllOutEp_itr>
 80042ee:	6178      	str	r0, [r7, #20]
  
  while ( ep_intr )
 80042f0:	e08f      	b.n	8004412 <DCD_HandleOutEP_ISR+0x13a>
  {
    if (ep_intr&0x1)
 80042f2:	697b      	ldr	r3, [r7, #20]
 80042f4:	f003 0301 	and.w	r3, r3, #1
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	f000 8084 	beq.w	8004406 <DCD_HandleOutEP_ISR+0x12e>
    {
      
      doepint.d32 = USB_OTG_ReadDevOutEP_itr(pdev, epnum);
 80042fe:	693b      	ldr	r3, [r7, #16]
 8004300:	b2db      	uxtb	r3, r3
 8004302:	4619      	mov	r1, r3
 8004304:	6878      	ldr	r0, [r7, #4]
 8004306:	f7ff fb31 	bl	800396c <USB_OTG_ReadDevOutEP_itr>
 800430a:	4603      	mov	r3, r0
 800430c:	60fb      	str	r3, [r7, #12]
      
      /* Transfer complete */
      if ( doepint.b.xfercompl )
 800430e:	7b3b      	ldrb	r3, [r7, #12]
 8004310:	f003 0301 	and.w	r3, r3, #1
 8004314:	b2db      	uxtb	r3, r3
 8004316:	2b00      	cmp	r3, #0
 8004318:	d048      	beq.n	80043ac <DCD_HandleOutEP_ISR+0xd4>
      {
        /* Clear the bit in DOEPINTn for this interrupt */
        CLEAR_OUT_EP_INTR(epnum, xfercompl);
 800431a:	2300      	movs	r3, #0
 800431c:	60fb      	str	r3, [r7, #12]
 800431e:	7b3b      	ldrb	r3, [r7, #12]
 8004320:	f043 0301 	orr.w	r3, r3, #1
 8004324:	733b      	strb	r3, [r7, #12]
 8004326:	687a      	ldr	r2, [r7, #4]
 8004328:	693b      	ldr	r3, [r7, #16]
 800432a:	3314      	adds	r3, #20
 800432c:	009b      	lsls	r3, r3, #2
 800432e:	4413      	add	r3, r2
 8004330:	685b      	ldr	r3, [r3, #4]
 8004332:	68fa      	ldr	r2, [r7, #12]
 8004334:	609a      	str	r2, [r3, #8]
        if (pdev->cfg.dma_enable == 1)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	78db      	ldrb	r3, [r3, #3]
 800433a:	2b01      	cmp	r3, #1
 800433c:	d11f      	bne.n	800437e <DCD_HandleOutEP_ISR+0xa6>
        {
          deptsiz.d32 = USB_OTG_READ_REG32(&(pdev->regs.OUTEP_REGS[epnum]->DOEPTSIZ));
 800433e:	687a      	ldr	r2, [r7, #4]
 8004340:	693b      	ldr	r3, [r7, #16]
 8004342:	3314      	adds	r3, #20
 8004344:	009b      	lsls	r3, r3, #2
 8004346:	4413      	add	r3, r2
 8004348:	685b      	ldr	r3, [r3, #4]
 800434a:	691b      	ldr	r3, [r3, #16]
 800434c:	60bb      	str	r3, [r7, #8]
          /*ToDo : handle more than one single MPS size packet */
          pdev->dev.out_ep[epnum].xfer_count = pdev->dev.out_ep[epnum].maxpacket - \
 800434e:	6879      	ldr	r1, [r7, #4]
 8004350:	693a      	ldr	r2, [r7, #16]
 8004352:	4613      	mov	r3, r2
 8004354:	009b      	lsls	r3, r3, #2
 8004356:	4413      	add	r3, r2
 8004358:	00db      	lsls	r3, r3, #3
 800435a:	440b      	add	r3, r1
 800435c:	f503 735f 	add.w	r3, r3, #892	; 0x37c
 8004360:	681b      	ldr	r3, [r3, #0]
            deptsiz.b.xfersize;
 8004362:	68ba      	ldr	r2, [r7, #8]
 8004364:	f3c2 0212 	ubfx	r2, r2, #0, #19
        CLEAR_OUT_EP_INTR(epnum, xfercompl);
        if (pdev->cfg.dma_enable == 1)
        {
          deptsiz.d32 = USB_OTG_READ_REG32(&(pdev->regs.OUTEP_REGS[epnum]->DOEPTSIZ));
          /*ToDo : handle more than one single MPS size packet */
          pdev->dev.out_ep[epnum].xfer_count = pdev->dev.out_ep[epnum].maxpacket - \
 8004368:	1a99      	subs	r1, r3, r2
 800436a:	6878      	ldr	r0, [r7, #4]
 800436c:	693a      	ldr	r2, [r7, #16]
 800436e:	4613      	mov	r3, r2
 8004370:	009b      	lsls	r3, r3, #2
 8004372:	4413      	add	r3, r2
 8004374:	00db      	lsls	r3, r3, #3
 8004376:	4403      	add	r3, r0
 8004378:	f503 7363 	add.w	r3, r3, #908	; 0x38c
 800437c:	6019      	str	r1, [r3, #0]
            deptsiz.b.xfersize;
        }
        /* Inform upper layer: data ready */
        /* RX COMPLETE */
        USBD_DCD_INT_fops->DataOutStage(pdev , epnum);
 800437e:	4b29      	ldr	r3, [pc, #164]	; (8004424 <DCD_HandleOutEP_ISR+0x14c>)
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	693a      	ldr	r2, [r7, #16]
 8004386:	b2d2      	uxtb	r2, r2
 8004388:	4611      	mov	r1, r2
 800438a:	6878      	ldr	r0, [r7, #4]
 800438c:	4798      	blx	r3
        
        if (pdev->cfg.dma_enable == 1)
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	78db      	ldrb	r3, [r3, #3]
 8004392:	2b01      	cmp	r3, #1
 8004394:	d10a      	bne.n	80043ac <DCD_HandleOutEP_ISR+0xd4>
        {
          if((epnum == 0) && (pdev->dev.device_state == USB_OTG_EP0_STATUS_OUT))
 8004396:	693b      	ldr	r3, [r7, #16]
 8004398:	2b00      	cmp	r3, #0
 800439a:	d107      	bne.n	80043ac <DCD_HandleOutEP_ISR+0xd4>
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	f893 3111 	ldrb.w	r3, [r3, #273]	; 0x111
 80043a2:	2b05      	cmp	r3, #5
 80043a4:	d102      	bne.n	80043ac <DCD_HandleOutEP_ISR+0xd4>
          {
            /* prepare to rx more setup packets */
            USB_OTG_EP0_OutStart(pdev);
 80043a6:	6878      	ldr	r0, [r7, #4]
 80043a8:	f7ff fb12 	bl	80039d0 <USB_OTG_EP0_OutStart>
          }
        }        
      }
      /* Endpoint disable  */
      if ( doepint.b.epdisabled )
 80043ac:	7b3b      	ldrb	r3, [r7, #12]
 80043ae:	f003 0302 	and.w	r3, r3, #2
 80043b2:	b2db      	uxtb	r3, r3
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d00d      	beq.n	80043d4 <DCD_HandleOutEP_ISR+0xfc>
      {
        /* Clear the bit in DOEPINTn for this interrupt */
        CLEAR_OUT_EP_INTR(epnum, epdisabled);
 80043b8:	2300      	movs	r3, #0
 80043ba:	60fb      	str	r3, [r7, #12]
 80043bc:	7b3b      	ldrb	r3, [r7, #12]
 80043be:	f043 0302 	orr.w	r3, r3, #2
 80043c2:	733b      	strb	r3, [r7, #12]
 80043c4:	687a      	ldr	r2, [r7, #4]
 80043c6:	693b      	ldr	r3, [r7, #16]
 80043c8:	3314      	adds	r3, #20
 80043ca:	009b      	lsls	r3, r3, #2
 80043cc:	4413      	add	r3, r2
 80043ce:	685b      	ldr	r3, [r3, #4]
 80043d0:	68fa      	ldr	r2, [r7, #12]
 80043d2:	609a      	str	r2, [r3, #8]
      }
      /* Setup Phase Done (control EPs) */
      if ( doepint.b.setup )
 80043d4:	7b3b      	ldrb	r3, [r7, #12]
 80043d6:	f003 0308 	and.w	r3, r3, #8
 80043da:	b2db      	uxtb	r3, r3
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d012      	beq.n	8004406 <DCD_HandleOutEP_ISR+0x12e>
      {
        
        /* inform the upper layer that a setup packet is available */
        /* SETUP COMPLETE */
        USBD_DCD_INT_fops->SetupStage(pdev);
 80043e0:	4b10      	ldr	r3, [pc, #64]	; (8004424 <DCD_HandleOutEP_ISR+0x14c>)
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	689b      	ldr	r3, [r3, #8]
 80043e6:	6878      	ldr	r0, [r7, #4]
 80043e8:	4798      	blx	r3
        CLEAR_OUT_EP_INTR(epnum, setup);
 80043ea:	2300      	movs	r3, #0
 80043ec:	60fb      	str	r3, [r7, #12]
 80043ee:	7b3b      	ldrb	r3, [r7, #12]
 80043f0:	f043 0308 	orr.w	r3, r3, #8
 80043f4:	733b      	strb	r3, [r7, #12]
 80043f6:	687a      	ldr	r2, [r7, #4]
 80043f8:	693b      	ldr	r3, [r7, #16]
 80043fa:	3314      	adds	r3, #20
 80043fc:	009b      	lsls	r3, r3, #2
 80043fe:	4413      	add	r3, r2
 8004400:	685b      	ldr	r3, [r3, #4]
 8004402:	68fa      	ldr	r2, [r7, #12]
 8004404:	609a      	str	r2, [r3, #8]
      }
    }
    epnum++;
 8004406:	693b      	ldr	r3, [r7, #16]
 8004408:	3301      	adds	r3, #1
 800440a:	613b      	str	r3, [r7, #16]
    ep_intr >>= 1;
 800440c:	697b      	ldr	r3, [r7, #20]
 800440e:	085b      	lsrs	r3, r3, #1
 8004410:	617b      	str	r3, [r7, #20]
  doepint.d32 = 0;
  
  /* Read in the device interrupt bits */
  ep_intr = USB_OTG_ReadDevAllOutEp_itr(pdev);
  
  while ( ep_intr )
 8004412:	697b      	ldr	r3, [r7, #20]
 8004414:	2b00      	cmp	r3, #0
 8004416:	f47f af6c 	bne.w	80042f2 <DCD_HandleOutEP_ISR+0x1a>
      }
    }
    epnum++;
    ep_intr >>= 1;
  }
  return 1;
 800441a:	2301      	movs	r3, #1
}
 800441c:	4618      	mov	r0, r3
 800441e:	3718      	adds	r7, #24
 8004420:	46bd      	mov	sp, r7
 8004422:	bd80      	pop	{r7, pc}
 8004424:	20000150 	.word	0x20000150

08004428 <DCD_HandleSof_ISR>:
*         Handles the SOF Interrupts
* @param  pdev: device instance
* @retval status
*/
static uint32_t DCD_HandleSof_ISR(USB_OTG_CORE_HANDLE *pdev)
{
 8004428:	b580      	push	{r7, lr}
 800442a:	b084      	sub	sp, #16
 800442c:	af00      	add	r7, sp, #0
 800442e:	6078      	str	r0, [r7, #4]
  USB_OTG_GINTSTS_TypeDef  GINTSTS;
  
  
  USBD_DCD_INT_fops->SOF(pdev);
 8004430:	4b09      	ldr	r3, [pc, #36]	; (8004458 <DCD_HandleSof_ISR+0x30>)
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	68db      	ldr	r3, [r3, #12]
 8004436:	6878      	ldr	r0, [r7, #4]
 8004438:	4798      	blx	r3
  
  /* Clear interrupt */
  GINTSTS.d32 = 0;
 800443a:	2300      	movs	r3, #0
 800443c:	60fb      	str	r3, [r7, #12]
  GINTSTS.b.sofintr = 1;
 800443e:	7b3b      	ldrb	r3, [r7, #12]
 8004440:	f043 0308 	orr.w	r3, r3, #8
 8004444:	733b      	strb	r3, [r7, #12]
  USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GINTSTS, GINTSTS.d32);
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	68db      	ldr	r3, [r3, #12]
 800444a:	68fa      	ldr	r2, [r7, #12]
 800444c:	615a      	str	r2, [r3, #20]
  
  return 1;
 800444e:	2301      	movs	r3, #1
}
 8004450:	4618      	mov	r0, r3
 8004452:	3710      	adds	r7, #16
 8004454:	46bd      	mov	sp, r7
 8004456:	bd80      	pop	{r7, pc}
 8004458:	20000150 	.word	0x20000150

0800445c <DCD_HandleRxStatusQueueLevel_ISR>:
*         Handles the Rx Status Queue Level Interrupt
* @param  pdev: device instance
* @retval status
*/
static uint32_t DCD_HandleRxStatusQueueLevel_ISR(USB_OTG_CORE_HANDLE *pdev)
{
 800445c:	b580      	push	{r7, lr}
 800445e:	b086      	sub	sp, #24
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]
  USB_OTG_GINTMSK_TypeDef  int_mask;
  USB_OTG_DRXSTS_TypeDef   status;
  USB_OTG_EP *ep;
  
  /* Disable the Rx Status Queue Level interrupt */
  int_mask.d32 = 0;
 8004464:	2300      	movs	r3, #0
 8004466:	613b      	str	r3, [r7, #16]
  int_mask.b.rxstsqlvl = 1;
 8004468:	7c3b      	ldrb	r3, [r7, #16]
 800446a:	f043 0310 	orr.w	r3, r3, #16
 800446e:	743b      	strb	r3, [r7, #16]
  USB_OTG_MODIFY_REG32( &pdev->regs.GREGS->GINTMSK, int_mask.d32, 0);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	68db      	ldr	r3, [r3, #12]
 8004474:	687a      	ldr	r2, [r7, #4]
 8004476:	68d2      	ldr	r2, [r2, #12]
 8004478:	6991      	ldr	r1, [r2, #24]
 800447a:	693a      	ldr	r2, [r7, #16]
 800447c:	43d2      	mvns	r2, r2
 800447e:	400a      	ands	r2, r1
 8004480:	619a      	str	r2, [r3, #24]
  
  /* Get the Status from the top of the FIFO */
  status.d32 = USB_OTG_READ_REG32( &pdev->regs.GREGS->GRXSTSP );
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	68db      	ldr	r3, [r3, #12]
 8004486:	6a1b      	ldr	r3, [r3, #32]
 8004488:	60fb      	str	r3, [r7, #12]
  
  ep = &pdev->dev.out_ep[status.b.epnum];
 800448a:	7b3b      	ldrb	r3, [r7, #12]
 800448c:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8004490:	b2db      	uxtb	r3, r3
 8004492:	461a      	mov	r2, r3
 8004494:	4613      	mov	r3, r2
 8004496:	009b      	lsls	r3, r3, #2
 8004498:	4413      	add	r3, r2
 800449a:	00db      	lsls	r3, r3, #3
 800449c:	f503 735c 	add.w	r3, r3, #880	; 0x370
 80044a0:	687a      	ldr	r2, [r7, #4]
 80044a2:	4413      	add	r3, r2
 80044a4:	3304      	adds	r3, #4
 80044a6:	617b      	str	r3, [r7, #20]
  
  switch (status.b.pktsts)
 80044a8:	7bbb      	ldrb	r3, [r7, #14]
 80044aa:	f3c3 0343 	ubfx	r3, r3, #1, #4
 80044ae:	b2db      	uxtb	r3, r3
 80044b0:	3b01      	subs	r3, #1
 80044b2:	2b05      	cmp	r3, #5
 80044b4:	d844      	bhi.n	8004540 <DCD_HandleRxStatusQueueLevel_ISR+0xe4>
 80044b6:	a201      	add	r2, pc, #4	; (adr r2, 80044bc <DCD_HandleRxStatusQueueLevel_ISR+0x60>)
 80044b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044bc:	08004541 	.word	0x08004541
 80044c0:	080044d5 	.word	0x080044d5
 80044c4:	08004541 	.word	0x08004541
 80044c8:	08004541 	.word	0x08004541
 80044cc:	08004541 	.word	0x08004541
 80044d0:	0800451d 	.word	0x0800451d
  {
  case STS_GOUT_NAK:
    break;
  case STS_DATA_UPDT:
    if (status.b.bcnt)
 80044d4:	89ba      	ldrh	r2, [r7, #12]
 80044d6:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80044da:	4013      	ands	r3, r2
 80044dc:	b29b      	uxth	r3, r3
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d030      	beq.n	8004544 <DCD_HandleRxStatusQueueLevel_ISR+0xe8>
    {
      USB_OTG_ReadPacket(pdev,ep->xfer_buff, status.b.bcnt);
 80044e2:	697b      	ldr	r3, [r7, #20]
 80044e4:	68d9      	ldr	r1, [r3, #12]
 80044e6:	89bb      	ldrh	r3, [r7, #12]
 80044e8:	f3c3 130a 	ubfx	r3, r3, #4, #11
 80044ec:	b29b      	uxth	r3, r3
 80044ee:	461a      	mov	r2, r3
 80044f0:	6878      	ldr	r0, [r7, #4]
 80044f2:	f7fe fa3d 	bl	8002970 <USB_OTG_ReadPacket>
      ep->xfer_buff += status.b.bcnt;
 80044f6:	697b      	ldr	r3, [r7, #20]
 80044f8:	68db      	ldr	r3, [r3, #12]
 80044fa:	89ba      	ldrh	r2, [r7, #12]
 80044fc:	f3c2 120a 	ubfx	r2, r2, #4, #11
 8004500:	b292      	uxth	r2, r2
 8004502:	441a      	add	r2, r3
 8004504:	697b      	ldr	r3, [r7, #20]
 8004506:	60da      	str	r2, [r3, #12]
      ep->xfer_count += status.b.bcnt;
 8004508:	697b      	ldr	r3, [r7, #20]
 800450a:	699b      	ldr	r3, [r3, #24]
 800450c:	89ba      	ldrh	r2, [r7, #12]
 800450e:	f3c2 120a 	ubfx	r2, r2, #4, #11
 8004512:	b292      	uxth	r2, r2
 8004514:	441a      	add	r2, r3
 8004516:	697b      	ldr	r3, [r7, #20]
 8004518:	619a      	str	r2, [r3, #24]
    }
    break;
 800451a:	e013      	b.n	8004544 <DCD_HandleRxStatusQueueLevel_ISR+0xe8>
    break;
  case STS_SETUP_COMP:
    break;
  case STS_SETUP_UPDT:
    /* Copy the setup packet received in FIFO into the setup buffer in RAM */
    USB_OTG_ReadPacket(pdev , pdev->dev.setup_packet, 8);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	f203 53cc 	addw	r3, r3, #1484	; 0x5cc
 8004522:	2208      	movs	r2, #8
 8004524:	4619      	mov	r1, r3
 8004526:	6878      	ldr	r0, [r7, #4]
 8004528:	f7fe fa22 	bl	8002970 <USB_OTG_ReadPacket>
    ep->xfer_count += status.b.bcnt;
 800452c:	697b      	ldr	r3, [r7, #20]
 800452e:	699b      	ldr	r3, [r3, #24]
 8004530:	89ba      	ldrh	r2, [r7, #12]
 8004532:	f3c2 120a 	ubfx	r2, r2, #4, #11
 8004536:	b292      	uxth	r2, r2
 8004538:	441a      	add	r2, r3
 800453a:	697b      	ldr	r3, [r7, #20]
 800453c:	619a      	str	r2, [r3, #24]
    break;
 800453e:	e002      	b.n	8004546 <DCD_HandleRxStatusQueueLevel_ISR+0xea>
  default:
    break;
 8004540:	bf00      	nop
 8004542:	e000      	b.n	8004546 <DCD_HandleRxStatusQueueLevel_ISR+0xea>
    {
      USB_OTG_ReadPacket(pdev,ep->xfer_buff, status.b.bcnt);
      ep->xfer_buff += status.b.bcnt;
      ep->xfer_count += status.b.bcnt;
    }
    break;
 8004544:	bf00      	nop
  default:
    break;
  }
  
  /* Enable the Rx Status Queue Level interrupt */
  USB_OTG_MODIFY_REG32( &pdev->regs.GREGS->GINTMSK, 0, int_mask.d32);
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	68db      	ldr	r3, [r3, #12]
 800454a:	687a      	ldr	r2, [r7, #4]
 800454c:	68d2      	ldr	r2, [r2, #12]
 800454e:	6991      	ldr	r1, [r2, #24]
 8004550:	693a      	ldr	r2, [r7, #16]
 8004552:	430a      	orrs	r2, r1
 8004554:	619a      	str	r2, [r3, #24]
  
  return 1;
 8004556:	2301      	movs	r3, #1
}
 8004558:	4618      	mov	r0, r3
 800455a:	3718      	adds	r7, #24
 800455c:	46bd      	mov	sp, r7
 800455e:	bd80      	pop	{r7, pc}

08004560 <DCD_WriteEmptyTxFifo>:
*         check FIFO for the next packet to be loaded
* @param  pdev: device instance
* @retval status
*/
static uint32_t DCD_WriteEmptyTxFifo(USB_OTG_CORE_HANDLE *pdev, uint32_t epnum)
{
 8004560:	b580      	push	{r7, lr}
 8004562:	b086      	sub	sp, #24
 8004564:	af00      	add	r7, sp, #0
 8004566:	6078      	str	r0, [r7, #4]
 8004568:	6039      	str	r1, [r7, #0]
  USB_OTG_DTXFSTSn_TypeDef  txstatus;
  USB_OTG_EP *ep;
  uint32_t len = 0;
 800456a:	2300      	movs	r3, #0
 800456c:	617b      	str	r3, [r7, #20]
  uint32_t len32b;
  txstatus.d32 = 0;
 800456e:	2300      	movs	r3, #0
 8004570:	60bb      	str	r3, [r7, #8]
  
  ep = &pdev->dev.in_ep[epnum];    
 8004572:	683a      	ldr	r2, [r7, #0]
 8004574:	4613      	mov	r3, r2
 8004576:	009b      	lsls	r3, r3, #2
 8004578:	4413      	add	r3, r2
 800457a:	00db      	lsls	r3, r3, #3
 800457c:	f503 738c 	add.w	r3, r3, #280	; 0x118
 8004580:	687a      	ldr	r2, [r7, #4]
 8004582:	4413      	add	r3, r2
 8004584:	3304      	adds	r3, #4
 8004586:	60fb      	str	r3, [r7, #12]
  
  len = ep->xfer_len - ep->xfer_count;
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	695a      	ldr	r2, [r3, #20]
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	699b      	ldr	r3, [r3, #24]
 8004590:	1ad3      	subs	r3, r2, r3
 8004592:	617b      	str	r3, [r7, #20]
  
  if (len > ep->maxpacket)
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	689a      	ldr	r2, [r3, #8]
 8004598:	697b      	ldr	r3, [r7, #20]
 800459a:	429a      	cmp	r2, r3
 800459c:	d202      	bcs.n	80045a4 <DCD_WriteEmptyTxFifo+0x44>
  {
    len = ep->maxpacket;
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	689b      	ldr	r3, [r3, #8]
 80045a2:	617b      	str	r3, [r7, #20]
  }
  
  len32b = (len + 3) / 4;
 80045a4:	697b      	ldr	r3, [r7, #20]
 80045a6:	3303      	adds	r3, #3
 80045a8:	089b      	lsrs	r3, r3, #2
 80045aa:	613b      	str	r3, [r7, #16]
  txstatus.d32 = USB_OTG_READ_REG32( &pdev->regs.INEP_REGS[epnum]->DTXFSTS);
 80045ac:	687a      	ldr	r2, [r7, #4]
 80045ae:	683b      	ldr	r3, [r7, #0]
 80045b0:	3304      	adds	r3, #4
 80045b2:	009b      	lsls	r3, r3, #2
 80045b4:	4413      	add	r3, r2
 80045b6:	689b      	ldr	r3, [r3, #8]
 80045b8:	699b      	ldr	r3, [r3, #24]
 80045ba:	60bb      	str	r3, [r7, #8]
  
  
  
  while  (txstatus.b.txfspcavail > len32b &&
 80045bc:	e02e      	b.n	800461c <DCD_WriteEmptyTxFifo+0xbc>
          ep->xfer_count < ep->xfer_len &&
            ep->xfer_len != 0)
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	695a      	ldr	r2, [r3, #20]
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	699b      	ldr	r3, [r3, #24]
 80045c6:	1ad3      	subs	r3, r2, r3
 80045c8:	617b      	str	r3, [r7, #20]
    
    if (len > ep->maxpacket)
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	689a      	ldr	r2, [r3, #8]
 80045ce:	697b      	ldr	r3, [r7, #20]
 80045d0:	429a      	cmp	r2, r3
 80045d2:	d202      	bcs.n	80045da <DCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	689b      	ldr	r3, [r3, #8]
 80045d8:	617b      	str	r3, [r7, #20]
    }
    len32b = (len + 3) / 4;
 80045da:	697b      	ldr	r3, [r7, #20]
 80045dc:	3303      	adds	r3, #3
 80045de:	089b      	lsrs	r3, r3, #2
 80045e0:	613b      	str	r3, [r7, #16]
    
    USB_OTG_WritePacket (pdev , ep->xfer_buff, epnum, len);
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	68d9      	ldr	r1, [r3, #12]
 80045e6:	683b      	ldr	r3, [r7, #0]
 80045e8:	b2da      	uxtb	r2, r3
 80045ea:	697b      	ldr	r3, [r7, #20]
 80045ec:	b29b      	uxth	r3, r3
 80045ee:	6878      	ldr	r0, [r7, #4]
 80045f0:	f7fe f982 	bl	80028f8 <USB_OTG_WritePacket>
    
    ep->xfer_buff  += len;
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	68da      	ldr	r2, [r3, #12]
 80045f8:	697b      	ldr	r3, [r7, #20]
 80045fa:	441a      	add	r2, r3
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	699a      	ldr	r2, [r3, #24]
 8004604:	697b      	ldr	r3, [r7, #20]
 8004606:	441a      	add	r2, r3
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	619a      	str	r2, [r3, #24]
    
    txstatus.d32 = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[epnum]->DTXFSTS);
 800460c:	687a      	ldr	r2, [r7, #4]
 800460e:	683b      	ldr	r3, [r7, #0]
 8004610:	3304      	adds	r3, #4
 8004612:	009b      	lsls	r3, r3, #2
 8004614:	4413      	add	r3, r2
 8004616:	689b      	ldr	r3, [r3, #8]
 8004618:	699b      	ldr	r3, [r3, #24]
 800461a:	60bb      	str	r3, [r7, #8]
  len32b = (len + 3) / 4;
  txstatus.d32 = USB_OTG_READ_REG32( &pdev->regs.INEP_REGS[epnum]->DTXFSTS);
  
  
  
  while  (txstatus.b.txfspcavail > len32b &&
 800461c:	893b      	ldrh	r3, [r7, #8]
 800461e:	461a      	mov	r2, r3
 8004620:	693b      	ldr	r3, [r7, #16]
 8004622:	429a      	cmp	r2, r3
 8004624:	d909      	bls.n	800463a <DCD_WriteEmptyTxFifo+0xda>
          ep->xfer_count < ep->xfer_len &&
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	699a      	ldr	r2, [r3, #24]
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	695b      	ldr	r3, [r3, #20]
  len32b = (len + 3) / 4;
  txstatus.d32 = USB_OTG_READ_REG32( &pdev->regs.INEP_REGS[epnum]->DTXFSTS);
  
  
  
  while  (txstatus.b.txfspcavail > len32b &&
 800462e:	429a      	cmp	r2, r3
 8004630:	d203      	bcs.n	800463a <DCD_WriteEmptyTxFifo+0xda>
          ep->xfer_count < ep->xfer_len &&
            ep->xfer_len != 0)
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	695b      	ldr	r3, [r3, #20]
  txstatus.d32 = USB_OTG_READ_REG32( &pdev->regs.INEP_REGS[epnum]->DTXFSTS);
  
  
  
  while  (txstatus.b.txfspcavail > len32b &&
          ep->xfer_count < ep->xfer_len &&
 8004636:	2b00      	cmp	r3, #0
 8004638:	d1c1      	bne.n	80045be <DCD_WriteEmptyTxFifo+0x5e>
    ep->xfer_count += len;
    
    txstatus.d32 = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[epnum]->DTXFSTS);
  }
  
  return 1;
 800463a:	2301      	movs	r3, #1
}
 800463c:	4618      	mov	r0, r3
 800463e:	3718      	adds	r7, #24
 8004640:	46bd      	mov	sp, r7
 8004642:	bd80      	pop	{r7, pc}

08004644 <DCD_HandleUsbReset_ISR>:
*         This interrupt occurs when a USB Reset is detected
* @param  pdev: device instance
* @retval status
*/
static uint32_t DCD_HandleUsbReset_ISR(USB_OTG_CORE_HANDLE *pdev)
{
 8004644:	b580      	push	{r7, lr}
 8004646:	b08a      	sub	sp, #40	; 0x28
 8004648:	af00      	add	r7, sp, #0
 800464a:	6078      	str	r0, [r7, #4]
  USB_OTG_DCFG_TypeDef     dcfg;
  USB_OTG_DCTL_TypeDef     dctl;
  USB_OTG_GINTSTS_TypeDef  gintsts;
  uint32_t i;
  
  dctl.d32 = 0;
 800464c:	2300      	movs	r3, #0
 800464e:	613b      	str	r3, [r7, #16]
  daintmsk.d32 = 0;
 8004650:	2300      	movs	r3, #0
 8004652:	623b      	str	r3, [r7, #32]
  doepmsk.d32 = 0;
 8004654:	2300      	movs	r3, #0
 8004656:	61fb      	str	r3, [r7, #28]
  diepmsk.d32 = 0;
 8004658:	2300      	movs	r3, #0
 800465a:	61bb      	str	r3, [r7, #24]
  dcfg.d32 = 0;
 800465c:	2300      	movs	r3, #0
 800465e:	617b      	str	r3, [r7, #20]
  gintsts.d32 = 0;
 8004660:	2300      	movs	r3, #0
 8004662:	60fb      	str	r3, [r7, #12]
  
  /* Clear the Remote Wake-up Signaling */
  dctl.b.rmtwkupsig = 1;
 8004664:	7c3b      	ldrb	r3, [r7, #16]
 8004666:	f043 0301 	orr.w	r3, r3, #1
 800466a:	743b      	strb	r3, [r7, #16]
  USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DCTL, dctl.d32, 0 );
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	691b      	ldr	r3, [r3, #16]
 8004670:	687a      	ldr	r2, [r7, #4]
 8004672:	6912      	ldr	r2, [r2, #16]
 8004674:	6851      	ldr	r1, [r2, #4]
 8004676:	693a      	ldr	r2, [r7, #16]
 8004678:	43d2      	mvns	r2, r2
 800467a:	400a      	ands	r2, r1
 800467c:	605a      	str	r2, [r3, #4]
  
  /* Flush the Tx FIFO */
  USB_OTG_FlushTxFifo(pdev ,  0 );
 800467e:	2100      	movs	r1, #0
 8004680:	6878      	ldr	r0, [r7, #4]
 8004682:	f7fe fb31 	bl	8002ce8 <USB_OTG_FlushTxFifo>
  
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 8004686:	2300      	movs	r3, #0
 8004688:	627b      	str	r3, [r7, #36]	; 0x24
 800468a:	e012      	b.n	80046b2 <DCD_HandleUsbReset_ISR+0x6e>
  {
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
 800468c:	687a      	ldr	r2, [r7, #4]
 800468e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004690:	3304      	adds	r3, #4
 8004692:	009b      	lsls	r3, r3, #2
 8004694:	4413      	add	r3, r2
 8004696:	689b      	ldr	r3, [r3, #8]
 8004698:	22ff      	movs	r2, #255	; 0xff
 800469a:	609a      	str	r2, [r3, #8]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 800469c:	687a      	ldr	r2, [r7, #4]
 800469e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046a0:	3314      	adds	r3, #20
 80046a2:	009b      	lsls	r3, r3, #2
 80046a4:	4413      	add	r3, r2
 80046a6:	685b      	ldr	r3, [r3, #4]
 80046a8:	22ff      	movs	r2, #255	; 0xff
 80046aa:	609a      	str	r2, [r3, #8]
  USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DCTL, dctl.d32, 0 );
  
  /* Flush the Tx FIFO */
  USB_OTG_FlushTxFifo(pdev ,  0 );
  
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 80046ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046ae:	3301      	adds	r3, #1
 80046b0:	627b      	str	r3, [r7, #36]	; 0x24
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	785b      	ldrb	r3, [r3, #1]
 80046b6:	461a      	mov	r2, r3
 80046b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046ba:	429a      	cmp	r2, r3
 80046bc:	d8e6      	bhi.n	800468c <DCD_HandleUsbReset_ISR+0x48>
  {
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
  }
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINT, 0xFFFFFFFF );
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	691b      	ldr	r3, [r3, #16]
 80046c2:	f04f 32ff 	mov.w	r2, #4294967295
 80046c6:	619a      	str	r2, [r3, #24]
  
  daintmsk.ep.in = 1;
 80046c8:	2301      	movs	r3, #1
 80046ca:	843b      	strh	r3, [r7, #32]
  daintmsk.ep.out = 1;
 80046cc:	2301      	movs	r3, #1
 80046ce:	847b      	strh	r3, [r7, #34]	; 0x22
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINTMSK, daintmsk.d32 );
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	691b      	ldr	r3, [r3, #16]
 80046d4:	6a3a      	ldr	r2, [r7, #32]
 80046d6:	61da      	str	r2, [r3, #28]
  
  doepmsk.b.setup = 1;
 80046d8:	7f3b      	ldrb	r3, [r7, #28]
 80046da:	f043 0308 	orr.w	r3, r3, #8
 80046de:	773b      	strb	r3, [r7, #28]
  doepmsk.b.xfercompl = 1;
 80046e0:	7f3b      	ldrb	r3, [r7, #28]
 80046e2:	f043 0301 	orr.w	r3, r3, #1
 80046e6:	773b      	strb	r3, [r7, #28]
  doepmsk.b.epdisabled = 1;
 80046e8:	7f3b      	ldrb	r3, [r7, #28]
 80046ea:	f043 0302 	orr.w	r3, r3, #2
 80046ee:	773b      	strb	r3, [r7, #28]
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DOEPMSK, doepmsk.d32 );
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	691b      	ldr	r3, [r3, #16]
 80046f4:	69fa      	ldr	r2, [r7, #28]
 80046f6:	615a      	str	r2, [r3, #20]
#ifdef USB_OTG_HS_DEDICATED_EP1_ENABLED   
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DOUTEP1MSK, doepmsk.d32 );
#endif
  diepmsk.b.xfercompl = 1;
 80046f8:	7e3b      	ldrb	r3, [r7, #24]
 80046fa:	f043 0301 	orr.w	r3, r3, #1
 80046fe:	763b      	strb	r3, [r7, #24]
  diepmsk.b.timeout = 1;
 8004700:	7e3b      	ldrb	r3, [r7, #24]
 8004702:	f043 0308 	orr.w	r3, r3, #8
 8004706:	763b      	strb	r3, [r7, #24]
  diepmsk.b.epdisabled = 1;
 8004708:	7e3b      	ldrb	r3, [r7, #24]
 800470a:	f043 0302 	orr.w	r3, r3, #2
 800470e:	763b      	strb	r3, [r7, #24]

  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DIEPMSK, diepmsk.d32 );
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	691b      	ldr	r3, [r3, #16]
 8004714:	69ba      	ldr	r2, [r7, #24]
 8004716:	611a      	str	r2, [r3, #16]
#ifdef USB_OTG_HS_DEDICATED_EP1_ENABLED  
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DINEP1MSK, diepmsk.d32 );
#endif
  /* Reset Device Address */
  dcfg.d32 = USB_OTG_READ_REG32( &pdev->regs.DREGS->DCFG);
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	691b      	ldr	r3, [r3, #16]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	617b      	str	r3, [r7, #20]
  dcfg.b.devaddr = 0;
 8004720:	8abb      	ldrh	r3, [r7, #20]
 8004722:	f36f 130a 	bfc	r3, #4, #7
 8004726:	82bb      	strh	r3, [r7, #20]
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DCFG, dcfg.d32);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	691b      	ldr	r3, [r3, #16]
 800472c:	697a      	ldr	r2, [r7, #20]
 800472e:	601a      	str	r2, [r3, #0]
  
  
  /* setup EP0 to receive SETUP packets */
  USB_OTG_EP0_OutStart(pdev);
 8004730:	6878      	ldr	r0, [r7, #4]
 8004732:	f7ff f94d 	bl	80039d0 <USB_OTG_EP0_OutStart>
  
  /* Clear interrupt */
  gintsts.d32 = 0;
 8004736:	2300      	movs	r3, #0
 8004738:	60fb      	str	r3, [r7, #12]
  gintsts.b.usbreset = 1;
 800473a:	7b7b      	ldrb	r3, [r7, #13]
 800473c:	f043 0310 	orr.w	r3, r3, #16
 8004740:	737b      	strb	r3, [r7, #13]
  USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	68db      	ldr	r3, [r3, #12]
 8004746:	68fa      	ldr	r2, [r7, #12]
 8004748:	615a      	str	r2, [r3, #20]
  
  /*Reset internal state machine */
  USBD_DCD_INT_fops->Reset(pdev);
 800474a:	4b05      	ldr	r3, [pc, #20]	; (8004760 <DCD_HandleUsbReset_ISR+0x11c>)
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	691b      	ldr	r3, [r3, #16]
 8004750:	6878      	ldr	r0, [r7, #4]
 8004752:	4798      	blx	r3
  return 1;
 8004754:	2301      	movs	r3, #1
}
 8004756:	4618      	mov	r0, r3
 8004758:	3728      	adds	r7, #40	; 0x28
 800475a:	46bd      	mov	sp, r7
 800475c:	bd80      	pop	{r7, pc}
 800475e:	bf00      	nop
 8004760:	20000150 	.word	0x20000150

08004764 <DCD_HandleEnumDone_ISR>:
*         Read the device status register and set the device speed
* @param  pdev: device instance
* @retval status
*/
static uint32_t DCD_HandleEnumDone_ISR(USB_OTG_CORE_HANDLE *pdev)
{
 8004764:	b580      	push	{r7, lr}
 8004766:	b084      	sub	sp, #16
 8004768:	af00      	add	r7, sp, #0
 800476a:	6078      	str	r0, [r7, #4]
  USB_OTG_GINTSTS_TypeDef  gintsts;
  USB_OTG_GUSBCFG_TypeDef  gusbcfg;
  
  USB_OTG_EP0Activate(pdev);
 800476c:	6878      	ldr	r0, [r7, #4]
 800476e:	f7fe fd4d 	bl	800320c <USB_OTG_EP0Activate>
  
  /* Set USB turn-around time based on device speed and PHY interface. */
  gusbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GUSBCFG);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	68db      	ldr	r3, [r3, #12]
 8004776:	68db      	ldr	r3, [r3, #12]
 8004778:	60bb      	str	r3, [r7, #8]
  
  /* Full or High speed */
  if ( USB_OTG_GetDeviceSpeed(pdev) == USB_SPEED_HIGH)
 800477a:	6878      	ldr	r0, [r7, #4]
 800477c:	f7fe fd22 	bl	80031c4 <USB_OTG_GetDeviceSpeed>
 8004780:	4603      	mov	r3, r0
 8004782:	2b03      	cmp	r3, #3
 8004784:	d10c      	bne.n	80047a0 <DCD_HandleEnumDone_ISR+0x3c>
  {
    pdev->cfg.speed            = USB_OTG_SPEED_HIGH;
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	2200      	movs	r2, #0
 800478a:	709a      	strb	r2, [r3, #2]
    pdev->cfg.mps              = USB_OTG_HS_MAX_PACKET_SIZE ;    
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004792:	809a      	strh	r2, [r3, #4]
    gusbcfg.b.usbtrdtim = 9;
 8004794:	7a7b      	ldrb	r3, [r7, #9]
 8004796:	2209      	movs	r2, #9
 8004798:	f362 0385 	bfi	r3, r2, #2, #4
 800479c:	727b      	strb	r3, [r7, #9]
 800479e:	e00a      	b.n	80047b6 <DCD_HandleEnumDone_ISR+0x52>
  }
  else
  {
    pdev->cfg.speed            = USB_OTG_SPEED_FULL;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	2201      	movs	r2, #1
 80047a4:	709a      	strb	r2, [r3, #2]
    pdev->cfg.mps              = USB_OTG_FS_MAX_PACKET_SIZE ;  
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	2240      	movs	r2, #64	; 0x40
 80047aa:	809a      	strh	r2, [r3, #4]
    gusbcfg.b.usbtrdtim = 5;
 80047ac:	7a7b      	ldrb	r3, [r7, #9]
 80047ae:	2205      	movs	r2, #5
 80047b0:	f362 0385 	bfi	r3, r2, #2, #4
 80047b4:	727b      	strb	r3, [r7, #9]
  }
  
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GUSBCFG, gusbcfg.d32);
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	68db      	ldr	r3, [r3, #12]
 80047ba:	68ba      	ldr	r2, [r7, #8]
 80047bc:	60da      	str	r2, [r3, #12]
  
  /* Clear interrupt */
  gintsts.d32 = 0;
 80047be:	2300      	movs	r3, #0
 80047c0:	60fb      	str	r3, [r7, #12]
  gintsts.b.enumdone = 1;
 80047c2:	7b7b      	ldrb	r3, [r7, #13]
 80047c4:	f043 0320 	orr.w	r3, r3, #32
 80047c8:	737b      	strb	r3, [r7, #13]
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTSTS, gintsts.d32 );
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	68db      	ldr	r3, [r3, #12]
 80047ce:	68fa      	ldr	r2, [r7, #12]
 80047d0:	615a      	str	r2, [r3, #20]
  return 1;
 80047d2:	2301      	movs	r3, #1
}
 80047d4:	4618      	mov	r0, r3
 80047d6:	3710      	adds	r7, #16
 80047d8:	46bd      	mov	sp, r7
 80047da:	bd80      	pop	{r7, pc}

080047dc <DCD_IsoINIncomplete_ISR>:
*         handle the ISO IN incomplete interrupt
* @param  pdev: device instance
* @retval status
*/
static uint32_t DCD_IsoINIncomplete_ISR(USB_OTG_CORE_HANDLE *pdev)
{
 80047dc:	b580      	push	{r7, lr}
 80047de:	b084      	sub	sp, #16
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	6078      	str	r0, [r7, #4]
  USB_OTG_GINTSTS_TypeDef gintsts;  
  
  gintsts.d32 = 0;
 80047e4:	2300      	movs	r3, #0
 80047e6:	60fb      	str	r3, [r7, #12]

  USBD_DCD_INT_fops->IsoINIncomplete (pdev); 
 80047e8:	4b08      	ldr	r3, [pc, #32]	; (800480c <DCD_IsoINIncomplete_ISR+0x30>)
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	69db      	ldr	r3, [r3, #28]
 80047ee:	6878      	ldr	r0, [r7, #4]
 80047f0:	4798      	blx	r3
  
  /* Clear interrupt */
  gintsts.b.incomplisoin = 1;
 80047f2:	7bbb      	ldrb	r3, [r7, #14]
 80047f4:	f043 0310 	orr.w	r3, r3, #16
 80047f8:	73bb      	strb	r3, [r7, #14]
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	68db      	ldr	r3, [r3, #12]
 80047fe:	68fa      	ldr	r2, [r7, #12]
 8004800:	615a      	str	r2, [r3, #20]
  
  return 1;
 8004802:	2301      	movs	r3, #1
}
 8004804:	4618      	mov	r0, r3
 8004806:	3710      	adds	r7, #16
 8004808:	46bd      	mov	sp, r7
 800480a:	bd80      	pop	{r7, pc}
 800480c:	20000150 	.word	0x20000150

08004810 <DCD_IsoOUTIncomplete_ISR>:
*         handle the ISO OUT incomplete interrupt
* @param  pdev: device instance
* @retval status
*/
static uint32_t DCD_IsoOUTIncomplete_ISR(USB_OTG_CORE_HANDLE *pdev)
{
 8004810:	b580      	push	{r7, lr}
 8004812:	b084      	sub	sp, #16
 8004814:	af00      	add	r7, sp, #0
 8004816:	6078      	str	r0, [r7, #4]
  USB_OTG_GINTSTS_TypeDef gintsts;  
  
  gintsts.d32 = 0;
 8004818:	2300      	movs	r3, #0
 800481a:	60fb      	str	r3, [r7, #12]

  USBD_DCD_INT_fops->IsoOUTIncomplete (pdev); 
 800481c:	4b08      	ldr	r3, [pc, #32]	; (8004840 <DCD_IsoOUTIncomplete_ISR+0x30>)
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	6a1b      	ldr	r3, [r3, #32]
 8004822:	6878      	ldr	r0, [r7, #4]
 8004824:	4798      	blx	r3
  
  /* Clear interrupt */
  gintsts.b.incomplisoout = 1;
 8004826:	7bbb      	ldrb	r3, [r7, #14]
 8004828:	f043 0320 	orr.w	r3, r3, #32
 800482c:	73bb      	strb	r3, [r7, #14]
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	68db      	ldr	r3, [r3, #12]
 8004832:	68fa      	ldr	r2, [r7, #12]
 8004834:	615a      	str	r2, [r3, #20]
  return 1;
 8004836:	2301      	movs	r3, #1
}
 8004838:	4618      	mov	r0, r3
 800483a:	3710      	adds	r7, #16
 800483c:	46bd      	mov	sp, r7
 800483e:	bd80      	pop	{r7, pc}
 8004840:	20000150 	.word	0x20000150

08004844 <DCD_ReadDevInEP>:
*         Reads ep flags
* @param  pdev: device instance
* @retval status
*/
static uint32_t DCD_ReadDevInEP (USB_OTG_CORE_HANDLE *pdev, uint8_t epnum)
{
 8004844:	b480      	push	{r7}
 8004846:	b087      	sub	sp, #28
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
 800484c:	460b      	mov	r3, r1
 800484e:	70fb      	strb	r3, [r7, #3]
  uint32_t v, msk, emp;
  msk = USB_OTG_READ_REG32(&pdev->regs.DREGS->DIEPMSK);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	691b      	ldr	r3, [r3, #16]
 8004854:	691b      	ldr	r3, [r3, #16]
 8004856:	617b      	str	r3, [r7, #20]
  emp = USB_OTG_READ_REG32(&pdev->regs.DREGS->DIEPEMPMSK);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	691b      	ldr	r3, [r3, #16]
 800485c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800485e:	613b      	str	r3, [r7, #16]
  msk |= ((emp >> epnum) & 0x1) << 7;
 8004860:	78fb      	ldrb	r3, [r7, #3]
 8004862:	693a      	ldr	r2, [r7, #16]
 8004864:	fa22 f303 	lsr.w	r3, r2, r3
 8004868:	01db      	lsls	r3, r3, #7
 800486a:	b2db      	uxtb	r3, r3
 800486c:	697a      	ldr	r2, [r7, #20]
 800486e:	4313      	orrs	r3, r2
 8004870:	617b      	str	r3, [r7, #20]
  v = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[epnum]->DIEPINT) & msk;
 8004872:	78fb      	ldrb	r3, [r7, #3]
 8004874:	687a      	ldr	r2, [r7, #4]
 8004876:	3304      	adds	r3, #4
 8004878:	009b      	lsls	r3, r3, #2
 800487a:	4413      	add	r3, r2
 800487c:	689b      	ldr	r3, [r3, #8]
 800487e:	689a      	ldr	r2, [r3, #8]
 8004880:	697b      	ldr	r3, [r7, #20]
 8004882:	4013      	ands	r3, r2
 8004884:	60fb      	str	r3, [r7, #12]
  return v;
 8004886:	68fb      	ldr	r3, [r7, #12]
}
 8004888:	4618      	mov	r0, r3
 800488a:	371c      	adds	r7, #28
 800488c:	46bd      	mov	sp, r7
 800488e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004892:	4770      	bx	lr

08004894 <usbd_cdc_Init>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  usbd_cdc_Init (void  *pdev, 
                               uint8_t cfgidx)
{
 8004894:	b580      	push	{r7, lr}
 8004896:	b084      	sub	sp, #16
 8004898:	af00      	add	r7, sp, #0
 800489a:	6078      	str	r0, [r7, #4]
 800489c:	460b      	mov	r3, r1
 800489e:	70fb      	strb	r3, [r7, #3]
  uint8_t *pbuf;

  /* Open EP IN */
  DCD_EP_Open(pdev,
 80048a0:	2302      	movs	r3, #2
 80048a2:	2240      	movs	r2, #64	; 0x40
 80048a4:	2181      	movs	r1, #129	; 0x81
 80048a6:	6878      	ldr	r0, [r7, #4]
 80048a8:	f7ff f950 	bl	8003b4c <DCD_EP_Open>
              CDC_IN_EP,
              CDC_DATA_IN_PACKET_SIZE,
              USB_OTG_EP_BULK);
  
  /* Open EP OUT */
  DCD_EP_Open(pdev,
 80048ac:	2302      	movs	r3, #2
 80048ae:	2240      	movs	r2, #64	; 0x40
 80048b0:	2101      	movs	r1, #1
 80048b2:	6878      	ldr	r0, [r7, #4]
 80048b4:	f7ff f94a 	bl	8003b4c <DCD_EP_Open>
              CDC_OUT_EP,
              CDC_DATA_OUT_PACKET_SIZE,
              USB_OTG_EP_BULK);
  
  /* Open Command IN EP */
  DCD_EP_Open(pdev,
 80048b8:	2303      	movs	r3, #3
 80048ba:	2208      	movs	r2, #8
 80048bc:	2182      	movs	r1, #130	; 0x82
 80048be:	6878      	ldr	r0, [r7, #4]
 80048c0:	f7ff f944 	bl	8003b4c <DCD_EP_Open>
              CDC_CMD_EP,
              CDC_CMD_PACKET_SZE,
              USB_OTG_EP_INT);
  
  pbuf = (uint8_t *)USBD_DeviceDesc;
 80048c4:	4b0b      	ldr	r3, [pc, #44]	; (80048f4 <usbd_cdc_Init+0x60>)
 80048c6:	60fb      	str	r3, [r7, #12]
  pbuf[4] = DEVICE_CLASS_CDC;
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	3304      	adds	r3, #4
 80048cc:	2202      	movs	r2, #2
 80048ce:	701a      	strb	r2, [r3, #0]
  pbuf[5] = DEVICE_SUBCLASS_CDC;
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	3305      	adds	r3, #5
 80048d4:	2200      	movs	r2, #0
 80048d6:	701a      	strb	r2, [r3, #0]
  
  /* Initialize the Interface physical components */
  APP_FOPS.pIf_Init();
 80048d8:	4b07      	ldr	r3, [pc, #28]	; (80048f8 <usbd_cdc_Init+0x64>)
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	4798      	blx	r3

  /* Prepare Out endpoint to receive next packet */
  DCD_EP_PrepareRx(pdev,
 80048de:	2340      	movs	r3, #64	; 0x40
 80048e0:	4a06      	ldr	r2, [pc, #24]	; (80048fc <usbd_cdc_Init+0x68>)
 80048e2:	2101      	movs	r1, #1
 80048e4:	6878      	ldr	r0, [r7, #4]
 80048e6:	f7ff f9c5 	bl	8003c74 <DCD_EP_PrepareRx>
                   CDC_OUT_EP,
                   (uint8_t*)(USB_Rx_Buffer),
                   CDC_DATA_OUT_PACKET_SIZE);
  
  return USBD_OK;
 80048ea:	2300      	movs	r3, #0
}
 80048ec:	4618      	mov	r0, r3
 80048ee:	3710      	adds	r7, #16
 80048f0:	46bd      	mov	sp, r7
 80048f2:	bd80      	pop	{r7, pc}
 80048f4:	20000170 	.word	0x20000170
 80048f8:	20000110 	.word	0x20000110
 80048fc:	200008d8 	.word	0x200008d8

08004900 <usbd_cdc_DeInit>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  usbd_cdc_DeInit (void  *pdev, 
                                 uint8_t cfgidx)
{
 8004900:	b580      	push	{r7, lr}
 8004902:	b082      	sub	sp, #8
 8004904:	af00      	add	r7, sp, #0
 8004906:	6078      	str	r0, [r7, #4]
 8004908:	460b      	mov	r3, r1
 800490a:	70fb      	strb	r3, [r7, #3]
  /* Open EP IN */
  DCD_EP_Close(pdev,
 800490c:	2181      	movs	r1, #129	; 0x81
 800490e:	6878      	ldr	r0, [r7, #4]
 8004910:	f7ff f974 	bl	8003bfc <DCD_EP_Close>
              CDC_IN_EP);
  
  /* Open EP OUT */
  DCD_EP_Close(pdev,
 8004914:	2101      	movs	r1, #1
 8004916:	6878      	ldr	r0, [r7, #4]
 8004918:	f7ff f970 	bl	8003bfc <DCD_EP_Close>
              CDC_OUT_EP);
  
  /* Open Command IN EP */
  DCD_EP_Close(pdev,
 800491c:	2182      	movs	r1, #130	; 0x82
 800491e:	6878      	ldr	r0, [r7, #4]
 8004920:	f7ff f96c 	bl	8003bfc <DCD_EP_Close>
              CDC_CMD_EP);

  /* Restore default state of the Interface physical components */
  APP_FOPS.pIf_DeInit();
 8004924:	4b03      	ldr	r3, [pc, #12]	; (8004934 <usbd_cdc_DeInit+0x34>)
 8004926:	685b      	ldr	r3, [r3, #4]
 8004928:	4798      	blx	r3
  
  return USBD_OK;
 800492a:	2300      	movs	r3, #0
}
 800492c:	4618      	mov	r0, r3
 800492e:	3708      	adds	r7, #8
 8004930:	46bd      	mov	sp, r7
 8004932:	bd80      	pop	{r7, pc}
 8004934:	20000110 	.word	0x20000110

08004938 <usbd_cdc_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  usbd_cdc_Setup (void  *pdev, 
                                USB_SETUP_REQ *req)
{
 8004938:	b580      	push	{r7, lr}
 800493a:	b084      	sub	sp, #16
 800493c:	af00      	add	r7, sp, #0
 800493e:	6078      	str	r0, [r7, #4]
 8004940:	6039      	str	r1, [r7, #0]
  uint16_t len=USB_CDC_DESC_SIZ;
 8004942:	233a      	movs	r3, #58	; 0x3a
 8004944:	81fb      	strh	r3, [r7, #14]
  uint8_t  *pbuf=usbd_cdc_CfgDesc + 9;
 8004946:	4b3f      	ldr	r3, [pc, #252]	; (8004a44 <usbd_cdc_Setup+0x10c>)
 8004948:	60bb      	str	r3, [r7, #8]
  
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800494a:	683b      	ldr	r3, [r7, #0]
 800494c:	781b      	ldrb	r3, [r3, #0]
 800494e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8004952:	2b00      	cmp	r3, #0
 8004954:	d03d      	beq.n	80049d2 <usbd_cdc_Setup+0x9a>
 8004956:	2b20      	cmp	r3, #32
 8004958:	d135      	bne.n	80049c6 <usbd_cdc_Setup+0x8e>
  {
    /* CDC Class Requests -------------------------------*/
  case USB_REQ_TYPE_CLASS :
      /* Check if the request is a data setup packet */
      if (req->wLength)
 800495a:	683b      	ldr	r3, [r7, #0]
 800495c:	88db      	ldrh	r3, [r3, #6]
 800495e:	2b00      	cmp	r3, #0
 8004960:	d027      	beq.n	80049b2 <usbd_cdc_Setup+0x7a>
      {
        /* Check if the request is Device-to-Host */
        if (req->bmRequest & 0x80)
 8004962:	683b      	ldr	r3, [r7, #0]
 8004964:	781b      	ldrb	r3, [r3, #0]
 8004966:	b25b      	sxtb	r3, r3
 8004968:	2b00      	cmp	r3, #0
 800496a:	da10      	bge.n	800498e <usbd_cdc_Setup+0x56>
        {
          /* Get the data to be sent to Host from interface layer */
          APP_FOPS.pIf_Ctrl(req->bRequest, CmdBuff, req->wLength);
 800496c:	4b36      	ldr	r3, [pc, #216]	; (8004a48 <usbd_cdc_Setup+0x110>)
 800496e:	689b      	ldr	r3, [r3, #8]
 8004970:	683a      	ldr	r2, [r7, #0]
 8004972:	7852      	ldrb	r2, [r2, #1]
 8004974:	4610      	mov	r0, r2
 8004976:	683a      	ldr	r2, [r7, #0]
 8004978:	88d2      	ldrh	r2, [r2, #6]
 800497a:	4934      	ldr	r1, [pc, #208]	; (8004a4c <usbd_cdc_Setup+0x114>)
 800497c:	4798      	blx	r3
          
          /* Send the data to the host */
          USBD_CtlSendData (pdev, 
 800497e:	683b      	ldr	r3, [r7, #0]
 8004980:	88db      	ldrh	r3, [r3, #6]
 8004982:	461a      	mov	r2, r3
 8004984:	4931      	ldr	r1, [pc, #196]	; (8004a4c <usbd_cdc_Setup+0x114>)
 8004986:	6878      	ldr	r0, [r7, #4]
 8004988:	f000 fd4c 	bl	8005424 <USBD_CtlSendData>
 800498c:	e019      	b.n	80049c2 <usbd_cdc_Setup+0x8a>
                            req->wLength);          
        }
        else /* Host-to-Device requeset */
        {
          /* Set the value of the current command to be processed */
          cdcCmd = req->bRequest;
 800498e:	683b      	ldr	r3, [r7, #0]
 8004990:	785b      	ldrb	r3, [r3, #1]
 8004992:	461a      	mov	r2, r3
 8004994:	4b2e      	ldr	r3, [pc, #184]	; (8004a50 <usbd_cdc_Setup+0x118>)
 8004996:	601a      	str	r2, [r3, #0]
          cdcLen = req->wLength;
 8004998:	683b      	ldr	r3, [r7, #0]
 800499a:	88db      	ldrh	r3, [r3, #6]
 800499c:	461a      	mov	r2, r3
 800499e:	4b2d      	ldr	r3, [pc, #180]	; (8004a54 <usbd_cdc_Setup+0x11c>)
 80049a0:	601a      	str	r2, [r3, #0]
          
          /* Prepare the reception of the buffer over EP0
          Next step: the received data will be managed in usbd_cdc_EP0_TxSent() 
          function. */
          USBD_CtlPrepareRx (pdev,
 80049a2:	683b      	ldr	r3, [r7, #0]
 80049a4:	88db      	ldrh	r3, [r3, #6]
 80049a6:	461a      	mov	r2, r3
 80049a8:	4928      	ldr	r1, [pc, #160]	; (8004a4c <usbd_cdc_Setup+0x114>)
 80049aa:	6878      	ldr	r0, [r7, #4]
 80049ac:	f000 fd6e 	bl	800548c <USBD_CtlPrepareRx>
 80049b0:	e007      	b.n	80049c2 <usbd_cdc_Setup+0x8a>
        }
      }
      else /* No Data request */
      {
        /* Transfer the command to the interface layer */
        APP_FOPS.pIf_Ctrl(req->bRequest, NULL, 0);
 80049b2:	4b25      	ldr	r3, [pc, #148]	; (8004a48 <usbd_cdc_Setup+0x110>)
 80049b4:	689b      	ldr	r3, [r3, #8]
 80049b6:	683a      	ldr	r2, [r7, #0]
 80049b8:	7852      	ldrb	r2, [r2, #1]
 80049ba:	4610      	mov	r0, r2
 80049bc:	2200      	movs	r2, #0
 80049be:	2100      	movs	r1, #0
 80049c0:	4798      	blx	r3
      }
      
      return USBD_OK;
 80049c2:	2300      	movs	r3, #0
 80049c4:	e03a      	b.n	8004a3c <usbd_cdc_Setup+0x104>
      
    default:
      USBD_CtlError (pdev, req);
 80049c6:	6839      	ldr	r1, [r7, #0]
 80049c8:	6878      	ldr	r0, [r7, #4]
 80049ca:	f001 f9e3 	bl	8005d94 <USBD_CtlError>
      return USBD_FAIL;
 80049ce:	2302      	movs	r3, #2
 80049d0:	e034      	b.n	8004a3c <usbd_cdc_Setup+0x104>
    
      
      
    /* Standard Requests -------------------------------*/
  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 80049d2:	683b      	ldr	r3, [r7, #0]
 80049d4:	785b      	ldrb	r3, [r3, #1]
 80049d6:	2b0a      	cmp	r3, #10
 80049d8:	d018      	beq.n	8004a0c <usbd_cdc_Setup+0xd4>
 80049da:	2b0b      	cmp	r3, #11
 80049dc:	d01c      	beq.n	8004a18 <usbd_cdc_Setup+0xe0>
 80049de:	2b06      	cmp	r3, #6
 80049e0:	d12b      	bne.n	8004a3a <usbd_cdc_Setup+0x102>
    {
    case USB_REQ_GET_DESCRIPTOR: 
      if( (req->wValue >> 8) == CDC_DESCRIPTOR_TYPE)
 80049e2:	683b      	ldr	r3, [r7, #0]
 80049e4:	885b      	ldrh	r3, [r3, #2]
 80049e6:	0a1b      	lsrs	r3, r3, #8
 80049e8:	b29b      	uxth	r3, r3
 80049ea:	2b21      	cmp	r3, #33	; 0x21
 80049ec:	d107      	bne.n	80049fe <usbd_cdc_Setup+0xc6>
      {
#ifdef USB_OTG_HS_INTERNAL_DMA_ENABLED
        pbuf = usbd_cdc_Desc;   
#else
        pbuf = usbd_cdc_CfgDesc + 9 + (9 * USBD_ITF_MAX_NUM);
 80049ee:	4b1a      	ldr	r3, [pc, #104]	; (8004a58 <usbd_cdc_Setup+0x120>)
 80049f0:	60bb      	str	r3, [r7, #8]
#endif 
        len = MIN(USB_CDC_DESC_SIZ , req->wLength);
 80049f2:	683b      	ldr	r3, [r7, #0]
 80049f4:	88db      	ldrh	r3, [r3, #6]
 80049f6:	2b3a      	cmp	r3, #58	; 0x3a
 80049f8:	bf28      	it	cs
 80049fa:	233a      	movcs	r3, #58	; 0x3a
 80049fc:	81fb      	strh	r3, [r7, #14]
      }
      
      USBD_CtlSendData (pdev, 
 80049fe:	89fb      	ldrh	r3, [r7, #14]
 8004a00:	461a      	mov	r2, r3
 8004a02:	68b9      	ldr	r1, [r7, #8]
 8004a04:	6878      	ldr	r0, [r7, #4]
 8004a06:	f000 fd0d 	bl	8005424 <USBD_CtlSendData>
                        pbuf,
                        len);
      break;
 8004a0a:	e016      	b.n	8004a3a <usbd_cdc_Setup+0x102>
      
    case USB_REQ_GET_INTERFACE :
      USBD_CtlSendData (pdev,
 8004a0c:	2201      	movs	r2, #1
 8004a0e:	4913      	ldr	r1, [pc, #76]	; (8004a5c <usbd_cdc_Setup+0x124>)
 8004a10:	6878      	ldr	r0, [r7, #4]
 8004a12:	f000 fd07 	bl	8005424 <USBD_CtlSendData>
                        (uint8_t *)&usbd_cdc_AltSet,
                        1);
      break;
 8004a16:	e010      	b.n	8004a3a <usbd_cdc_Setup+0x102>
      
    case USB_REQ_SET_INTERFACE :
      if ((uint8_t)(req->wValue) < USBD_ITF_MAX_NUM)
 8004a18:	683b      	ldr	r3, [r7, #0]
 8004a1a:	885b      	ldrh	r3, [r3, #2]
 8004a1c:	b2db      	uxtb	r3, r3
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d106      	bne.n	8004a30 <usbd_cdc_Setup+0xf8>
      {
        usbd_cdc_AltSet = (uint8_t)(req->wValue);
 8004a22:	683b      	ldr	r3, [r7, #0]
 8004a24:	885b      	ldrh	r3, [r3, #2]
 8004a26:	b2db      	uxtb	r3, r3
 8004a28:	461a      	mov	r2, r3
 8004a2a:	4b0c      	ldr	r3, [pc, #48]	; (8004a5c <usbd_cdc_Setup+0x124>)
 8004a2c:	601a      	str	r2, [r3, #0]
      else
      {
        /* Call the error management function (command will be nacked */
        USBD_CtlError (pdev, req);
      }
      break;
 8004a2e:	e003      	b.n	8004a38 <usbd_cdc_Setup+0x100>
        usbd_cdc_AltSet = (uint8_t)(req->wValue);
      }
      else
      {
        /* Call the error management function (command will be nacked */
        USBD_CtlError (pdev, req);
 8004a30:	6839      	ldr	r1, [r7, #0]
 8004a32:	6878      	ldr	r0, [r7, #4]
 8004a34:	f001 f9ae 	bl	8005d94 <USBD_CtlError>
      }
      break;
 8004a38:	bf00      	nop
    }
  }
  return USBD_OK;
 8004a3a:	2300      	movs	r3, #0
}
 8004a3c:	4618      	mov	r0, r3
 8004a3e:	3710      	adds	r7, #16
 8004a40:	46bd      	mov	sp, r7
 8004a42:	bd80      	pop	{r7, pc}
 8004a44:	2000009d 	.word	0x2000009d
 8004a48:	20000110 	.word	0x20000110
 8004a4c:	20000918 	.word	0x20000918
 8004a50:	200000d8 	.word	0x200000d8
 8004a54:	200001f4 	.word	0x200001f4
 8004a58:	200000a6 	.word	0x200000a6
 8004a5c:	200001e0 	.word	0x200001e0

08004a60 <usbd_cdc_EP0_RxReady>:
  *         Data received on control endpoint
  * @param  pdev: device device instance
  * @retval status
  */
static uint8_t  usbd_cdc_EP0_RxReady (void  *pdev)
{ 
 8004a60:	b580      	push	{r7, lr}
 8004a62:	b082      	sub	sp, #8
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	6078      	str	r0, [r7, #4]
  if (cdcCmd != NO_CMD)
 8004a68:	4b09      	ldr	r3, [pc, #36]	; (8004a90 <usbd_cdc_EP0_RxReady+0x30>)
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	2bff      	cmp	r3, #255	; 0xff
 8004a6e:	d00a      	beq.n	8004a86 <usbd_cdc_EP0_RxReady+0x26>
  {
    /* Process the data */
    APP_FOPS.pIf_Ctrl(cdcCmd, CmdBuff, cdcLen);
 8004a70:	4b08      	ldr	r3, [pc, #32]	; (8004a94 <usbd_cdc_EP0_RxReady+0x34>)
 8004a72:	689b      	ldr	r3, [r3, #8]
 8004a74:	4a06      	ldr	r2, [pc, #24]	; (8004a90 <usbd_cdc_EP0_RxReady+0x30>)
 8004a76:	6810      	ldr	r0, [r2, #0]
 8004a78:	4a07      	ldr	r2, [pc, #28]	; (8004a98 <usbd_cdc_EP0_RxReady+0x38>)
 8004a7a:	6812      	ldr	r2, [r2, #0]
 8004a7c:	4907      	ldr	r1, [pc, #28]	; (8004a9c <usbd_cdc_EP0_RxReady+0x3c>)
 8004a7e:	4798      	blx	r3
    
    /* Reset the command variable to default value */
    cdcCmd = NO_CMD;
 8004a80:	4b03      	ldr	r3, [pc, #12]	; (8004a90 <usbd_cdc_EP0_RxReady+0x30>)
 8004a82:	22ff      	movs	r2, #255	; 0xff
 8004a84:	601a      	str	r2, [r3, #0]
  }
  
  return USBD_OK;
 8004a86:	2300      	movs	r3, #0
}
 8004a88:	4618      	mov	r0, r3
 8004a8a:	3708      	adds	r7, #8
 8004a8c:	46bd      	mov	sp, r7
 8004a8e:	bd80      	pop	{r7, pc}
 8004a90:	200000d8 	.word	0x200000d8
 8004a94:	20000110 	.word	0x20000110
 8004a98:	200001f4 	.word	0x200001f4
 8004a9c:	20000918 	.word	0x20000918

08004aa0 <usbd_cdc_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  usbd_cdc_DataIn (void *pdev, uint8_t epnum)
{
 8004aa0:	b580      	push	{r7, lr}
 8004aa2:	b084      	sub	sp, #16
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	6078      	str	r0, [r7, #4]
 8004aa8:	460b      	mov	r3, r1
 8004aaa:	70fb      	strb	r3, [r7, #3]
  uint16_t USB_Tx_ptr;
  uint16_t USB_Tx_length;

  if (USB_Tx_State == 1)
 8004aac:	4b1e      	ldr	r3, [pc, #120]	; (8004b28 <usbd_cdc_DataIn+0x88>)
 8004aae:	781b      	ldrb	r3, [r3, #0]
 8004ab0:	2b01      	cmp	r3, #1
 8004ab2:	d133      	bne.n	8004b1c <usbd_cdc_DataIn+0x7c>
  {
    if (APP_Rx_length == 0) 
 8004ab4:	4b1d      	ldr	r3, [pc, #116]	; (8004b2c <usbd_cdc_DataIn+0x8c>)
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d103      	bne.n	8004ac4 <usbd_cdc_DataIn+0x24>
    {
      USB_Tx_State = 0;
 8004abc:	4b1a      	ldr	r3, [pc, #104]	; (8004b28 <usbd_cdc_DataIn+0x88>)
 8004abe:	2200      	movs	r2, #0
 8004ac0:	701a      	strb	r2, [r3, #0]
 8004ac2:	e02b      	b.n	8004b1c <usbd_cdc_DataIn+0x7c>
    }
    else 
    {
      if (APP_Rx_length > CDC_DATA_IN_PACKET_SIZE){
 8004ac4:	4b19      	ldr	r3, [pc, #100]	; (8004b2c <usbd_cdc_DataIn+0x8c>)
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	2b40      	cmp	r3, #64	; 0x40
 8004aca:	d90f      	bls.n	8004aec <usbd_cdc_DataIn+0x4c>
        USB_Tx_ptr = APP_Rx_ptr_out;
 8004acc:	4b18      	ldr	r3, [pc, #96]	; (8004b30 <usbd_cdc_DataIn+0x90>)
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	81fb      	strh	r3, [r7, #14]
        USB_Tx_length = CDC_DATA_IN_PACKET_SIZE;
 8004ad2:	2340      	movs	r3, #64	; 0x40
 8004ad4:	81bb      	strh	r3, [r7, #12]
        
        APP_Rx_ptr_out += CDC_DATA_IN_PACKET_SIZE;
 8004ad6:	4b16      	ldr	r3, [pc, #88]	; (8004b30 <usbd_cdc_DataIn+0x90>)
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	3340      	adds	r3, #64	; 0x40
 8004adc:	4a14      	ldr	r2, [pc, #80]	; (8004b30 <usbd_cdc_DataIn+0x90>)
 8004ade:	6013      	str	r3, [r2, #0]
        APP_Rx_length -= CDC_DATA_IN_PACKET_SIZE;    
 8004ae0:	4b12      	ldr	r3, [pc, #72]	; (8004b2c <usbd_cdc_DataIn+0x8c>)
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	3b40      	subs	r3, #64	; 0x40
 8004ae6:	4a11      	ldr	r2, [pc, #68]	; (8004b2c <usbd_cdc_DataIn+0x8c>)
 8004ae8:	6013      	str	r3, [r2, #0]
 8004aea:	e00f      	b.n	8004b0c <usbd_cdc_DataIn+0x6c>
      }
      else 
      {
        USB_Tx_ptr = APP_Rx_ptr_out;
 8004aec:	4b10      	ldr	r3, [pc, #64]	; (8004b30 <usbd_cdc_DataIn+0x90>)
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	81fb      	strh	r3, [r7, #14]
        USB_Tx_length = APP_Rx_length;
 8004af2:	4b0e      	ldr	r3, [pc, #56]	; (8004b2c <usbd_cdc_DataIn+0x8c>)
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	81bb      	strh	r3, [r7, #12]
        
        APP_Rx_ptr_out += APP_Rx_length;
 8004af8:	4b0d      	ldr	r3, [pc, #52]	; (8004b30 <usbd_cdc_DataIn+0x90>)
 8004afa:	681a      	ldr	r2, [r3, #0]
 8004afc:	4b0b      	ldr	r3, [pc, #44]	; (8004b2c <usbd_cdc_DataIn+0x8c>)
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	4413      	add	r3, r2
 8004b02:	4a0b      	ldr	r2, [pc, #44]	; (8004b30 <usbd_cdc_DataIn+0x90>)
 8004b04:	6013      	str	r3, [r2, #0]
        APP_Rx_length = 0;
 8004b06:	4b09      	ldr	r3, [pc, #36]	; (8004b2c <usbd_cdc_DataIn+0x8c>)
 8004b08:	2200      	movs	r2, #0
 8004b0a:	601a      	str	r2, [r3, #0]
      }
      
      /* Prepare the available data buffer to be sent on IN endpoint */
      DCD_EP_Tx (pdev,
                 CDC_IN_EP,
                 (uint8_t*)&APP_Rx_Buffer[USB_Tx_ptr],
 8004b0c:	89fb      	ldrh	r3, [r7, #14]
        APP_Rx_ptr_out += APP_Rx_length;
        APP_Rx_length = 0;
      }
      
      /* Prepare the available data buffer to be sent on IN endpoint */
      DCD_EP_Tx (pdev,
 8004b0e:	4a09      	ldr	r2, [pc, #36]	; (8004b34 <usbd_cdc_DataIn+0x94>)
 8004b10:	441a      	add	r2, r3
 8004b12:	89bb      	ldrh	r3, [r7, #12]
 8004b14:	2181      	movs	r1, #129	; 0x81
 8004b16:	6878      	ldr	r0, [r7, #4]
 8004b18:	f7ff f8ee 	bl	8003cf8 <DCD_EP_Tx>
                 (uint8_t*)&APP_Rx_Buffer[USB_Tx_ptr],
                 USB_Tx_length);
    }
  }  
  
  return USBD_OK;
 8004b1c:	2300      	movs	r3, #0
}
 8004b1e:	4618      	mov	r0, r3
 8004b20:	3710      	adds	r7, #16
 8004b22:	46bd      	mov	sp, r7
 8004b24:	bd80      	pop	{r7, pc}
 8004b26:	bf00      	nop
 8004b28:	200001f0 	.word	0x200001f0
 8004b2c:	200001ec 	.word	0x200001ec
 8004b30:	200001e8 	.word	0x200001e8
 8004b34:	20000920 	.word	0x20000920

08004b38 <usbd_cdc_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  usbd_cdc_DataOut (void *pdev, uint8_t epnum)
{      
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	b084      	sub	sp, #16
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]
 8004b40:	460b      	mov	r3, r1
 8004b42:	70fb      	strb	r3, [r7, #3]
  uint16_t USB_Rx_Cnt;
  
  /* Get the received data buffer and update the counter */
  USB_Rx_Cnt = ((USB_OTG_CORE_HANDLE*)pdev)->dev.out_ep[epnum].xfer_count;
 8004b44:	78fa      	ldrb	r2, [r7, #3]
 8004b46:	6879      	ldr	r1, [r7, #4]
 8004b48:	4613      	mov	r3, r2
 8004b4a:	009b      	lsls	r3, r3, #2
 8004b4c:	4413      	add	r3, r2
 8004b4e:	00db      	lsls	r3, r3, #3
 8004b50:	440b      	add	r3, r1
 8004b52:	f503 7363 	add.w	r3, r3, #908	; 0x38c
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	81fb      	strh	r3, [r7, #14]
  
  /* USB data will be immediately processed, this allow next USB traffic being 
     NAKed till the end of the application Xfer */
  APP_FOPS.pIf_DataRx(USB_Rx_Buffer, USB_Rx_Cnt);
 8004b5a:	4b08      	ldr	r3, [pc, #32]	; (8004b7c <usbd_cdc_DataOut+0x44>)
 8004b5c:	691b      	ldr	r3, [r3, #16]
 8004b5e:	89fa      	ldrh	r2, [r7, #14]
 8004b60:	4611      	mov	r1, r2
 8004b62:	4807      	ldr	r0, [pc, #28]	; (8004b80 <usbd_cdc_DataOut+0x48>)
 8004b64:	4798      	blx	r3
  
  /* Prepare Out endpoint to receive next packet */
  DCD_EP_PrepareRx(pdev,
 8004b66:	2340      	movs	r3, #64	; 0x40
 8004b68:	4a05      	ldr	r2, [pc, #20]	; (8004b80 <usbd_cdc_DataOut+0x48>)
 8004b6a:	2101      	movs	r1, #1
 8004b6c:	6878      	ldr	r0, [r7, #4]
 8004b6e:	f7ff f881 	bl	8003c74 <DCD_EP_PrepareRx>
                   CDC_OUT_EP,
                   (uint8_t*)(USB_Rx_Buffer),
                   CDC_DATA_OUT_PACKET_SIZE);

  return USBD_OK;
 8004b72:	2300      	movs	r3, #0
}
 8004b74:	4618      	mov	r0, r3
 8004b76:	3710      	adds	r7, #16
 8004b78:	46bd      	mov	sp, r7
 8004b7a:	bd80      	pop	{r7, pc}
 8004b7c:	20000110 	.word	0x20000110
 8004b80:	200008d8 	.word	0x200008d8

08004b84 <usbd_cdc_SOF>:
  * @param  pdev: instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  usbd_cdc_SOF (void *pdev)
{      
 8004b84:	b580      	push	{r7, lr}
 8004b86:	b082      	sub	sp, #8
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	6078      	str	r0, [r7, #4]
  static uint32_t FrameCount = 0;
  
  if (FrameCount++ == CDC_IN_FRAME_INTERVAL)
 8004b8c:	4b08      	ldr	r3, [pc, #32]	; (8004bb0 <usbd_cdc_SOF+0x2c>)
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	1c5a      	adds	r2, r3, #1
 8004b92:	4907      	ldr	r1, [pc, #28]	; (8004bb0 <usbd_cdc_SOF+0x2c>)
 8004b94:	600a      	str	r2, [r1, #0]
 8004b96:	2b05      	cmp	r3, #5
 8004b98:	d105      	bne.n	8004ba6 <usbd_cdc_SOF+0x22>
  {
    /* Reset the frame counter */
    FrameCount = 0;
 8004b9a:	4b05      	ldr	r3, [pc, #20]	; (8004bb0 <usbd_cdc_SOF+0x2c>)
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	601a      	str	r2, [r3, #0]
    
    /* Check the data to be sent through IN pipe */
    Handle_USBAsynchXfer(pdev);
 8004ba0:	6878      	ldr	r0, [r7, #4]
 8004ba2:	f000 f807 	bl	8004bb4 <Handle_USBAsynchXfer>
  }
  
  return USBD_OK;
 8004ba6:	2300      	movs	r3, #0
}
 8004ba8:	4618      	mov	r0, r3
 8004baa:	3708      	adds	r7, #8
 8004bac:	46bd      	mov	sp, r7
 8004bae:	bd80      	pop	{r7, pc}
 8004bb0:	200001f8 	.word	0x200001f8

08004bb4 <Handle_USBAsynchXfer>:
  *         Send data to USB
  * @param  pdev: instance
  * @retval None
  */
static void Handle_USBAsynchXfer (void *pdev)
{
 8004bb4:	b580      	push	{r7, lr}
 8004bb6:	b084      	sub	sp, #16
 8004bb8:	af00      	add	r7, sp, #0
 8004bba:	6078      	str	r0, [r7, #4]
  uint16_t USB_Tx_ptr;
  uint16_t USB_Tx_length;
  
  if(USB_Tx_State != 1)
 8004bbc:	4b2d      	ldr	r3, [pc, #180]	; (8004c74 <Handle_USBAsynchXfer+0xc0>)
 8004bbe:	781b      	ldrb	r3, [r3, #0]
 8004bc0:	2b01      	cmp	r3, #1
 8004bc2:	d054      	beq.n	8004c6e <Handle_USBAsynchXfer+0xba>
  {
    if (APP_Rx_ptr_out == APP_RX_DATA_SIZE)
 8004bc4:	4b2c      	ldr	r3, [pc, #176]	; (8004c78 <Handle_USBAsynchXfer+0xc4>)
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004bcc:	d102      	bne.n	8004bd4 <Handle_USBAsynchXfer+0x20>
    {
      APP_Rx_ptr_out = 0;
 8004bce:	4b2a      	ldr	r3, [pc, #168]	; (8004c78 <Handle_USBAsynchXfer+0xc4>)
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	601a      	str	r2, [r3, #0]
    }
    
    if(APP_Rx_ptr_out == APP_Rx_ptr_in) 
 8004bd4:	4b28      	ldr	r3, [pc, #160]	; (8004c78 <Handle_USBAsynchXfer+0xc4>)
 8004bd6:	681a      	ldr	r2, [r3, #0]
 8004bd8:	4b28      	ldr	r3, [pc, #160]	; (8004c7c <Handle_USBAsynchXfer+0xc8>)
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	429a      	cmp	r2, r3
 8004bde:	d103      	bne.n	8004be8 <Handle_USBAsynchXfer+0x34>
    {
      USB_Tx_State = 0; 
 8004be0:	4b24      	ldr	r3, [pc, #144]	; (8004c74 <Handle_USBAsynchXfer+0xc0>)
 8004be2:	2200      	movs	r2, #0
 8004be4:	701a      	strb	r2, [r3, #0]
      return;
 8004be6:	e042      	b.n	8004c6e <Handle_USBAsynchXfer+0xba>
    }
    
    if(APP_Rx_ptr_out > APP_Rx_ptr_in) /* rollback */
 8004be8:	4b23      	ldr	r3, [pc, #140]	; (8004c78 <Handle_USBAsynchXfer+0xc4>)
 8004bea:	681a      	ldr	r2, [r3, #0]
 8004bec:	4b23      	ldr	r3, [pc, #140]	; (8004c7c <Handle_USBAsynchXfer+0xc8>)
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	429a      	cmp	r2, r3
 8004bf2:	d906      	bls.n	8004c02 <Handle_USBAsynchXfer+0x4e>
    { 
      APP_Rx_length = APP_RX_DATA_SIZE - APP_Rx_ptr_out;
 8004bf4:	4b20      	ldr	r3, [pc, #128]	; (8004c78 <Handle_USBAsynchXfer+0xc4>)
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f5c3 6300 	rsb	r3, r3, #2048	; 0x800
 8004bfc:	4a20      	ldr	r2, [pc, #128]	; (8004c80 <Handle_USBAsynchXfer+0xcc>)
 8004bfe:	6013      	str	r3, [r2, #0]
 8004c00:	e006      	b.n	8004c10 <Handle_USBAsynchXfer+0x5c>
    
    }
    else 
    {
      APP_Rx_length = APP_Rx_ptr_in - APP_Rx_ptr_out;
 8004c02:	4b1e      	ldr	r3, [pc, #120]	; (8004c7c <Handle_USBAsynchXfer+0xc8>)
 8004c04:	681a      	ldr	r2, [r3, #0]
 8004c06:	4b1c      	ldr	r3, [pc, #112]	; (8004c78 <Handle_USBAsynchXfer+0xc4>)
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	1ad3      	subs	r3, r2, r3
 8004c0c:	4a1c      	ldr	r2, [pc, #112]	; (8004c80 <Handle_USBAsynchXfer+0xcc>)
 8004c0e:	6013      	str	r3, [r2, #0]
    }
#ifdef USB_OTG_HS_INTERNAL_DMA_ENABLED
     APP_Rx_length &= ~0x03;
#endif /* USB_OTG_HS_INTERNAL_DMA_ENABLED */
    
    if (APP_Rx_length > CDC_DATA_IN_PACKET_SIZE)
 8004c10:	4b1b      	ldr	r3, [pc, #108]	; (8004c80 <Handle_USBAsynchXfer+0xcc>)
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	2b40      	cmp	r3, #64	; 0x40
 8004c16:	d90f      	bls.n	8004c38 <Handle_USBAsynchXfer+0x84>
    {
      USB_Tx_ptr = APP_Rx_ptr_out;
 8004c18:	4b17      	ldr	r3, [pc, #92]	; (8004c78 <Handle_USBAsynchXfer+0xc4>)
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	81fb      	strh	r3, [r7, #14]
      USB_Tx_length = CDC_DATA_IN_PACKET_SIZE;
 8004c1e:	2340      	movs	r3, #64	; 0x40
 8004c20:	81bb      	strh	r3, [r7, #12]
      
      APP_Rx_ptr_out += CDC_DATA_IN_PACKET_SIZE;	
 8004c22:	4b15      	ldr	r3, [pc, #84]	; (8004c78 <Handle_USBAsynchXfer+0xc4>)
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	3340      	adds	r3, #64	; 0x40
 8004c28:	4a13      	ldr	r2, [pc, #76]	; (8004c78 <Handle_USBAsynchXfer+0xc4>)
 8004c2a:	6013      	str	r3, [r2, #0]
      APP_Rx_length -= CDC_DATA_IN_PACKET_SIZE;
 8004c2c:	4b14      	ldr	r3, [pc, #80]	; (8004c80 <Handle_USBAsynchXfer+0xcc>)
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	3b40      	subs	r3, #64	; 0x40
 8004c32:	4a13      	ldr	r2, [pc, #76]	; (8004c80 <Handle_USBAsynchXfer+0xcc>)
 8004c34:	6013      	str	r3, [r2, #0]
 8004c36:	e00f      	b.n	8004c58 <Handle_USBAsynchXfer+0xa4>
    }
    else
    {
      USB_Tx_ptr = APP_Rx_ptr_out;
 8004c38:	4b0f      	ldr	r3, [pc, #60]	; (8004c78 <Handle_USBAsynchXfer+0xc4>)
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	81fb      	strh	r3, [r7, #14]
      USB_Tx_length = APP_Rx_length;
 8004c3e:	4b10      	ldr	r3, [pc, #64]	; (8004c80 <Handle_USBAsynchXfer+0xcc>)
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	81bb      	strh	r3, [r7, #12]
      
      APP_Rx_ptr_out += APP_Rx_length;
 8004c44:	4b0c      	ldr	r3, [pc, #48]	; (8004c78 <Handle_USBAsynchXfer+0xc4>)
 8004c46:	681a      	ldr	r2, [r3, #0]
 8004c48:	4b0d      	ldr	r3, [pc, #52]	; (8004c80 <Handle_USBAsynchXfer+0xcc>)
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	4413      	add	r3, r2
 8004c4e:	4a0a      	ldr	r2, [pc, #40]	; (8004c78 <Handle_USBAsynchXfer+0xc4>)
 8004c50:	6013      	str	r3, [r2, #0]
      APP_Rx_length = 0;
 8004c52:	4b0b      	ldr	r3, [pc, #44]	; (8004c80 <Handle_USBAsynchXfer+0xcc>)
 8004c54:	2200      	movs	r2, #0
 8004c56:	601a      	str	r2, [r3, #0]
    }
    USB_Tx_State = 1; 
 8004c58:	4b06      	ldr	r3, [pc, #24]	; (8004c74 <Handle_USBAsynchXfer+0xc0>)
 8004c5a:	2201      	movs	r2, #1
 8004c5c:	701a      	strb	r2, [r3, #0]

    DCD_EP_Tx (pdev,
               CDC_IN_EP,
               (uint8_t*)&APP_Rx_Buffer[USB_Tx_ptr],
 8004c5e:	89fb      	ldrh	r3, [r7, #14]
      APP_Rx_ptr_out += APP_Rx_length;
      APP_Rx_length = 0;
    }
    USB_Tx_State = 1; 

    DCD_EP_Tx (pdev,
 8004c60:	4a08      	ldr	r2, [pc, #32]	; (8004c84 <Handle_USBAsynchXfer+0xd0>)
 8004c62:	441a      	add	r2, r3
 8004c64:	89bb      	ldrh	r3, [r7, #12]
 8004c66:	2181      	movs	r1, #129	; 0x81
 8004c68:	6878      	ldr	r0, [r7, #4]
 8004c6a:	f7ff f845 	bl	8003cf8 <DCD_EP_Tx>
               CDC_IN_EP,
               (uint8_t*)&APP_Rx_Buffer[USB_Tx_ptr],
               USB_Tx_length);
  }  
  
}
 8004c6e:	3710      	adds	r7, #16
 8004c70:	46bd      	mov	sp, r7
 8004c72:	bd80      	pop	{r7, pc}
 8004c74:	200001f0 	.word	0x200001f0
 8004c78:	200001e8 	.word	0x200001e8
 8004c7c:	200001e4 	.word	0x200001e4
 8004c80:	200001ec 	.word	0x200001ec
 8004c84:	20000920 	.word	0x20000920

08004c88 <USBD_cdc_GetCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_cdc_GetCfgDesc (uint8_t speed, uint16_t *length)
{
 8004c88:	b480      	push	{r7}
 8004c8a:	b083      	sub	sp, #12
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	4603      	mov	r3, r0
 8004c90:	6039      	str	r1, [r7, #0]
 8004c92:	71fb      	strb	r3, [r7, #7]
  *length = sizeof (usbd_cdc_CfgDesc);
 8004c94:	683b      	ldr	r3, [r7, #0]
 8004c96:	2243      	movs	r2, #67	; 0x43
 8004c98:	801a      	strh	r2, [r3, #0]
  return usbd_cdc_CfgDesc;
 8004c9a:	4b03      	ldr	r3, [pc, #12]	; (8004ca8 <USBD_cdc_GetCfgDesc+0x20>)
}
 8004c9c:	4618      	mov	r0, r3
 8004c9e:	370c      	adds	r7, #12
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca6:	4770      	bx	lr
 8004ca8:	20000094 	.word	0x20000094

08004cac <VCP_Init>:
  * @brief  VCP_Init
  *         Initializes the Media on the STM32
  * @param  None
  * @retval Result of the opeartion (USBD_OK in all cases)
  */
static uint16_t VCP_Init(void) {
 8004cac:	b480      	push	{r7}
 8004cae:	af00      	add	r7, sp, #0
  return USBD_OK;
 8004cb0:	2300      	movs	r3, #0
}
 8004cb2:	4618      	mov	r0, r3
 8004cb4:	46bd      	mov	sp, r7
 8004cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cba:	4770      	bx	lr

08004cbc <VCP_DeInit>:
  * @brief  VCP_DeInit
  *         DeInitializes the Media on the STM32
  * @param  None
  * @retval Result of the opeartion (USBD_OK in all cases)
  */
static uint16_t VCP_DeInit(void) {
 8004cbc:	b480      	push	{r7}
 8004cbe:	af00      	add	r7, sp, #0
  return USBD_OK;
 8004cc0:	2300      	movs	r3, #0
}
 8004cc2:	4618      	mov	r0, r3
 8004cc4:	46bd      	mov	sp, r7
 8004cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cca:	4770      	bx	lr

08004ccc <VCP_Ctrl>:
  * @param  Buf: Buffer containing command data (request parameters)
  * @param  Len: Number of data to be sent (in bytes)
  * @retval Result of the opeartion (USBD_OK in all cases)
  */
static uint16_t VCP_Ctrl (uint32_t Cmd, uint8_t* Buf, uint32_t Len)
{ /*
 8004ccc:	b480      	push	{r7}
 8004cce:	b085      	sub	sp, #20
 8004cd0:	af00      	add	r7, sp, #0
 8004cd2:	60f8      	str	r0, [r7, #12]
 8004cd4:	60b9      	str	r1, [r7, #8]
 8004cd6:	607a      	str	r2, [r7, #4]
	for (i = 0; i < Len; i++) {
		printf("0x%02X ", Buf[i]);
	}
	printf("\n");
	*/
  switch (Cmd)
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	2b23      	cmp	r3, #35	; 0x23
 8004cdc:	f200 809b 	bhi.w	8004e16 <VCP_Ctrl+0x14a>
 8004ce0:	a201      	add	r2, pc, #4	; (adr r2, 8004ce8 <VCP_Ctrl+0x1c>)
 8004ce2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ce6:	bf00      	nop
 8004ce8:	08004e17 	.word	0x08004e17
 8004cec:	08004e17 	.word	0x08004e17
 8004cf0:	08004e17 	.word	0x08004e17
 8004cf4:	08004e17 	.word	0x08004e17
 8004cf8:	08004e17 	.word	0x08004e17
 8004cfc:	08004e17 	.word	0x08004e17
 8004d00:	08004e17 	.word	0x08004e17
 8004d04:	08004e17 	.word	0x08004e17
 8004d08:	08004e17 	.word	0x08004e17
 8004d0c:	08004e17 	.word	0x08004e17
 8004d10:	08004e17 	.word	0x08004e17
 8004d14:	08004e17 	.word	0x08004e17
 8004d18:	08004e17 	.word	0x08004e17
 8004d1c:	08004e17 	.word	0x08004e17
 8004d20:	08004e17 	.word	0x08004e17
 8004d24:	08004e17 	.word	0x08004e17
 8004d28:	08004e17 	.word	0x08004e17
 8004d2c:	08004e17 	.word	0x08004e17
 8004d30:	08004e17 	.word	0x08004e17
 8004d34:	08004e17 	.word	0x08004e17
 8004d38:	08004e17 	.word	0x08004e17
 8004d3c:	08004e17 	.word	0x08004e17
 8004d40:	08004e17 	.word	0x08004e17
 8004d44:	08004e17 	.word	0x08004e17
 8004d48:	08004e17 	.word	0x08004e17
 8004d4c:	08004e17 	.word	0x08004e17
 8004d50:	08004e17 	.word	0x08004e17
 8004d54:	08004e17 	.word	0x08004e17
 8004d58:	08004e17 	.word	0x08004e17
 8004d5c:	08004e17 	.word	0x08004e17
 8004d60:	08004e17 	.word	0x08004e17
 8004d64:	08004e17 	.word	0x08004e17
 8004d68:	08004d79 	.word	0x08004d79
 8004d6c:	08004dc3 	.word	0x08004dc3
 8004d70:	08004e17 	.word	0x08004e17
 8004d74:	08004e17 	.word	0x08004e17
  case CLEAR_COMM_FEATURE:
    /* Not  needed for this driver */
    break;

  case SET_LINE_CODING:
    linecoding.bitrate = (uint32_t)(Buf[0] | (Buf[1] << 8) | (Buf[2] << 16) | (Buf[3] << 24));
 8004d78:	68bb      	ldr	r3, [r7, #8]
 8004d7a:	781b      	ldrb	r3, [r3, #0]
 8004d7c:	461a      	mov	r2, r3
 8004d7e:	68bb      	ldr	r3, [r7, #8]
 8004d80:	3301      	adds	r3, #1
 8004d82:	781b      	ldrb	r3, [r3, #0]
 8004d84:	021b      	lsls	r3, r3, #8
 8004d86:	431a      	orrs	r2, r3
 8004d88:	68bb      	ldr	r3, [r7, #8]
 8004d8a:	3302      	adds	r3, #2
 8004d8c:	781b      	ldrb	r3, [r3, #0]
 8004d8e:	041b      	lsls	r3, r3, #16
 8004d90:	431a      	orrs	r2, r3
 8004d92:	68bb      	ldr	r3, [r7, #8]
 8004d94:	3303      	adds	r3, #3
 8004d96:	781b      	ldrb	r3, [r3, #0]
 8004d98:	061b      	lsls	r3, r3, #24
 8004d9a:	4313      	orrs	r3, r2
 8004d9c:	461a      	mov	r2, r3
 8004d9e:	4b22      	ldr	r3, [pc, #136]	; (8004e28 <VCP_Ctrl+0x15c>)
 8004da0:	601a      	str	r2, [r3, #0]
    linecoding.format = Buf[4];
 8004da2:	68bb      	ldr	r3, [r7, #8]
 8004da4:	791a      	ldrb	r2, [r3, #4]
 8004da6:	4b20      	ldr	r3, [pc, #128]	; (8004e28 <VCP_Ctrl+0x15c>)
 8004da8:	711a      	strb	r2, [r3, #4]
    linecoding.paritytype = Buf[5];
 8004daa:	68bb      	ldr	r3, [r7, #8]
 8004dac:	795a      	ldrb	r2, [r3, #5]
 8004dae:	4b1e      	ldr	r3, [pc, #120]	; (8004e28 <VCP_Ctrl+0x15c>)
 8004db0:	715a      	strb	r2, [r3, #5]
    linecoding.datatype = Buf[6];
 8004db2:	68bb      	ldr	r3, [r7, #8]
 8004db4:	799a      	ldrb	r2, [r3, #6]
 8004db6:	4b1c      	ldr	r3, [pc, #112]	; (8004e28 <VCP_Ctrl+0x15c>)
 8004db8:	719a      	strb	r2, [r3, #6]
	linecoding.changed = 1;
 8004dba:	4b1b      	ldr	r3, [pc, #108]	; (8004e28 <VCP_Ctrl+0x15c>)
 8004dbc:	2201      	movs	r2, #1
 8004dbe:	71da      	strb	r2, [r3, #7]
  
    //VCP_COMConfig(OTHER_CONFIG);
    break;
 8004dc0:	e02a      	b.n	8004e18 <VCP_Ctrl+0x14c>

  case GET_LINE_CODING:
    Buf[0] = (uint8_t)(linecoding.bitrate);
 8004dc2:	4b19      	ldr	r3, [pc, #100]	; (8004e28 <VCP_Ctrl+0x15c>)
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	b2da      	uxtb	r2, r3
 8004dc8:	68bb      	ldr	r3, [r7, #8]
 8004dca:	701a      	strb	r2, [r3, #0]
    Buf[1] = (uint8_t)(linecoding.bitrate >> 8);
 8004dcc:	68bb      	ldr	r3, [r7, #8]
 8004dce:	3301      	adds	r3, #1
 8004dd0:	4a15      	ldr	r2, [pc, #84]	; (8004e28 <VCP_Ctrl+0x15c>)
 8004dd2:	6812      	ldr	r2, [r2, #0]
 8004dd4:	0a12      	lsrs	r2, r2, #8
 8004dd6:	b2d2      	uxtb	r2, r2
 8004dd8:	701a      	strb	r2, [r3, #0]
    Buf[2] = (uint8_t)(linecoding.bitrate >> 16);
 8004dda:	68bb      	ldr	r3, [r7, #8]
 8004ddc:	3302      	adds	r3, #2
 8004dde:	4a12      	ldr	r2, [pc, #72]	; (8004e28 <VCP_Ctrl+0x15c>)
 8004de0:	6812      	ldr	r2, [r2, #0]
 8004de2:	0c12      	lsrs	r2, r2, #16
 8004de4:	b2d2      	uxtb	r2, r2
 8004de6:	701a      	strb	r2, [r3, #0]
    Buf[3] = (uint8_t)(linecoding.bitrate >> 24);
 8004de8:	68bb      	ldr	r3, [r7, #8]
 8004dea:	3303      	adds	r3, #3
 8004dec:	4a0e      	ldr	r2, [pc, #56]	; (8004e28 <VCP_Ctrl+0x15c>)
 8004dee:	6812      	ldr	r2, [r2, #0]
 8004df0:	0e12      	lsrs	r2, r2, #24
 8004df2:	b2d2      	uxtb	r2, r2
 8004df4:	701a      	strb	r2, [r3, #0]
    Buf[4] = linecoding.format;
 8004df6:	68bb      	ldr	r3, [r7, #8]
 8004df8:	3304      	adds	r3, #4
 8004dfa:	4a0b      	ldr	r2, [pc, #44]	; (8004e28 <VCP_Ctrl+0x15c>)
 8004dfc:	7912      	ldrb	r2, [r2, #4]
 8004dfe:	701a      	strb	r2, [r3, #0]
    Buf[5] = linecoding.paritytype;
 8004e00:	68bb      	ldr	r3, [r7, #8]
 8004e02:	3305      	adds	r3, #5
 8004e04:	4a08      	ldr	r2, [pc, #32]	; (8004e28 <VCP_Ctrl+0x15c>)
 8004e06:	7952      	ldrb	r2, [r2, #5]
 8004e08:	701a      	strb	r2, [r3, #0]
    Buf[6] = linecoding.datatype; 
 8004e0a:	68bb      	ldr	r3, [r7, #8]
 8004e0c:	3306      	adds	r3, #6
 8004e0e:	4a06      	ldr	r2, [pc, #24]	; (8004e28 <VCP_Ctrl+0x15c>)
 8004e10:	7992      	ldrb	r2, [r2, #6]
 8004e12:	701a      	strb	r2, [r3, #0]
    break;
 8004e14:	e000      	b.n	8004e18 <VCP_Ctrl+0x14c>
  case SEND_BREAK:
    /* Not  needed for this driver */
    break;    
    
  default:
    break;
 8004e16:	bf00      	nop
  }

  return USBD_OK;
 8004e18:	2300      	movs	r3, #0
}
 8004e1a:	4618      	mov	r0, r3
 8004e1c:	3714      	adds	r7, #20
 8004e1e:	46bd      	mov	sp, r7
 8004e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e24:	4770      	bx	lr
 8004e26:	bf00      	nop
 8004e28:	20000108 	.word	0x20000108

08004e2c <VCP_DataTx>:
  *         this function.
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval Result of the opeartion: USBD_OK if all operations are OK else VCP_FAIL
  */
uint16_t VCP_DataTx (uint8_t* Buf, uint32_t Len) {
 8004e2c:	b480      	push	{r7}
 8004e2e:	b085      	sub	sp, #20
 8004e30:	af00      	add	r7, sp, #0
 8004e32:	6078      	str	r0, [r7, #4]
 8004e34:	6039      	str	r1, [r7, #0]
	uint32_t tx_counter = 0;
 8004e36:	2300      	movs	r3, #0
 8004e38:	60fb      	str	r3, [r7, #12]
	
	while (tx_counter < Len) {
 8004e3a:	e017      	b.n	8004e6c <VCP_DataTx+0x40>
		APP_Rx_Buffer[APP_Rx_ptr_in] = *(Buf+tx_counter);
 8004e3c:	4b11      	ldr	r3, [pc, #68]	; (8004e84 <VCP_DataTx+0x58>)
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	6879      	ldr	r1, [r7, #4]
 8004e42:	68fa      	ldr	r2, [r7, #12]
 8004e44:	440a      	add	r2, r1
 8004e46:	7811      	ldrb	r1, [r2, #0]
 8004e48:	4a0f      	ldr	r2, [pc, #60]	; (8004e88 <VCP_DataTx+0x5c>)
 8004e4a:	54d1      	strb	r1, [r2, r3]
		
		APP_Rx_ptr_in++;
 8004e4c:	4b0d      	ldr	r3, [pc, #52]	; (8004e84 <VCP_DataTx+0x58>)
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	3301      	adds	r3, #1
 8004e52:	4a0c      	ldr	r2, [pc, #48]	; (8004e84 <VCP_DataTx+0x58>)
 8004e54:	6013      	str	r3, [r2, #0]
		
		/* To avoid buffer overflow */
		if (APP_Rx_ptr_in >= APP_RX_DATA_SIZE) {
 8004e56:	4b0b      	ldr	r3, [pc, #44]	; (8004e84 <VCP_DataTx+0x58>)
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004e5e:	d302      	bcc.n	8004e66 <VCP_DataTx+0x3a>
			APP_Rx_ptr_in = 0;
 8004e60:	4b08      	ldr	r3, [pc, #32]	; (8004e84 <VCP_DataTx+0x58>)
 8004e62:	2200      	movs	r2, #0
 8004e64:	601a      	str	r2, [r3, #0]
		}
		
		tx_counter++;
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	3301      	adds	r3, #1
 8004e6a:	60fb      	str	r3, [r7, #12]
  * @retval Result of the opeartion: USBD_OK if all operations are OK else VCP_FAIL
  */
uint16_t VCP_DataTx (uint8_t* Buf, uint32_t Len) {
	uint32_t tx_counter = 0;
	
	while (tx_counter < Len) {
 8004e6c:	68fa      	ldr	r2, [r7, #12]
 8004e6e:	683b      	ldr	r3, [r7, #0]
 8004e70:	429a      	cmp	r2, r3
 8004e72:	d3e3      	bcc.n	8004e3c <VCP_DataTx+0x10>
		}
		
		tx_counter++;
	}
	
	return USBD_OK;
 8004e74:	2300      	movs	r3, #0
}
 8004e76:	4618      	mov	r0, r3
 8004e78:	3714      	adds	r7, #20
 8004e7a:	46bd      	mov	sp, r7
 8004e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e80:	4770      	bx	lr
 8004e82:	bf00      	nop
 8004e84:	200001e4 	.word	0x200001e4
 8004e88:	20000920 	.word	0x20000920

08004e8c <VCP_DataRx>:
  *                 
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the opeartion: USBD_OK if all operations are OK else VCP_FAIL
  */
uint16_t VCP_DataRx (uint8_t* Buf, uint32_t Len) {
 8004e8c:	b580      	push	{r7, lr}
 8004e8e:	b084      	sub	sp, #16
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	6078      	str	r0, [r7, #4]
 8004e94:	6039      	str	r1, [r7, #0]
	uint32_t i;
	for (i = 0; i < Len; i++) {
 8004e96:	2300      	movs	r3, #0
 8004e98:	60fb      	str	r3, [r7, #12]
 8004e9a:	e009      	b.n	8004eb0 <VCP_DataRx+0x24>
		/* Add data to internal buffer */
		TM_INT_USB_VCP_AddReceived(*(Buf + i));
 8004e9c:	687a      	ldr	r2, [r7, #4]
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	4413      	add	r3, r2
 8004ea2:	781b      	ldrb	r3, [r3, #0]
 8004ea4:	4618      	mov	r0, r3
 8004ea6:	f7fd fbd7 	bl	8002658 <TM_INT_USB_VCP_AddReceived>
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the opeartion: USBD_OK if all operations are OK else VCP_FAIL
  */
uint16_t VCP_DataRx (uint8_t* Buf, uint32_t Len) {
	uint32_t i;
	for (i = 0; i < Len; i++) {
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	3301      	adds	r3, #1
 8004eae:	60fb      	str	r3, [r7, #12]
 8004eb0:	68fa      	ldr	r2, [r7, #12]
 8004eb2:	683b      	ldr	r3, [r7, #0]
 8004eb4:	429a      	cmp	r2, r3
 8004eb6:	d3f1      	bcc.n	8004e9c <VCP_DataRx+0x10>
		/* Add data to internal buffer */
		TM_INT_USB_VCP_AddReceived(*(Buf + i));
	}
	
	return USBD_OK;
 8004eb8:	2300      	movs	r3, #0
}
 8004eba:	4618      	mov	r0, r3
 8004ebc:	3710      	adds	r7, #16
 8004ebe:	46bd      	mov	sp, r7
 8004ec0:	bd80      	pop	{r7, pc}
 8004ec2:	bf00      	nop

08004ec4 <USBD_Init>:
void USBD_Init(USB_OTG_CORE_HANDLE *pdev,
               USB_OTG_CORE_ID_TypeDef coreID,
               USBD_DEVICE *pDevice,                  
               USBD_Class_cb_TypeDef *class_cb, 
               USBD_Usr_cb_TypeDef *usr_cb)
{
 8004ec4:	b580      	push	{r7, lr}
 8004ec6:	b084      	sub	sp, #16
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	60f8      	str	r0, [r7, #12]
 8004ecc:	607a      	str	r2, [r7, #4]
 8004ece:	603b      	str	r3, [r7, #0]
 8004ed0:	460b      	mov	r3, r1
 8004ed2:	72fb      	strb	r3, [r7, #11]
  /* Hardware Init */
  USB_OTG_BSP_Init(pdev);  
 8004ed4:	68f8      	ldr	r0, [r7, #12]
 8004ed6:	f7fd fbed 	bl	80026b4 <USB_OTG_BSP_Init>
  
  USBD_DeInit(pdev);
 8004eda:	68f8      	ldr	r0, [r7, #12]
 8004edc:	f000 f81e 	bl	8004f1c <USBD_DeInit>
  
  /*Register class and user callbacks */
  pdev->dev.class_cb = class_cb;
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	683a      	ldr	r2, [r7, #0]
 8004ee4:	f8c3 25e4 	str.w	r2, [r3, #1508]	; 0x5e4
  pdev->dev.usr_cb = usr_cb;  
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	69ba      	ldr	r2, [r7, #24]
 8004eec:	f8c3 25e8 	str.w	r2, [r3, #1512]	; 0x5e8
  pdev->dev.usr_device = pDevice;    
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	687a      	ldr	r2, [r7, #4]
 8004ef4:	f8c3 25ec 	str.w	r2, [r3, #1516]	; 0x5ec
  
  /* set USB OTG core params */
  DCD_Init(pdev , coreID);
 8004ef8:	7afb      	ldrb	r3, [r7, #11]
 8004efa:	4619      	mov	r1, r3
 8004efc:	68f8      	ldr	r0, [r7, #12]
 8004efe:	f7fe fda1 	bl	8003a44 <DCD_Init>
  
  /* Upon Init call usr callback */
  pdev->dev.usr_cb->Init();
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	f8d3 35e8 	ldr.w	r3, [r3, #1512]	; 0x5e8
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	4798      	blx	r3
  
  /* Enable Interrupts */
  USB_OTG_BSP_EnableInterrupt(pdev);
 8004f0c:	68f8      	ldr	r0, [r7, #12]
 8004f0e:	f7fd fc29 	bl	8002764 <USB_OTG_BSP_EnableInterrupt>
}
 8004f12:	bf00      	nop
 8004f14:	3710      	adds	r7, #16
 8004f16:	46bd      	mov	sp, r7
 8004f18:	bd80      	pop	{r7, pc}
 8004f1a:	bf00      	nop

08004f1c <USBD_DeInit>:
*         Re-Initialize th device library
* @param  pdev: device instance
* @retval status: status
*/
USBD_Status USBD_DeInit(USB_OTG_CORE_HANDLE *pdev)
{
 8004f1c:	b480      	push	{r7}
 8004f1e:	b083      	sub	sp, #12
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	6078      	str	r0, [r7, #4]
  /* Software Init */
  
  return USBD_OK;
 8004f24:	2300      	movs	r3, #0
}
 8004f26:	4618      	mov	r0, r3
 8004f28:	370c      	adds	r7, #12
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f30:	4770      	bx	lr
 8004f32:	bf00      	nop

08004f34 <USBD_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
static uint8_t USBD_SetupStage(USB_OTG_CORE_HANDLE *pdev)
{
 8004f34:	b580      	push	{r7, lr}
 8004f36:	b084      	sub	sp, #16
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	6078      	str	r0, [r7, #4]
  USB_SETUP_REQ req;
  
  USBD_ParseSetupRequest(pdev , &req);
 8004f3c:	f107 0308 	add.w	r3, r7, #8
 8004f40:	4619      	mov	r1, r3
 8004f42:	6878      	ldr	r0, [r7, #4]
 8004f44:	f000 fedc 	bl	8005d00 <USBD_ParseSetupRequest>
  
  switch (req.bmRequest & 0x1F) 
 8004f48:	7a3b      	ldrb	r3, [r7, #8]
 8004f4a:	f003 031f 	and.w	r3, r3, #31
 8004f4e:	2b01      	cmp	r3, #1
 8004f50:	d00a      	beq.n	8004f68 <USBD_SetupStage+0x34>
 8004f52:	2b02      	cmp	r3, #2
 8004f54:	d00f      	beq.n	8004f76 <USBD_SetupStage+0x42>
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d114      	bne.n	8004f84 <USBD_SetupStage+0x50>
  {
  case USB_REQ_RECIPIENT_DEVICE:   
    USBD_StdDevReq (pdev, &req);
 8004f5a:	f107 0308 	add.w	r3, r7, #8
 8004f5e:	4619      	mov	r1, r3
 8004f60:	6878      	ldr	r0, [r7, #4]
 8004f62:	f000 faf7 	bl	8005554 <USBD_StdDevReq>
    break;
 8004f66:	e016      	b.n	8004f96 <USBD_SetupStage+0x62>
    
  case USB_REQ_RECIPIENT_INTERFACE:     
    USBD_StdItfReq(pdev, &req);
 8004f68:	f107 0308 	add.w	r3, r7, #8
 8004f6c:	4619      	mov	r1, r3
 8004f6e:	6878      	ldr	r0, [r7, #4]
 8004f70:	f000 fb40 	bl	80055f4 <USBD_StdItfReq>
    break;
 8004f74:	e00f      	b.n	8004f96 <USBD_SetupStage+0x62>
    
  case USB_REQ_RECIPIENT_ENDPOINT:        
    USBD_StdEPReq(pdev, &req);   
 8004f76:	f107 0308 	add.w	r3, r7, #8
 8004f7a:	4619      	mov	r1, r3
 8004f7c:	6878      	ldr	r0, [r7, #4]
 8004f7e:	f000 fb6d 	bl	800565c <USBD_StdEPReq>
    break;
 8004f82:	e008      	b.n	8004f96 <USBD_SetupStage+0x62>
    
  default:           
    DCD_EP_Stall(pdev , req.bmRequest & 0x80);
 8004f84:	7a3b      	ldrb	r3, [r7, #8]
 8004f86:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8004f8a:	b2db      	uxtb	r3, r3
 8004f8c:	4619      	mov	r1, r3
 8004f8e:	6878      	ldr	r0, [r7, #4]
 8004f90:	f7fe feee 	bl	8003d70 <DCD_EP_Stall>
    break;
 8004f94:	bf00      	nop
  }  
  return USBD_OK;
 8004f96:	2300      	movs	r3, #0
}
 8004f98:	4618      	mov	r0, r3
 8004f9a:	3710      	adds	r7, #16
 8004f9c:	46bd      	mov	sp, r7
 8004f9e:	bd80      	pop	{r7, pc}

08004fa0 <USBD_DataOutStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
static uint8_t USBD_DataOutStage(USB_OTG_CORE_HANDLE *pdev , uint8_t epnum)
{
 8004fa0:	b580      	push	{r7, lr}
 8004fa2:	b084      	sub	sp, #16
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	6078      	str	r0, [r7, #4]
 8004fa8:	460b      	mov	r3, r1
 8004faa:	70fb      	strb	r3, [r7, #3]
  USB_OTG_EP *ep;
  
  if(epnum == 0) 
 8004fac:	78fb      	ldrb	r3, [r7, #3]
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d144      	bne.n	800503c <USBD_DataOutStage+0x9c>
  {
    ep = &pdev->dev.out_ep[0];
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	f503 735d 	add.w	r3, r3, #884	; 0x374
 8004fb8:	60fb      	str	r3, [r7, #12]
    if ( pdev->dev.device_state == USB_OTG_EP0_DATA_OUT)
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	f893 3111 	ldrb.w	r3, [r3, #273]	; 0x111
 8004fc0:	2b03      	cmp	r3, #3
 8004fc2:	d14e      	bne.n	8005062 <USBD_DataOutStage+0xc2>
    {
      if(ep->rem_data_len > ep->maxpacket)
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	69da      	ldr	r2, [r3, #28]
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	689b      	ldr	r3, [r3, #8]
 8004fcc:	429a      	cmp	r2, r3
 8004fce:	d920      	bls.n	8005012 <USBD_DataOutStage+0x72>
      {
        ep->rem_data_len -=  ep->maxpacket;
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	69da      	ldr	r2, [r3, #28]
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	689b      	ldr	r3, [r3, #8]
 8004fd8:	1ad2      	subs	r2, r2, r3
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	61da      	str	r2, [r3, #28]
        
        if(pdev->cfg.dma_enable == 1)
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	78db      	ldrb	r3, [r3, #3]
 8004fe2:	2b01      	cmp	r3, #1
 8004fe4:	d106      	bne.n	8004ff4 <USBD_DataOutStage+0x54>
        {
          /* in slave mode this, is handled by the RxSTSQLvl ISR */
          ep->xfer_buff += ep->maxpacket; 
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	68da      	ldr	r2, [r3, #12]
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	689b      	ldr	r3, [r3, #8]
 8004fee:	441a      	add	r2, r3
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	60da      	str	r2, [r3, #12]
        }        
        USBD_CtlContinueRx (pdev, 
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	68d9      	ldr	r1, [r3, #12]
                            ep->xfer_buff,
                            MIN(ep->rem_data_len ,ep->maxpacket));
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	689a      	ldr	r2, [r3, #8]
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	69db      	ldr	r3, [r3, #28]
 8005000:	4293      	cmp	r3, r2
 8005002:	bf28      	it	cs
 8005004:	4613      	movcs	r3, r2
        if(pdev->cfg.dma_enable == 1)
        {
          /* in slave mode this, is handled by the RxSTSQLvl ISR */
          ep->xfer_buff += ep->maxpacket; 
        }        
        USBD_CtlContinueRx (pdev, 
 8005006:	b29b      	uxth	r3, r3
 8005008:	461a      	mov	r2, r3
 800500a:	6878      	ldr	r0, [r7, #4]
 800500c:	f000 fa5e 	bl	80054cc <USBD_CtlContinueRx>
 8005010:	e027      	b.n	8005062 <USBD_DataOutStage+0xc2>
                            ep->xfer_buff,
                            MIN(ep->rem_data_len ,ep->maxpacket));
      }
      else
      {
        if((pdev->dev.class_cb->EP0_RxReady != NULL)&&
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 8005018:	691b      	ldr	r3, [r3, #16]
 800501a:	2b00      	cmp	r3, #0
 800501c:	d00a      	beq.n	8005034 <USBD_DataOutStage+0x94>
           (pdev->dev.device_status == USB_OTG_CONFIGURED))
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
                            ep->xfer_buff,
                            MIN(ep->rem_data_len ,ep->maxpacket));
      }
      else
      {
        if((pdev->dev.class_cb->EP0_RxReady != NULL)&&
 8005024:	2b03      	cmp	r3, #3
 8005026:	d105      	bne.n	8005034 <USBD_DataOutStage+0x94>
           (pdev->dev.device_status == USB_OTG_CONFIGURED))
        {
          pdev->dev.class_cb->EP0_RxReady(pdev); 
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 800502e:	691b      	ldr	r3, [r3, #16]
 8005030:	6878      	ldr	r0, [r7, #4]
 8005032:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8005034:	6878      	ldr	r0, [r7, #4]
 8005036:	f000 fa5d 	bl	80054f4 <USBD_CtlSendStatus>
 800503a:	e012      	b.n	8005062 <USBD_DataOutStage+0xc2>
      }
    }
  }
  else if((pdev->dev.class_cb->DataOut != NULL)&&
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 8005042:	699b      	ldr	r3, [r3, #24]
 8005044:	2b00      	cmp	r3, #0
 8005046:	d00c      	beq.n	8005062 <USBD_DataOutStage+0xc2>
          (pdev->dev.device_status == USB_OTG_CONFIGURED))
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
        }
        USBD_CtlSendStatus(pdev);
      }
    }
  }
  else if((pdev->dev.class_cb->DataOut != NULL)&&
 800504e:	2b03      	cmp	r3, #3
 8005050:	d107      	bne.n	8005062 <USBD_DataOutStage+0xc2>
          (pdev->dev.device_status == USB_OTG_CONFIGURED))
  {
    pdev->dev.class_cb->DataOut(pdev, epnum); 
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 8005058:	699b      	ldr	r3, [r3, #24]
 800505a:	78fa      	ldrb	r2, [r7, #3]
 800505c:	4611      	mov	r1, r2
 800505e:	6878      	ldr	r0, [r7, #4]
 8005060:	4798      	blx	r3
  }  
  return USBD_OK;
 8005062:	2300      	movs	r3, #0
}
 8005064:	4618      	mov	r0, r3
 8005066:	3710      	adds	r7, #16
 8005068:	46bd      	mov	sp, r7
 800506a:	bd80      	pop	{r7, pc}

0800506c <USBD_DataInStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
static uint8_t USBD_DataInStage(USB_OTG_CORE_HANDLE *pdev , uint8_t epnum)
{
 800506c:	b580      	push	{r7, lr}
 800506e:	b084      	sub	sp, #16
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
 8005074:	460b      	mov	r3, r1
 8005076:	70fb      	strb	r3, [r7, #3]
  USB_OTG_EP *ep;
  
  if(epnum == 0) 
 8005078:	78fb      	ldrb	r3, [r7, #3]
 800507a:	2b00      	cmp	r3, #0
 800507c:	d16b      	bne.n	8005156 <USBD_DataInStage+0xea>
  {
    ep = &pdev->dev.in_ep[0];
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8005084:	60fb      	str	r3, [r7, #12]
    if ( pdev->dev.device_state == USB_OTG_EP0_DATA_IN)
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	f893 3111 	ldrb.w	r3, [r3, #273]	; 0x111
 800508c:	2b02      	cmp	r3, #2
 800508e:	d155      	bne.n	800513c <USBD_DataInStage+0xd0>
    {
      if(ep->rem_data_len > ep->maxpacket)
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	69da      	ldr	r2, [r3, #28]
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	689b      	ldr	r3, [r3, #8]
 8005098:	429a      	cmp	r2, r3
 800509a:	d91b      	bls.n	80050d4 <USBD_DataInStage+0x68>
      {
        ep->rem_data_len -=  ep->maxpacket;
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	69da      	ldr	r2, [r3, #28]
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	689b      	ldr	r3, [r3, #8]
 80050a4:	1ad2      	subs	r2, r2, r3
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	61da      	str	r2, [r3, #28]
        if(pdev->cfg.dma_enable == 1)
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	78db      	ldrb	r3, [r3, #3]
 80050ae:	2b01      	cmp	r3, #1
 80050b0:	d106      	bne.n	80050c0 <USBD_DataInStage+0x54>
        {
          /* in slave mode this, is handled by the TxFifoEmpty ISR */
          ep->xfer_buff += ep->maxpacket;
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	68da      	ldr	r2, [r3, #12]
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	689b      	ldr	r3, [r3, #8]
 80050ba:	441a      	add	r2, r3
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	60da      	str	r2, [r3, #12]
        }
        USBD_CtlContinueSendData (pdev, 
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	68d9      	ldr	r1, [r3, #12]
                                  ep->xfer_buff, 
                                  ep->rem_data_len);
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	69db      	ldr	r3, [r3, #28]
        if(pdev->cfg.dma_enable == 1)
        {
          /* in slave mode this, is handled by the TxFifoEmpty ISR */
          ep->xfer_buff += ep->maxpacket;
        }
        USBD_CtlContinueSendData (pdev, 
 80050c8:	b29b      	uxth	r3, r3
 80050ca:	461a      	mov	r2, r3
 80050cc:	6878      	ldr	r0, [r7, #4]
 80050ce:	f000 f9c9 	bl	8005464 <USBD_CtlContinueSendData>
 80050d2:	e033      	b.n	800513c <USBD_DataInStage+0xd0>
                                  ep->xfer_buff, 
                                  ep->rem_data_len);
      }
      else
      { /* last packet is MPS multiple, so send ZLP packet */
        if((ep->total_data_len % ep->maxpacket == 0) &&
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	6a1b      	ldr	r3, [r3, #32]
 80050d8:	68fa      	ldr	r2, [r7, #12]
 80050da:	6892      	ldr	r2, [r2, #8]
 80050dc:	fbb3 f1f2 	udiv	r1, r3, r2
 80050e0:	fb02 f201 	mul.w	r2, r2, r1
 80050e4:	1a9b      	subs	r3, r3, r2
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d114      	bne.n	8005114 <USBD_DataInStage+0xa8>
           (ep->total_data_len >= ep->maxpacket) &&
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	6a1a      	ldr	r2, [r3, #32]
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	689b      	ldr	r3, [r3, #8]
                                  ep->xfer_buff, 
                                  ep->rem_data_len);
      }
      else
      { /* last packet is MPS multiple, so send ZLP packet */
        if((ep->total_data_len % ep->maxpacket == 0) &&
 80050f2:	429a      	cmp	r2, r3
 80050f4:	d30e      	bcc.n	8005114 <USBD_DataInStage+0xa8>
           (ep->total_data_len >= ep->maxpacket) &&
             (ep->total_data_len < ep->ctl_data_len ))
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	6a1a      	ldr	r2, [r3, #32]
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                                  ep->rem_data_len);
      }
      else
      { /* last packet is MPS multiple, so send ZLP packet */
        if((ep->total_data_len % ep->maxpacket == 0) &&
           (ep->total_data_len >= ep->maxpacket) &&
 80050fe:	429a      	cmp	r2, r3
 8005100:	d208      	bcs.n	8005114 <USBD_DataInStage+0xa8>
             (ep->total_data_len < ep->ctl_data_len ))
        {
          
          USBD_CtlContinueSendData(pdev , NULL, 0);
 8005102:	2200      	movs	r2, #0
 8005104:	2100      	movs	r1, #0
 8005106:	6878      	ldr	r0, [r7, #4]
 8005108:	f000 f9ac 	bl	8005464 <USBD_CtlContinueSendData>
          ep->ctl_data_len = 0;
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	2200      	movs	r2, #0
 8005110:	625a      	str	r2, [r3, #36]	; 0x24
 8005112:	e013      	b.n	800513c <USBD_DataInStage+0xd0>
        }
        else
        {
          if((pdev->dev.class_cb->EP0_TxSent != NULL)&&
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 800511a:	68db      	ldr	r3, [r3, #12]
 800511c:	2b00      	cmp	r3, #0
 800511e:	d00a      	beq.n	8005136 <USBD_DataInStage+0xca>
             (pdev->dev.device_status == USB_OTG_CONFIGURED))
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
          USBD_CtlContinueSendData(pdev , NULL, 0);
          ep->ctl_data_len = 0;
        }
        else
        {
          if((pdev->dev.class_cb->EP0_TxSent != NULL)&&
 8005126:	2b03      	cmp	r3, #3
 8005128:	d105      	bne.n	8005136 <USBD_DataInStage+0xca>
             (pdev->dev.device_status == USB_OTG_CONFIGURED))
          {
            pdev->dev.class_cb->EP0_TxSent(pdev); 
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 8005130:	68db      	ldr	r3, [r3, #12]
 8005132:	6878      	ldr	r0, [r7, #4]
 8005134:	4798      	blx	r3
          }          
          USBD_CtlReceiveStatus(pdev);
 8005136:	6878      	ldr	r0, [r7, #4]
 8005138:	f000 f9f4 	bl	8005524 <USBD_CtlReceiveStatus>
        }
      }
    }
    if (pdev->dev.test_mode == 1)
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	f893 3116 	ldrb.w	r3, [r3, #278]	; 0x116
 8005142:	2b01      	cmp	r3, #1
 8005144:	d11a      	bne.n	800517c <USBD_DataInStage+0x110>
    {
      USBD_RunTestMode(pdev); 
 8005146:	6878      	ldr	r0, [r7, #4]
 8005148:	f000 f81e 	bl	8005188 <USBD_RunTestMode>
      pdev->dev.test_mode = 0;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	2200      	movs	r2, #0
 8005150:	f883 2116 	strb.w	r2, [r3, #278]	; 0x116
 8005154:	e012      	b.n	800517c <USBD_DataInStage+0x110>
    }
  }
  else if((pdev->dev.class_cb->DataIn != NULL)&& 
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 800515c:	695b      	ldr	r3, [r3, #20]
 800515e:	2b00      	cmp	r3, #0
 8005160:	d00c      	beq.n	800517c <USBD_DataInStage+0x110>
          (pdev->dev.device_status == USB_OTG_CONFIGURED))
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
    {
      USBD_RunTestMode(pdev); 
      pdev->dev.test_mode = 0;
    }
  }
  else if((pdev->dev.class_cb->DataIn != NULL)&& 
 8005168:	2b03      	cmp	r3, #3
 800516a:	d107      	bne.n	800517c <USBD_DataInStage+0x110>
          (pdev->dev.device_status == USB_OTG_CONFIGURED))
  {
    pdev->dev.class_cb->DataIn(pdev, epnum); 
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 8005172:	695b      	ldr	r3, [r3, #20]
 8005174:	78fa      	ldrb	r2, [r7, #3]
 8005176:	4611      	mov	r1, r2
 8005178:	6878      	ldr	r0, [r7, #4]
 800517a:	4798      	blx	r3
  }  
  return USBD_OK;
 800517c:	2300      	movs	r3, #0
}
 800517e:	4618      	mov	r0, r3
 8005180:	3710      	adds	r7, #16
 8005182:	46bd      	mov	sp, r7
 8005184:	bd80      	pop	{r7, pc}
 8005186:	bf00      	nop

08005188 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
static uint8_t  USBD_RunTestMode (USB_OTG_CORE_HANDLE  *pdev) 
{
 8005188:	b480      	push	{r7}
 800518a:	b083      	sub	sp, #12
 800518c:	af00      	add	r7, sp, #0
 800518e:	6078      	str	r0, [r7, #4]
  USB_OTG_WRITE_REG32(&pdev->regs.DREGS->DCTL, SET_TEST_MODE.d32);
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	691b      	ldr	r3, [r3, #16]
 8005194:	4a04      	ldr	r2, [pc, #16]	; (80051a8 <USBD_RunTestMode+0x20>)
 8005196:	6812      	ldr	r2, [r2, #0]
 8005198:	605a      	str	r2, [r3, #4]
  return USBD_OK;  
 800519a:	2300      	movs	r3, #0
}
 800519c:	4618      	mov	r0, r3
 800519e:	370c      	adds	r7, #12
 80051a0:	46bd      	mov	sp, r7
 80051a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a6:	4770      	bx	lr
 80051a8:	20001120 	.word	0x20001120

080051ac <USBD_Reset>:
* @param  pdev: device instance
* @retval status
*/

static uint8_t USBD_Reset(USB_OTG_CORE_HANDLE  *pdev)
{
 80051ac:	b580      	push	{r7, lr}
 80051ae:	b082      	sub	sp, #8
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  DCD_EP_Open(pdev,
 80051b4:	2300      	movs	r3, #0
 80051b6:	2240      	movs	r2, #64	; 0x40
 80051b8:	2100      	movs	r1, #0
 80051ba:	6878      	ldr	r0, [r7, #4]
 80051bc:	f7fe fcc6 	bl	8003b4c <DCD_EP_Open>
              0x00,
              USB_OTG_MAX_EP0_SIZE,
              EP_TYPE_CTRL);
  
  /* Open EP0 IN */
  DCD_EP_Open(pdev,
 80051c0:	2300      	movs	r3, #0
 80051c2:	2240      	movs	r2, #64	; 0x40
 80051c4:	2180      	movs	r1, #128	; 0x80
 80051c6:	6878      	ldr	r0, [r7, #4]
 80051c8:	f7fe fcc0 	bl	8003b4c <DCD_EP_Open>
              0x80,
              USB_OTG_MAX_EP0_SIZE,
              EP_TYPE_CTRL);
  
  /* Upon Reset call usr call back */
  pdev->dev.device_status = USB_OTG_DEFAULT;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2201      	movs	r2, #1
 80051d0:	f883 2112 	strb.w	r2, [r3, #274]	; 0x112
  pdev->dev.usr_cb->DeviceReset(pdev->cfg.speed);
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	f8d3 35e8 	ldr.w	r3, [r3, #1512]	; 0x5e8
 80051da:	685b      	ldr	r3, [r3, #4]
 80051dc:	687a      	ldr	r2, [r7, #4]
 80051de:	7892      	ldrb	r2, [r2, #2]
 80051e0:	4610      	mov	r0, r2
 80051e2:	4798      	blx	r3
  
  return USBD_OK;
 80051e4:	2300      	movs	r3, #0
}
 80051e6:	4618      	mov	r0, r3
 80051e8:	3708      	adds	r7, #8
 80051ea:	46bd      	mov	sp, r7
 80051ec:	bd80      	pop	{r7, pc}
 80051ee:	bf00      	nop

080051f0 <USBD_Resume>:
* @param  pdev: device instance
* @retval status
*/

static uint8_t USBD_Resume(USB_OTG_CORE_HANDLE  *pdev)
{
 80051f0:	b580      	push	{r7, lr}
 80051f2:	b082      	sub	sp, #8
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	6078      	str	r0, [r7, #4]
  /* Upon Resume call usr call back */
  pdev->dev.usr_cb->DeviceResumed(); 
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	f8d3 35e8 	ldr.w	r3, [r3, #1512]	; 0x5e8
 80051fe:	691b      	ldr	r3, [r3, #16]
 8005200:	4798      	blx	r3
  pdev->dev.device_status = pdev->dev.device_old_status;  
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	f893 2113 	ldrb.w	r2, [r3, #275]	; 0x113
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	f883 2112 	strb.w	r2, [r3, #274]	; 0x112
  pdev->dev.device_status = USB_OTG_CONFIGURED;  
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	2203      	movs	r2, #3
 8005212:	f883 2112 	strb.w	r2, [r3, #274]	; 0x112
  return USBD_OK;
 8005216:	2300      	movs	r3, #0
}
 8005218:	4618      	mov	r0, r3
 800521a:	3708      	adds	r7, #8
 800521c:	46bd      	mov	sp, r7
 800521e:	bd80      	pop	{r7, pc}

08005220 <USBD_Suspend>:
* @param  pdev: device instance
* @retval status
*/

static uint8_t USBD_Suspend(USB_OTG_CORE_HANDLE  *pdev)
{
 8005220:	b580      	push	{r7, lr}
 8005222:	b082      	sub	sp, #8
 8005224:	af00      	add	r7, sp, #0
 8005226:	6078      	str	r0, [r7, #4]
  pdev->dev.device_old_status = pdev->dev.device_status;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	f893 2112 	ldrb.w	r2, [r3, #274]	; 0x112
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
  pdev->dev.device_status  = USB_OTG_SUSPENDED;
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	2204      	movs	r2, #4
 8005238:	f883 2112 	strb.w	r2, [r3, #274]	; 0x112
  /* Upon Resume call usr call back */
  pdev->dev.usr_cb->DeviceSuspended(); 
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	f8d3 35e8 	ldr.w	r3, [r3, #1512]	; 0x5e8
 8005242:	68db      	ldr	r3, [r3, #12]
 8005244:	4798      	blx	r3
  return USBD_OK;
 8005246:	2300      	movs	r3, #0
}
 8005248:	4618      	mov	r0, r3
 800524a:	3708      	adds	r7, #8
 800524c:	46bd      	mov	sp, r7
 800524e:	bd80      	pop	{r7, pc}

08005250 <USBD_SOF>:
* @param  pdev: device instance
* @retval status
*/

static uint8_t USBD_SOF(USB_OTG_CORE_HANDLE  *pdev)
{
 8005250:	b580      	push	{r7, lr}
 8005252:	b082      	sub	sp, #8
 8005254:	af00      	add	r7, sp, #0
 8005256:	6078      	str	r0, [r7, #4]
  if(pdev->dev.class_cb->SOF)
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 800525e:	69db      	ldr	r3, [r3, #28]
 8005260:	2b00      	cmp	r3, #0
 8005262:	d005      	beq.n	8005270 <USBD_SOF+0x20>
  {
    pdev->dev.class_cb->SOF(pdev); 
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 800526a:	69db      	ldr	r3, [r3, #28]
 800526c:	6878      	ldr	r0, [r7, #4]
 800526e:	4798      	blx	r3
  }
  return USBD_OK;
 8005270:	2300      	movs	r3, #0
}
 8005272:	4618      	mov	r0, r3
 8005274:	3708      	adds	r7, #8
 8005276:	46bd      	mov	sp, r7
 8005278:	bd80      	pop	{r7, pc}
 800527a:	bf00      	nop

0800527c <USBD_SetCfg>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_Status USBD_SetCfg(USB_OTG_CORE_HANDLE  *pdev, uint8_t cfgidx)
{
 800527c:	b580      	push	{r7, lr}
 800527e:	b082      	sub	sp, #8
 8005280:	af00      	add	r7, sp, #0
 8005282:	6078      	str	r0, [r7, #4]
 8005284:	460b      	mov	r3, r1
 8005286:	70fb      	strb	r3, [r7, #3]
  pdev->dev.class_cb->Init(pdev, cfgidx); 
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	78fa      	ldrb	r2, [r7, #3]
 8005292:	4611      	mov	r1, r2
 8005294:	6878      	ldr	r0, [r7, #4]
 8005296:	4798      	blx	r3
  
  /* Upon set config call usr call back */
  pdev->dev.usr_cb->DeviceConfigured();
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	f8d3 35e8 	ldr.w	r3, [r3, #1512]	; 0x5e8
 800529e:	689b      	ldr	r3, [r3, #8]
 80052a0:	4798      	blx	r3
  return USBD_OK; 
 80052a2:	2300      	movs	r3, #0
}
 80052a4:	4618      	mov	r0, r3
 80052a6:	3708      	adds	r7, #8
 80052a8:	46bd      	mov	sp, r7
 80052aa:	bd80      	pop	{r7, pc}

080052ac <USBD_ClrCfg>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_Status
*/
USBD_Status USBD_ClrCfg(USB_OTG_CORE_HANDLE  *pdev, uint8_t cfgidx)
{
 80052ac:	b580      	push	{r7, lr}
 80052ae:	b082      	sub	sp, #8
 80052b0:	af00      	add	r7, sp, #0
 80052b2:	6078      	str	r0, [r7, #4]
 80052b4:	460b      	mov	r3, r1
 80052b6:	70fb      	strb	r3, [r7, #3]
  pdev->dev.class_cb->DeInit(pdev, cfgidx);   
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 80052be:	685b      	ldr	r3, [r3, #4]
 80052c0:	78fa      	ldrb	r2, [r7, #3]
 80052c2:	4611      	mov	r1, r2
 80052c4:	6878      	ldr	r0, [r7, #4]
 80052c6:	4798      	blx	r3
  return USBD_OK;
 80052c8:	2300      	movs	r3, #0
}
 80052ca:	4618      	mov	r0, r3
 80052cc:	3708      	adds	r7, #8
 80052ce:	46bd      	mov	sp, r7
 80052d0:	bd80      	pop	{r7, pc}
 80052d2:	bf00      	nop

080052d4 <USBD_IsoINIncomplete>:
*         Handle iso in incomplete event
* @param  pdev: device instance
* @retval status
*/
static uint8_t USBD_IsoINIncomplete(USB_OTG_CORE_HANDLE  *pdev)
{
 80052d4:	b580      	push	{r7, lr}
 80052d6:	b082      	sub	sp, #8
 80052d8:	af00      	add	r7, sp, #0
 80052da:	6078      	str	r0, [r7, #4]
  pdev->dev.class_cb->IsoINIncomplete(pdev);   
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 80052e2:	6a1b      	ldr	r3, [r3, #32]
 80052e4:	6878      	ldr	r0, [r7, #4]
 80052e6:	4798      	blx	r3
  return USBD_OK;
 80052e8:	2300      	movs	r3, #0
}
 80052ea:	4618      	mov	r0, r3
 80052ec:	3708      	adds	r7, #8
 80052ee:	46bd      	mov	sp, r7
 80052f0:	bd80      	pop	{r7, pc}
 80052f2:	bf00      	nop

080052f4 <USBD_IsoOUTIncomplete>:
*         Handle iso out incomplete event
* @param  pdev: device instance
* @retval status
*/
static uint8_t USBD_IsoOUTIncomplete(USB_OTG_CORE_HANDLE  *pdev)
{
 80052f4:	b580      	push	{r7, lr}
 80052f6:	b082      	sub	sp, #8
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	6078      	str	r0, [r7, #4]
  pdev->dev.class_cb->IsoOUTIncomplete(pdev);   
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 8005302:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005304:	6878      	ldr	r0, [r7, #4]
 8005306:	4798      	blx	r3
  return USBD_OK;
 8005308:	2300      	movs	r3, #0
}
 800530a:	4618      	mov	r0, r3
 800530c:	3708      	adds	r7, #8
 800530e:	46bd      	mov	sp, r7
 8005310:	bd80      	pop	{r7, pc}
 8005312:	bf00      	nop

08005314 <USBD_USR_DeviceDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_USR_DeviceDescriptor( uint8_t speed , uint16_t *length)
{
 8005314:	b480      	push	{r7}
 8005316:	b083      	sub	sp, #12
 8005318:	af00      	add	r7, sp, #0
 800531a:	4603      	mov	r3, r0
 800531c:	6039      	str	r1, [r7, #0]
 800531e:	71fb      	strb	r3, [r7, #7]
  *length = sizeof(USBD_DeviceDesc);
 8005320:	683b      	ldr	r3, [r7, #0]
 8005322:	2212      	movs	r2, #18
 8005324:	801a      	strh	r2, [r3, #0]
  return USBD_DeviceDesc;
 8005326:	4b03      	ldr	r3, [pc, #12]	; (8005334 <USBD_USR_DeviceDescriptor+0x20>)
}
 8005328:	4618      	mov	r0, r3
 800532a:	370c      	adds	r7, #12
 800532c:	46bd      	mov	sp, r7
 800532e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005332:	4770      	bx	lr
 8005334:	20000170 	.word	0x20000170

08005338 <USBD_USR_LangIDStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_USR_LangIDStrDescriptor( uint8_t speed , uint16_t *length)
{
 8005338:	b480      	push	{r7}
 800533a:	b083      	sub	sp, #12
 800533c:	af00      	add	r7, sp, #0
 800533e:	4603      	mov	r3, r0
 8005340:	6039      	str	r1, [r7, #0]
 8005342:	71fb      	strb	r3, [r7, #7]
  *length =  sizeof(USBD_LangIDDesc);  
 8005344:	683b      	ldr	r3, [r7, #0]
 8005346:	2204      	movs	r2, #4
 8005348:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800534a:	4b03      	ldr	r3, [pc, #12]	; (8005358 <USBD_USR_LangIDStrDescriptor+0x20>)
}
 800534c:	4618      	mov	r0, r3
 800534e:	370c      	adds	r7, #12
 8005350:	46bd      	mov	sp, r7
 8005352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005356:	4770      	bx	lr
 8005358:	20000184 	.word	0x20000184

0800535c <USBD_USR_ProductStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_USR_ProductStrDescriptor( uint8_t speed , uint16_t *length)
{
 800535c:	b580      	push	{r7, lr}
 800535e:	b082      	sub	sp, #8
 8005360:	af00      	add	r7, sp, #0
 8005362:	4603      	mov	r3, r0
 8005364:	6039      	str	r1, [r7, #0]
 8005366:	71fb      	strb	r3, [r7, #7]
  USBD_GetString (USBD_PRODUCT_FS_STRING, USBD_StrDesc, length);    
 8005368:	683a      	ldr	r2, [r7, #0]
 800536a:	4904      	ldr	r1, [pc, #16]	; (800537c <USBD_USR_ProductStrDescriptor+0x20>)
 800536c:	4804      	ldr	r0, [pc, #16]	; (8005380 <USBD_USR_ProductStrDescriptor+0x24>)
 800536e:	f000 fd25 	bl	8005dbc <USBD_GetString>
  return USBD_StrDesc;
 8005372:	4b02      	ldr	r3, [pc, #8]	; (800537c <USBD_USR_ProductStrDescriptor+0x20>)
}
 8005374:	4618      	mov	r0, r3
 8005376:	3708      	adds	r7, #8
 8005378:	46bd      	mov	sp, r7
 800537a:	bd80      	pop	{r7, pc}
 800537c:	20001124 	.word	0x20001124
 8005380:	08006360 	.word	0x08006360

08005384 <USBD_USR_ManufacturerStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_USR_ManufacturerStrDescriptor( uint8_t speed , uint16_t *length)
{
 8005384:	b580      	push	{r7, lr}
 8005386:	b082      	sub	sp, #8
 8005388:	af00      	add	r7, sp, #0
 800538a:	4603      	mov	r3, r0
 800538c:	6039      	str	r1, [r7, #0]
 800538e:	71fb      	strb	r3, [r7, #7]
  USBD_GetString (USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8005390:	683a      	ldr	r2, [r7, #0]
 8005392:	4904      	ldr	r1, [pc, #16]	; (80053a4 <USBD_USR_ManufacturerStrDescriptor+0x20>)
 8005394:	4804      	ldr	r0, [pc, #16]	; (80053a8 <USBD_USR_ManufacturerStrDescriptor+0x24>)
 8005396:	f000 fd11 	bl	8005dbc <USBD_GetString>
  return USBD_StrDesc;
 800539a:	4b02      	ldr	r3, [pc, #8]	; (80053a4 <USBD_USR_ManufacturerStrDescriptor+0x20>)
}
 800539c:	4618      	mov	r0, r3
 800539e:	3708      	adds	r7, #8
 80053a0:	46bd      	mov	sp, r7
 80053a2:	bd80      	pop	{r7, pc}
 80053a4:	20001124 	.word	0x20001124
 80053a8:	08006384 	.word	0x08006384

080053ac <USBD_USR_SerialStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_USR_SerialStrDescriptor( uint8_t speed , uint16_t *length)
{
 80053ac:	b580      	push	{r7, lr}
 80053ae:	b082      	sub	sp, #8
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	4603      	mov	r3, r0
 80053b4:	6039      	str	r1, [r7, #0]
 80053b6:	71fb      	strb	r3, [r7, #7]
  USBD_GetString (USBD_SERIALNUMBER_FS_STRING, USBD_StrDesc, length);    
 80053b8:	683a      	ldr	r2, [r7, #0]
 80053ba:	4904      	ldr	r1, [pc, #16]	; (80053cc <USBD_USR_SerialStrDescriptor+0x20>)
 80053bc:	4804      	ldr	r0, [pc, #16]	; (80053d0 <USBD_USR_SerialStrDescriptor+0x24>)
 80053be:	f000 fcfd 	bl	8005dbc <USBD_GetString>
  return USBD_StrDesc;
 80053c2:	4b02      	ldr	r3, [pc, #8]	; (80053cc <USBD_USR_SerialStrDescriptor+0x20>)
}
 80053c4:	4618      	mov	r0, r3
 80053c6:	3708      	adds	r7, #8
 80053c8:	46bd      	mov	sp, r7
 80053ca:	bd80      	pop	{r7, pc}
 80053cc:	20001124 	.word	0x20001124
 80053d0:	08006398 	.word	0x08006398

080053d4 <USBD_USR_ConfigStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_USR_ConfigStrDescriptor( uint8_t speed , uint16_t *length)
{
 80053d4:	b580      	push	{r7, lr}
 80053d6:	b082      	sub	sp, #8
 80053d8:	af00      	add	r7, sp, #0
 80053da:	4603      	mov	r3, r0
 80053dc:	6039      	str	r1, [r7, #0]
 80053de:	71fb      	strb	r3, [r7, #7]
  USBD_GetString (USBD_CONFIGURATION_FS_STRING, USBD_StrDesc, length); 
 80053e0:	683a      	ldr	r2, [r7, #0]
 80053e2:	4904      	ldr	r1, [pc, #16]	; (80053f4 <USBD_USR_ConfigStrDescriptor+0x20>)
 80053e4:	4804      	ldr	r0, [pc, #16]	; (80053f8 <USBD_USR_ConfigStrDescriptor+0x24>)
 80053e6:	f000 fce9 	bl	8005dbc <USBD_GetString>
  return USBD_StrDesc;  
 80053ea:	4b02      	ldr	r3, [pc, #8]	; (80053f4 <USBD_USR_ConfigStrDescriptor+0x20>)
}
 80053ec:	4618      	mov	r0, r3
 80053ee:	3708      	adds	r7, #8
 80053f0:	46bd      	mov	sp, r7
 80053f2:	bd80      	pop	{r7, pc}
 80053f4:	20001124 	.word	0x20001124
 80053f8:	080063a8 	.word	0x080063a8

080053fc <USBD_USR_InterfaceStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_USR_InterfaceStrDescriptor( uint8_t speed , uint16_t *length)
{
 80053fc:	b580      	push	{r7, lr}
 80053fe:	b082      	sub	sp, #8
 8005400:	af00      	add	r7, sp, #0
 8005402:	4603      	mov	r3, r0
 8005404:	6039      	str	r1, [r7, #0]
 8005406:	71fb      	strb	r3, [r7, #7]
  USBD_GetString (USBD_INTERFACE_FS_STRING, USBD_StrDesc, length);
 8005408:	683a      	ldr	r2, [r7, #0]
 800540a:	4904      	ldr	r1, [pc, #16]	; (800541c <USBD_USR_InterfaceStrDescriptor+0x20>)
 800540c:	4804      	ldr	r0, [pc, #16]	; (8005420 <USBD_USR_InterfaceStrDescriptor+0x24>)
 800540e:	f000 fcd5 	bl	8005dbc <USBD_GetString>
  return USBD_StrDesc;  
 8005412:	4b02      	ldr	r3, [pc, #8]	; (800541c <USBD_USR_InterfaceStrDescriptor+0x20>)
}
 8005414:	4618      	mov	r0, r3
 8005416:	3708      	adds	r7, #8
 8005418:	46bd      	mov	sp, r7
 800541a:	bd80      	pop	{r7, pc}
 800541c:	20001124 	.word	0x20001124
 8005420:	080063b4 	.word	0x080063b4

08005424 <USBD_CtlSendData>:
* @retval status
*/
USBD_Status  USBD_CtlSendData (USB_OTG_CORE_HANDLE  *pdev, 
                               uint8_t *pbuf,
                               uint16_t len)
{
 8005424:	b580      	push	{r7, lr}
 8005426:	b086      	sub	sp, #24
 8005428:	af00      	add	r7, sp, #0
 800542a:	60f8      	str	r0, [r7, #12]
 800542c:	60b9      	str	r1, [r7, #8]
 800542e:	4613      	mov	r3, r2
 8005430:	80fb      	strh	r3, [r7, #6]
  USBD_Status ret = USBD_OK;
 8005432:	2300      	movs	r3, #0
 8005434:	75fb      	strb	r3, [r7, #23]
  
  pdev->dev.in_ep[0].total_data_len = len;
 8005436:	88fa      	ldrh	r2, [r7, #6]
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	f8c3 213c 	str.w	r2, [r3, #316]	; 0x13c
  pdev->dev.in_ep[0].rem_data_len   = len;
 800543e:	88fa      	ldrh	r2, [r7, #6]
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	f8c3 2138 	str.w	r2, [r3, #312]	; 0x138
  pdev->dev.device_state = USB_OTG_EP0_DATA_IN;
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	2202      	movs	r2, #2
 800544a:	f883 2111 	strb.w	r2, [r3, #273]	; 0x111

  DCD_EP_Tx (pdev, 0, pbuf, len);
 800544e:	88fb      	ldrh	r3, [r7, #6]
 8005450:	68ba      	ldr	r2, [r7, #8]
 8005452:	2100      	movs	r1, #0
 8005454:	68f8      	ldr	r0, [r7, #12]
 8005456:	f7fe fc4f 	bl	8003cf8 <DCD_EP_Tx>
 
  return ret;
 800545a:	7dfb      	ldrb	r3, [r7, #23]
}
 800545c:	4618      	mov	r0, r3
 800545e:	3718      	adds	r7, #24
 8005460:	46bd      	mov	sp, r7
 8005462:	bd80      	pop	{r7, pc}

08005464 <USBD_CtlContinueSendData>:
* @retval status
*/
USBD_Status  USBD_CtlContinueSendData (USB_OTG_CORE_HANDLE  *pdev, 
                                       uint8_t *pbuf,
                                       uint16_t len)
{
 8005464:	b580      	push	{r7, lr}
 8005466:	b086      	sub	sp, #24
 8005468:	af00      	add	r7, sp, #0
 800546a:	60f8      	str	r0, [r7, #12]
 800546c:	60b9      	str	r1, [r7, #8]
 800546e:	4613      	mov	r3, r2
 8005470:	80fb      	strh	r3, [r7, #6]
  USBD_Status ret = USBD_OK;
 8005472:	2300      	movs	r3, #0
 8005474:	75fb      	strb	r3, [r7, #23]
  
  DCD_EP_Tx (pdev, 0, pbuf, len);
 8005476:	88fb      	ldrh	r3, [r7, #6]
 8005478:	68ba      	ldr	r2, [r7, #8]
 800547a:	2100      	movs	r1, #0
 800547c:	68f8      	ldr	r0, [r7, #12]
 800547e:	f7fe fc3b 	bl	8003cf8 <DCD_EP_Tx>
  
  
  return ret;
 8005482:	7dfb      	ldrb	r3, [r7, #23]
}
 8005484:	4618      	mov	r0, r3
 8005486:	3718      	adds	r7, #24
 8005488:	46bd      	mov	sp, r7
 800548a:	bd80      	pop	{r7, pc}

0800548c <USBD_CtlPrepareRx>:
* @retval status
*/
USBD_Status  USBD_CtlPrepareRx (USB_OTG_CORE_HANDLE  *pdev,
                                  uint8_t *pbuf,                                  
                                  uint16_t len)
{
 800548c:	b580      	push	{r7, lr}
 800548e:	b086      	sub	sp, #24
 8005490:	af00      	add	r7, sp, #0
 8005492:	60f8      	str	r0, [r7, #12]
 8005494:	60b9      	str	r1, [r7, #8]
 8005496:	4613      	mov	r3, r2
 8005498:	80fb      	strh	r3, [r7, #6]
  USBD_Status ret = USBD_OK;
 800549a:	2300      	movs	r3, #0
 800549c:	75fb      	strb	r3, [r7, #23]
  
  pdev->dev.out_ep[0].total_data_len = len;
 800549e:	88fa      	ldrh	r2, [r7, #6]
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	f8c3 2394 	str.w	r2, [r3, #916]	; 0x394
  pdev->dev.out_ep[0].rem_data_len   = len;
 80054a6:	88fa      	ldrh	r2, [r7, #6]
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	f8c3 2390 	str.w	r2, [r3, #912]	; 0x390
  pdev->dev.device_state = USB_OTG_EP0_DATA_OUT;
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	2203      	movs	r2, #3
 80054b2:	f883 2111 	strb.w	r2, [r3, #273]	; 0x111
  
  DCD_EP_PrepareRx (pdev,
 80054b6:	88fb      	ldrh	r3, [r7, #6]
 80054b8:	68ba      	ldr	r2, [r7, #8]
 80054ba:	2100      	movs	r1, #0
 80054bc:	68f8      	ldr	r0, [r7, #12]
 80054be:	f7fe fbd9 	bl	8003c74 <DCD_EP_PrepareRx>
                    0,
                    pbuf,
                    len);
  

  return ret;
 80054c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80054c4:	4618      	mov	r0, r3
 80054c6:	3718      	adds	r7, #24
 80054c8:	46bd      	mov	sp, r7
 80054ca:	bd80      	pop	{r7, pc}

080054cc <USBD_CtlContinueRx>:
* @retval status
*/
USBD_Status  USBD_CtlContinueRx (USB_OTG_CORE_HANDLE  *pdev, 
                                          uint8_t *pbuf,                                          
                                          uint16_t len)
{
 80054cc:	b580      	push	{r7, lr}
 80054ce:	b086      	sub	sp, #24
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	60f8      	str	r0, [r7, #12]
 80054d4:	60b9      	str	r1, [r7, #8]
 80054d6:	4613      	mov	r3, r2
 80054d8:	80fb      	strh	r3, [r7, #6]
  USBD_Status ret = USBD_OK;
 80054da:	2300      	movs	r3, #0
 80054dc:	75fb      	strb	r3, [r7, #23]
  
  DCD_EP_PrepareRx (pdev,
 80054de:	88fb      	ldrh	r3, [r7, #6]
 80054e0:	68ba      	ldr	r2, [r7, #8]
 80054e2:	2100      	movs	r1, #0
 80054e4:	68f8      	ldr	r0, [r7, #12]
 80054e6:	f7fe fbc5 	bl	8003c74 <DCD_EP_PrepareRx>
                    0,                     
                    pbuf,                         
                    len);
  return ret;
 80054ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80054ec:	4618      	mov	r0, r3
 80054ee:	3718      	adds	r7, #24
 80054f0:	46bd      	mov	sp, r7
 80054f2:	bd80      	pop	{r7, pc}

080054f4 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: USB OTG device instance
* @retval status
*/
USBD_Status  USBD_CtlSendStatus (USB_OTG_CORE_HANDLE  *pdev)
{
 80054f4:	b580      	push	{r7, lr}
 80054f6:	b084      	sub	sp, #16
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	6078      	str	r0, [r7, #4]
  USBD_Status ret = USBD_OK;
 80054fc:	2300      	movs	r3, #0
 80054fe:	73fb      	strb	r3, [r7, #15]
  pdev->dev.device_state = USB_OTG_EP0_STATUS_IN;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	2204      	movs	r2, #4
 8005504:	f883 2111 	strb.w	r2, [r3, #273]	; 0x111
  DCD_EP_Tx (pdev,
 8005508:	2300      	movs	r3, #0
 800550a:	2200      	movs	r2, #0
 800550c:	2100      	movs	r1, #0
 800550e:	6878      	ldr	r0, [r7, #4]
 8005510:	f7fe fbf2 	bl	8003cf8 <DCD_EP_Tx>
             0,
             NULL, 
             0); 
  
  USB_OTG_EP0_OutStart(pdev);  
 8005514:	6878      	ldr	r0, [r7, #4]
 8005516:	f7fe fa5b 	bl	80039d0 <USB_OTG_EP0_OutStart>
  
  return ret;
 800551a:	7bfb      	ldrb	r3, [r7, #15]
}
 800551c:	4618      	mov	r0, r3
 800551e:	3710      	adds	r7, #16
 8005520:	46bd      	mov	sp, r7
 8005522:	bd80      	pop	{r7, pc}

08005524 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: USB OTG device instance
* @retval status
*/
USBD_Status  USBD_CtlReceiveStatus (USB_OTG_CORE_HANDLE  *pdev)
{
 8005524:	b580      	push	{r7, lr}
 8005526:	b084      	sub	sp, #16
 8005528:	af00      	add	r7, sp, #0
 800552a:	6078      	str	r0, [r7, #4]
  USBD_Status ret = USBD_OK;
 800552c:	2300      	movs	r3, #0
 800552e:	73fb      	strb	r3, [r7, #15]
  pdev->dev.device_state = USB_OTG_EP0_STATUS_OUT;  
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	2205      	movs	r2, #5
 8005534:	f883 2111 	strb.w	r2, [r3, #273]	; 0x111
  DCD_EP_PrepareRx ( pdev,
 8005538:	2300      	movs	r3, #0
 800553a:	2200      	movs	r2, #0
 800553c:	2100      	movs	r1, #0
 800553e:	6878      	ldr	r0, [r7, #4]
 8005540:	f7fe fb98 	bl	8003c74 <DCD_EP_PrepareRx>
                    0,
                    NULL,
                    0);  

  USB_OTG_EP0_OutStart(pdev);
 8005544:	6878      	ldr	r0, [r7, #4]
 8005546:	f7fe fa43 	bl	80039d0 <USB_OTG_EP0_OutStart>
  
  return ret;
 800554a:	7bfb      	ldrb	r3, [r7, #15]
}
 800554c:	4618      	mov	r0, r3
 800554e:	3710      	adds	r7, #16
 8005550:	46bd      	mov	sp, r7
 8005552:	bd80      	pop	{r7, pc}

08005554 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_Status  USBD_StdDevReq (USB_OTG_CORE_HANDLE  *pdev, USB_SETUP_REQ  *req)
{
 8005554:	b580      	push	{r7, lr}
 8005556:	b084      	sub	sp, #16
 8005558:	af00      	add	r7, sp, #0
 800555a:	6078      	str	r0, [r7, #4]
 800555c:	6039      	str	r1, [r7, #0]
  USBD_Status ret = USBD_OK;  
 800555e:	2300      	movs	r3, #0
 8005560:	73fb      	strb	r3, [r7, #15]
  
  switch (req->bRequest) 
 8005562:	683b      	ldr	r3, [r7, #0]
 8005564:	785b      	ldrb	r3, [r3, #1]
 8005566:	2b09      	cmp	r3, #9
 8005568:	d839      	bhi.n	80055de <USBD_StdDevReq+0x8a>
 800556a:	a201      	add	r2, pc, #4	; (adr r2, 8005570 <USBD_StdDevReq+0x1c>)
 800556c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005570:	080055c1 	.word	0x080055c1
 8005574:	080055d5 	.word	0x080055d5
 8005578:	080055df 	.word	0x080055df
 800557c:	080055cb 	.word	0x080055cb
 8005580:	080055df 	.word	0x080055df
 8005584:	080055a3 	.word	0x080055a3
 8005588:	08005599 	.word	0x08005599
 800558c:	080055df 	.word	0x080055df
 8005590:	080055b7 	.word	0x080055b7
 8005594:	080055ad 	.word	0x080055ad
  {
  case USB_REQ_GET_DESCRIPTOR: 
    
    USBD_GetDescriptor (pdev, req) ;
 8005598:	6839      	ldr	r1, [r7, #0]
 800559a:	6878      	ldr	r0, [r7, #4]
 800559c:	f000 f936 	bl	800580c <USBD_GetDescriptor>
    break;
 80055a0:	e022      	b.n	80055e8 <USBD_StdDevReq+0x94>
    
  case USB_REQ_SET_ADDRESS:                      
    USBD_SetAddress(pdev, req);
 80055a2:	6839      	ldr	r1, [r7, #0]
 80055a4:	6878      	ldr	r0, [r7, #4]
 80055a6:	f000 fa05 	bl	80059b4 <USBD_SetAddress>
    break;
 80055aa:	e01d      	b.n	80055e8 <USBD_StdDevReq+0x94>
    
  case USB_REQ_SET_CONFIGURATION:                    
    USBD_SetConfig (pdev , req);
 80055ac:	6839      	ldr	r1, [r7, #0]
 80055ae:	6878      	ldr	r0, [r7, #4]
 80055b0:	f000 fa3e 	bl	8005a30 <USBD_SetConfig>
    break;
 80055b4:	e018      	b.n	80055e8 <USBD_StdDevReq+0x94>
    
  case USB_REQ_GET_CONFIGURATION:                 
    USBD_GetConfig (pdev , req);
 80055b6:	6839      	ldr	r1, [r7, #0]
 80055b8:	6878      	ldr	r0, [r7, #4]
 80055ba:	f000 fab3 	bl	8005b24 <USBD_GetConfig>
    break;
 80055be:	e013      	b.n	80055e8 <USBD_StdDevReq+0x94>
    
  case USB_REQ_GET_STATUS:                                  
    USBD_GetStatus (pdev , req);
 80055c0:	6839      	ldr	r1, [r7, #0]
 80055c2:	6878      	ldr	r0, [r7, #4]
 80055c4:	f000 fade 	bl	8005b84 <USBD_GetStatus>
    break;
 80055c8:	e00e      	b.n	80055e8 <USBD_StdDevReq+0x94>
    
    
  case USB_REQ_SET_FEATURE:   
    USBD_SetFeature (pdev , req);    
 80055ca:	6839      	ldr	r1, [r7, #0]
 80055cc:	6878      	ldr	r0, [r7, #4]
 80055ce:	f000 fb03 	bl	8005bd8 <USBD_SetFeature>
    break;
 80055d2:	e009      	b.n	80055e8 <USBD_StdDevReq+0x94>
    
  case USB_REQ_CLEAR_FEATURE:                                   
    USBD_ClrFeature (pdev , req);
 80055d4:	6839      	ldr	r1, [r7, #0]
 80055d6:	6878      	ldr	r0, [r7, #4]
 80055d8:	f000 fb6a 	bl	8005cb0 <USBD_ClrFeature>
    break;
 80055dc:	e004      	b.n	80055e8 <USBD_StdDevReq+0x94>
    
  default:  
    USBD_CtlError(pdev , req);
 80055de:	6839      	ldr	r1, [r7, #0]
 80055e0:	6878      	ldr	r0, [r7, #4]
 80055e2:	f000 fbd7 	bl	8005d94 <USBD_CtlError>
    break;
 80055e6:	bf00      	nop
  }
  
  return ret;
 80055e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80055ea:	4618      	mov	r0, r3
 80055ec:	3710      	adds	r7, #16
 80055ee:	46bd      	mov	sp, r7
 80055f0:	bd80      	pop	{r7, pc}
 80055f2:	bf00      	nop

080055f4 <USBD_StdItfReq>:
* @param  pdev: USB OTG device instance
* @param  req: usb request
* @retval status
*/
USBD_Status  USBD_StdItfReq (USB_OTG_CORE_HANDLE  *pdev, USB_SETUP_REQ  *req)
{
 80055f4:	b580      	push	{r7, lr}
 80055f6:	b084      	sub	sp, #16
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	6078      	str	r0, [r7, #4]
 80055fc:	6039      	str	r1, [r7, #0]
  USBD_Status ret = USBD_OK; 
 80055fe:	2300      	movs	r3, #0
 8005600:	73fb      	strb	r3, [r7, #15]
  
  switch (pdev->dev.device_status) 
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
 8005608:	2b03      	cmp	r3, #3
 800560a:	d11b      	bne.n	8005644 <USBD_StdItfReq+0x50>
  {
  case USB_OTG_CONFIGURED:
    
    if (LOBYTE(req->wIndex) <= USBD_ITF_MAX_NUM) 
 800560c:	683b      	ldr	r3, [r7, #0]
 800560e:	889b      	ldrh	r3, [r3, #4]
 8005610:	b2db      	uxtb	r3, r3
 8005612:	2b01      	cmp	r3, #1
 8005614:	d811      	bhi.n	800563a <USBD_StdItfReq+0x46>
    {
      pdev->dev.class_cb->Setup (pdev, req); 
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 800561c:	689b      	ldr	r3, [r3, #8]
 800561e:	6839      	ldr	r1, [r7, #0]
 8005620:	6878      	ldr	r0, [r7, #4]
 8005622:	4798      	blx	r3
      
      if((req->wLength == 0)&& (ret == USBD_OK))
 8005624:	683b      	ldr	r3, [r7, #0]
 8005626:	88db      	ldrh	r3, [r3, #6]
 8005628:	2b00      	cmp	r3, #0
 800562a:	d110      	bne.n	800564e <USBD_StdItfReq+0x5a>
 800562c:	7bfb      	ldrb	r3, [r7, #15]
 800562e:	2b00      	cmp	r3, #0
 8005630:	d10d      	bne.n	800564e <USBD_StdItfReq+0x5a>
      {
         USBD_CtlSendStatus(pdev);
 8005632:	6878      	ldr	r0, [r7, #4]
 8005634:	f7ff ff5e 	bl	80054f4 <USBD_CtlSendStatus>
    } 
    else 
    {                                               
       USBD_CtlError(pdev , req);
    }
    break;
 8005638:	e009      	b.n	800564e <USBD_StdItfReq+0x5a>
         USBD_CtlSendStatus(pdev);
      }
    } 
    else 
    {                                               
       USBD_CtlError(pdev , req);
 800563a:	6839      	ldr	r1, [r7, #0]
 800563c:	6878      	ldr	r0, [r7, #4]
 800563e:	f000 fba9 	bl	8005d94 <USBD_CtlError>
    }
    break;
 8005642:	e004      	b.n	800564e <USBD_StdItfReq+0x5a>
    
  default:
     USBD_CtlError(pdev , req);
 8005644:	6839      	ldr	r1, [r7, #0]
 8005646:	6878      	ldr	r0, [r7, #4]
 8005648:	f000 fba4 	bl	8005d94 <USBD_CtlError>
    break;
 800564c:	e000      	b.n	8005650 <USBD_StdItfReq+0x5c>
    } 
    else 
    {                                               
       USBD_CtlError(pdev , req);
    }
    break;
 800564e:	bf00      	nop
    
  default:
     USBD_CtlError(pdev , req);
    break;
  }
  return ret;
 8005650:	7bfb      	ldrb	r3, [r7, #15]
}
 8005652:	4618      	mov	r0, r3
 8005654:	3710      	adds	r7, #16
 8005656:	46bd      	mov	sp, r7
 8005658:	bd80      	pop	{r7, pc}
 800565a:	bf00      	nop

0800565c <USBD_StdEPReq>:
* @param  pdev: USB OTG device instance
* @param  req: usb request
* @retval status
*/
USBD_Status  USBD_StdEPReq (USB_OTG_CORE_HANDLE  *pdev, USB_SETUP_REQ  *req)
{
 800565c:	b580      	push	{r7, lr}
 800565e:	b084      	sub	sp, #16
 8005660:	af00      	add	r7, sp, #0
 8005662:	6078      	str	r0, [r7, #4]
 8005664:	6039      	str	r1, [r7, #0]
  
  uint8_t   ep_addr;
  USBD_Status ret = USBD_OK; 
 8005666:	2300      	movs	r3, #0
 8005668:	73fb      	strb	r3, [r7, #15]
  
  ep_addr  = LOBYTE(req->wIndex);   
 800566a:	683b      	ldr	r3, [r7, #0]
 800566c:	889b      	ldrh	r3, [r3, #4]
 800566e:	73bb      	strb	r3, [r7, #14]
  
  switch (req->bRequest) 
 8005670:	683b      	ldr	r3, [r7, #0]
 8005672:	785b      	ldrb	r3, [r3, #1]
 8005674:	2b01      	cmp	r3, #1
 8005676:	d039      	beq.n	80056ec <USBD_StdEPReq+0x90>
 8005678:	2b03      	cmp	r3, #3
 800567a:	d002      	beq.n	8005682 <USBD_StdEPReq+0x26>
 800567c:	2b00      	cmp	r3, #0
 800567e:	d06c      	beq.n	800575a <USBD_StdEPReq+0xfe>
      break;
    }
    break;
    
  default:
    break;
 8005680:	e0bd      	b.n	80057fe <USBD_StdEPReq+0x1a2>
  switch (req->bRequest) 
  {
    
  case USB_REQ_SET_FEATURE :
    
    switch (pdev->dev.device_status) 
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
 8005688:	2b02      	cmp	r3, #2
 800568a:	d002      	beq.n	8005692 <USBD_StdEPReq+0x36>
 800568c:	2b03      	cmp	r3, #3
 800568e:	d00c      	beq.n	80056aa <USBD_StdEPReq+0x4e>
 8005690:	e025      	b.n	80056de <USBD_StdEPReq+0x82>
    {
    case USB_OTG_ADDRESSED:          
      if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 8005692:	7bbb      	ldrb	r3, [r7, #14]
 8005694:	2b00      	cmp	r3, #0
 8005696:	d027      	beq.n	80056e8 <USBD_StdEPReq+0x8c>
 8005698:	7bbb      	ldrb	r3, [r7, #14]
 800569a:	2b80      	cmp	r3, #128	; 0x80
 800569c:	d024      	beq.n	80056e8 <USBD_StdEPReq+0x8c>
      {
        DCD_EP_Stall(pdev , ep_addr);
 800569e:	7bbb      	ldrb	r3, [r7, #14]
 80056a0:	4619      	mov	r1, r3
 80056a2:	6878      	ldr	r0, [r7, #4]
 80056a4:	f7fe fb64 	bl	8003d70 <DCD_EP_Stall>
      }
      break;	
 80056a8:	e01e      	b.n	80056e8 <USBD_StdEPReq+0x8c>
      
    case USB_OTG_CONFIGURED:   
      if (req->wValue == USB_FEATURE_EP_HALT)
 80056aa:	683b      	ldr	r3, [r7, #0]
 80056ac:	885b      	ldrh	r3, [r3, #2]
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d10a      	bne.n	80056c8 <USBD_StdEPReq+0x6c>
      {
        if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 80056b2:	7bbb      	ldrb	r3, [r7, #14]
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d007      	beq.n	80056c8 <USBD_StdEPReq+0x6c>
 80056b8:	7bbb      	ldrb	r3, [r7, #14]
 80056ba:	2b80      	cmp	r3, #128	; 0x80
 80056bc:	d004      	beq.n	80056c8 <USBD_StdEPReq+0x6c>
        { 
          DCD_EP_Stall(pdev , ep_addr);
 80056be:	7bbb      	ldrb	r3, [r7, #14]
 80056c0:	4619      	mov	r1, r3
 80056c2:	6878      	ldr	r0, [r7, #4]
 80056c4:	f7fe fb54 	bl	8003d70 <DCD_EP_Stall>
          
        }
      }
      pdev->dev.class_cb->Setup (pdev, req);   
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 80056ce:	689b      	ldr	r3, [r3, #8]
 80056d0:	6839      	ldr	r1, [r7, #0]
 80056d2:	6878      	ldr	r0, [r7, #4]
 80056d4:	4798      	blx	r3
      USBD_CtlSendStatus(pdev);
 80056d6:	6878      	ldr	r0, [r7, #4]
 80056d8:	f7ff ff0c 	bl	80054f4 <USBD_CtlSendStatus>
      
      break;
 80056dc:	e005      	b.n	80056ea <USBD_StdEPReq+0x8e>
      
    default:                         
      USBD_CtlError(pdev , req);
 80056de:	6839      	ldr	r1, [r7, #0]
 80056e0:	6878      	ldr	r0, [r7, #4]
 80056e2:	f000 fb57 	bl	8005d94 <USBD_CtlError>
      break;    
 80056e6:	e000      	b.n	80056ea <USBD_StdEPReq+0x8e>
    case USB_OTG_ADDRESSED:          
      if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
      {
        DCD_EP_Stall(pdev , ep_addr);
      }
      break;	
 80056e8:	bf00      	nop
      
    default:                         
      USBD_CtlError(pdev , req);
      break;    
    }
    break;
 80056ea:	e088      	b.n	80057fe <USBD_StdEPReq+0x1a2>
    
  case USB_REQ_CLEAR_FEATURE :
    
    switch (pdev->dev.device_status) 
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
 80056f2:	2b02      	cmp	r3, #2
 80056f4:	d002      	beq.n	80056fc <USBD_StdEPReq+0xa0>
 80056f6:	2b03      	cmp	r3, #3
 80056f8:	d00c      	beq.n	8005714 <USBD_StdEPReq+0xb8>
 80056fa:	e025      	b.n	8005748 <USBD_StdEPReq+0xec>
    {
    case USB_OTG_ADDRESSED:          
      if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 80056fc:	7bbb      	ldrb	r3, [r7, #14]
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d027      	beq.n	8005752 <USBD_StdEPReq+0xf6>
 8005702:	7bbb      	ldrb	r3, [r7, #14]
 8005704:	2b80      	cmp	r3, #128	; 0x80
 8005706:	d024      	beq.n	8005752 <USBD_StdEPReq+0xf6>
      {
        DCD_EP_Stall(pdev , ep_addr);
 8005708:	7bbb      	ldrb	r3, [r7, #14]
 800570a:	4619      	mov	r1, r3
 800570c:	6878      	ldr	r0, [r7, #4]
 800570e:	f7fe fb2f 	bl	8003d70 <DCD_EP_Stall>
      }
      break;	
 8005712:	e01e      	b.n	8005752 <USBD_StdEPReq+0xf6>
      
    case USB_OTG_CONFIGURED:   
      if (req->wValue == USB_FEATURE_EP_HALT)
 8005714:	683b      	ldr	r3, [r7, #0]
 8005716:	885b      	ldrh	r3, [r3, #2]
 8005718:	2b00      	cmp	r3, #0
 800571a:	d11c      	bne.n	8005756 <USBD_StdEPReq+0xfa>
      {
        if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 800571c:	7bbb      	ldrb	r3, [r7, #14]
 800571e:	2b00      	cmp	r3, #0
 8005720:	d00e      	beq.n	8005740 <USBD_StdEPReq+0xe4>
 8005722:	7bbb      	ldrb	r3, [r7, #14]
 8005724:	2b80      	cmp	r3, #128	; 0x80
 8005726:	d00b      	beq.n	8005740 <USBD_StdEPReq+0xe4>
        {        
          DCD_EP_ClrStall(pdev , ep_addr);
 8005728:	7bbb      	ldrb	r3, [r7, #14]
 800572a:	4619      	mov	r1, r3
 800572c:	6878      	ldr	r0, [r7, #4]
 800572e:	f7fe fb5d 	bl	8003dec <DCD_EP_ClrStall>
          pdev->dev.class_cb->Setup (pdev, req);
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 8005738:	689b      	ldr	r3, [r3, #8]
 800573a:	6839      	ldr	r1, [r7, #0]
 800573c:	6878      	ldr	r0, [r7, #4]
 800573e:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8005740:	6878      	ldr	r0, [r7, #4]
 8005742:	f7ff fed7 	bl	80054f4 <USBD_CtlSendStatus>
      }
      break;
 8005746:	e006      	b.n	8005756 <USBD_StdEPReq+0xfa>
      
    default:                         
       USBD_CtlError(pdev , req);
 8005748:	6839      	ldr	r1, [r7, #0]
 800574a:	6878      	ldr	r0, [r7, #4]
 800574c:	f000 fb22 	bl	8005d94 <USBD_CtlError>
      break;    
 8005750:	e002      	b.n	8005758 <USBD_StdEPReq+0xfc>
    case USB_OTG_ADDRESSED:          
      if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
      {
        DCD_EP_Stall(pdev , ep_addr);
      }
      break;	
 8005752:	bf00      	nop
 8005754:	e053      	b.n	80057fe <USBD_StdEPReq+0x1a2>
          DCD_EP_ClrStall(pdev , ep_addr);
          pdev->dev.class_cb->Setup (pdev, req);
        }
        USBD_CtlSendStatus(pdev);
      }
      break;
 8005756:	bf00      	nop
      
    default:                         
       USBD_CtlError(pdev , req);
      break;    
    }
    break;
 8005758:	e051      	b.n	80057fe <USBD_StdEPReq+0x1a2>
    
  case USB_REQ_GET_STATUS:                  
    switch (pdev->dev.device_status) 
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
 8005760:	2b02      	cmp	r3, #2
 8005762:	d002      	beq.n	800576a <USBD_StdEPReq+0x10e>
 8005764:	2b03      	cmp	r3, #3
 8005766:	d00c      	beq.n	8005782 <USBD_StdEPReq+0x126>
 8005768:	e042      	b.n	80057f0 <USBD_StdEPReq+0x194>
    {
    case USB_OTG_ADDRESSED:          
      if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 800576a:	7bbb      	ldrb	r3, [r7, #14]
 800576c:	2b00      	cmp	r3, #0
 800576e:	d044      	beq.n	80057fa <USBD_StdEPReq+0x19e>
 8005770:	7bbb      	ldrb	r3, [r7, #14]
 8005772:	2b80      	cmp	r3, #128	; 0x80
 8005774:	d041      	beq.n	80057fa <USBD_StdEPReq+0x19e>
      {
        DCD_EP_Stall(pdev , ep_addr);
 8005776:	7bbb      	ldrb	r3, [r7, #14]
 8005778:	4619      	mov	r1, r3
 800577a:	6878      	ldr	r0, [r7, #4]
 800577c:	f7fe faf8 	bl	8003d70 <DCD_EP_Stall>
      }
      break;	
 8005780:	e03b      	b.n	80057fa <USBD_StdEPReq+0x19e>
      
    case USB_OTG_CONFIGURED:         
      
      
      if ((ep_addr & 0x80)== 0x80)
 8005782:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005786:	2b00      	cmp	r3, #0
 8005788:	da15      	bge.n	80057b6 <USBD_StdEPReq+0x15a>
      {
        if(pdev->dev.in_ep[ep_addr & 0x7F].is_stall)
 800578a:	7bbb      	ldrb	r3, [r7, #14]
 800578c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005790:	6879      	ldr	r1, [r7, #4]
 8005792:	4613      	mov	r3, r2
 8005794:	009b      	lsls	r3, r3, #2
 8005796:	4413      	add	r3, r2
 8005798:	00db      	lsls	r3, r3, #3
 800579a:	440b      	add	r3, r1
 800579c:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 80057a0:	781b      	ldrb	r3, [r3, #0]
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d003      	beq.n	80057ae <USBD_StdEPReq+0x152>
        {
          USBD_ep_status = 0x0001;     
 80057a6:	4b18      	ldr	r3, [pc, #96]	; (8005808 <USBD_StdEPReq+0x1ac>)
 80057a8:	2201      	movs	r2, #1
 80057aa:	601a      	str	r2, [r3, #0]
 80057ac:	e01a      	b.n	80057e4 <USBD_StdEPReq+0x188>
        }
        else
        {
          USBD_ep_status = 0x0000;  
 80057ae:	4b16      	ldr	r3, [pc, #88]	; (8005808 <USBD_StdEPReq+0x1ac>)
 80057b0:	2200      	movs	r2, #0
 80057b2:	601a      	str	r2, [r3, #0]
 80057b4:	e016      	b.n	80057e4 <USBD_StdEPReq+0x188>
        }
      }
      else if ((ep_addr & 0x80)== 0x00)
 80057b6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	db12      	blt.n	80057e4 <USBD_StdEPReq+0x188>
      {
        if(pdev->dev.out_ep[ep_addr].is_stall)
 80057be:	7bba      	ldrb	r2, [r7, #14]
 80057c0:	6879      	ldr	r1, [r7, #4]
 80057c2:	4613      	mov	r3, r2
 80057c4:	009b      	lsls	r3, r3, #2
 80057c6:	4413      	add	r3, r2
 80057c8:	00db      	lsls	r3, r3, #3
 80057ca:	440b      	add	r3, r1
 80057cc:	f203 3376 	addw	r3, r3, #886	; 0x376
 80057d0:	781b      	ldrb	r3, [r3, #0]
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d003      	beq.n	80057de <USBD_StdEPReq+0x182>
        {
          USBD_ep_status = 0x0001;     
 80057d6:	4b0c      	ldr	r3, [pc, #48]	; (8005808 <USBD_StdEPReq+0x1ac>)
 80057d8:	2201      	movs	r2, #1
 80057da:	601a      	str	r2, [r3, #0]
 80057dc:	e002      	b.n	80057e4 <USBD_StdEPReq+0x188>
        }
        
        else 
        {
          USBD_ep_status = 0x0000;     
 80057de:	4b0a      	ldr	r3, [pc, #40]	; (8005808 <USBD_StdEPReq+0x1ac>)
 80057e0:	2200      	movs	r2, #0
 80057e2:	601a      	str	r2, [r3, #0]
        }      
      }
      USBD_CtlSendData (pdev,
 80057e4:	2202      	movs	r2, #2
 80057e6:	4908      	ldr	r1, [pc, #32]	; (8005808 <USBD_StdEPReq+0x1ac>)
 80057e8:	6878      	ldr	r0, [r7, #4]
 80057ea:	f7ff fe1b 	bl	8005424 <USBD_CtlSendData>
                        (uint8_t *)&USBD_ep_status,
                        2);
      break;
 80057ee:	e005      	b.n	80057fc <USBD_StdEPReq+0x1a0>
      
    default:                         
       USBD_CtlError(pdev , req);
 80057f0:	6839      	ldr	r1, [r7, #0]
 80057f2:	6878      	ldr	r0, [r7, #4]
 80057f4:	f000 face 	bl	8005d94 <USBD_CtlError>
      break;
 80057f8:	e000      	b.n	80057fc <USBD_StdEPReq+0x1a0>
    case USB_OTG_ADDRESSED:          
      if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
      {
        DCD_EP_Stall(pdev , ep_addr);
      }
      break;	
 80057fa:	bf00      	nop
      
    default:                         
       USBD_CtlError(pdev , req);
      break;
    }
    break;
 80057fc:	bf00      	nop
    
  default:
    break;
  }
  return ret;
 80057fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8005800:	4618      	mov	r0, r3
 8005802:	3710      	adds	r7, #16
 8005804:	46bd      	mov	sp, r7
 8005806:	bd80      	pop	{r7, pc}
 8005808:	200001fc 	.word	0x200001fc

0800580c <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USB_OTG_CORE_HANDLE  *pdev, 
                               USB_SETUP_REQ *req)
{
 800580c:	b580      	push	{r7, lr}
 800580e:	b084      	sub	sp, #16
 8005810:	af00      	add	r7, sp, #0
 8005812:	6078      	str	r0, [r7, #4]
 8005814:	6039      	str	r1, [r7, #0]
  uint16_t len;
  uint8_t *pbuf;
  
    
  switch (req->wValue >> 8)
 8005816:	683b      	ldr	r3, [r7, #0]
 8005818:	885b      	ldrh	r3, [r3, #2]
 800581a:	0a1b      	lsrs	r3, r3, #8
 800581c:	b29b      	uxth	r3, r3
 800581e:	3b01      	subs	r3, #1
 8005820:	2b06      	cmp	r3, #6
 8005822:	f200 80a9 	bhi.w	8005978 <USBD_GetDescriptor+0x16c>
 8005826:	a201      	add	r2, pc, #4	; (adr r2, 800582c <USBD_GetDescriptor+0x20>)
 8005828:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800582c:	08005849 	.word	0x08005849
 8005830:	08005879 	.word	0x08005879
 8005834:	080058a1 	.word	0x080058a1
 8005838:	08005979 	.word	0x08005979
 800583c:	08005979 	.word	0x08005979
 8005840:	08005965 	.word	0x08005965
 8005844:	0800596f 	.word	0x0800596f
  {
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->dev.usr_device->GetDeviceDescriptor(pdev->cfg.speed, &len);
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	f8d3 35ec 	ldr.w	r3, [r3, #1516]	; 0x5ec
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	687a      	ldr	r2, [r7, #4]
 8005852:	7892      	ldrb	r2, [r2, #2]
 8005854:	f107 010a 	add.w	r1, r7, #10
 8005858:	4610      	mov	r0, r2
 800585a:	4798      	blx	r3
 800585c:	60f8      	str	r0, [r7, #12]
    if ((req->wLength == 64) ||( pdev->dev.device_status == USB_OTG_DEFAULT))  
 800585e:	683b      	ldr	r3, [r7, #0]
 8005860:	88db      	ldrh	r3, [r3, #6]
 8005862:	2b40      	cmp	r3, #64	; 0x40
 8005864:	d005      	beq.n	8005872 <USBD_GetDescriptor+0x66>
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
 800586c:	2b01      	cmp	r3, #1
 800586e:	f040 8088 	bne.w	8005982 <USBD_GetDescriptor+0x176>
    {                  
      len = 8;
 8005872:	2308      	movs	r3, #8
 8005874:	817b      	strh	r3, [r7, #10]
    }
    break;
 8005876:	e084      	b.n	8005982 <USBD_GetDescriptor+0x176>
    
  case USB_DESC_TYPE_CONFIGURATION:
      pbuf   = (uint8_t *)pdev->dev.class_cb->GetConfigDescriptor(pdev->cfg.speed, &len);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 800587e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005880:	687a      	ldr	r2, [r7, #4]
 8005882:	7892      	ldrb	r2, [r2, #2]
 8005884:	f107 010a 	add.w	r1, r7, #10
 8005888:	4610      	mov	r0, r2
 800588a:	4798      	blx	r3
 800588c:	60f8      	str	r0, [r7, #12]
       (pdev->cfg.phy_itface  == USB_OTG_ULPI_PHY))
    {
      pbuf   = (uint8_t *)pdev->dev.class_cb->GetOtherConfigDescriptor(pdev->cfg.speed, &len);
    }
#endif  
    pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	3301      	adds	r3, #1
 8005892:	2202      	movs	r2, #2
 8005894:	701a      	strb	r2, [r3, #0]
    pdev->dev.pConfig_descriptor = pbuf;    
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	68fa      	ldr	r2, [r7, #12]
 800589a:	f8c3 25f0 	str.w	r2, [r3, #1520]	; 0x5f0
    break;
 800589e:	e071      	b.n	8005984 <USBD_GetDescriptor+0x178>
    
  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 80058a0:	683b      	ldr	r3, [r7, #0]
 80058a2:	885b      	ldrh	r3, [r3, #2]
 80058a4:	b2db      	uxtb	r3, r3
 80058a6:	2b05      	cmp	r3, #5
 80058a8:	d856      	bhi.n	8005958 <USBD_GetDescriptor+0x14c>
 80058aa:	a201      	add	r2, pc, #4	; (adr r2, 80058b0 <USBD_GetDescriptor+0xa4>)
 80058ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058b0:	080058c9 	.word	0x080058c9
 80058b4:	080058e1 	.word	0x080058e1
 80058b8:	080058f9 	.word	0x080058f9
 80058bc:	08005911 	.word	0x08005911
 80058c0:	08005929 	.word	0x08005929
 80058c4:	08005941 	.word	0x08005941
    {
    case USBD_IDX_LANGID_STR:
     pbuf = pdev->dev.usr_device->GetLangIDStrDescriptor(pdev->cfg.speed, &len);        
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	f8d3 35ec 	ldr.w	r3, [r3, #1516]	; 0x5ec
 80058ce:	685b      	ldr	r3, [r3, #4]
 80058d0:	687a      	ldr	r2, [r7, #4]
 80058d2:	7892      	ldrb	r2, [r2, #2]
 80058d4:	f107 010a 	add.w	r1, r7, #10
 80058d8:	4610      	mov	r0, r2
 80058da:	4798      	blx	r3
 80058dc:	60f8      	str	r0, [r7, #12]
      break;
 80058de:	e040      	b.n	8005962 <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_MFC_STR:
      pbuf = pdev->dev.usr_device->GetManufacturerStrDescriptor(pdev->cfg.speed, &len);
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	f8d3 35ec 	ldr.w	r3, [r3, #1516]	; 0x5ec
 80058e6:	689b      	ldr	r3, [r3, #8]
 80058e8:	687a      	ldr	r2, [r7, #4]
 80058ea:	7892      	ldrb	r2, [r2, #2]
 80058ec:	f107 010a 	add.w	r1, r7, #10
 80058f0:	4610      	mov	r0, r2
 80058f2:	4798      	blx	r3
 80058f4:	60f8      	str	r0, [r7, #12]
      break;
 80058f6:	e034      	b.n	8005962 <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_PRODUCT_STR:
      pbuf = pdev->dev.usr_device->GetProductStrDescriptor(pdev->cfg.speed, &len);
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	f8d3 35ec 	ldr.w	r3, [r3, #1516]	; 0x5ec
 80058fe:	68db      	ldr	r3, [r3, #12]
 8005900:	687a      	ldr	r2, [r7, #4]
 8005902:	7892      	ldrb	r2, [r2, #2]
 8005904:	f107 010a 	add.w	r1, r7, #10
 8005908:	4610      	mov	r0, r2
 800590a:	4798      	blx	r3
 800590c:	60f8      	str	r0, [r7, #12]
      break;
 800590e:	e028      	b.n	8005962 <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_SERIAL_STR:
      pbuf = pdev->dev.usr_device->GetSerialStrDescriptor(pdev->cfg.speed, &len);
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	f8d3 35ec 	ldr.w	r3, [r3, #1516]	; 0x5ec
 8005916:	691b      	ldr	r3, [r3, #16]
 8005918:	687a      	ldr	r2, [r7, #4]
 800591a:	7892      	ldrb	r2, [r2, #2]
 800591c:	f107 010a 	add.w	r1, r7, #10
 8005920:	4610      	mov	r0, r2
 8005922:	4798      	blx	r3
 8005924:	60f8      	str	r0, [r7, #12]
      break;
 8005926:	e01c      	b.n	8005962 <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_CONFIG_STR:
      pbuf = pdev->dev.usr_device->GetConfigurationStrDescriptor(pdev->cfg.speed, &len);
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	f8d3 35ec 	ldr.w	r3, [r3, #1516]	; 0x5ec
 800592e:	695b      	ldr	r3, [r3, #20]
 8005930:	687a      	ldr	r2, [r7, #4]
 8005932:	7892      	ldrb	r2, [r2, #2]
 8005934:	f107 010a 	add.w	r1, r7, #10
 8005938:	4610      	mov	r0, r2
 800593a:	4798      	blx	r3
 800593c:	60f8      	str	r0, [r7, #12]
      break;
 800593e:	e010      	b.n	8005962 <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_INTERFACE_STR:
      pbuf = pdev->dev.usr_device->GetInterfaceStrDescriptor(pdev->cfg.speed, &len);
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	f8d3 35ec 	ldr.w	r3, [r3, #1516]	; 0x5ec
 8005946:	699b      	ldr	r3, [r3, #24]
 8005948:	687a      	ldr	r2, [r7, #4]
 800594a:	7892      	ldrb	r2, [r2, #2]
 800594c:	f107 010a 	add.w	r1, r7, #10
 8005950:	4610      	mov	r0, r2
 8005952:	4798      	blx	r3
 8005954:	60f8      	str	r0, [r7, #12]
      break;
 8005956:	e004      	b.n	8005962 <USBD_GetDescriptor+0x156>
    default:
#ifdef USB_SUPPORT_USER_STRING_DESC
      pbuf = pdev->dev.class_cb->GetUsrStrDescriptor(pdev->cfg.speed, (req->wValue) , &len);
      break;
#else      
       USBD_CtlError(pdev , req);
 8005958:	6839      	ldr	r1, [r7, #0]
 800595a:	6878      	ldr	r0, [r7, #4]
 800595c:	f000 fa1a 	bl	8005d94 <USBD_CtlError>
      return;
 8005960:	e025      	b.n	80059ae <USBD_GetDescriptor+0x1a2>
#endif /* USBD_CtlError(pdev , req); */      
    }
    break;
 8005962:	e00f      	b.n	8005984 <USBD_GetDescriptor+0x178>
    {
      USBD_CtlError(pdev , req);
      return;
    }
#else
      USBD_CtlError(pdev , req);
 8005964:	6839      	ldr	r1, [r7, #0]
 8005966:	6878      	ldr	r0, [r7, #4]
 8005968:	f000 fa14 	bl	8005d94 <USBD_CtlError>
      return;
 800596c:	e01f      	b.n	80059ae <USBD_GetDescriptor+0x1a2>
    {
      USBD_CtlError(pdev , req);
      return;
    }
#else
      USBD_CtlError(pdev , req);
 800596e:	6839      	ldr	r1, [r7, #0]
 8005970:	6878      	ldr	r0, [r7, #4]
 8005972:	f000 fa0f 	bl	8005d94 <USBD_CtlError>
      return;
 8005976:	e01a      	b.n	80059ae <USBD_GetDescriptor+0x1a2>
#endif     

    
  default: 
     USBD_CtlError(pdev , req);
 8005978:	6839      	ldr	r1, [r7, #0]
 800597a:	6878      	ldr	r0, [r7, #4]
 800597c:	f000 fa0a 	bl	8005d94 <USBD_CtlError>
    return;
 8005980:	e015      	b.n	80059ae <USBD_GetDescriptor+0x1a2>
    pbuf = pdev->dev.usr_device->GetDeviceDescriptor(pdev->cfg.speed, &len);
    if ((req->wLength == 64) ||( pdev->dev.device_status == USB_OTG_DEFAULT))  
    {                  
      len = 8;
    }
    break;
 8005982:	bf00      	nop
  default: 
     USBD_CtlError(pdev , req);
    return;
  }
  
  if((len != 0)&& (req->wLength != 0))
 8005984:	897b      	ldrh	r3, [r7, #10]
 8005986:	2b00      	cmp	r3, #0
 8005988:	d011      	beq.n	80059ae <USBD_GetDescriptor+0x1a2>
 800598a:	683b      	ldr	r3, [r7, #0]
 800598c:	88db      	ldrh	r3, [r3, #6]
 800598e:	2b00      	cmp	r3, #0
 8005990:	d00d      	beq.n	80059ae <USBD_GetDescriptor+0x1a2>
  {
    
    len = MIN(len , req->wLength);
 8005992:	683b      	ldr	r3, [r7, #0]
 8005994:	88da      	ldrh	r2, [r3, #6]
 8005996:	897b      	ldrh	r3, [r7, #10]
 8005998:	4293      	cmp	r3, r2
 800599a:	bf28      	it	cs
 800599c:	4613      	movcs	r3, r2
 800599e:	b29b      	uxth	r3, r3
 80059a0:	817b      	strh	r3, [r7, #10]
    
    USBD_CtlSendData (pdev, 
 80059a2:	897b      	ldrh	r3, [r7, #10]
 80059a4:	461a      	mov	r2, r3
 80059a6:	68f9      	ldr	r1, [r7, #12]
 80059a8:	6878      	ldr	r0, [r7, #4]
 80059aa:	f7ff fd3b 	bl	8005424 <USBD_CtlSendData>
                      pbuf,
                      len);
  }
  
}
 80059ae:	3710      	adds	r7, #16
 80059b0:	46bd      	mov	sp, r7
 80059b2:	bd80      	pop	{r7, pc}

080059b4 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USB_OTG_CORE_HANDLE  *pdev, 
                            USB_SETUP_REQ *req)
{
 80059b4:	b580      	push	{r7, lr}
 80059b6:	b084      	sub	sp, #16
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	6078      	str	r0, [r7, #4]
 80059bc:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr; 
  
  if ((req->wIndex == 0) && (req->wLength == 0)) 
 80059be:	683b      	ldr	r3, [r7, #0]
 80059c0:	889b      	ldrh	r3, [r3, #4]
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d12c      	bne.n	8005a20 <USBD_SetAddress+0x6c>
 80059c6:	683b      	ldr	r3, [r7, #0]
 80059c8:	88db      	ldrh	r3, [r3, #6]
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d128      	bne.n	8005a20 <USBD_SetAddress+0x6c>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 80059ce:	683b      	ldr	r3, [r7, #0]
 80059d0:	885b      	ldrh	r3, [r3, #2]
 80059d2:	b2db      	uxtb	r3, r3
 80059d4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80059d8:	73fb      	strb	r3, [r7, #15]
    
    if (pdev->dev.device_status == USB_OTG_CONFIGURED) 
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
 80059e0:	2b03      	cmp	r3, #3
 80059e2:	d104      	bne.n	80059ee <USBD_SetAddress+0x3a>
    {
      USBD_CtlError(pdev , req);
 80059e4:	6839      	ldr	r1, [r7, #0]
 80059e6:	6878      	ldr	r0, [r7, #4]
 80059e8:	f000 f9d4 	bl	8005d94 <USBD_CtlError>
  
  if ((req->wIndex == 0) && (req->wLength == 0)) 
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
    
    if (pdev->dev.device_status == USB_OTG_CONFIGURED) 
 80059ec:	e01c      	b.n	8005a28 <USBD_SetAddress+0x74>
    {
      USBD_CtlError(pdev , req);
    } 
    else 
    {
      pdev->dev.device_address = dev_addr;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	7bfa      	ldrb	r2, [r7, #15]
 80059f2:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
      DCD_EP_SetAddress(pdev, dev_addr);               
 80059f6:	7bfb      	ldrb	r3, [r7, #15]
 80059f8:	4619      	mov	r1, r3
 80059fa:	6878      	ldr	r0, [r7, #4]
 80059fc:	f7fe fa34 	bl	8003e68 <DCD_EP_SetAddress>
      USBD_CtlSendStatus(pdev);                         
 8005a00:	6878      	ldr	r0, [r7, #4]
 8005a02:	f7ff fd77 	bl	80054f4 <USBD_CtlSendStatus>
      
      if (dev_addr != 0) 
 8005a06:	7bfb      	ldrb	r3, [r7, #15]
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d004      	beq.n	8005a16 <USBD_SetAddress+0x62>
      {
        pdev->dev.device_status  = USB_OTG_ADDRESSED;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	2202      	movs	r2, #2
 8005a10:	f883 2112 	strb.w	r2, [r3, #274]	; 0x112
  
  if ((req->wIndex == 0) && (req->wLength == 0)) 
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
    
    if (pdev->dev.device_status == USB_OTG_CONFIGURED) 
 8005a14:	e008      	b.n	8005a28 <USBD_SetAddress+0x74>
      {
        pdev->dev.device_status  = USB_OTG_ADDRESSED;
      } 
      else 
      {
        pdev->dev.device_status  = USB_OTG_DEFAULT; 
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	2201      	movs	r2, #1
 8005a1a:	f883 2112 	strb.w	r2, [r3, #274]	; 0x112
  
  if ((req->wIndex == 0) && (req->wLength == 0)) 
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
    
    if (pdev->dev.device_status == USB_OTG_CONFIGURED) 
 8005a1e:	e003      	b.n	8005a28 <USBD_SetAddress+0x74>
      }
    }
  } 
  else 
  {
     USBD_CtlError(pdev , req);                        
 8005a20:	6839      	ldr	r1, [r7, #0]
 8005a22:	6878      	ldr	r0, [r7, #4]
 8005a24:	f000 f9b6 	bl	8005d94 <USBD_CtlError>
  } 
}
 8005a28:	bf00      	nop
 8005a2a:	3710      	adds	r7, #16
 8005a2c:	46bd      	mov	sp, r7
 8005a2e:	bd80      	pop	{r7, pc}

08005a30 <USBD_SetConfig>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USB_OTG_CORE_HANDLE  *pdev, 
                           USB_SETUP_REQ *req)
{
 8005a30:	b580      	push	{r7, lr}
 8005a32:	b082      	sub	sp, #8
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	6078      	str	r0, [r7, #4]
 8005a38:	6039      	str	r1, [r7, #0]
  
  static uint8_t  cfgidx;
  
  cfgidx = (uint8_t)(req->wValue);                 
 8005a3a:	683b      	ldr	r3, [r7, #0]
 8005a3c:	885b      	ldrh	r3, [r3, #2]
 8005a3e:	b2da      	uxtb	r2, r3
 8005a40:	4b37      	ldr	r3, [pc, #220]	; (8005b20 <USBD_SetConfig+0xf0>)
 8005a42:	701a      	strb	r2, [r3, #0]
  
  if (cfgidx > USBD_CFG_MAX_NUM ) 
 8005a44:	4b36      	ldr	r3, [pc, #216]	; (8005b20 <USBD_SetConfig+0xf0>)
 8005a46:	781b      	ldrb	r3, [r3, #0]
 8005a48:	2b01      	cmp	r3, #1
 8005a4a:	d904      	bls.n	8005a56 <USBD_SetConfig+0x26>
  {            
     USBD_CtlError(pdev , req);                              
 8005a4c:	6839      	ldr	r1, [r7, #0]
 8005a4e:	6878      	ldr	r0, [r7, #4]
 8005a50:	f000 f9a0 	bl	8005d94 <USBD_CtlError>
    default:					
       USBD_CtlError(pdev , req);                     
      break;
    }
  }
}
 8005a54:	e05f      	b.n	8005b16 <USBD_SetConfig+0xe6>
  {            
     USBD_CtlError(pdev , req);                              
  } 
  else 
  {
    switch (pdev->dev.device_status) 
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
 8005a5c:	2b02      	cmp	r3, #2
 8005a5e:	d002      	beq.n	8005a66 <USBD_SetConfig+0x36>
 8005a60:	2b03      	cmp	r3, #3
 8005a62:	d01b      	beq.n	8005a9c <USBD_SetConfig+0x6c>
 8005a64:	e052      	b.n	8005b0c <USBD_SetConfig+0xdc>
    {
    case USB_OTG_ADDRESSED:
      if (cfgidx) 
 8005a66:	4b2e      	ldr	r3, [pc, #184]	; (8005b20 <USBD_SetConfig+0xf0>)
 8005a68:	781b      	ldrb	r3, [r3, #0]
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d012      	beq.n	8005a94 <USBD_SetConfig+0x64>
      {                                			   							   							   				
        pdev->dev.device_config = cfgidx;
 8005a6e:	4b2c      	ldr	r3, [pc, #176]	; (8005b20 <USBD_SetConfig+0xf0>)
 8005a70:	781a      	ldrb	r2, [r3, #0]
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
        pdev->dev.device_status = USB_OTG_CONFIGURED;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	2203      	movs	r2, #3
 8005a7c:	f883 2112 	strb.w	r2, [r3, #274]	; 0x112
        USBD_SetCfg(pdev , cfgidx);
 8005a80:	4b27      	ldr	r3, [pc, #156]	; (8005b20 <USBD_SetConfig+0xf0>)
 8005a82:	781b      	ldrb	r3, [r3, #0]
 8005a84:	4619      	mov	r1, r3
 8005a86:	6878      	ldr	r0, [r7, #4]
 8005a88:	f7ff fbf8 	bl	800527c <USBD_SetCfg>
        USBD_CtlSendStatus(pdev);
 8005a8c:	6878      	ldr	r0, [r7, #4]
 8005a8e:	f7ff fd31 	bl	80054f4 <USBD_CtlSendStatus>
      }
      else 
      {
         USBD_CtlSendStatus(pdev);
      }
      break;
 8005a92:	e040      	b.n	8005b16 <USBD_SetConfig+0xe6>
        USBD_SetCfg(pdev , cfgidx);
        USBD_CtlSendStatus(pdev);
      }
      else 
      {
         USBD_CtlSendStatus(pdev);
 8005a94:	6878      	ldr	r0, [r7, #4]
 8005a96:	f7ff fd2d 	bl	80054f4 <USBD_CtlSendStatus>
      }
      break;
 8005a9a:	e03c      	b.n	8005b16 <USBD_SetConfig+0xe6>
      
    case USB_OTG_CONFIGURED:
      if (cfgidx == 0) 
 8005a9c:	4b20      	ldr	r3, [pc, #128]	; (8005b20 <USBD_SetConfig+0xf0>)
 8005a9e:	781b      	ldrb	r3, [r3, #0]
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d112      	bne.n	8005aca <USBD_SetConfig+0x9a>
      {                           
        pdev->dev.device_status = USB_OTG_ADDRESSED;
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	2202      	movs	r2, #2
 8005aa8:	f883 2112 	strb.w	r2, [r3, #274]	; 0x112
        pdev->dev.device_config = cfgidx;          
 8005aac:	4b1c      	ldr	r3, [pc, #112]	; (8005b20 <USBD_SetConfig+0xf0>)
 8005aae:	781a      	ldrb	r2, [r3, #0]
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
        USBD_ClrCfg(pdev , cfgidx);
 8005ab6:	4b1a      	ldr	r3, [pc, #104]	; (8005b20 <USBD_SetConfig+0xf0>)
 8005ab8:	781b      	ldrb	r3, [r3, #0]
 8005aba:	4619      	mov	r1, r3
 8005abc:	6878      	ldr	r0, [r7, #4]
 8005abe:	f7ff fbf5 	bl	80052ac <USBD_ClrCfg>
        USBD_CtlSendStatus(pdev);
 8005ac2:	6878      	ldr	r0, [r7, #4]
 8005ac4:	f7ff fd16 	bl	80054f4 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlSendStatus(pdev);
      }
      break;
 8005ac8:	e025      	b.n	8005b16 <USBD_SetConfig+0xe6>
        pdev->dev.device_config = cfgidx;          
        USBD_ClrCfg(pdev , cfgidx);
        USBD_CtlSendStatus(pdev);
        
      } 
      else  if (cfgidx != pdev->dev.device_config) 
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	f893 2110 	ldrb.w	r2, [r3, #272]	; 0x110
 8005ad0:	4b13      	ldr	r3, [pc, #76]	; (8005b20 <USBD_SetConfig+0xf0>)
 8005ad2:	781b      	ldrb	r3, [r3, #0]
 8005ad4:	429a      	cmp	r2, r3
 8005ad6:	d015      	beq.n	8005b04 <USBD_SetConfig+0xd4>
      {
        /* Clear old configuration */
        USBD_ClrCfg(pdev , pdev->dev.device_config);
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
 8005ade:	4619      	mov	r1, r3
 8005ae0:	6878      	ldr	r0, [r7, #4]
 8005ae2:	f7ff fbe3 	bl	80052ac <USBD_ClrCfg>
        
        /* set new configuration */
        pdev->dev.device_config = cfgidx;
 8005ae6:	4b0e      	ldr	r3, [pc, #56]	; (8005b20 <USBD_SetConfig+0xf0>)
 8005ae8:	781a      	ldrb	r2, [r3, #0]
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
        USBD_SetCfg(pdev , cfgidx);
 8005af0:	4b0b      	ldr	r3, [pc, #44]	; (8005b20 <USBD_SetConfig+0xf0>)
 8005af2:	781b      	ldrb	r3, [r3, #0]
 8005af4:	4619      	mov	r1, r3
 8005af6:	6878      	ldr	r0, [r7, #4]
 8005af8:	f7ff fbc0 	bl	800527c <USBD_SetCfg>
        USBD_CtlSendStatus(pdev);
 8005afc:	6878      	ldr	r0, [r7, #4]
 8005afe:	f7ff fcf9 	bl	80054f4 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlSendStatus(pdev);
      }
      break;
 8005b02:	e008      	b.n	8005b16 <USBD_SetConfig+0xe6>
        USBD_SetCfg(pdev , cfgidx);
        USBD_CtlSendStatus(pdev);
      }
      else
      {
        USBD_CtlSendStatus(pdev);
 8005b04:	6878      	ldr	r0, [r7, #4]
 8005b06:	f7ff fcf5 	bl	80054f4 <USBD_CtlSendStatus>
      }
      break;
 8005b0a:	e004      	b.n	8005b16 <USBD_SetConfig+0xe6>
      
    default:					
       USBD_CtlError(pdev , req);                     
 8005b0c:	6839      	ldr	r1, [r7, #0]
 8005b0e:	6878      	ldr	r0, [r7, #4]
 8005b10:	f000 f940 	bl	8005d94 <USBD_CtlError>
      break;
 8005b14:	bf00      	nop
    }
  }
}
 8005b16:	bf00      	nop
 8005b18:	3708      	adds	r7, #8
 8005b1a:	46bd      	mov	sp, r7
 8005b1c:	bd80      	pop	{r7, pc}
 8005b1e:	bf00      	nop
 8005b20:	20000208 	.word	0x20000208

08005b24 <USBD_GetConfig>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USB_OTG_CORE_HANDLE  *pdev, 
                           USB_SETUP_REQ *req)
{
 8005b24:	b580      	push	{r7, lr}
 8005b26:	b082      	sub	sp, #8
 8005b28:	af00      	add	r7, sp, #0
 8005b2a:	6078      	str	r0, [r7, #4]
 8005b2c:	6039      	str	r1, [r7, #0]
 
  if (req->wLength != 1) 
 8005b2e:	683b      	ldr	r3, [r7, #0]
 8005b30:	88db      	ldrh	r3, [r3, #6]
 8005b32:	2b01      	cmp	r3, #1
 8005b34:	d004      	beq.n	8005b40 <USBD_GetConfig+0x1c>
  {                   
     USBD_CtlError(pdev , req);
 8005b36:	6839      	ldr	r1, [r7, #0]
 8005b38:	6878      	ldr	r0, [r7, #4]
 8005b3a:	f000 f92b 	bl	8005d94 <USBD_CtlError>
    default:
       USBD_CtlError(pdev , req);
      break;
    }
  }
}
 8005b3e:	e01b      	b.n	8005b78 <USBD_GetConfig+0x54>
  {                   
     USBD_CtlError(pdev , req);
  }
  else 
  {
    switch (pdev->dev.device_status )  
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
 8005b46:	2b02      	cmp	r3, #2
 8005b48:	d002      	beq.n	8005b50 <USBD_GetConfig+0x2c>
 8005b4a:	2b03      	cmp	r3, #3
 8005b4c:	d006      	beq.n	8005b5c <USBD_GetConfig+0x38>
 8005b4e:	e00e      	b.n	8005b6e <USBD_GetConfig+0x4a>
    {
    case USB_OTG_ADDRESSED:                     
      
      USBD_CtlSendData (pdev, 
 8005b50:	2201      	movs	r2, #1
 8005b52:	490b      	ldr	r1, [pc, #44]	; (8005b80 <USBD_GetConfig+0x5c>)
 8005b54:	6878      	ldr	r0, [r7, #4]
 8005b56:	f7ff fc65 	bl	8005424 <USBD_CtlSendData>
                        (uint8_t *)&USBD_default_cfg,
                        1);
      break;
 8005b5a:	e00d      	b.n	8005b78 <USBD_GetConfig+0x54>
      
    case USB_OTG_CONFIGURED:                   
      
      USBD_CtlSendData (pdev, 
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8005b62:	2201      	movs	r2, #1
 8005b64:	4619      	mov	r1, r3
 8005b66:	6878      	ldr	r0, [r7, #4]
 8005b68:	f7ff fc5c 	bl	8005424 <USBD_CtlSendData>
                        &pdev->dev.device_config,
                        1);
      break;
 8005b6c:	e004      	b.n	8005b78 <USBD_GetConfig+0x54>
      
    default:
       USBD_CtlError(pdev , req);
 8005b6e:	6839      	ldr	r1, [r7, #0]
 8005b70:	6878      	ldr	r0, [r7, #4]
 8005b72:	f000 f90f 	bl	8005d94 <USBD_CtlError>
      break;
 8005b76:	bf00      	nop
    }
  }
}
 8005b78:	bf00      	nop
 8005b7a:	3708      	adds	r7, #8
 8005b7c:	46bd      	mov	sp, r7
 8005b7e:	bd80      	pop	{r7, pc}
 8005b80:	20000200 	.word	0x20000200

08005b84 <USBD_GetStatus>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USB_OTG_CORE_HANDLE  *pdev, 
                           USB_SETUP_REQ *req)
{
 8005b84:	b580      	push	{r7, lr}
 8005b86:	b082      	sub	sp, #8
 8005b88:	af00      	add	r7, sp, #0
 8005b8a:	6078      	str	r0, [r7, #4]
 8005b8c:	6039      	str	r1, [r7, #0]
  
    
  switch (pdev->dev.device_status) 
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
 8005b94:	3b02      	subs	r3, #2
 8005b96:	2b01      	cmp	r3, #1
 8005b98:	d813      	bhi.n	8005bc2 <USBD_GetStatus+0x3e>
  {
  case USB_OTG_ADDRESSED:
  case USB_OTG_CONFIGURED:
    
#ifdef USBD_SELF_POWERED
    USBD_cfg_status = USB_CONFIG_SELF_POWERED;                                    
 8005b9a:	4b0e      	ldr	r3, [pc, #56]	; (8005bd4 <USBD_GetStatus+0x50>)
 8005b9c:	2201      	movs	r2, #1
 8005b9e:	601a      	str	r2, [r3, #0]
#else
    USBD_cfg_status = 0x00;                                    
#endif
                      
    if (pdev->dev.DevRemoteWakeup) 
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d005      	beq.n	8005bb6 <USBD_GetStatus+0x32>
    {
      USBD_cfg_status |= USB_CONFIG_REMOTE_WAKEUP;                                
 8005baa:	4b0a      	ldr	r3, [pc, #40]	; (8005bd4 <USBD_GetStatus+0x50>)
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	f043 0302 	orr.w	r3, r3, #2
 8005bb2:	4a08      	ldr	r2, [pc, #32]	; (8005bd4 <USBD_GetStatus+0x50>)
 8005bb4:	6013      	str	r3, [r2, #0]
    }
    
    USBD_CtlSendData (pdev, 
 8005bb6:	2202      	movs	r2, #2
 8005bb8:	4906      	ldr	r1, [pc, #24]	; (8005bd4 <USBD_GetStatus+0x50>)
 8005bba:	6878      	ldr	r0, [r7, #4]
 8005bbc:	f7ff fc32 	bl	8005424 <USBD_CtlSendData>
                      (uint8_t *)&USBD_cfg_status,
                      2);
    break;
 8005bc0:	e004      	b.n	8005bcc <USBD_GetStatus+0x48>
    
  default :
    USBD_CtlError(pdev , req);                        
 8005bc2:	6839      	ldr	r1, [r7, #0]
 8005bc4:	6878      	ldr	r0, [r7, #4]
 8005bc6:	f000 f8e5 	bl	8005d94 <USBD_CtlError>
    break;
 8005bca:	bf00      	nop
  }
}
 8005bcc:	bf00      	nop
 8005bce:	3708      	adds	r7, #8
 8005bd0:	46bd      	mov	sp, r7
 8005bd2:	bd80      	pop	{r7, pc}
 8005bd4:	20000204 	.word	0x20000204

08005bd8 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USB_OTG_CORE_HANDLE  *pdev, 
                            USB_SETUP_REQ *req)
{
 8005bd8:	b580      	push	{r7, lr}
 8005bda:	b084      	sub	sp, #16
 8005bdc:	af00      	add	r7, sp, #0
 8005bde:	6078      	str	r0, [r7, #4]
 8005be0:	6039      	str	r1, [r7, #0]

  USB_OTG_DCTL_TypeDef     dctl;
  uint8_t test_mode = 0;
 8005be2:	2300      	movs	r3, #0
 8005be4:	73fb      	strb	r3, [r7, #15]
 
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8005be6:	683b      	ldr	r3, [r7, #0]
 8005be8:	885b      	ldrh	r3, [r3, #2]
 8005bea:	2b01      	cmp	r3, #1
 8005bec:	d10e      	bne.n	8005c0c <USBD_SetFeature+0x34>
  {
    pdev->dev.DevRemoteWakeup = 1;  
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	2201      	movs	r2, #1
 8005bf2:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
    pdev->dev.class_cb->Setup (pdev, req);   
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 8005bfc:	689b      	ldr	r3, [r3, #8]
 8005bfe:	6839      	ldr	r1, [r7, #0]
 8005c00:	6878      	ldr	r0, [r7, #4]
 8005c02:	4798      	blx	r3
    USBD_CtlSendStatus(pdev);
 8005c04:	6878      	ldr	r0, [r7, #4]
 8005c06:	f7ff fc75 	bl	80054f4 <USBD_CtlSendStatus>
    SET_TEST_MODE = dctl;
    pdev->dev.test_mode = 1;
    USBD_CtlSendStatus(pdev);
  }

}
 8005c0a:	e04b      	b.n	8005ca4 <USBD_SetFeature+0xcc>
    pdev->dev.DevRemoteWakeup = 1;  
    pdev->dev.class_cb->Setup (pdev, req);   
    USBD_CtlSendStatus(pdev);
  }

  else if ((req->wValue == USB_FEATURE_TEST_MODE) && 
 8005c0c:	683b      	ldr	r3, [r7, #0]
 8005c0e:	885b      	ldrh	r3, [r3, #2]
 8005c10:	2b02      	cmp	r3, #2
 8005c12:	d147      	bne.n	8005ca4 <USBD_SetFeature+0xcc>
           ((req->wIndex & 0xFF) == 0))
 8005c14:	683b      	ldr	r3, [r7, #0]
 8005c16:	889b      	ldrh	r3, [r3, #4]
 8005c18:	b2db      	uxtb	r3, r3
    pdev->dev.DevRemoteWakeup = 1;  
    pdev->dev.class_cb->Setup (pdev, req);   
    USBD_CtlSendStatus(pdev);
  }

  else if ((req->wValue == USB_FEATURE_TEST_MODE) && 
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d142      	bne.n	8005ca4 <USBD_SetFeature+0xcc>
           ((req->wIndex & 0xFF) == 0))
  {
    dctl.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DCTL);
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	691b      	ldr	r3, [r3, #16]
 8005c22:	685b      	ldr	r3, [r3, #4]
 8005c24:	60bb      	str	r3, [r7, #8]
    
    test_mode = req->wIndex >> 8;
 8005c26:	683b      	ldr	r3, [r7, #0]
 8005c28:	889b      	ldrh	r3, [r3, #4]
 8005c2a:	0a1b      	lsrs	r3, r3, #8
 8005c2c:	b29b      	uxth	r3, r3
 8005c2e:	73fb      	strb	r3, [r7, #15]
    switch (test_mode) 
 8005c30:	7bfb      	ldrb	r3, [r7, #15]
 8005c32:	3b01      	subs	r3, #1
 8005c34:	2b04      	cmp	r3, #4
 8005c36:	d82b      	bhi.n	8005c90 <USBD_SetFeature+0xb8>
 8005c38:	a201      	add	r2, pc, #4	; (adr r2, 8005c40 <USBD_SetFeature+0x68>)
 8005c3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c3e:	bf00      	nop
 8005c40:	08005c55 	.word	0x08005c55
 8005c44:	08005c61 	.word	0x08005c61
 8005c48:	08005c6d 	.word	0x08005c6d
 8005c4c:	08005c79 	.word	0x08005c79
 8005c50:	08005c85 	.word	0x08005c85
    {
    case 1: // TEST_J
      dctl.b.tstctl = 1;
 8005c54:	7a3b      	ldrb	r3, [r7, #8]
 8005c56:	2201      	movs	r2, #1
 8005c58:	f362 1306 	bfi	r3, r2, #4, #3
 8005c5c:	723b      	strb	r3, [r7, #8]
      break;
 8005c5e:	e017      	b.n	8005c90 <USBD_SetFeature+0xb8>
      
    case 2: // TEST_K	
      dctl.b.tstctl = 2;
 8005c60:	7a3b      	ldrb	r3, [r7, #8]
 8005c62:	2202      	movs	r2, #2
 8005c64:	f362 1306 	bfi	r3, r2, #4, #3
 8005c68:	723b      	strb	r3, [r7, #8]
      break;
 8005c6a:	e011      	b.n	8005c90 <USBD_SetFeature+0xb8>
      
    case 3: // TEST_SE0_NAK
      dctl.b.tstctl = 3;
 8005c6c:	7a3b      	ldrb	r3, [r7, #8]
 8005c6e:	2203      	movs	r2, #3
 8005c70:	f362 1306 	bfi	r3, r2, #4, #3
 8005c74:	723b      	strb	r3, [r7, #8]
      break;
 8005c76:	e00b      	b.n	8005c90 <USBD_SetFeature+0xb8>
      
    case 4: // TEST_PACKET
      dctl.b.tstctl = 4;
 8005c78:	7a3b      	ldrb	r3, [r7, #8]
 8005c7a:	2204      	movs	r2, #4
 8005c7c:	f362 1306 	bfi	r3, r2, #4, #3
 8005c80:	723b      	strb	r3, [r7, #8]
      break;
 8005c82:	e005      	b.n	8005c90 <USBD_SetFeature+0xb8>
      
    case 5: // TEST_FORCE_ENABLE
      dctl.b.tstctl = 5;
 8005c84:	7a3b      	ldrb	r3, [r7, #8]
 8005c86:	2205      	movs	r2, #5
 8005c88:	f362 1306 	bfi	r3, r2, #4, #3
 8005c8c:	723b      	strb	r3, [r7, #8]
      break;
 8005c8e:	bf00      	nop
    }
    SET_TEST_MODE = dctl;
 8005c90:	4a06      	ldr	r2, [pc, #24]	; (8005cac <USBD_SetFeature+0xd4>)
 8005c92:	68bb      	ldr	r3, [r7, #8]
 8005c94:	6013      	str	r3, [r2, #0]
    pdev->dev.test_mode = 1;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	2201      	movs	r2, #1
 8005c9a:	f883 2116 	strb.w	r2, [r3, #278]	; 0x116
    USBD_CtlSendStatus(pdev);
 8005c9e:	6878      	ldr	r0, [r7, #4]
 8005ca0:	f7ff fc28 	bl	80054f4 <USBD_CtlSendStatus>
  }

}
 8005ca4:	bf00      	nop
 8005ca6:	3710      	adds	r7, #16
 8005ca8:	46bd      	mov	sp, r7
 8005caa:	bd80      	pop	{r7, pc}
 8005cac:	20001120 	.word	0x20001120

08005cb0 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USB_OTG_CORE_HANDLE  *pdev, 
                            USB_SETUP_REQ *req)
{
 8005cb0:	b580      	push	{r7, lr}
 8005cb2:	b082      	sub	sp, #8
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	6078      	str	r0, [r7, #4]
 8005cb8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev.device_status)
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
 8005cc0:	3b02      	subs	r3, #2
 8005cc2:	2b01      	cmp	r3, #1
 8005cc4:	d812      	bhi.n	8005cec <USBD_ClrFeature+0x3c>
  {
  case USB_OTG_ADDRESSED:
  case USB_OTG_CONFIGURED:
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP) 
 8005cc6:	683b      	ldr	r3, [r7, #0]
 8005cc8:	885b      	ldrh	r3, [r3, #2]
 8005cca:	2b01      	cmp	r3, #1
 8005ccc:	d113      	bne.n	8005cf6 <USBD_ClrFeature+0x46>
    {
      pdev->dev.DevRemoteWakeup = 0; 
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	2200      	movs	r2, #0
 8005cd2:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
      pdev->dev.class_cb->Setup (pdev, req);   
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 8005cdc:	689b      	ldr	r3, [r3, #8]
 8005cde:	6839      	ldr	r1, [r7, #0]
 8005ce0:	6878      	ldr	r0, [r7, #4]
 8005ce2:	4798      	blx	r3
      USBD_CtlSendStatus(pdev);
 8005ce4:	6878      	ldr	r0, [r7, #4]
 8005ce6:	f7ff fc05 	bl	80054f4 <USBD_CtlSendStatus>
    }
    break;
 8005cea:	e004      	b.n	8005cf6 <USBD_ClrFeature+0x46>
    
  default :
     USBD_CtlError(pdev , req);
 8005cec:	6839      	ldr	r1, [r7, #0]
 8005cee:	6878      	ldr	r0, [r7, #4]
 8005cf0:	f000 f850 	bl	8005d94 <USBD_CtlError>
    break;
 8005cf4:	e000      	b.n	8005cf8 <USBD_ClrFeature+0x48>
    {
      pdev->dev.DevRemoteWakeup = 0; 
      pdev->dev.class_cb->Setup (pdev, req);   
      USBD_CtlSendStatus(pdev);
    }
    break;
 8005cf6:	bf00      	nop
    
  default :
     USBD_CtlError(pdev , req);
    break;
  }
}
 8005cf8:	bf00      	nop
 8005cfa:	3708      	adds	r7, #8
 8005cfc:	46bd      	mov	sp, r7
 8005cfe:	bd80      	pop	{r7, pc}

08005d00 <USBD_ParseSetupRequest>:
* @retval None
*/

void USBD_ParseSetupRequest( USB_OTG_CORE_HANDLE  *pdev,
                            USB_SETUP_REQ *req)
{
 8005d00:	b480      	push	{r7}
 8005d02:	b083      	sub	sp, #12
 8005d04:	af00      	add	r7, sp, #0
 8005d06:	6078      	str	r0, [r7, #4]
 8005d08:	6039      	str	r1, [r7, #0]
  req->bmRequest     = *(uint8_t *)  (pdev->dev.setup_packet);
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	f893 25cc 	ldrb.w	r2, [r3, #1484]	; 0x5cc
 8005d10:	683b      	ldr	r3, [r7, #0]
 8005d12:	701a      	strb	r2, [r3, #0]
  req->bRequest      = *(uint8_t *)  (pdev->dev.setup_packet +  1);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	f893 25cd 	ldrb.w	r2, [r3, #1485]	; 0x5cd
 8005d1a:	683b      	ldr	r3, [r7, #0]
 8005d1c:	705a      	strb	r2, [r3, #1]
  req->wValue        = SWAPBYTE      (pdev->dev.setup_packet +  2);
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	f893 35ce 	ldrb.w	r3, [r3, #1486]	; 0x5ce
 8005d24:	b29a      	uxth	r2, r3
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	f893 35cf 	ldrb.w	r3, [r3, #1487]	; 0x5cf
 8005d2c:	b29b      	uxth	r3, r3
 8005d2e:	021b      	lsls	r3, r3, #8
 8005d30:	b29b      	uxth	r3, r3
 8005d32:	4413      	add	r3, r2
 8005d34:	b29a      	uxth	r2, r3
 8005d36:	683b      	ldr	r3, [r7, #0]
 8005d38:	805a      	strh	r2, [r3, #2]
  req->wIndex        = SWAPBYTE      (pdev->dev.setup_packet +  4);
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	f893 35d0 	ldrb.w	r3, [r3, #1488]	; 0x5d0
 8005d40:	b29a      	uxth	r2, r3
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	f893 35d1 	ldrb.w	r3, [r3, #1489]	; 0x5d1
 8005d48:	b29b      	uxth	r3, r3
 8005d4a:	021b      	lsls	r3, r3, #8
 8005d4c:	b29b      	uxth	r3, r3
 8005d4e:	4413      	add	r3, r2
 8005d50:	b29a      	uxth	r2, r3
 8005d52:	683b      	ldr	r3, [r7, #0]
 8005d54:	809a      	strh	r2, [r3, #4]
  req->wLength       = SWAPBYTE      (pdev->dev.setup_packet +  6);
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	f893 35d2 	ldrb.w	r3, [r3, #1490]	; 0x5d2
 8005d5c:	b29a      	uxth	r2, r3
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	f893 35d3 	ldrb.w	r3, [r3, #1491]	; 0x5d3
 8005d64:	b29b      	uxth	r3, r3
 8005d66:	021b      	lsls	r3, r3, #8
 8005d68:	b29b      	uxth	r3, r3
 8005d6a:	4413      	add	r3, r2
 8005d6c:	b29a      	uxth	r2, r3
 8005d6e:	683b      	ldr	r3, [r7, #0]
 8005d70:	80da      	strh	r2, [r3, #6]
  
  pdev->dev.in_ep[0].ctl_data_len = req->wLength  ;
 8005d72:	683b      	ldr	r3, [r7, #0]
 8005d74:	88db      	ldrh	r3, [r3, #6]
 8005d76:	461a      	mov	r2, r3
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
  pdev->dev.device_state = USB_OTG_EP0_SETUP;
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	2201      	movs	r2, #1
 8005d82:	f883 2111 	strb.w	r2, [r3, #273]	; 0x111
}
 8005d86:	bf00      	nop
 8005d88:	370c      	adds	r7, #12
 8005d8a:	46bd      	mov	sp, r7
 8005d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d90:	4770      	bx	lr
 8005d92:	bf00      	nop

08005d94 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError( USB_OTG_CORE_HANDLE  *pdev,
                            USB_SETUP_REQ *req)
{
 8005d94:	b580      	push	{r7, lr}
 8005d96:	b082      	sub	sp, #8
 8005d98:	af00      	add	r7, sp, #0
 8005d9a:	6078      	str	r0, [r7, #4]
 8005d9c:	6039      	str	r1, [r7, #0]
  
  DCD_EP_Stall(pdev , 0x80);
 8005d9e:	2180      	movs	r1, #128	; 0x80
 8005da0:	6878      	ldr	r0, [r7, #4]
 8005da2:	f7fd ffe5 	bl	8003d70 <DCD_EP_Stall>
  DCD_EP_Stall(pdev , 0);
 8005da6:	2100      	movs	r1, #0
 8005da8:	6878      	ldr	r0, [r7, #4]
 8005daa:	f7fd ffe1 	bl	8003d70 <DCD_EP_Stall>
  USB_OTG_EP0_OutStart(pdev);  
 8005dae:	6878      	ldr	r0, [r7, #4]
 8005db0:	f7fd fe0e 	bl	80039d0 <USB_OTG_EP0_OutStart>
}
 8005db4:	bf00      	nop
 8005db6:	3708      	adds	r7, #8
 8005db8:	46bd      	mov	sp, r7
 8005dba:	bd80      	pop	{r7, pc}

08005dbc <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8005dbc:	b580      	push	{r7, lr}
 8005dbe:	b086      	sub	sp, #24
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	60f8      	str	r0, [r7, #12]
 8005dc4:	60b9      	str	r1, [r7, #8]
 8005dc6:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0;
 8005dc8:	2300      	movs	r3, #0
 8005dca:	75fb      	strb	r3, [r7, #23]
  
  if (desc != NULL) 
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d033      	beq.n	8005e3a <USBD_GetString+0x7e>
  {
    *len =  USBD_GetLen(desc) * 2 + 2;    
 8005dd2:	68f8      	ldr	r0, [r7, #12]
 8005dd4:	f000 f836 	bl	8005e44 <USBD_GetLen>
 8005dd8:	4603      	mov	r3, r0
 8005dda:	3301      	adds	r3, #1
 8005ddc:	b29b      	uxth	r3, r3
 8005dde:	005b      	lsls	r3, r3, #1
 8005de0:	b29a      	uxth	r2, r3
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *len;
 8005de6:	7dfb      	ldrb	r3, [r7, #23]
 8005de8:	1c5a      	adds	r2, r3, #1
 8005dea:	75fa      	strb	r2, [r7, #23]
 8005dec:	461a      	mov	r2, r3
 8005dee:	68bb      	ldr	r3, [r7, #8]
 8005df0:	4413      	add	r3, r2
 8005df2:	687a      	ldr	r2, [r7, #4]
 8005df4:	8812      	ldrh	r2, [r2, #0]
 8005df6:	b2d2      	uxtb	r2, r2
 8005df8:	701a      	strb	r2, [r3, #0]
    unicode[idx++] =  USB_DESC_TYPE_STRING;
 8005dfa:	7dfb      	ldrb	r3, [r7, #23]
 8005dfc:	1c5a      	adds	r2, r3, #1
 8005dfe:	75fa      	strb	r2, [r7, #23]
 8005e00:	461a      	mov	r2, r3
 8005e02:	68bb      	ldr	r3, [r7, #8]
 8005e04:	4413      	add	r3, r2
 8005e06:	2203      	movs	r2, #3
 8005e08:	701a      	strb	r2, [r3, #0]
    
    while (*desc != NULL) 
 8005e0a:	e012      	b.n	8005e32 <USBD_GetString+0x76>
    {
      unicode[idx++] = *desc++;
 8005e0c:	7dfb      	ldrb	r3, [r7, #23]
 8005e0e:	1c5a      	adds	r2, r3, #1
 8005e10:	75fa      	strb	r2, [r7, #23]
 8005e12:	461a      	mov	r2, r3
 8005e14:	68bb      	ldr	r3, [r7, #8]
 8005e16:	441a      	add	r2, r3
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	1c59      	adds	r1, r3, #1
 8005e1c:	60f9      	str	r1, [r7, #12]
 8005e1e:	781b      	ldrb	r3, [r3, #0]
 8005e20:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0x00;
 8005e22:	7dfb      	ldrb	r3, [r7, #23]
 8005e24:	1c5a      	adds	r2, r3, #1
 8005e26:	75fa      	strb	r2, [r7, #23]
 8005e28:	461a      	mov	r2, r3
 8005e2a:	68bb      	ldr	r3, [r7, #8]
 8005e2c:	4413      	add	r3, r2
 8005e2e:	2200      	movs	r2, #0
 8005e30:	701a      	strb	r2, [r3, #0]
  {
    *len =  USBD_GetLen(desc) * 2 + 2;    
    unicode[idx++] = *len;
    unicode[idx++] =  USB_DESC_TYPE_STRING;
    
    while (*desc != NULL) 
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	781b      	ldrb	r3, [r3, #0]
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d1e8      	bne.n	8005e0c <USBD_GetString+0x50>
    {
      unicode[idx++] = *desc++;
      unicode[idx++] =  0x00;
    }
  } 
}
 8005e3a:	bf00      	nop
 8005e3c:	3718      	adds	r7, #24
 8005e3e:	46bd      	mov	sp, r7
 8005e40:	bd80      	pop	{r7, pc}
 8005e42:	bf00      	nop

08005e44 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8005e44:	b480      	push	{r7}
 8005e46:	b085      	sub	sp, #20
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	6078      	str	r0, [r7, #4]
    uint8_t  len = 0;
 8005e4c:	2300      	movs	r3, #0
 8005e4e:	73fb      	strb	r3, [r7, #15]

    while (*buf != NULL) 
 8005e50:	e005      	b.n	8005e5e <USBD_GetLen+0x1a>
    {
        len++;
 8005e52:	7bfb      	ldrb	r3, [r7, #15]
 8005e54:	3301      	adds	r3, #1
 8005e56:	73fb      	strb	r3, [r7, #15]
        buf++;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	3301      	adds	r3, #1
 8005e5c:	607b      	str	r3, [r7, #4]
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
    uint8_t  len = 0;

    while (*buf != NULL) 
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	781b      	ldrb	r3, [r3, #0]
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d1f5      	bne.n	8005e52 <USBD_GetLen+0xe>
    {
        len++;
        buf++;
    }

    return len;
 8005e66:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e68:	4618      	mov	r0, r3
 8005e6a:	3714      	adds	r7, #20
 8005e6c:	46bd      	mov	sp, r7
 8005e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e72:	4770      	bx	lr

08005e74 <USBD_USR_Init>:
  USBD_USR_DeviceResumed,
  USBD_USR_DeviceConnected,
  USBD_USR_DeviceDisconnected,    
};

void USBD_USR_Init(void) {
 8005e74:	b480      	push	{r7}
 8005e76:	af00      	add	r7, sp, #0
	TM_USB_VCP_INT_Status = TM_USB_VCP_NOT_CONNECTED;
 8005e78:	4b03      	ldr	r3, [pc, #12]	; (8005e88 <USBD_USR_Init+0x14>)
 8005e7a:	2205      	movs	r2, #5
 8005e7c:	701a      	strb	r2, [r3, #0]
}
 8005e7e:	bf00      	nop
 8005e80:	46bd      	mov	sp, r7
 8005e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e86:	4770      	bx	lr
 8005e88:	20000188 	.word	0x20000188

08005e8c <USBD_USR_DeviceReset>:

void USBD_USR_DeviceReset(uint8_t speed ) {
 8005e8c:	b480      	push	{r7}
 8005e8e:	b083      	sub	sp, #12
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	4603      	mov	r3, r0
 8005e94:	71fb      	strb	r3, [r7, #7]
	TM_USB_VCP_INT_Status = TM_USB_VCP_NOT_CONNECTED;
 8005e96:	4b04      	ldr	r3, [pc, #16]	; (8005ea8 <USBD_USR_DeviceReset+0x1c>)
 8005e98:	2205      	movs	r2, #5
 8005e9a:	701a      	strb	r2, [r3, #0]
}
 8005e9c:	bf00      	nop
 8005e9e:	370c      	adds	r7, #12
 8005ea0:	46bd      	mov	sp, r7
 8005ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea6:	4770      	bx	lr
 8005ea8:	20000188 	.word	0x20000188

08005eac <USBD_USR_DeviceConfigured>:

void USBD_USR_DeviceConfigured (void) {
 8005eac:	b480      	push	{r7}
 8005eae:	af00      	add	r7, sp, #0
	TM_USB_VCP_INT_Status = TM_USB_VCP_CONNECTED;
 8005eb0:	4b03      	ldr	r3, [pc, #12]	; (8005ec0 <USBD_USR_DeviceConfigured+0x14>)
 8005eb2:	2206      	movs	r2, #6
 8005eb4:	701a      	strb	r2, [r3, #0]
}
 8005eb6:	bf00      	nop
 8005eb8:	46bd      	mov	sp, r7
 8005eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ebe:	4770      	bx	lr
 8005ec0:	20000188 	.word	0x20000188

08005ec4 <USBD_USR_DeviceSuspended>:

void USBD_USR_DeviceSuspended(void) {
 8005ec4:	b480      	push	{r7}
 8005ec6:	af00      	add	r7, sp, #0
	TM_USB_VCP_INT_Status = TM_USB_VCP_NOT_CONNECTED;
 8005ec8:	4b03      	ldr	r3, [pc, #12]	; (8005ed8 <USBD_USR_DeviceSuspended+0x14>)
 8005eca:	2205      	movs	r2, #5
 8005ecc:	701a      	strb	r2, [r3, #0]
}
 8005ece:	bf00      	nop
 8005ed0:	46bd      	mov	sp, r7
 8005ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed6:	4770      	bx	lr
 8005ed8:	20000188 	.word	0x20000188

08005edc <USBD_USR_DeviceResumed>:

void USBD_USR_DeviceResumed(void) {
 8005edc:	b480      	push	{r7}
 8005ede:	af00      	add	r7, sp, #0
	TM_USB_VCP_INT_Status = TM_USB_VCP_NOT_CONNECTED;
 8005ee0:	4b03      	ldr	r3, [pc, #12]	; (8005ef0 <USBD_USR_DeviceResumed+0x14>)
 8005ee2:	2205      	movs	r2, #5
 8005ee4:	701a      	strb	r2, [r3, #0]
}
 8005ee6:	bf00      	nop
 8005ee8:	46bd      	mov	sp, r7
 8005eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eee:	4770      	bx	lr
 8005ef0:	20000188 	.word	0x20000188

08005ef4 <USBD_USR_DeviceConnected>:

void USBD_USR_DeviceConnected (void) {
 8005ef4:	b480      	push	{r7}
 8005ef6:	af00      	add	r7, sp, #0
	TM_USB_VCP_INT_Status = TM_USB_VCP_NOT_CONNECTED;
 8005ef8:	4b03      	ldr	r3, [pc, #12]	; (8005f08 <USBD_USR_DeviceConnected+0x14>)
 8005efa:	2205      	movs	r2, #5
 8005efc:	701a      	strb	r2, [r3, #0]
}
 8005efe:	bf00      	nop
 8005f00:	46bd      	mov	sp, r7
 8005f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f06:	4770      	bx	lr
 8005f08:	20000188 	.word	0x20000188

08005f0c <USBD_USR_DeviceDisconnected>:

void USBD_USR_DeviceDisconnected (void) {
 8005f0c:	b480      	push	{r7}
 8005f0e:	af00      	add	r7, sp, #0
	TM_USB_VCP_INT_Status = TM_USB_VCP_NOT_CONNECTED;
 8005f10:	4b03      	ldr	r3, [pc, #12]	; (8005f20 <USBD_USR_DeviceDisconnected+0x14>)
 8005f12:	2205      	movs	r2, #5
 8005f14:	701a      	strb	r2, [r3, #0]
}
 8005f16:	bf00      	nop
 8005f18:	46bd      	mov	sp, r7
 8005f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f1e:	4770      	bx	lr
 8005f20:	20000188 	.word	0x20000188
 8005f24:	00000000 	.word	0x00000000

08005f28 <main>:
**
**  Abstract: main program
**
**===========================================================================
*/
int main(void) {
 8005f28:	b580      	push	{r7, lr}
 8005f2a:	b08e      	sub	sp, #56	; 0x38
 8005f2c:	af00      	add	r7, sp, #0
    uint8_t c;
    /* System Init */
    SystemInit();
 8005f2e:	f000 f933 	bl	8006198 <SystemInit>
    TM_USB_VCP_Init();
 8005f32:	f7fc fb21 	bl	8002578 <TM_USB_VCP_Init>
    RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8005f36:	2101      	movs	r1, #1
 8005f38:	2001      	movs	r0, #1
 8005f3a:	f7fb fb59 	bl	80015f0 <RCC_AHB1PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1, ENABLE);
 8005f3e:	2101      	movs	r1, #1
 8005f40:	f44f 7080 	mov.w	r0, #256	; 0x100
 8005f44:	f7fb fbb4 	bl	80016b0 <RCC_APB2PeriphClockCmd>
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_DAC, ENABLE);
 8005f48:	2101      	movs	r1, #1
 8005f4a:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 8005f4e:	f7fb fb8f 	bl	8001670 <RCC_APB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_DMA1 | RCC_AHB1Periph_DMA2, ENABLE);
 8005f52:	2101      	movs	r1, #1
 8005f54:	f44f 00c0 	mov.w	r0, #6291456	; 0x600000
 8005f58:	f7fb fb4a 	bl	80015f0 <RCC_AHB1PeriphClockCmd>
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM6, ENABLE);
 8005f5c:	2101      	movs	r1, #1
 8005f5e:	2010      	movs	r0, #16
 8005f60:	f7fb fb86 	bl	8001670 <RCC_APB1PeriphClockCmd>


	GPIO_InitTypeDef      GPIO_InitStructure;
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;
 8005f64:	2301      	movs	r3, #1
 8005f66:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AN;
 8005f68:	2303      	movs	r3, #3
 8005f6a:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL ;
 8005f6e:	2300      	movs	r3, #0
 8005f70:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8005f74:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005f78:	4619      	mov	r1, r3
 8005f7a:	4833      	ldr	r0, [pc, #204]	; (8006048 <main+0x120>)
 8005f7c:	f7fb f9b6 	bl	80012ec <GPIO_Init>

	NVIC_InitTypeDef NVIC_InitStruct;

	NVIC_InitStruct.NVIC_IRQChannel = ADC_IRQn;
 8005f80:	2312      	movs	r3, #18
 8005f82:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	NVIC_InitStruct.NVIC_IRQChannelCmd = ENABLE;
 8005f86:	2301      	movs	r3, #1
 8005f88:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	NVIC_InitStruct.NVIC_IRQChannelPreemptionPriority = 1;
 8005f8c:	2301      	movs	r3, #1
 8005f8e:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	NVIC_InitStruct.NVIC_IRQChannelSubPriority = 0;
 8005f92:	2300      	movs	r3, #0
 8005f94:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	NVIC_Init(&NVIC_InitStruct);
 8005f98:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005f9c:	4618      	mov	r0, r3
 8005f9e:	f7fa fd99 	bl	8000ad4 <NVIC_Init>

	ADC_ITConfig(ADC1, ADC_IT_EOC, ENABLE);
 8005fa2:	2201      	movs	r2, #1
 8005fa4:	f240 2105 	movw	r1, #517	; 0x205
 8005fa8:	4828      	ldr	r0, [pc, #160]	; (800604c <main+0x124>)
 8005faa:	f7fa ff77 	bl	8000e9c <ADC_ITConfig>

	ADC_InitTypeDef       ADC_InitStructure;
	ADC_InitStructure.ADC_Resolution = ADC_Resolution_12b;
 8005fae:	2300      	movs	r3, #0
 8005fb0:	613b      	str	r3, [r7, #16]
	ADC_InitStructure.ADC_ScanConvMode = DISABLE;
 8005fb2:	2300      	movs	r3, #0
 8005fb4:	753b      	strb	r3, [r7, #20]
	ADC_InitStructure.ADC_ContinuousConvMode = ENABLE;
 8005fb6:	2301      	movs	r3, #1
 8005fb8:	757b      	strb	r3, [r7, #21]
	ADC_InitStructure.ADC_ExternalTrigConv = DISABLE;
 8005fba:	2300      	movs	r3, #0
 8005fbc:	61fb      	str	r3, [r7, #28]
	ADC_InitStructure.ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None;
 8005fbe:	2300      	movs	r3, #0
 8005fc0:	61bb      	str	r3, [r7, #24]
	ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
 8005fc2:	2300      	movs	r3, #0
 8005fc4:	623b      	str	r3, [r7, #32]
	ADC_InitStructure.ADC_NbrOfConversion = 1;
 8005fc6:	2301      	movs	r3, #1
 8005fc8:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	ADC_Init(ADC1, &ADC_InitStructure);
 8005fcc:	f107 0310 	add.w	r3, r7, #16
 8005fd0:	4619      	mov	r1, r3
 8005fd2:	481e      	ldr	r0, [pc, #120]	; (800604c <main+0x124>)
 8005fd4:	f7fa fde0 	bl	8000b98 <ADC_Init>

	ADC_CommonInitTypeDef ADC_CommonInitStructure;
	ADC_CommonInitStructure.ADC_Mode = ADC_Mode_Independent;
 8005fd8:	2300      	movs	r3, #0
 8005fda:	603b      	str	r3, [r7, #0]
	ADC_CommonInitStructure.ADC_Prescaler = ADC_Prescaler_Div6;
 8005fdc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005fe0:	607b      	str	r3, [r7, #4]
	ADC_CommonInitStructure.ADC_DMAAccessMode = ADC_DMAAccessMode_Disabled;
 8005fe2:	2300      	movs	r3, #0
 8005fe4:	60bb      	str	r3, [r7, #8]
	ADC_CommonInitStructure.ADC_TwoSamplingDelay = ADC_TwoSamplingDelay_5Cycles;
 8005fe6:	2300      	movs	r3, #0
 8005fe8:	60fb      	str	r3, [r7, #12]
	ADC_CommonInit(&ADC_CommonInitStructure);
 8005fea:	463b      	mov	r3, r7
 8005fec:	4618      	mov	r0, r3
 8005fee:	f7fa fe29 	bl	8000c44 <ADC_CommonInit>
	ADC_RegularChannelConfig(ADC1, ADC_Channel_0, 1, ADC_SampleTime_144Cycles);
 8005ff2:	2306      	movs	r3, #6
 8005ff4:	2201      	movs	r2, #1
 8005ff6:	2100      	movs	r1, #0
 8005ff8:	4814      	ldr	r0, [pc, #80]	; (800604c <main+0x124>)
 8005ffa:	f7fa fe67 	bl	8000ccc <ADC_RegularChannelConfig>


    while (1){
	/* USB configured OK, drivers OK */

		if (TM_USB_VCP_Getc(&c) == TM_USB_VCP_DATA_OK)
 8005ffe:	f107 0337 	add.w	r3, r7, #55	; 0x37
 8006002:	4618      	mov	r0, r3
 8006004:	f7fc fae4 	bl	80025d0 <TM_USB_VCP_Getc>
 8006008:	4603      	mov	r3, r0
 800600a:	2b03      	cmp	r3, #3
 800600c:	d1f7      	bne.n	8005ffe <main+0xd6>
		{
			//DMA_Cmd(DMA2_Stream0, ENABLE);
			//ADC_DMARequestAfterLastTransferCmd(ADC1, ENABLE);
			//ADC_DMACmd(ADC1, ENABLE);
			ADC_Cmd (ADC1, ENABLE);
 800600e:	2101      	movs	r1, #1
 8006010:	480e      	ldr	r0, [pc, #56]	; (800604c <main+0x124>)
 8006012:	f7fa fe3f 	bl	8000c94 <ADC_Cmd>
			/* Output predefined triangle signal with frequency of 5kHz */
			counter = 0;
 8006016:	4b0e      	ldr	r3, [pc, #56]	; (8006050 <main+0x128>)
 8006018:	2200      	movs	r2, #0
 800601a:	701a      	strb	r2, [r3, #0]
			TM_DAC_SIGNAL_Init(TM_DAC1, TIM4);
 800601c:	490d      	ldr	r1, [pc, #52]	; (8006054 <main+0x12c>)
 800601e:	2000      	movs	r0, #0
 8006020:	f7fb fc28 	bl	8001874 <TM_DAC_SIGNAL_Init>
			TM_DAC_SIGNAL_SetSignal(TM_DAC1, TM_DAC_SIGNAL_Signal_Sinus, 192000);
 8006024:	ed9f 0b06 	vldr	d0, [pc, #24]	; 8006040 <main+0x118>
 8006028:	2100      	movs	r1, #0
 800602a:	2000      	movs	r0, #0
 800602c:	f7fb fc74 	bl	8001918 <TM_DAC_SIGNAL_SetSignal>
			TM_DMA_EnableInterrupts(DAC_SIGNAL_DMA_DAC1_STREAM);
 8006030:	4809      	ldr	r0, [pc, #36]	; (8006058 <main+0x130>)
 8006032:	f7fb fe99 	bl	8001d68 <TM_DMA_EnableInterrupts>
			ADC_SoftwareStartConv(ADC1);
 8006036:	4805      	ldr	r0, [pc, #20]	; (800604c <main+0x124>)
 8006038:	f7fa ff12 	bl	8000e60 <ADC_SoftwareStartConv>
				i++;
			}
		}*/


}
 800603c:	e7df      	b.n	8005ffe <main+0xd6>
 800603e:	bf00      	nop
 8006040:	00000000 	.word	0x00000000
 8006044:	41077000 	.word	0x41077000
 8006048:	40020000 	.word	0x40020000
 800604c:	40012000 	.word	0x40012000
 8006050:	20000209 	.word	0x20000209
 8006054:	40000800 	.word	0x40000800
 8006058:	40026088 	.word	0x40026088

0800605c <ADC_IRQHandler>:
}

void ADC_IRQHandler(void){
 800605c:	b580      	push	{r7, lr}
 800605e:	af00      	add	r7, sp, #0
	ADC_ClearITPendingBit(ADC1, ADC_IT_EOC);
 8006060:	f240 2105 	movw	r1, #517	; 0x205
 8006064:	4810      	ldr	r0, [pc, #64]	; (80060a8 <ADC_IRQHandler+0x4c>)
 8006066:	f7fa ff43 	bl	8000ef0 <ADC_ClearITPendingBit>
			TM_USB_VCP_Puts("\n");
			ADC_Cmd (ADC1, DISABLE);
			//start = 0;
		}
	else {
		ADC_Value = ADC_GetConversionValue(ADC1);
 800606a:	480f      	ldr	r0, [pc, #60]	; (80060a8 <ADC_IRQHandler+0x4c>)
 800606c:	f7fa ff08 	bl	8000e80 <ADC_GetConversionValue>
 8006070:	4603      	mov	r3, r0
 8006072:	461a      	mov	r2, r3
 8006074:	4b0d      	ldr	r3, [pc, #52]	; (80060ac <ADC_IRQHandler+0x50>)
 8006076:	801a      	strh	r2, [r3, #0]
		bytes[0] = ADC_Value >> 8;     // high byte
 8006078:	4b0c      	ldr	r3, [pc, #48]	; (80060ac <ADC_IRQHandler+0x50>)
 800607a:	881b      	ldrh	r3, [r3, #0]
 800607c:	0a1b      	lsrs	r3, r3, #8
 800607e:	b29b      	uxth	r3, r3
 8006080:	b2da      	uxtb	r2, r3
 8006082:	4b0b      	ldr	r3, [pc, #44]	; (80060b0 <ADC_IRQHandler+0x54>)
 8006084:	701a      	strb	r2, [r3, #0]
		bytes[1] = ADC_Value & 0x00FF; // low byte
 8006086:	4b09      	ldr	r3, [pc, #36]	; (80060ac <ADC_IRQHandler+0x50>)
 8006088:	881b      	ldrh	r3, [r3, #0]
 800608a:	b2da      	uxtb	r2, r3
 800608c:	4b08      	ldr	r3, [pc, #32]	; (80060b0 <ADC_IRQHandler+0x54>)
 800608e:	705a      	strb	r2, [r3, #1]
		TM_USB_VCP_Send(bytes,2);
 8006090:	2102      	movs	r1, #2
 8006092:	4807      	ldr	r0, [pc, #28]	; (80060b0 <ADC_IRQHandler+0x54>)
 8006094:	f7fc fad2 	bl	800263c <TM_USB_VCP_Send>
		i++;
 8006098:	4b06      	ldr	r3, [pc, #24]	; (80060b4 <ADC_IRQHandler+0x58>)
 800609a:	781b      	ldrb	r3, [r3, #0]
 800609c:	3301      	adds	r3, #1
 800609e:	b2da      	uxtb	r2, r3
 80060a0:	4b04      	ldr	r3, [pc, #16]	; (80060b4 <ADC_IRQHandler+0x58>)
 80060a2:	701a      	strb	r2, [r3, #0]
	}
}
 80060a4:	bf00      	nop
 80060a6:	bd80      	pop	{r7, pc}
 80060a8:	40012000 	.word	0x40012000
 80060ac:	20001224 	.word	0x20001224
 80060b0:	20001228 	.word	0x20001228
 80060b4:	20001226 	.word	0x20001226

080060b8 <TM_DMA_TransferCompleteHandler>:


	}

}*/
void TM_DMA_TransferCompleteHandler(DMA_Stream_TypeDef* DMA_Stream){
 80060b8:	b580      	push	{r7, lr}
 80060ba:	b082      	sub	sp, #8
 80060bc:	af00      	add	r7, sp, #0
 80060be:	6078      	str	r0, [r7, #4]
	counter++;
 80060c0:	4b07      	ldr	r3, [pc, #28]	; (80060e0 <TM_DMA_TransferCompleteHandler+0x28>)
 80060c2:	781b      	ldrb	r3, [r3, #0]
 80060c4:	3301      	adds	r3, #1
 80060c6:	b2da      	uxtb	r2, r3
 80060c8:	4b05      	ldr	r3, [pc, #20]	; (80060e0 <TM_DMA_TransferCompleteHandler+0x28>)
 80060ca:	701a      	strb	r2, [r3, #0]
	if (counter>20){
 80060cc:	4b04      	ldr	r3, [pc, #16]	; (80060e0 <TM_DMA_TransferCompleteHandler+0x28>)
 80060ce:	781b      	ldrb	r3, [r3, #0]
 80060d0:	2b14      	cmp	r3, #20
 80060d2:	d901      	bls.n	80060d8 <TM_DMA_TransferCompleteHandler+0x20>
		DAC_DeInit();
 80060d4:	f7fa ff22 	bl	8000f1c <DAC_DeInit>
	}
}
 80060d8:	bf00      	nop
 80060da:	3708      	adds	r7, #8
 80060dc:	46bd      	mov	sp, r7
 80060de:	bd80      	pop	{r7, pc}
 80060e0:	20000209 	.word	0x20000209

080060e4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80060e4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800611c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80060e8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80060ea:	e003      	b.n	80060f4 <LoopCopyDataInit>

080060ec <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80060ec:	4b0c      	ldr	r3, [pc, #48]	; (8006120 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80060ee:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80060f0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80060f2:	3104      	adds	r1, #4

080060f4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80060f4:	480b      	ldr	r0, [pc, #44]	; (8006124 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80060f6:	4b0c      	ldr	r3, [pc, #48]	; (8006128 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80060f8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80060fa:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80060fc:	d3f6      	bcc.n	80060ec <CopyDataInit>
  ldr  r2, =_sbss
 80060fe:	4a0b      	ldr	r2, [pc, #44]	; (800612c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8006100:	e002      	b.n	8006108 <LoopFillZerobss>

08006102 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8006102:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8006104:	f842 3b04 	str.w	r3, [r2], #4

08006108 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8006108:	4b09      	ldr	r3, [pc, #36]	; (8006130 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800610a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800610c:	d3f9      	bcc.n	8006102 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800610e:	f000 f843 	bl	8006198 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006112:	f000 f8f3 	bl	80062fc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8006116:	f7ff ff07 	bl	8005f28 <main>
  bx  lr    
 800611a:	4770      	bx	lr

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800611c:	20020000 	.word	0x20020000
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
  b  LoopCopyDataInit

CopyDataInit:
  ldr  r3, =_sidata
 8006120:	08018fe0 	.word	0x08018fe0
  ldr  r3, [r3, r1]
  str  r3, [r0, r1]
  adds  r1, r1, #4
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8006124:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8006128:	200001a8 	.word	0x200001a8
  adds  r2, r0, r1
  cmp  r2, r3
  bcc  CopyDataInit
  ldr  r2, =_sbss
 800612c:	200001a8 	.word	0x200001a8
FillZerobss:
  movs  r3, #0
  str  r3, [r2], #4
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8006130:	2000122c 	.word	0x2000122c

08006134 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006134:	e7fe      	b.n	8006134 <CAN1_RX0_IRQHandler>
	...

08006138 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8006138:	b480      	push	{r7}
 800613a:	af00      	add	r7, sp, #0
}
 800613c:	bf00      	nop
 800613e:	46bd      	mov	sp, r7
 8006140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006144:	4770      	bx	lr
 8006146:	bf00      	nop

08006148 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8006148:	b480      	push	{r7}
 800614a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
  }
 800614c:	e7fe      	b.n	800614c <HardFault_Handler+0x4>
 800614e:	bf00      	nop

08006150 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8006150:	b480      	push	{r7}
 8006152:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
  {
  }
 8006154:	e7fe      	b.n	8006154 <MemManage_Handler+0x4>
 8006156:	bf00      	nop

08006158 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8006158:	b480      	push	{r7}
 800615a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
  {
  }
 800615c:	e7fe      	b.n	800615c <BusFault_Handler+0x4>
 800615e:	bf00      	nop

08006160 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8006160:	b480      	push	{r7}
 8006162:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
  {
  }
 8006164:	e7fe      	b.n	8006164 <UsageFault_Handler+0x4>
 8006166:	bf00      	nop

08006168 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8006168:	b480      	push	{r7}
 800616a:	af00      	add	r7, sp, #0
}
 800616c:	bf00      	nop
 800616e:	46bd      	mov	sp, r7
 8006170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006174:	4770      	bx	lr
 8006176:	bf00      	nop

08006178 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8006178:	b480      	push	{r7}
 800617a:	af00      	add	r7, sp, #0
}
 800617c:	bf00      	nop
 800617e:	46bd      	mov	sp, r7
 8006180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006184:	4770      	bx	lr
 8006186:	bf00      	nop

08006188 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8006188:	b480      	push	{r7}
 800618a:	af00      	add	r7, sp, #0
}
 800618c:	bf00      	nop
 800618e:	46bd      	mov	sp, r7
 8006190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006194:	4770      	bx	lr
 8006196:	bf00      	nop

08006198 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8006198:	b580      	push	{r7, lr}
 800619a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800619c:	4a16      	ldr	r2, [pc, #88]	; (80061f8 <SystemInit+0x60>)
 800619e:	4b16      	ldr	r3, [pc, #88]	; (80061f8 <SystemInit+0x60>)
 80061a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80061a4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80061a8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80061ac:	4a13      	ldr	r2, [pc, #76]	; (80061fc <SystemInit+0x64>)
 80061ae:	4b13      	ldr	r3, [pc, #76]	; (80061fc <SystemInit+0x64>)
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	f043 0301 	orr.w	r3, r3, #1
 80061b6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80061b8:	4b10      	ldr	r3, [pc, #64]	; (80061fc <SystemInit+0x64>)
 80061ba:	2200      	movs	r2, #0
 80061bc:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80061be:	4a0f      	ldr	r2, [pc, #60]	; (80061fc <SystemInit+0x64>)
 80061c0:	4b0e      	ldr	r3, [pc, #56]	; (80061fc <SystemInit+0x64>)
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80061c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80061cc:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80061ce:	4b0b      	ldr	r3, [pc, #44]	; (80061fc <SystemInit+0x64>)
 80061d0:	4a0b      	ldr	r2, [pc, #44]	; (8006200 <SystemInit+0x68>)
 80061d2:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80061d4:	4a09      	ldr	r2, [pc, #36]	; (80061fc <SystemInit+0x64>)
 80061d6:	4b09      	ldr	r3, [pc, #36]	; (80061fc <SystemInit+0x64>)
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80061de:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80061e0:	4b06      	ldr	r3, [pc, #24]	; (80061fc <SystemInit+0x64>)
 80061e2:	2200      	movs	r2, #0
 80061e4:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 80061e6:	f000 f80d 	bl	8006204 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80061ea:	4b03      	ldr	r3, [pc, #12]	; (80061f8 <SystemInit+0x60>)
 80061ec:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80061f0:	609a      	str	r2, [r3, #8]
#endif
}
 80061f2:	bf00      	nop
 80061f4:	bd80      	pop	{r7, pc}
 80061f6:	bf00      	nop
 80061f8:	e000ed00 	.word	0xe000ed00
 80061fc:	40023800 	.word	0x40023800
 8006200:	24003010 	.word	0x24003010

08006204 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8006204:	b480      	push	{r7}
 8006206:	b083      	sub	sp, #12
 8006208:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 800620a:	2300      	movs	r3, #0
 800620c:	607b      	str	r3, [r7, #4]
 800620e:	2300      	movs	r3, #0
 8006210:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8006212:	4a36      	ldr	r2, [pc, #216]	; (80062ec <SetSysClock+0xe8>)
 8006214:	4b35      	ldr	r3, [pc, #212]	; (80062ec <SetSysClock+0xe8>)
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800621c:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 800621e:	4b33      	ldr	r3, [pc, #204]	; (80062ec <SetSysClock+0xe8>)
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006226:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	3301      	adds	r3, #1
 800622c:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 800622e:	683b      	ldr	r3, [r7, #0]
 8006230:	2b00      	cmp	r3, #0
 8006232:	d103      	bne.n	800623c <SetSysClock+0x38>
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800623a:	d1f0      	bne.n	800621e <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 800623c:	4b2b      	ldr	r3, [pc, #172]	; (80062ec <SetSysClock+0xe8>)
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006244:	2b00      	cmp	r3, #0
 8006246:	d002      	beq.n	800624e <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8006248:	2301      	movs	r3, #1
 800624a:	603b      	str	r3, [r7, #0]
 800624c:	e001      	b.n	8006252 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 800624e:	2300      	movs	r3, #0
 8006250:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8006252:	683b      	ldr	r3, [r7, #0]
 8006254:	2b01      	cmp	r3, #1
 8006256:	d142      	bne.n	80062de <SetSysClock+0xda>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8006258:	4a24      	ldr	r2, [pc, #144]	; (80062ec <SetSysClock+0xe8>)
 800625a:	4b24      	ldr	r3, [pc, #144]	; (80062ec <SetSysClock+0xe8>)
 800625c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800625e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006262:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 8006264:	4a22      	ldr	r2, [pc, #136]	; (80062f0 <SetSysClock+0xec>)
 8006266:	4b22      	ldr	r3, [pc, #136]	; (80062f0 <SetSysClock+0xec>)
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800626e:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8006270:	4a1e      	ldr	r2, [pc, #120]	; (80062ec <SetSysClock+0xe8>)
 8006272:	4b1e      	ldr	r3, [pc, #120]	; (80062ec <SetSysClock+0xe8>)
 8006274:	689b      	ldr	r3, [r3, #8]
 8006276:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8006278:	4a1c      	ldr	r2, [pc, #112]	; (80062ec <SetSysClock+0xe8>)
 800627a:	4b1c      	ldr	r3, [pc, #112]	; (80062ec <SetSysClock+0xe8>)
 800627c:	689b      	ldr	r3, [r3, #8]
 800627e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006282:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8006284:	4a19      	ldr	r2, [pc, #100]	; (80062ec <SetSysClock+0xe8>)
 8006286:	4b19      	ldr	r3, [pc, #100]	; (80062ec <SetSysClock+0xe8>)
 8006288:	689b      	ldr	r3, [r3, #8]
 800628a:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 800628e:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8006290:	4b16      	ldr	r3, [pc, #88]	; (80062ec <SetSysClock+0xe8>)
 8006292:	4a18      	ldr	r2, [pc, #96]	; (80062f4 <SetSysClock+0xf0>)
 8006294:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8006296:	4a15      	ldr	r2, [pc, #84]	; (80062ec <SetSysClock+0xe8>)
 8006298:	4b14      	ldr	r3, [pc, #80]	; (80062ec <SetSysClock+0xe8>)
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80062a0:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80062a2:	bf00      	nop
 80062a4:	4b11      	ldr	r3, [pc, #68]	; (80062ec <SetSysClock+0xe8>)
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d0f9      	beq.n	80062a4 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 80062b0:	4b11      	ldr	r3, [pc, #68]	; (80062f8 <SetSysClock+0xf4>)
 80062b2:	f240 6205 	movw	r2, #1541	; 0x605
 80062b6:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80062b8:	4a0c      	ldr	r2, [pc, #48]	; (80062ec <SetSysClock+0xe8>)
 80062ba:	4b0c      	ldr	r3, [pc, #48]	; (80062ec <SetSysClock+0xe8>)
 80062bc:	689b      	ldr	r3, [r3, #8]
 80062be:	f023 0303 	bic.w	r3, r3, #3
 80062c2:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 80062c4:	4a09      	ldr	r2, [pc, #36]	; (80062ec <SetSysClock+0xe8>)
 80062c6:	4b09      	ldr	r3, [pc, #36]	; (80062ec <SetSysClock+0xe8>)
 80062c8:	689b      	ldr	r3, [r3, #8]
 80062ca:	f043 0302 	orr.w	r3, r3, #2
 80062ce:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 80062d0:	bf00      	nop
 80062d2:	4b06      	ldr	r3, [pc, #24]	; (80062ec <SetSysClock+0xe8>)
 80062d4:	689b      	ldr	r3, [r3, #8]
 80062d6:	f003 030c 	and.w	r3, r3, #12
 80062da:	2b08      	cmp	r3, #8
 80062dc:	d1f9      	bne.n	80062d2 <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 80062de:	bf00      	nop
 80062e0:	370c      	adds	r7, #12
 80062e2:	46bd      	mov	sp, r7
 80062e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e8:	4770      	bx	lr
 80062ea:	bf00      	nop
 80062ec:	40023800 	.word	0x40023800
 80062f0:	40007000 	.word	0x40007000
 80062f4:	07405408 	.word	0x07405408
 80062f8:	40023c00 	.word	0x40023c00

080062fc <__libc_init_array>:
 80062fc:	b570      	push	{r4, r5, r6, lr}
 80062fe:	4b0e      	ldr	r3, [pc, #56]	; (8006338 <__libc_init_array+0x3c>)
 8006300:	4c0e      	ldr	r4, [pc, #56]	; (800633c <__libc_init_array+0x40>)
 8006302:	1ae4      	subs	r4, r4, r3
 8006304:	10a4      	asrs	r4, r4, #2
 8006306:	2500      	movs	r5, #0
 8006308:	461e      	mov	r6, r3
 800630a:	42a5      	cmp	r5, r4
 800630c:	d004      	beq.n	8006318 <__libc_init_array+0x1c>
 800630e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006312:	4798      	blx	r3
 8006314:	3501      	adds	r5, #1
 8006316:	e7f8      	b.n	800630a <__libc_init_array+0xe>
 8006318:	f000 f816 	bl	8006348 <_init>
 800631c:	4c08      	ldr	r4, [pc, #32]	; (8006340 <__libc_init_array+0x44>)
 800631e:	4b09      	ldr	r3, [pc, #36]	; (8006344 <__libc_init_array+0x48>)
 8006320:	1ae4      	subs	r4, r4, r3
 8006322:	10a4      	asrs	r4, r4, #2
 8006324:	2500      	movs	r5, #0
 8006326:	461e      	mov	r6, r3
 8006328:	42a5      	cmp	r5, r4
 800632a:	d004      	beq.n	8006336 <__libc_init_array+0x3a>
 800632c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006330:	4798      	blx	r3
 8006332:	3501      	adds	r5, #1
 8006334:	e7f8      	b.n	8006328 <__libc_init_array+0x2c>
 8006336:	bd70      	pop	{r4, r5, r6, pc}
 8006338:	08018fd8 	.word	0x08018fd8
 800633c:	08018fd8 	.word	0x08018fd8
 8006340:	08018fdc 	.word	0x08018fdc
 8006344:	08018fd8 	.word	0x08018fd8

08006348 <_init>:
 8006348:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800634a:	bf00      	nop
 800634c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800634e:	bc08      	pop	{r3}
 8006350:	469e      	mov	lr, r3
 8006352:	4770      	bx	lr

08006354 <_fini>:
 8006354:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006356:	bf00      	nop
 8006358:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800635a:	bc08      	pop	{r3}
 800635c:	469e      	mov	lr, r3
 800635e:	4770      	bx	lr
