# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1003 \
    name qk_0_val9 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_0_val9 \
    op interface \
    ports { qk_0_val9 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1004 \
    name qk_1_val17 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_1_val17 \
    op interface \
    ports { qk_1_val17 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1005 \
    name qk_2_val25 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_2_val25 \
    op interface \
    ports { qk_2_val25 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1006 \
    name qk_3_val33 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_3_val33 \
    op interface \
    ports { qk_3_val33 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1007 \
    name qk_4_val41 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_4_val41 \
    op interface \
    ports { qk_4_val41 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1008 \
    name qk_5_val49 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_5_val49 \
    op interface \
    ports { qk_5_val49 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1009 \
    name qk_6_val57 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_6_val57 \
    op interface \
    ports { qk_6_val57 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1010 \
    name qk_7_val65 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_7_val65 \
    op interface \
    ports { qk_7_val65 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1011 \
    name qk_8_val74 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_8_val74 \
    op interface \
    ports { qk_8_val74 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1012 \
    name qk_9_val82 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_9_val82 \
    op interface \
    ports { qk_9_val82 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1013 \
    name qk_10_val90 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_10_val90 \
    op interface \
    ports { qk_10_val90 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1014 \
    name qk_11_val98 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_11_val98 \
    op interface \
    ports { qk_11_val98 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1015 \
    name qk_12_val106 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_12_val106 \
    op interface \
    ports { qk_12_val106 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1016 \
    name qk_13_val114 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_13_val114 \
    op interface \
    ports { qk_13_val114 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1017 \
    name qk_14_val122 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_14_val122 \
    op interface \
    ports { qk_14_val122 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1018 \
    name qk_15_val130 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_15_val130 \
    op interface \
    ports { qk_15_val130 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1019 \
    name qk_16_val138 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_16_val138 \
    op interface \
    ports { qk_16_val138 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1020 \
    name qk_17_val147 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_17_val147 \
    op interface \
    ports { qk_17_val147 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1021 \
    name qk_18_val155 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_18_val155 \
    op interface \
    ports { qk_18_val155 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1022 \
    name qk_19_val163 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_19_val163 \
    op interface \
    ports { qk_19_val163 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1023 \
    name qk_20_val171 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_20_val171 \
    op interface \
    ports { qk_20_val171 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1024 \
    name qk_21_val179 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_21_val179 \
    op interface \
    ports { qk_21_val179 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1025 \
    name qk_22_val187 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_22_val187 \
    op interface \
    ports { qk_22_val187 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1026 \
    name qk_23_val195 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_23_val195 \
    op interface \
    ports { qk_23_val195 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1027 \
    name qk_24_val203 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_24_val203 \
    op interface \
    ports { qk_24_val203 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1028 \
    name qk_25_val211 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_25_val211 \
    op interface \
    ports { qk_25_val211 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1029 \
    name qk_26_val220 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_26_val220 \
    op interface \
    ports { qk_26_val220 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1030 \
    name qk_27_val228 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_27_val228 \
    op interface \
    ports { qk_27_val228 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1031 \
    name qk_28_val236 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_28_val236 \
    op interface \
    ports { qk_28_val236 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1032 \
    name qk_29_val244 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_29_val244 \
    op interface \
    ports { qk_29_val244 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1033 \
    name qk_30_val252 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_30_val252 \
    op interface \
    ports { qk_30_val252 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1034 \
    name qk_31_val260 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_31_val260 \
    op interface \
    ports { qk_31_val260 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1035 \
    name value_0_val264 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_0_val264 \
    op interface \
    ports { value_0_val264 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1036 \
    name value_1_val268 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_1_val268 \
    op interface \
    ports { value_1_val268 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1037 \
    name value_2_val272 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_2_val272 \
    op interface \
    ports { value_2_val272 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1038 \
    name value_3_val276 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_3_val276 \
    op interface \
    ports { value_3_val276 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1039 \
    name value_4_val280 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_4_val280 \
    op interface \
    ports { value_4_val280 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1040 \
    name value_5_val284 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_5_val284 \
    op interface \
    ports { value_5_val284 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1041 \
    name value_6_val288 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_6_val288 \
    op interface \
    ports { value_6_val288 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1042 \
    name value_7_val292 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_7_val292 \
    op interface \
    ports { value_7_val292 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1043 \
    name value_8_val296 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_8_val296 \
    op interface \
    ports { value_8_val296 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1044 \
    name value_9_val300 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_9_val300 \
    op interface \
    ports { value_9_val300 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1045 \
    name value_10_val304 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_10_val304 \
    op interface \
    ports { value_10_val304 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1046 \
    name value_11_val308 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_11_val308 \
    op interface \
    ports { value_11_val308 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1047 \
    name value_12_val312 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_12_val312 \
    op interface \
    ports { value_12_val312 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1048 \
    name value_13_val316 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_13_val316 \
    op interface \
    ports { value_13_val316 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1049 \
    name value_14_val320 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_14_val320 \
    op interface \
    ports { value_14_val320 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1050 \
    name value_15_val324 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_15_val324 \
    op interface \
    ports { value_15_val324 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1051 \
    name value_16_val328 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_16_val328 \
    op interface \
    ports { value_16_val328 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1052 \
    name value_17_val332 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_17_val332 \
    op interface \
    ports { value_17_val332 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1053 \
    name value_18_val336 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_18_val336 \
    op interface \
    ports { value_18_val336 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1054 \
    name value_19_val340 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_19_val340 \
    op interface \
    ports { value_19_val340 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1055 \
    name value_20_val344 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_20_val344 \
    op interface \
    ports { value_20_val344 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1056 \
    name value_21_val348 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_21_val348 \
    op interface \
    ports { value_21_val348 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1057 \
    name value_22_val352 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_22_val352 \
    op interface \
    ports { value_22_val352 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1058 \
    name value_23_val356 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_23_val356 \
    op interface \
    ports { value_23_val356 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1059 \
    name value_24_val360 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_24_val360 \
    op interface \
    ports { value_24_val360 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1060 \
    name value_25_val364 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_25_val364 \
    op interface \
    ports { value_25_val364 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1061 \
    name value_26_val368 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_26_val368 \
    op interface \
    ports { value_26_val368 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1062 \
    name value_27_val372 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_27_val372 \
    op interface \
    ports { value_27_val372 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1063 \
    name value_28_val376 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_28_val376 \
    op interface \
    ports { value_28_val376 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1064 \
    name value_29_val380 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_29_val380 \
    op interface \
    ports { value_29_val380 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1065 \
    name value_30_val384 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_30_val384 \
    op interface \
    ports { value_30_val384 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1066 \
    name value_31_val388 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_31_val388 \
    op interface \
    ports { value_31_val388 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1067 \
    name value_32_val393 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_32_val393 \
    op interface \
    ports { value_32_val393 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1068 \
    name value_33_val397 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_33_val397 \
    op interface \
    ports { value_33_val397 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1069 \
    name value_34_val401 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_34_val401 \
    op interface \
    ports { value_34_val401 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1070 \
    name value_35_val405 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_35_val405 \
    op interface \
    ports { value_35_val405 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1071 \
    name value_36_val409 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_36_val409 \
    op interface \
    ports { value_36_val409 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1072 \
    name value_37_val413 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_37_val413 \
    op interface \
    ports { value_37_val413 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1073 \
    name value_38_val417 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_38_val417 \
    op interface \
    ports { value_38_val417 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1074 \
    name value_39_val421 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_39_val421 \
    op interface \
    ports { value_39_val421 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1075 \
    name value_40_val425 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_40_val425 \
    op interface \
    ports { value_40_val425 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1076 \
    name value_41_val429 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_41_val429 \
    op interface \
    ports { value_41_val429 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1077 \
    name value_42_val433 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_42_val433 \
    op interface \
    ports { value_42_val433 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1078 \
    name value_43_val437 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_43_val437 \
    op interface \
    ports { value_43_val437 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1079 \
    name value_44_val441 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_44_val441 \
    op interface \
    ports { value_44_val441 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1080 \
    name value_45_val445 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_45_val445 \
    op interface \
    ports { value_45_val445 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1081 \
    name value_46_val449 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_46_val449 \
    op interface \
    ports { value_46_val449 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1082 \
    name value_47_val453 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_47_val453 \
    op interface \
    ports { value_47_val453 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 1 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_ce
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_ce] == "cg_default_interface_gen_ce"} {
eval "cg_default_interface_gen_ce { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_ce \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


