#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Fri Nov 27 11:26:41 2015
# Process ID: 1428
# Log file: C:/Users/dhorvath/git/eecs/eecs645/HW09_source_files/07_MIPS_Single_Cycle/mips_single_cycle_proj/mips_single_cycle_proj.runs/synth_1/mips_single_cycle.vds
# Journal file: C:/Users/dhorvath/git/eecs/eecs645/HW09_source_files/07_MIPS_Single_Cycle/mips_single_cycle_proj/mips_single_cycle_proj.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source mips_single_cycle.tcl -notrace
Command: synth_design -top mips_single_cycle -part xc7a50ticsg325-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50ti'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 245.309 ; gain = 68.750
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mips_single_cycle' [C:/Users/dhorvath/git/eecs/eecs645/HW09_source_files/07_MIPS_Single_Cycle/design_files/mips_single_cycle_struct.vhd:23]
INFO: [Synth 8-3491] module 'PC_register' declared at 'C:/Users/dhorvath/git/eecs/eecs645/HW09_source_files/07_MIPS_Single_Cycle/design_files/pc_register.vhd:6' bound to instance 'PC_register_0' of component 'PC_register' [C:/Users/dhorvath/git/eecs/eecs645/HW09_source_files/07_MIPS_Single_Cycle/design_files/mips_single_cycle_struct.vhd:198]
INFO: [Synth 8-638] synthesizing module 'PC_register' [C:/Users/dhorvath/git/eecs/eecs645/HW09_source_files/07_MIPS_Single_Cycle/design_files/pc_register.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'PC_register' (1#1) [C:/Users/dhorvath/git/eecs/eecs645/HW09_source_files/07_MIPS_Single_Cycle/design_files/pc_register.vhd:16]
INFO: [Synth 8-3491] module 'IM' declared at 'C:/Users/dhorvath/git/eecs/eecs645/HW09_source_files/07_MIPS_Single_Cycle/design_files/im_4byte_wide.vhd:6' bound to instance 'IM_0' of component 'IM' [C:/Users/dhorvath/git/eecs/eecs645/HW09_source_files/07_MIPS_Single_Cycle/design_files/mips_single_cycle_struct.vhd:205]
INFO: [Synth 8-638] synthesizing module 'IM' [C:/Users/dhorvath/git/eecs/eecs645/HW09_source_files/07_MIPS_Single_Cycle/design_files/im_4byte_wide.vhd:15]
WARNING: [Synth 8-614] signal 'im_mem' is read in the process but is not in the sensitivity list [C:/Users/dhorvath/git/eecs/eecs645/HW09_source_files/07_MIPS_Single_Cycle/design_files/im_4byte_wide.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'IM' (2#1) [C:/Users/dhorvath/git/eecs/eecs645/HW09_source_files/07_MIPS_Single_Cycle/design_files/im_4byte_wide.vhd:15]
INFO: [Synth 8-3491] module 'mux_first' declared at 'C:/Users/dhorvath/git/eecs/eecs645/HW09_source_files/07_MIPS_Single_Cycle/design_files/mux_first.vhd:6' bound to instance 'Mux_reg_write' of component 'mux_first' [C:/Users/dhorvath/git/eecs/eecs645/HW09_source_files/07_MIPS_Single_Cycle/design_files/mips_single_cycle_struct.vhd:211]
INFO: [Synth 8-638] synthesizing module 'mux_first' [C:/Users/dhorvath/git/eecs/eecs645/HW09_source_files/07_MIPS_Single_Cycle/design_files/mux_first.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'mux_first' (3#1) [C:/Users/dhorvath/git/eecs/eecs645/HW09_source_files/07_MIPS_Single_Cycle/design_files/mux_first.vhd:16]
INFO: [Synth 8-3491] module 'RegFile' declared at 'C:/Users/dhorvath/git/eecs/eecs645/HW09_source_files/07_MIPS_Single_Cycle/design_files/regfile.vhd:5' bound to instance 'Register_0' of component 'RegFile' [C:/Users/dhorvath/git/eecs/eecs645/HW09_source_files/07_MIPS_Single_Cycle/design_files/mips_single_cycle_struct.vhd:218]
INFO: [Synth 8-638] synthesizing module 'RegFile' [C:/Users/dhorvath/git/eecs/eecs645/HW09_source_files/07_MIPS_Single_Cycle/design_files/regfile.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'RegFile' (4#1) [C:/Users/dhorvath/git/eecs/eecs645/HW09_source_files/07_MIPS_Single_Cycle/design_files/regfile.vhd:19]
INFO: [Synth 8-3491] module 'Main_Control_Unit' declared at 'C:/Users/dhorvath/git/eecs/eecs645/HW09_source_files/07_MIPS_Single_Cycle/design_files/mips_cu_behav.vhd:6' bound to instance 'Main_Control_Unit_0' of component 'Main_Control_Unit' [C:/Users/dhorvath/git/eecs/eecs645/HW09_source_files/07_MIPS_Single_Cycle/design_files/mips_single_cycle_struct.vhd:230]
INFO: [Synth 8-638] synthesizing module 'Main_Control_Unit' [C:/Users/dhorvath/git/eecs/eecs645/HW09_source_files/07_MIPS_Single_Cycle/design_files/mips_cu_behav.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'Main_Control_Unit' (5#1) [C:/Users/dhorvath/git/eecs/eecs645/HW09_source_files/07_MIPS_Single_Cycle/design_files/mips_cu_behav.vhd:22]
INFO: [Synth 8-3491] module 'sign_extend' declared at 'C:/Users/dhorvath/git/eecs/eecs645/HW09_source_files/07_MIPS_Single_Cycle/design_files/sign_extend.vhd:6' bound to instance 'Sign_Extend_0' of component 'sign_extend' [C:/Users/dhorvath/git/eecs/eecs645/HW09_source_files/07_MIPS_Single_Cycle/design_files/mips_single_cycle_struct.vhd:243]
INFO: [Synth 8-638] synthesizing module 'sign_extend' [C:/Users/dhorvath/git/eecs/eecs645/HW09_source_files/07_MIPS_Single_Cycle/design_files/sign_extend.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'sign_extend' (6#1) [C:/Users/dhorvath/git/eecs/eecs645/HW09_source_files/07_MIPS_Single_Cycle/design_files/sign_extend.vhd:14]
INFO: [Synth 8-3491] module 'adder_first' declared at 'C:/Users/dhorvath/git/eecs/eecs645/HW09_source_files/07_MIPS_Single_Cycle/design_files/adder_first.vhd:6' bound to instance 'Adder_Add4_0' of component 'adder_first' [C:/Users/dhorvath/git/eecs/eecs645/HW09_source_files/07_MIPS_Single_Cycle/design_files/mips_single_cycle_struct.vhd:248]
INFO: [Synth 8-638] synthesizing module 'adder_first' [C:/Users/dhorvath/git/eecs/eecs645/HW09_source_files/07_MIPS_Single_Cycle/design_files/adder_first.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'adder_first' (7#1) [C:/Users/dhorvath/git/eecs/eecs645/HW09_source_files/07_MIPS_Single_Cycle/design_files/adder_first.vhd:14]
INFO: [Synth 8-3491] module 'First_Shift_Left_2' declared at 'C:/Users/dhorvath/git/eecs/eecs645/HW09_source_files/07_MIPS_Single_Cycle/design_files/first_shift_left_2.vhd:6' bound to instance 'First_Shift_Left_2_Jump' of component 'First_Shift_Left_2' [C:/Users/dhorvath/git/eecs/eecs645/HW09_source_files/07_MIPS_Single_Cycle/design_files/mips_single_cycle_struct.vhd:253]
INFO: [Synth 8-638] synthesizing module 'First_Shift_Left_2' [C:/Users/dhorvath/git/eecs/eecs645/HW09_source_files/07_MIPS_Single_Cycle/design_files/first_shift_left_2.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'First_Shift_Left_2' (8#1) [C:/Users/dhorvath/git/eecs/eecs645/HW09_source_files/07_MIPS_Single_Cycle/design_files/first_shift_left_2.vhd:14]
INFO: [Synth 8-3491] module 'mux_second' declared at 'C:/Users/dhorvath/git/eecs/eecs645/HW09_source_files/07_MIPS_Single_Cycle/design_files/mux_second.vhd:6' bound to instance 'Mux_ALU_in' of component 'mux_second' [C:/Users/dhorvath/git/eecs/eecs645/HW09_source_files/07_MIPS_Single_Cycle/design_files/mips_single_cycle_struct.vhd:258]
INFO: [Synth 8-638] synthesizing module 'mux_second' [C:/Users/dhorvath/git/eecs/eecs645/HW09_source_files/07_MIPS_Single_Cycle/design_files/mux_second.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'mux_second' (9#1) [C:/Users/dhorvath/git/eecs/eecs645/HW09_source_files/07_MIPS_Single_Cycle/design_files/mux_second.vhd:16]
INFO: [Synth 8-3491] module 'Second_Shift_Left_2' declared at 'C:/Users/dhorvath/git/eecs/eecs645/HW09_source_files/07_MIPS_Single_Cycle/design_files/second_shift_left_2.vhd:6' bound to instance 'Second_Shift_Left_2_Branch_Adder' of component 'Second_Shift_Left_2' [C:/Users/dhorvath/git/eecs/eecs645/HW09_source_files/07_MIPS_Single_Cycle/design_files/mips_single_cycle_struct.vhd:265]
INFO: [Synth 8-638] synthesizing module 'Second_Shift_Left_2' [C:/Users/dhorvath/git/eecs/eecs645/HW09_source_files/07_MIPS_Single_Cycle/design_files/second_shift_left_2.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Second_Shift_Left_2' (10#1) [C:/Users/dhorvath/git/eecs/eecs645/HW09_source_files/07_MIPS_Single_Cycle/design_files/second_shift_left_2.vhd:14]
INFO: [Synth 8-3491] module 'adder_second' declared at 'C:/Users/dhorvath/git/eecs/eecs645/HW09_source_files/07_MIPS_Single_Cycle/design_files/adder_second.vhd:6' bound to instance 'Adder_Branch_Calc' of component 'adder_second' [C:/Users/dhorvath/git/eecs/eecs645/HW09_source_files/07_MIPS_Single_Cycle/design_files/mips_single_cycle_struct.vhd:270]
INFO: [Synth 8-638] synthesizing module 'adder_second' [C:/Users/dhorvath/git/eecs/eecs645/HW09_source_files/07_MIPS_Single_Cycle/design_files/adder_second.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'adder_second' (11#1) [C:/Users/dhorvath/git/eecs/eecs645/HW09_source_files/07_MIPS_Single_Cycle/design_files/adder_second.vhd:15]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/dhorvath/git/eecs/eecs645/HW09_source_files/07_MIPS_Single_Cycle/design_files/alu.vhd:6' bound to instance 'ALU_0' of component 'ALU' [C:/Users/dhorvath/git/eecs/eecs645/HW09_source_files/07_MIPS_Single_Cycle/design_files/mips_single_cycle_struct.vhd:276]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/dhorvath/git/eecs/eecs645/HW09_source_files/07_MIPS_Single_Cycle/design_files/alu.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'ALU' (12#1) [C:/Users/dhorvath/git/eecs/eecs645/HW09_source_files/07_MIPS_Single_Cycle/design_files/alu.vhd:17]
INFO: [Synth 8-3491] module 'mux_second' declared at 'C:/Users/dhorvath/git/eecs/eecs645/HW09_source_files/07_MIPS_Single_Cycle/design_files/mux_second.vhd:6' bound to instance 'Mux_BWE' of component 'mux_second' [C:/Users/dhorvath/git/eecs/eecs645/HW09_source_files/07_MIPS_Single_Cycle/design_files/mips_single_cycle_struct.vhd:284]
INFO: [Synth 8-3491] module 'mux_second' declared at 'C:/Users/dhorvath/git/eecs/eecs645/HW09_source_files/07_MIPS_Single_Cycle/design_files/mux_second.vhd:6' bound to instance 'Mux_Jump' of component 'mux_second' [C:/Users/dhorvath/git/eecs/eecs645/HW09_source_files/07_MIPS_Single_Cycle/design_files/mips_single_cycle_struct.vhd:291]
INFO: [Synth 8-3491] module 'ALU_controller' declared at 'C:/Users/dhorvath/git/eecs/eecs645/HW09_source_files/07_MIPS_Single_Cycle/design_files/alu_controller.vhd:6' bound to instance 'ALU_Control_Unit_0' of component 'ALU_controller' [C:/Users/dhorvath/git/eecs/eecs645/HW09_source_files/07_MIPS_Single_Cycle/design_files/mips_single_cycle_struct.vhd:298]
INFO: [Synth 8-638] synthesizing module 'ALU_controller' [C:/Users/dhorvath/git/eecs/eecs645/HW09_source_files/07_MIPS_Single_Cycle/design_files/alu_controller.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'ALU_controller' (13#1) [C:/Users/dhorvath/git/eecs/eecs645/HW09_source_files/07_MIPS_Single_Cycle/design_files/alu_controller.vhd:15]
INFO: [Synth 8-3491] module 'DM' declared at 'C:/Users/dhorvath/git/eecs/eecs645/HW09_source_files/07_MIPS_Single_Cycle/design_files/dm_4byte_wide.vhd:7' bound to instance 'Data_Memory' of component 'DM' [C:/Users/dhorvath/git/eecs/eecs645/HW09_source_files/07_MIPS_Single_Cycle/design_files/mips_single_cycle_struct.vhd:304]
INFO: [Synth 8-638] synthesizing module 'DM' [C:/Users/dhorvath/git/eecs/eecs645/HW09_source_files/07_MIPS_Single_Cycle/design_files/dm_4byte_wide.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'DM' (14#1) [C:/Users/dhorvath/git/eecs/eecs645/HW09_source_files/07_MIPS_Single_Cycle/design_files/dm_4byte_wide.vhd:20]
INFO: [Synth 8-3491] module 'mux_second' declared at 'C:/Users/dhorvath/git/eecs/eecs645/HW09_source_files/07_MIPS_Single_Cycle/design_files/mux_second.vhd:6' bound to instance 'Mux_DM_Register_Writeback' of component 'mux_second' [C:/Users/dhorvath/git/eecs/eecs645/HW09_source_files/07_MIPS_Single_Cycle/design_files/mips_single_cycle_struct.vhd:314]
INFO: [Synth 8-256] done synthesizing module 'mips_single_cycle' (15#1) [C:/Users/dhorvath/git/eecs/eecs645/HW09_source_files/07_MIPS_Single_Cycle/design_files/mips_single_cycle_struct.vhd:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 282.320 ; gain = 105.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 282.320 ; gain = 105.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50ticsg325-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 282.320 ; gain = 105.762
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a50ticsg325-1L
INFO: [Synth 8-5546] ROM "reg_file_mem_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_mem_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_mem_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_mem_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_mem_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_mem_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_mem_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_mem_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_mem_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_mem_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_mem_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_mem_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_mem_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_mem_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_mem_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_mem_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_mem_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_mem_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_mem_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_mem_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_mem_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_mem_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_mem_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_mem_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_mem_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_mem_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_mem_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_mem_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_mem_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_mem_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_mem_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_mem_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUOp" won't be mapped to RAM because it is too sparse
ROM size is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "Branch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Jump" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemToReg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegDst" won't be mapped to RAM because it is too sparse
ROM size is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/Users/dhorvath/git/eecs/eecs645/HW09_source_files/07_MIPS_Single_Cycle/design_files/alu.vhd:33]
ROM size is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5545] ROM "dm_mem_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[16]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[17]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[18]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[19]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[20]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[21]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[22]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[23]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[24]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[25]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[26]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[27]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[28]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[29]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[30]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[31]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[32]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[33]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[34]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[35]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[36]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[37]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[38]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[39]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[40]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[41]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[42]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[43]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[44]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[45]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[46]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[47]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[48]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[49]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[50]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[51]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[52]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[53]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[54]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[55]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[56]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[57]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[58]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[59]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[60]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[61]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[62]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[63]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[64]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[65]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[66]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[67]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[68]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[69]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[70]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[71]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[72]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[73]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[74]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[75]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[76]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[77]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[78]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[79]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[80]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[81]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[82]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[83]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[84]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[85]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[86]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[87]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[88]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[89]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[90]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[91]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[92]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[93]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[94]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[95]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[96]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[97]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[98]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "dm_mem_reg[99]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-327] inferring latch for variable 'Instruction_reg' [C:/Users/dhorvath/git/eecs/eecs645/HW09_source_files/07_MIPS_Single_Cycle/design_files/im_4byte_wide.vhd:61]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 400.656 ; gain = 224.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 162   
+---Muxes : 
	  16 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 6     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
	   7 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PC_register 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module IM 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input     32 Bit        Muxes := 1     
Module mux_first 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module RegFile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module Main_Control_Unit 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 7     
Module adder_first 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module mux_second 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module adder_second 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 1     
Module ALU_controller 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
Module DM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 129   
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 404.414 ; gain = 227.855
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 408.926 ; gain = 232.367
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 408.926 ; gain = 232.367

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
WARNING: [Synth 8-3332] Sequential element (\IM_0/Instruction_reg[31] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\IM_0/Instruction_reg[30] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\IM_0/Instruction_reg[29] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\IM_0/Instruction_reg[28] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\IM_0/Instruction_reg[27] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\IM_0/Instruction_reg[26] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\IM_0/Instruction_reg[25] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\IM_0/Instruction_reg[24] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\IM_0/Instruction_reg[23] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\IM_0/Instruction_reg[22] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\IM_0/Instruction_reg[21] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\IM_0/Instruction_reg[20] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\IM_0/Instruction_reg[19] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\IM_0/Instruction_reg[18] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\IM_0/Instruction_reg[17] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\IM_0/Instruction_reg[16] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\IM_0/Instruction_reg[15] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\IM_0/Instruction_reg[14] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\IM_0/Instruction_reg[13] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\IM_0/Instruction_reg[12] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\IM_0/Instruction_reg[11] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\IM_0/Instruction_reg[10] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\IM_0/Instruction_reg[9] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\IM_0/Instruction_reg[8] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\IM_0/Instruction_reg[7] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\IM_0/Instruction_reg[6] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\IM_0/Instruction_reg[5] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\IM_0/Instruction_reg[4] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\IM_0/Instruction_reg[3] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\IM_0/Instruction_reg[2] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\IM_0/Instruction_reg[1] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\IM_0/Instruction_reg[0] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\Register_0/reg_file_mem_reg[0][31] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\Register_0/reg_file_mem_reg[0][30] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\Register_0/reg_file_mem_reg[0][29] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\Register_0/reg_file_mem_reg[0][28] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\Register_0/reg_file_mem_reg[0][27] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\Register_0/reg_file_mem_reg[0][26] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\Register_0/reg_file_mem_reg[0][25] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\Register_0/reg_file_mem_reg[0][24] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\Register_0/reg_file_mem_reg[0][23] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\Register_0/reg_file_mem_reg[0][22] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\Register_0/reg_file_mem_reg[0][21] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\Register_0/reg_file_mem_reg[0][20] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\Register_0/reg_file_mem_reg[0][19] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\Register_0/reg_file_mem_reg[0][18] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\Register_0/reg_file_mem_reg[0][17] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\Register_0/reg_file_mem_reg[0][16] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\Register_0/reg_file_mem_reg[0][15] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\Register_0/reg_file_mem_reg[0][14] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\Register_0/reg_file_mem_reg[0][13] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\Register_0/reg_file_mem_reg[0][12] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\Register_0/reg_file_mem_reg[0][11] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\Register_0/reg_file_mem_reg[0][10] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\Register_0/reg_file_mem_reg[0][9] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\Register_0/reg_file_mem_reg[0][8] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\Register_0/reg_file_mem_reg[0][7] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\Register_0/reg_file_mem_reg[0][6] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\Register_0/reg_file_mem_reg[0][5] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\Register_0/reg_file_mem_reg[0][4] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\Register_0/reg_file_mem_reg[0][3] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\Register_0/reg_file_mem_reg[0][2] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\Register_0/reg_file_mem_reg[0][1] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\Register_0/reg_file_mem_reg[0][0] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\Register_0/reg_file_mem_reg[1][31] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\Register_0/reg_file_mem_reg[1][30] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\Register_0/reg_file_mem_reg[1][29] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\Register_0/reg_file_mem_reg[1][28] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\Register_0/reg_file_mem_reg[1][27] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\Register_0/reg_file_mem_reg[1][26] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\Register_0/reg_file_mem_reg[1][25] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\Register_0/reg_file_mem_reg[1][24] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\Register_0/reg_file_mem_reg[1][23] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\Register_0/reg_file_mem_reg[1][22] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\Register_0/reg_file_mem_reg[1][21] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\Register_0/reg_file_mem_reg[1][20] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\Register_0/reg_file_mem_reg[1][19] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\Register_0/reg_file_mem_reg[1][18] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\Register_0/reg_file_mem_reg[1][17] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\Register_0/reg_file_mem_reg[1][16] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\Register_0/reg_file_mem_reg[1][15] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\Register_0/reg_file_mem_reg[1][14] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\Register_0/reg_file_mem_reg[1][13] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\Register_0/reg_file_mem_reg[1][12] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\Register_0/reg_file_mem_reg[1][11] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\Register_0/reg_file_mem_reg[1][10] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\Register_0/reg_file_mem_reg[1][9] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\Register_0/reg_file_mem_reg[1][8] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\Register_0/reg_file_mem_reg[1][7] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\Register_0/reg_file_mem_reg[1][6] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\Register_0/reg_file_mem_reg[1][5] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\Register_0/reg_file_mem_reg[1][4] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\Register_0/reg_file_mem_reg[1][3] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\Register_0/reg_file_mem_reg[1][2] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\Register_0/reg_file_mem_reg[1][1] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\Register_0/reg_file_mem_reg[1][0] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\Register_0/reg_file_mem_reg[2][31] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\Register_0/reg_file_mem_reg[2][30] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\Register_0/reg_file_mem_reg[2][29] ) is unused and will be removed from module mips_single_cycle.
WARNING: [Synth 8-3332] Sequential element (\Register_0/reg_file_mem_reg[2][28] ) is unused and will be removed from module mips_single_cycle.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 408.926 ; gain = 232.367
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 408.926 ; gain = 232.367

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 408.926 ; gain = 232.367
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 408.926 ; gain = 232.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 408.926 ; gain = 232.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 408.926 ; gain = 232.367
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 408.926 ; gain = 232.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 408.926 ; gain = 232.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 408.926 ; gain = 232.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 408.926 ; gain = 232.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 408.926 ; gain = 232.367
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5218 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 408.926 ; gain = 216.555
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 408.926 ; gain = 232.367
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
195 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 477.090 ; gain = 286.070
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 477.090 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Nov 27 11:26:58 2015...
