!SESSION 2024-03-23 18:38:31.601 -----------------------------------------------
eclipse.buildId=2020.2
java.version=11.0.2
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=en_CA
Command-line arguments:  -os win32 -ws win32 -arch x86_64

This is a continuation of log file C:\Users\cbowlieu\github\Projet-S4\ZYBO\ZYBO_PROJET_S4\VITIS_WORKSPACE\.metadata\.bak_0.log
Created Time: 2024-03-23 19:46:48.649

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.649
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.650
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, 1]. Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.651
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.652
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0 C_DEBUG_COUNTER_WIDTH], Result: [null, 32]. Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.653
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0 C_FREQ], Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.654
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0 C_FREQ], Result: [null, 100000000]. Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.654
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.656
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0 C_CPU_CLK_FREQ_HZ], Result: [null, ]. Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.656
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.660
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, {"microblaze_0": {"bscan": "2",
"index": "0",
},
"ps7_cortexa9_0": {"bscan": "",
"index": "0",
},
"ps7_cortexa9_1": {"bscan": "",
"index": "1",
},
}]. Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.660
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0], Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.664
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0], Result: [null, {"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_ethernet_0": {},
"ps7_globaltimer_0": {},
"ps7_gpio_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_qspi_0": {},
"ps7_qspi_linear_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_sd_0": {},
"ps7_slcr_0": {},
"ps7_uart_1": {},
"ps7_usb_0": {},
"ps7_xadc_0": {},
}]. Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.664
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0], Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.672
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0], Result: [null, {"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ethernet_0": {"name": "ps7_ethernet_0",
"base": "0xE000B000",
"high": "0xE000BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpio_0": {"name": "ps7_gpio_0",
"base": "0xE000A000",
"high": "0xE000AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_0": {"name": "ps7_qspi_0",
"base": "0xE000D000",
"high": "0xE000DFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_linear_0": {"name": "ps7_qspi_linear_0",
"base": "0xFC000000",
"high": "0xFCFFFFFF",
"size": "16777216",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_sd_0": {"name": "ps7_sd_0",
"base": "0xE0100000",
"high": "0xE0100FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_1": {"name": "ps7_uart_1",
"base": "0xE0001000",
"high": "0xE0001FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_usb_0": {"name": "ps7_usb_0",
"base": "0xE0002000",
"high": "0xE0002FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x3FFFFFFF",
"size": "1072693248",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.673
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_ENABLED], Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.674
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.675
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.676
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.676
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.677
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.678
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.679
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.679
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_FREQ], Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.681
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_FREQ], Result: [null, ]. Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.681
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.682
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Result: [null, 666666687]. Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.683
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1], Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.687
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1], Result: [null, {"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_ethernet_0": {},
"ps7_globaltimer_0": {},
"ps7_gpio_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_qspi_0": {},
"ps7_qspi_linear_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_sd_0": {},
"ps7_slcr_0": {},
"ps7_uart_1": {},
"ps7_usb_0": {},
"ps7_xadc_0": {},
}]. Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.687
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1], Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.696
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1], Result: [null, {"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ethernet_0": {"name": "ps7_ethernet_0",
"base": "0xE000B000",
"high": "0xE000BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpio_0": {"name": "ps7_gpio_0",
"base": "0xE000A000",
"high": "0xE000AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_0": {"name": "ps7_qspi_0",
"base": "0xE000D000",
"high": "0xE000DFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_linear_0": {"name": "ps7_qspi_linear_0",
"base": "0xFC000000",
"high": "0xFCFFFFFF",
"size": "16777216",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_sd_0": {"name": "ps7_sd_0",
"base": "0xE0100000",
"high": "0xE0100FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_1": {"name": "ps7_uart_1",
"base": "0xE0001000",
"high": "0xE0001FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_usb_0": {"name": "ps7_usb_0",
"base": "0xE0002000",
"high": "0xE0002FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x3FFFFFFF",
"size": "1072693248",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.696
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_ENABLED], Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.698
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.698
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_EVENT_COUNTERS], Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.699
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.700
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.701
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.701
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_COUNTER_WIDTH], Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.702
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.703
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_FREQ], Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.704
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_FREQ], Result: [null, ]. Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.704
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_CPU_CLK_FREQ_HZ], Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.705
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_CPU_CLK_FREQ_HZ], Result: [null, 666666687]. Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.705
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa mdm_1], Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.707
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa mdm_1], Result: [null, {}]. Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.708
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa mdm_1], Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.709
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa mdm_1], Result: [null, {"microblaze_0": {},
}]. Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.710
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa mdm_1], Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.711
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa mdm_1], Result: [null, microblaze_0]. Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.711
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0], Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.712
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0], Result: [null, ps7_afi_0 ps7_afi_1 ps7_afi_2 ps7_afi_3 ps7_coresight_comp_0 ps7_ddr_0 ps7_ddrc_0 ps7_dev_cfg_0 ps7_dma_ns ps7_dma_s ps7_ethernet_0 ps7_globaltimer_0 ps7_gpio_0 ps7_gpv_0 ps7_intc_dist_0 ps7_iop_bus_config_0 ps7_l2cachec_0 ps7_ocmc_0 ps7_pl310_0 ps7_pmu_0 ps7_qspi_0 ps7_qspi_linear_0 ps7_ram_0 ps7_ram_1 ps7_scuc_0 ps7_scugic_0 ps7_scutimer_0 ps7_scuwdt_0 ps7_sd_0 ps7_slcr_0 ps7_uart_1 ps7_usb_0 ps7_xadc_0]. Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.713
!MESSAGE XSCT Command: [::hsi::utils::get_hw_files_on_hw C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa bit], Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.714
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_files_on_hw C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa bit], Result: [null, design_1_wrapper.bit]. Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.714
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.717
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#6]. Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.718
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.725
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo Z7 210351A77C98A]. Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.726
!MESSAGE XSCT Command: [version -server], Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.727
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.2]. Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.727
!MESSAGE XSCT Command: [version], Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.727
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.2
SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.728
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.732
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo Z7 210351A77C98A]. Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.732
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.743
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.744
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.748
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo Z7 210351A77C98A]. Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.748
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.760
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.760
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.764
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo Z7 210351A77C98A]. Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.764
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.776
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.776
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.780
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo Z7 210351A77C98A]. Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.781
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.791
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.792
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.796
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo Z7 210351A77C98A]. Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.796
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.807
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.808
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.812
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo Z7 210351A77C98A]. Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.813
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.824
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.825
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Zybo Z7 210351A77C98A" && level == 0}], Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.836
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Zybo Z7 210351A77C98A" && level == 0}], Result: [null, ]. Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.837
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.838
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.838
!MESSAGE XSCT Command: [::hsi::utils::get_clock_info -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0], Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.840
!MESSAGE XSCT command with result: [::hsi::utils::get_clock_info -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0], Result: [null, {"Clk": "100000000",
"Dbg_Clk": "",
}]. Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.840
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.849
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.850
!MESSAGE XSCT Command: [rst -system], Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.935
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:48.936
!MESSAGE XSCT Command: [after 3000], Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:51.938
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:51.950
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:51.956
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo Z7 210351A77C98A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:51.957
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:51.968
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:51.969
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C98A-13722093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:51.991
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C98A-13722093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:51.992
!MESSAGE XSCT Command: [fpga -file C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/ZYBO_PROJET_S4/_ide/bitstream/design_1_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:53.222
!MESSAGE XSCT command with result: [fpga -file C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/ZYBO_PROJET_S4/_ide/bitstream/design_1_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:53.235
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:53.243
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:53.243
!MESSAGE XSCT Command: [loadhw -hw C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:53.327
!MESSAGE XSCT command with result: [loadhw -hw C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Result: [null, design_1_wrapper_10]. Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:53.328
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:53.329
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:53.329
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:53.335
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:53.336
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:53.337
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:53.337
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:53.349
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:53.350
!MESSAGE XSCT Command: [dow C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/ZYBO_PROJET_S4/Debug/ZYBO_PROJET_S4.elf], Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:53.447
!MESSAGE XSCT command with result: [dow C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/ZYBO_PROJET_S4/Debug/ZYBO_PROJET_S4.elf], Result: [null, ]. Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:53.449
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:53.456
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:53.527
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:53.541
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:53.542
!MESSAGE XSCT Command: [con], Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 19:46:53.551
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-17: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:34:48.836
!MESSAGE XSCT Command: [platform read {C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/platform.spr}], Thread: Worker-8: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:34:51.094
!MESSAGE XSCT command with result: [platform read {C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/platform.spr}], Result: [null, ]. Thread: Worker-8: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:34:55.278
!MESSAGE XSCT Command: [platform config -updatehw {C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/design_1_wrapper.xsa}], Thread: Worker-8: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:00.203
!MESSAGE XSCT command with result: [platform config -updatehw {C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/design_1_wrapper.xsa}], Result: [null, ]. Thread: Worker-8: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:10.712
!MESSAGE XSCT Command: [::hsi::utils::closehw C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-22: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:10.741
!MESSAGE XSCT command with result: [::hsi::utils::closehw C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Worker-22: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:10.742
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-22: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:12.949
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Worker-22: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:12.958
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_microblaze_0/system.mss ], Thread: Worker-22: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:12.961
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_microblaze_0/system.mss ], Result: [null, ]. Thread: Worker-22: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:12.962
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_microblaze_0/system.mss], Thread: Worker-22: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:12.965
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_microblaze_0/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "7.3",
}]. Thread: Worker-22: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-03-23 20:35:12.966
!MESSAGE Generating MD5 hash for file: C:\Users\cbowlieu\github\Projet-S4\ZYBO\ZYBO_PROJET_S4\VITIS_WORKSPACE\design_1_wrapper\export\design_1_wrapper\sw\design_1_wrapper\standalone_microblaze_0\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:12.970
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_microblaze_0/system.mss], Thread: Worker-22: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:12.972
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_microblaze_0/system.mss], Result: [null, ]. Thread: Worker-22: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:14.671
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:14.673
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, {"device": "7z010",
"family": "zynq",
"timestamp": "Sat Mar 23 19:56:19 2024",
"vivado_version": "2020.2",
"part": "xc7z010clg400-1",
}]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:14.693
!MESSAGE XSCT Command: [disconnect tcfchan#6], Thread: Thread-351

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:14.696
!MESSAGE XSCT command with result: [disconnect tcfchan#6], Result: [null, ]. Thread: Thread-351

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:15.722
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:15.723
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:15.726
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {C:\Users\cbowlieu\github\Projet-S4\ZYBO\ZYBO_PROJET_S4\VITIS_WORKSPACE\ZYBO_PROJET_S4\_ide\bitstream}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:15.748
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {C:\Users\cbowlieu\github\Projet-S4\ZYBO\ZYBO_PROJET_S4\VITIS_WORKSPACE\ZYBO_PROJET_S4\_ide\bitstream}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:15.752
!MESSAGE XSCT Command: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {C:\Users\cbowlieu\github\Projet-S4\ZYBO\ZYBO_PROJET_S4\VITIS_WORKSPACE\ZYBO_PROJET_S4\_ide\psinit} -quiet], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.501
!MESSAGE XSCT command with result: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {C:\Users\cbowlieu\github\Projet-S4\ZYBO\ZYBO_PROJET_S4\VITIS_WORKSPACE\ZYBO_PROJET_S4\_ide\psinit} -quiet], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.576
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.588
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, {"ILA_RECEPTEUR": {"hier_name": "ILA_RECEPTEUR",
"type": "ila",
"version": "6.2",
"ip_type": "MONITOR",
},
"axi_fifo_mm_s_0": {"hier_name": "axi_fifo_mm_s_0",
"type": "axi_fifo_mm_s",
"version": "4.2",
"ip_type": "PERIPHERAL",
},
"axi_fifo_mm_s_1": {"hier_name": "axi_fifo_mm_s_1",
"type": "axi_fifo_mm_s",
"version": "4.2",
"ip_type": "PERIPHERAL",
},
"axi_iic_0": {"hier_name": "axi_iic_0",
"type": "axi_iic",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axis_broadcaster_0": {"hier_name": "axis_broadcaster_0",
"type": "axis_broadcaster",
"version": "1.1",
"ip_type": "BUS",
},
"axis_subset_converter_0": {"hier_name": "axis_subset_converter_0",
"type": "axis_subset_converter",
"version": "1.1",
"ip_type": "BUS",
},
"clk_wiz_1": {"hier_name": "clk_wiz_1",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"i2s_receiver_0": {"hier_name": "i2s_receiver_0",
"type": "i2s_receiver",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"i2s_transmitter_0": {"hier_name": "i2s_transmitter_0",
"type": "i2s_transmitter",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"ila_0": {"hier_name": "ila_0",
"type": "ila",
"version": "6.2",
"ip_type": "PERIPHERAL",
},
"ila_1": {"hier_name": "ila_1",
"type": "ila",
"version": "6.2",
"ip_type": "MONITOR",
},
"ila_3": {"hier_name": "ila_3",
"type": "ila",
"version": "6.2",
"ip_type": "MONITOR",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"monoAudio_0": {"hier_name": "monoAudio_0",
"type": "monoAudio",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"rst_clk_wiz_1_100M": {"hier_name": "rst_clk_wiz_1_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"rst_clk_wiz_1_100M1": {"hier_name": "rst_clk_wiz_1_100M1",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"rst_ps7_0_50M": {"hier_name": "rst_ps7_0_50M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"xfft_0": {"hier_name": "xfft_0",
"type": "xfft",
"version": "9.1",
"ip_type": "PERIPHERAL",
},
"xlconstant_1": {"hier_name": "xlconstant_1",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_1": {"hier_name": "ps7_uart_1",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_0": {"hier_name": "ps7_qspi_0",
"type": "ps7_qspi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_linear_0": {"hier_name": "ps7_qspi_linear_0",
"type": "ps7_qspi_linear",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ethernet_0": {"hier_name": "ps7_ethernet_0",
"type": "ps7_ethernet",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_usb_0": {"hier_name": "ps7_usb_0",
"type": "ps7_usb",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.589
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.593
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, {"PCW_APU_PERIPHERAL_FREQMHZ": "667",
"PCW_DDR_HPRLPR_QUEUE_PARTITION": "HPR(0)/LPR(32)",
"PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL": "15",
"PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_DDR_PORT0_HPR_ENABLE": "0",
"PCW_DDR_PORT1_HPR_ENABLE": "0",
"PCW_DDR_PORT2_HPR_ENABLE": "0",
"PCW_DDR_PORT3_HPR_ENABLE": "0",
"PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_FPGA0_PERIPHERAL_FREQMHZ": "50",
"PCW_UIPARAM_DDR_BUS_WIDTH": "32 Bit",
"PCW_UIPARAM_DDR_FREQ_MHZ": "533.333333",
}]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.594
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.644
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0], Result: [null, {"axi_fifo_mm_s_0": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RFPE": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "Generated when the difference between the read and write pointers of the receive FIFO reaches the programmable EMPTY threshold value when the FIFO is being emptied.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPF": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the receive FIFO reaches the programmable FULL threshold value.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPE": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the transmit FIFO reaches the programmable EMPTY threshold value when the FIFO is being emptied.   0 - No interrupt pending   1 - Interrupt pending For lower values of programmable threshold, this flag may toggle during the initial writes because of First Word Fall Through (FWFT) behavior of FIFO. This flag may toggle even though there are no external reads.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPF": {"access": "read-write",
"bit_offset": "22",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the transmit FIFO reaches the programmable FULL threshold value.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RRC": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt indicates that a reset of the receive logic has completed.
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TRC": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt indicates that a reset of the transmit logic has completed
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TSE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated if the number of words (including partial words in the count) written to the transmit data FIFO does not match the value written to the transmit length register (bytes) divided by 4/8 and rounded up to the higher integer value for trailing byte fractions. Interrupts occur only for mismatch of word count (including partial words). Interrupts do not occur due to mismatch of byte count.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RC": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that at least one successful receive has completed and that the receive packet data and packet data length is available. This signal is not set for unsuccessful receives. This interrupt can represent more than one packet received, so it is important to check the receive data FIFO occupancy value to determine if additional receive packets are ready to be processed.  0 - No interrupt pending  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TC": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that at least one transmit has completed
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPOE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated if an attempt is made to write to the transmit data FIFO when it is full. A reset of the transmit logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when an attempt is made to read the receive FIFO when it is empty. The data read is not valid. A reset of the receive logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPORE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when more words are read from the receive data FIFO than are in the packet being processed. Even though the FIFO is not empty, the read has gone beyond the current packet and removed the data from the next packet. A reset of the receive logic is required to recover  0 - No interrupt pending  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPURE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when an attempt is made to read the receive length register when it is empty. The data read is not valid. A reset of the receive logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151401984,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RFPEE": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Programmable Empty Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPFE": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Programmable Full Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPEE": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO Programmable Empty Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPFE": {"access": "read-write",
"bit_offset": "22",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO Programmable Full Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RRCE": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Reset Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TRCE": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Reset Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TSEE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Size Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RCE": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TCE": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPOEE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Packet Overrun Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUEE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Underrun Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPOREE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Overrun Read Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUREE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Underrun Read Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151401988,
},
"TDFR": {"description": "Transmit Data FIFO Reset Register",
"address_offset": "0x8",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151401992,
},
"TDFV": {"description": "Transmit Data FIFO Vacancy Register",
"address_offset": "0xC",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Vacancy": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "17",
"desc": "Vacancy status of the Transmit Data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151401996,
},
"TDFD": {"description": "Transmit Data FIFO 32bit Wide Data Write Port Register",
"address_offset": "0x10",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Write_Data_Value": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Transmit Data FIFO Write Value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402000,
},
"TLR": {"description": "Transmit Length Register",
"address_offset": "0x14",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TXL": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "23",
"desc": "The number of bytes of the corresponding transmit packet stored in the transmit data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402004,
},
"RDFR": {"description": "Receive Data FIFO reset Register",
"address_offset": "0x18",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402008,
},
"RDFO": {"description": "Receive Data FIFO Occupancy Register",
"address_offset": "0x1C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "17",
"desc": "This is the unsigned value reflecting a current snapshot of the number of locations in use for data storage in the receive Data FIFO memory core in the most recent transaction. This value is only updated after a packet is successfully received, and therefore can be used to determine if a receive packet is ready to be processed when a non-0 value is read.
If the number of packets received is one, then this register returns the value of the locations occupied. After the FIFO is read, any subsequent read to this register returns the value of 0. If more than one packet is received, a read to this register returns the number of locations occupied by the latest received packet
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402012,
},
"RDFD": {"description": "Receive Data FIFO 32-bit Wide Data Read Port Register",
"address_offset": "0x20",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Read_Data_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Receive Data FIFO Read Value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402016,
},
"RLR": {"description": "Receive Length Register",
"address_offset": "0x24",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RXL": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "23",
"desc": "The number of bytes of the corresponding receive data stored in the receive data FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402020,
},
"SRR": {"description": "AXI4-Stream Reset Register",
"address_offset": "0x28",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402024,
},
"TDR": {"description": "Transmit Destination Register",
"address_offset": "0x2C",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TDEST": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "The destination address of the transmit packet stored in the transmit data FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402028,
},
"RDR": {"description": "Receive Destination Register",
"address_offset": "0x30",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RDEST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "The destination address of the receive packet stored in the receive data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402032,
},
"Transmit_ID_Register": {"description": "Transmit ID Register",
"address_offset": "0x34",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 1151402036,
},
"Transmit_User_Register": {"description": "Transmit User Register",
"address_offset": "0x38",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 1151402040,
},
"Receive_ID_Register": {"description": "Receive ID Register",
"address_offset": "0x3C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 1151402044,
},
"Receive_User_Register": {"description": "Receive User Register",
"address_offset": "0x40",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 1151402048,
},
},
"axi_fifo_mm_s_1": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RFPE": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "Generated when the difference between the read and write pointers of the receive FIFO reaches the programmable EMPTY threshold value when the FIFO is being emptied.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPF": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the receive FIFO reaches the programmable FULL threshold value.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPE": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the transmit FIFO reaches the programmable EMPTY threshold value when the FIFO is being emptied.   0 - No interrupt pending   1 - Interrupt pending For lower values of programmable threshold, this flag may toggle during the initial writes because of First Word Fall Through (FWFT) behavior of FIFO. This flag may toggle even though there are no external reads.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPF": {"access": "read-write",
"bit_offset": "22",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the transmit FIFO reaches the programmable FULL threshold value.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RRC": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt indicates that a reset of the receive logic has completed.
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TRC": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt indicates that a reset of the transmit logic has completed
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TSE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated if the number of words (including partial words in the count) written to the transmit data FIFO does not match the value written to the transmit length register (bytes) divided by 4/8 and rounded up to the higher integer value for trailing byte fractions. Interrupts occur only for mismatch of word count (including partial words). Interrupts do not occur due to mismatch of byte count.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RC": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that at least one successful receive has completed and that the receive packet data and packet data length is available. This signal is not set for unsuccessful receives. This interrupt can represent more than one packet received, so it is important to check the receive data FIFO occupancy value to determine if additional receive packets are ready to be processed.  0 - No interrupt pending  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TC": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that at least one transmit has completed
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPOE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated if an attempt is made to write to the transmit data FIFO when it is full. A reset of the transmit logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when an attempt is made to read the receive FIFO when it is empty. The data read is not valid. A reset of the receive logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPORE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when more words are read from the receive data FIFO than are in the packet being processed. Even though the FIFO is not empty, the read has gone beyond the current packet and removed the data from the next packet. A reset of the receive logic is required to recover  0 - No interrupt pending  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPURE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when an attempt is made to read the receive length register when it is empty. The data read is not valid. A reset of the receive logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151467520,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RFPEE": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Programmable Empty Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPFE": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Programmable Full Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPEE": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO Programmable Empty Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPFE": {"access": "read-write",
"bit_offset": "22",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO Programmable Full Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RRCE": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Reset Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TRCE": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Reset Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TSEE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Size Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RCE": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TCE": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPOEE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Packet Overrun Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUEE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Underrun Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPOREE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Overrun Read Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUREE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Underrun Read Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151467524,
},
"TDFR": {"description": "Transmit Data FIFO Reset Register",
"address_offset": "0x8",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151467528,
},
"TDFV": {"description": "Transmit Data FIFO Vacancy Register",
"address_offset": "0xC",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Vacancy": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "17",
"desc": "Vacancy status of the Transmit Data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151467532,
},
"TDFD": {"description": "Transmit Data FIFO 32bit Wide Data Write Port Register",
"address_offset": "0x10",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Write_Data_Value": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Transmit Data FIFO Write Value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151467536,
},
"TLR": {"description": "Transmit Length Register",
"address_offset": "0x14",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TXL": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "23",
"desc": "The number of bytes of the corresponding transmit packet stored in the transmit data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151467540,
},
"RDFR": {"description": "Receive Data FIFO reset Register",
"address_offset": "0x18",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151467544,
},
"RDFO": {"description": "Receive Data FIFO Occupancy Register",
"address_offset": "0x1C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "17",
"desc": "This is the unsigned value reflecting a current snapshot of the number of locations in use for data storage in the receive Data FIFO memory core in the most recent transaction. This value is only updated after a packet is successfully received, and therefore can be used to determine if a receive packet is ready to be processed when a non-0 value is read.
If the number of packets received is one, then this register returns the value of the locations occupied. After the FIFO is read, any subsequent read to this register returns the value of 0. If more than one packet is received, a read to this register returns the number of locations occupied by the latest received packet
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151467548,
},
"RDFD": {"description": "Receive Data FIFO 32-bit Wide Data Read Port Register",
"address_offset": "0x20",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Read_Data_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Receive Data FIFO Read Value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151467552,
},
"RLR": {"description": "Receive Length Register",
"address_offset": "0x24",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RXL": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "23",
"desc": "The number of bytes of the corresponding receive data stored in the receive data FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151467556,
},
"SRR": {"description": "AXI4-Stream Reset Register",
"address_offset": "0x28",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151467560,
},
"TDR": {"description": "Transmit Destination Register",
"address_offset": "0x2C",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TDEST": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "The destination address of the transmit packet stored in the transmit data FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151467564,
},
"RDR": {"description": "Receive Destination Register",
"address_offset": "0x30",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RDEST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "The destination address of the receive packet stored in the receive data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151467568,
},
"Transmit_ID_Register": {"description": "Transmit ID Register",
"address_offset": "0x34",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 1151467572,
},
"Transmit_User_Register": {"description": "Transmit User Register",
"address_offset": "0x38",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 1151467576,
},
"Receive_ID_Register": {"description": "Receive ID Register",
"address_offset": "0x3C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 1151467580,
},
"Receive_User_Register": {"description": "Receive User Register",
"address_offset": "0x40",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 1151467584,
},
},
"axi_iic_0": {"GIE": {"description": "Global Interrupt Enable Register",
"address_offset": "0x1c",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable
0 - All Interrupts disabled; no interrupt (even if unmasked in IER) possible from AXI IIC core
1 - Unmasked AXI IIC core interrupts are passed to processor
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130460,
},
"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x020",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130464,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x028",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130472,
},
"SOFTR": {"description": "Soft Reset Register",
"address_offset": "0x040",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RKEY": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Reset Key - Firmware must write a value of 0xA to this field to
            cause a soft reset of the Interrupt registers of AXI IIC controller.
            Writing any other value results in an AXI transaction
            acknowledgement with SLVERR and no reset occurs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130496,
},
"CR": {"description": "Control Register",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set before any other CR bits have any effect
0 - resets and disables the AXI IIC controller but not the registers or FIFOs
1 - enables the AXI IIC controller
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set to flush the FIFO if either (a) arbitration is lost or (b) if a transmit error occurs
0 - transmit FIFO normal operation
1 - resets the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSMS": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "When this bit is changed from 0 to 1, the
AXI IIC bus interface generates a START condition in master mode. When
this bit is cleared, a STOP condition is generated and the AXI IIC bus
interface switches to slave mode. When this bit is cleared by the
hardware, because arbitration for the bus has been lost, a STOP
condition is not generated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "This bit selects the direction of master/slave transfers.
0 - selects an AXI IIC receive
1 - selects an AXI IIC transmit
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXAK": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit specifies the value driven onto
the sda line during acknowledge cycles for both master and slave recievers.
0 - acknowledge
1 - not-acknowledge
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RSTA": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Writing a 1 to this bit generates a repeated START 
condition on the bus if the AXI IIC bus interface is the current bus
master. Attempting a repeated START at the wrong time, if the bus is
owned by another master, results in a loss of arbitration. This bit is reset
when the repeated start occurs. This bit must be set prior to writing the
new address to the TX_FIFO or DTR
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GC_EN": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Setting this bit High allows the AXI IIC to respond to a general call address.
0 - General Call Disabled
1 - General Call Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130688,
},
"SR": {"description": "Status Register",
"address_offset": "0x104",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"ABGC": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set to 1 when another master has issued a general call and
the general call enable bit is set to 1, CR(6) = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AAS": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "When the address on the IIC bus matches the slave address in the Address register (ADR), the IIC bus interface
is being addressed as a slave and switches to slave mode. If 10-bit addressing is selected this device only responds to a 10-bit
address or general call if enabled. This bit is cleared when a stop
condition is detected or a repeated start occurs.
0 - indicates not being addressed as a slave
1 - indicates being addressed as a slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BB": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "This bit indicates the status of the IIC bus. This bit is set
when a START condition is detected and cleared when a STOP
condition is detected.
0 - indicates the bus is idle
1 - indicates the bus is busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARW": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "When the IIC bus interface has been addressed as a slave (AAS is set), 
this bit indicates the value of the read/write bit sent by the master.
This bit is only valid when a complete transfer has occurred and
no other transfers have been initiated.
0 - indicates master writing to slave
1 - indicates master reading from slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the receive FIFO is full.
This bit is set only when all 16 locations in the FIFO are full,
regardless of the compare value field of the RX_FIFO_PIRQ register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Empty": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the receive FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130692,
},
"TX_FIFO": {"description": "Transmit FIFO Register",
"address_offset": "0x108",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "If the dynamic stop bit is used and the AXI IIC is a master receiver,
the value is the number of bytes to receive.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Start": {"access": "write-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic start bit can be used to send a start or repeated start sequence on the
IIC bus. A start sequence is generated if the MSMS = 0, a
repeated start sequence is generated if the MSMS = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stop": {"access": "write-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic stop bit can be used to send an IIC stop
sequence on the IIC bus after the last byte has been transmitted or received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130696,
},
"RX_FIFO": {"description": "Recieve FIFO Register",
"address_offset": "0x10C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "IIC Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130700,
},
"ADR": {"description": "Slave Address Register",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Slave_Address": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "7",
"desc": "Address used by the IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130704,
},
"TX_FIFO_OCY": {"description": "Transmit FIFO Occupency Register",
"address_offset": "0x114",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130708,
},
"RX_FIFO_OCY": {"description": "Recieve FIFO Occupency Register",
"address_offset": "0x118",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130712,
},
"TEN_ADR": {"description": "Slave Ten Bit Address Register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MSB_of_Slave_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Three MSBs of the 10-bit address used by the AXI IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130716,
},
"RX_FIFO_PIRQ": {"description": "Recieve FIFO Programmable Depth Interrupt Register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Compare_Value": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 implies that when
10 locations in the receive FIFO are filled, the receive FIFO
interrupt is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130720,
},
"GPO": {"description": "General Purpose Output Register",
"address_offset": "0x124",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"General_Purpose_Outputs": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "The LSB (Bit[0]) is the first bit populated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130724,
},
"TSUSTA": {"description": "Timing Parameter TSUSTA Register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130728,
},
"TSUSTO": {"description": "Timing Parameter TSUSTO Register",
"address_offset": "0x12C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTO": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated STOP condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130732,
},
"THDSTA": {"description": "Timing Parameter THDSTA Register",
"address_offset": "0x130",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Hold time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130736,
},
"TSUDAT": {"description": "Timing Parameter TSUDAT Register",
"address_offset": "0x134",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Setup time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130740,
},
"TBUF": {"description": "Timing Parameter TBUF Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TBUF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bus free time between a STOP and START condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130744,
},
"THIGH": {"description": "Timing Parameter THIGH Register",
"address_offset": "0x13C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THIGH": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "High Period of the scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130748,
},
"TLOW": {"description": "Timing Parameter TLOW Register",
"address_offset": "0x140",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TLOW": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Low Period of scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130752,
},
"THDDAT": {"description": "Timing Parameter THDDAT Register",
"address_offset": "0x144",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Hold time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130756,
},
},
"axi_uartlite_0": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033280,
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033284,
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033292,
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033288,
},
},
"i2s_receiver_0": {},
"i2s_transmitter_0": {},
"mdm_1": {"UART_Receive": {"description": "JTAG UART Receive Data",
"address_offset": "0x0",
"access": "read-only",
"size": "8",
"interface": "S_AXI",
"fields": {"UART_RX": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 1094713344,
},
"UART_Transmit": {"description": "JTAG UART Transmit Data",
"address_offset": "0x4",
"access": "write-only",
"size": "8",
"interface": "S_AXI",
"fields": {"UART_TX": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1094713348,
},
"UART_Status": {"description": "JTAG UART Status Register",
"address_offset": "0x8",
"access": "read-only",
"size": "5",
"interface": "S_AXI",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has valid data:
  0 - Receive FIFO is empty.
  1 - Receive FIFO has valid data.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full:
  0 - Receive FIFO is not full.
  1 - Receive FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty:
  0 - Transmit FIFO is not empty.
  1 - Transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full:
  0 - Transmit FIFO is not full.
  1 - Transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Interrupt_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupt is enabled:
  0 - Interrupt is disabled.
  1 - Interrupt is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1094713352,
},
"UART_Control": {"description": "JTAG UART Control Register",
"address_offset": "0xC",
"access": "write-only",
"size": "5",
"interface": "S_AXI",
"fields": {"Reset_TX_FIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO:
  0 - Do nothing.
  1 - Clear the transmit FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset_RX_FIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO:
  0 - Do nothing.
  1 - Clear the receive FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Clear_EXT_BRK": {"access": "write-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Clear the EXT_BRK signal set by JTAG:
  0 - Do nothing.
  1 - Clear the signal.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Interrupt_Enabled": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates interrupt for the MDM JTAG UART:
  0 - Disable interrupt interrupt.
  1 - Enable interrupt signal.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1094713356,
},
},
"microblaze_0_axi_intc": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616192,
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616196,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616200,
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616204,
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616208,
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616212,
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"interface": "S_AXI",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616216,
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616220,
},
"IMR": {"description": "Interrupt Mode Register",
"address_offset": "0x20",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Mode Register.
For each bit:
  R - Reads interrupt mode.
  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616224,
},
"IVAR[0]": {"description": "Interrupt Vector Address Register 0",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 0 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616448,
},
"IVAR[1]": {"description": "Interrupt Vector Address Register 1",
"address_offset": "0x104",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 1 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616452,
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {},
}]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.646
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.651
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0], Result: [null, {"axi_uartlite_0_S_AXI": {"name": "axi_uartlite_0",
"base": "0x40600000",
"high": "0x4060FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_iic_0_S_AXI": {"name": "axi_iic_0",
"base": "0x40800000",
"high": "0x4080FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_axi_intc_s_axi": {"name": "microblaze_0_axi_intc",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"mdm_1_S_AXI": {"name": "mdm_1",
"base": "0x41400000",
"high": "0x41400FFF",
"size": "4096",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"i2s_receiver_0_s_axi_ctrl": {"name": "i2s_receiver_0",
"base": "0x44A00000",
"high": "0x44A0FFFF",
"size": "65536",
"slaveintf": "s_axi_ctrl",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_fifo_mm_s_0_S_AXI": {"name": "axi_fifo_mm_s_0",
"base": "0x44A10000",
"high": "0x44A1FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_fifo_mm_s_1_S_AXI": {"name": "axi_fifo_mm_s_1",
"base": "0x44A20000",
"high": "0x44A2FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"i2s_transmitter_0_s_axi_ctrl": {"name": "i2s_transmitter_0",
"base": "0x44A30000",
"high": "0x44A3FFFF",
"size": "65536",
"slaveintf": "s_axi_ctrl",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x00007FFF",
"size": "32768",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.651
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0 C_DEBUG_ENABLED], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.653
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0 C_DEBUG_ENABLED], Result: [null, 1]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.653
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.655
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0 C_DEBUG_EVENT_COUNTERS], Result: [null, 5]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.655
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.656
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, 1]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.657
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.658
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0 C_DEBUG_COUNTER_WIDTH], Result: [null, 32]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.658
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0 C_FREQ], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.660
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0 C_FREQ], Result: [null, 100000000]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.660
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.661
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0 C_CPU_CLK_FREQ_HZ], Result: [null, ]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.661
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.664
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, {"microblaze_0": {"bscan": "2",
"index": "0",
},
"ps7_cortexa9_0": {"bscan": "",
"index": "0",
},
"ps7_cortexa9_1": {"bscan": "",
"index": "1",
},
}]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.664
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.669
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0], Result: [null, {"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_ethernet_0": {},
"ps7_globaltimer_0": {},
"ps7_gpio_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_qspi_0": {},
"ps7_qspi_linear_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_sd_0": {},
"ps7_slcr_0": {},
"ps7_uart_1": {},
"ps7_usb_0": {},
"ps7_xadc_0": {},
}]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.670
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.678
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0], Result: [null, {"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ethernet_0": {"name": "ps7_ethernet_0",
"base": "0xE000B000",
"high": "0xE000BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpio_0": {"name": "ps7_gpio_0",
"base": "0xE000A000",
"high": "0xE000AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_0": {"name": "ps7_qspi_0",
"base": "0xE000D000",
"high": "0xE000DFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_linear_0": {"name": "ps7_qspi_linear_0",
"base": "0xFC000000",
"high": "0xFCFFFFFF",
"size": "16777216",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_sd_0": {"name": "ps7_sd_0",
"base": "0xE0100000",
"high": "0xE0100FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_1": {"name": "ps7_uart_1",
"base": "0xE0001000",
"high": "0xE0001FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_usb_0": {"name": "ps7_usb_0",
"base": "0xE0002000",
"high": "0xE0002FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x3FFFFFFF",
"size": "1072693248",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.679
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_ENABLED], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.681
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.681
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.682
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.683
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.684
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.684
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.686
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.686
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_FREQ], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.688
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_FREQ], Result: [null, ]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.689
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.690
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Result: [null, 666666687]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.691
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.696
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1], Result: [null, {"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_ethernet_0": {},
"ps7_globaltimer_0": {},
"ps7_gpio_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_qspi_0": {},
"ps7_qspi_linear_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_sd_0": {},
"ps7_slcr_0": {},
"ps7_uart_1": {},
"ps7_usb_0": {},
"ps7_xadc_0": {},
}]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.696
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.705
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1], Result: [null, {"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ethernet_0": {"name": "ps7_ethernet_0",
"base": "0xE000B000",
"high": "0xE000BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpio_0": {"name": "ps7_gpio_0",
"base": "0xE000A000",
"high": "0xE000AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_0": {"name": "ps7_qspi_0",
"base": "0xE000D000",
"high": "0xE000DFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_linear_0": {"name": "ps7_qspi_linear_0",
"base": "0xFC000000",
"high": "0xFCFFFFFF",
"size": "16777216",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_sd_0": {"name": "ps7_sd_0",
"base": "0xE0100000",
"high": "0xE0100FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_1": {"name": "ps7_uart_1",
"base": "0xE0001000",
"high": "0xE0001FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_usb_0": {"name": "ps7_usb_0",
"base": "0xE0002000",
"high": "0xE0002FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x3FFFFFFF",
"size": "1072693248",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.706
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_ENABLED], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.707
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.708
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_EVENT_COUNTERS], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.709
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.710
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.711
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.711
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_COUNTER_WIDTH], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.712
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.712
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_FREQ], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.713
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_FREQ], Result: [null, ]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.714
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_CPU_CLK_FREQ_HZ], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.715
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_CPU_CLK_FREQ_HZ], Result: [null, 666666687]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.715
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa mdm_1], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.717
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa mdm_1], Result: [null, {}]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.717
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa mdm_1], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.719
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa mdm_1], Result: [null, {"microblaze_0": {},
}]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.720
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa mdm_1], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.721
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa mdm_1], Result: [null, microblaze_0]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.721
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.723
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0], Result: [null, ps7_afi_0 ps7_afi_1 ps7_afi_2 ps7_afi_3 ps7_coresight_comp_0 ps7_ddr_0 ps7_ddrc_0 ps7_dev_cfg_0 ps7_dma_ns ps7_dma_s ps7_ethernet_0 ps7_globaltimer_0 ps7_gpio_0 ps7_gpv_0 ps7_intc_dist_0 ps7_iop_bus_config_0 ps7_l2cachec_0 ps7_ocmc_0 ps7_pl310_0 ps7_pmu_0 ps7_qspi_0 ps7_qspi_linear_0 ps7_ram_0 ps7_ram_1 ps7_scuc_0 ps7_scugic_0 ps7_scutimer_0 ps7_scuwdt_0 ps7_sd_0 ps7_slcr_0 ps7_uart_1 ps7_usb_0 ps7_xadc_0]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.723
!MESSAGE XSCT Command: [::hsi::utils::get_hw_files_on_hw C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa bit], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.724
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_files_on_hw C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa bit], Result: [null, design_1_wrapper.bit]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.724
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.727
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#8]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.728
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.736
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo Z7 210351A77C98A]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.737
!MESSAGE XSCT Command: [version -server], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.737
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.2]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.738
!MESSAGE XSCT Command: [version], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.738
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.2
SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.738
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.742
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo Z7 210351A77C98A]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.742
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.754
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.754
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.759
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo Z7 210351A77C98A]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.759
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.771
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.771
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.775
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo Z7 210351A77C98A]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.776
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.786
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.787
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.791
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo Z7 210351A77C98A]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.792
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.803
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.804
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.826
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo Z7 210351A77C98A]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.827
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.839
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.840
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.844
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo Z7 210351A77C98A]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.845
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.856
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.856
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Zybo Z7 210351A77C98A" && level == 0}], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.867
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Zybo Z7 210351A77C98A" && level == 0}], Result: [null, ]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.867
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.868
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.868
!MESSAGE XSCT Command: [::hsi::utils::get_clock_info -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.870
!MESSAGE XSCT command with result: [::hsi::utils::get_clock_info -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0], Result: [null, {"Clk": "100000000",
"Dbg_Clk": "",
}]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.871
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.881
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.881
!MESSAGE XSCT Command: [rst -system], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.964
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:19.964
!MESSAGE XSCT Command: [after 3000], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:22.979
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:22.990
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:22.996
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo Z7 210351A77C98A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:22.996
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:23.006
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:23.007
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C98A-13722093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:23.030
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C98A-13722093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:23.030
!MESSAGE XSCT Command: [fpga -file C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/ZYBO_PROJET_S4/_ide/bitstream/design_1_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:24.242
!MESSAGE XSCT command with result: [fpga -file C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/ZYBO_PROJET_S4/_ide/bitstream/design_1_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:24.256
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:24.263
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:24.265
!MESSAGE XSCT Command: [loadhw -hw C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:24.343
!MESSAGE XSCT command with result: [loadhw -hw C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Result: [null, design_1_wrapper_14]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:24.343
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:24.345
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:24.345
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:24.351
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:24.351
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:24.352
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:24.352
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:24.364
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:24.364
!MESSAGE XSCT Command: [dow C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/ZYBO_PROJET_S4/Debug/ZYBO_PROJET_S4.elf], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:24.467
!MESSAGE XSCT command with result: [dow C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/ZYBO_PROJET_S4/Debug/ZYBO_PROJET_S4.elf], Result: [null, ]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:24.467
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:24.473
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:24.507
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:24.525
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:24.525
!MESSAGE XSCT Command: [con], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 20:35:24.534
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:13.478
!MESSAGE XSCT Command: [platform read {C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/platform.spr}], Thread: Worker-28: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:15.963
!MESSAGE XSCT command with result: [platform read {C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/platform.spr}], Result: [null, ]. Thread: Worker-28: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:18.258
!MESSAGE XSCT Command: [platform config -updatehw {C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/design_1_wrapper.xsa}], Thread: Worker-8: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:23.162
!MESSAGE XSCT command with result: [platform config -updatehw {C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/design_1_wrapper.xsa}], Result: [null, ]. Thread: Worker-8: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:42.984
!MESSAGE XSCT Command: [disconnect tcfchan#8], Thread: Thread-449

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:42.987
!MESSAGE XSCT command with result: [disconnect tcfchan#8], Result: [null, ]. Thread: Thread-449

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:43.986
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:43.991
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#10]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:43.992
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:44.000
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo Z7 210351A77C98A]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:44.000
!MESSAGE XSCT Command: [version -server], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:44.002
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.2]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:44.002
!MESSAGE XSCT Command: [version], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:44.002
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.2
SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:44.003
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:44.006
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo Z7 210351A77C98A]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:44.007
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:44.018
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:44.018
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:44.022
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo Z7 210351A77C98A]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:44.023
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:44.033
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:44.034
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:44.038
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo Z7 210351A77C98A]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:44.038
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:44.049
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:44.049
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:44.053
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo Z7 210351A77C98A]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:44.053
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:44.064
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:44.064
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:44.070
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo Z7 210351A77C98A]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:44.070
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:44.081
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:44.082
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:44.086
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo Z7 210351A77C98A]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:44.086
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:44.097
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:44.097
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Zybo Z7 210351A77C98A" && level == 0}], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:44.109
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Zybo Z7 210351A77C98A" && level == 0}], Result: [null, ]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:44.110
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:44.110
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:44.111
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:44.149
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:44.149
!MESSAGE XSCT Command: [rst -system], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:44.236
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:44.236
!MESSAGE XSCT Command: [after 3000], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:47.246
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:47.259
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:47.264
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo Z7 210351A77C98A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:47.265
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:47.277
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:47.278
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C98A-13722093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:47.299
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C98A-13722093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:47.299
!MESSAGE XSCT Command: [fpga -file C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/ZYBO_PROJET_S4/_ide/bitstream/design_1_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:48.516
!MESSAGE XSCT command with result: [fpga -file C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/ZYBO_PROJET_S4/_ide/bitstream/design_1_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:48.530
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:48.543
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:48.544
!MESSAGE XSCT Command: [loadhw -hw C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:48.547
!MESSAGE XSCT command with result: [loadhw -hw C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Result: [null, design_1_wrapper_14]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:48.547
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:48.548
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:48.548
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:48.554
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:48.554
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:48.563
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:48.563
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:48.575
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:48.575
!MESSAGE XSCT Command: [dow C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/ZYBO_PROJET_S4/Debug/ZYBO_PROJET_S4.elf], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:48.662
!MESSAGE XSCT command with result: [dow C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/ZYBO_PROJET_S4/Debug/ZYBO_PROJET_S4.elf], Result: [null, ]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:48.663
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:48.669
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:48.737
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:48.749
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:48.750
!MESSAGE XSCT Command: [con], Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:02:48.758
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-8: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:19:58.623
!MESSAGE XSCT Command: [platform read {C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/platform.spr}], Thread: Worker-8: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:01.131
!MESSAGE XSCT command with result: [platform read {C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/platform.spr}], Result: [null, ]. Thread: Worker-8: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:03.621
!MESSAGE XSCT Command: [platform config -updatehw {C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/design_1_wrapper.xsa}], Thread: Worker-34: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:08.462
!MESSAGE XSCT command with result: [platform config -updatehw {C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/design_1_wrapper.xsa}], Result: [null, ]. Thread: Worker-34: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:27.152
!MESSAGE XSCT Command: [::hsi::utils::closehw C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:27.216
!MESSAGE XSCT command with result: [::hsi::utils::closehw C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:27.216
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:29.416
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:29.417
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:29.419
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, {"device": "7z010",
"family": "zynq",
"timestamp": "Sat Mar 23 21:11:47 2024",
"vivado_version": "2020.2",
"part": "xc7z010clg400-1",
}]. Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:29.443
!MESSAGE XSCT Command: [disconnect tcfchan#10], Thread: Thread-511

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:29.446
!MESSAGE XSCT command with result: [disconnect tcfchan#10], Result: [null, ]. Thread: Thread-511

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:30.473
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:30.475
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:30.476
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {C:\Users\cbowlieu\github\Projet-S4\ZYBO\ZYBO_PROJET_S4\VITIS_WORKSPACE\ZYBO_PROJET_S4\_ide\bitstream}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:30.498
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {C:\Users\cbowlieu\github\Projet-S4\ZYBO\ZYBO_PROJET_S4\VITIS_WORKSPACE\ZYBO_PROJET_S4\_ide\bitstream}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:30.503
!MESSAGE XSCT Command: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {C:\Users\cbowlieu\github\Projet-S4\ZYBO\ZYBO_PROJET_S4\VITIS_WORKSPACE\ZYBO_PROJET_S4\_ide\psinit} -quiet], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.274
!MESSAGE XSCT command with result: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {C:\Users\cbowlieu\github\Projet-S4\ZYBO\ZYBO_PROJET_S4\VITIS_WORKSPACE\ZYBO_PROJET_S4\_ide\psinit} -quiet], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.355
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.366
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, {"ILA_RECEPTEUR": {"hier_name": "ILA_RECEPTEUR",
"type": "ila",
"version": "6.2",
"ip_type": "MONITOR",
},
"axi_fifo_mm_s_0": {"hier_name": "axi_fifo_mm_s_0",
"type": "axi_fifo_mm_s",
"version": "4.2",
"ip_type": "PERIPHERAL",
},
"axi_fifo_mm_s_1": {"hier_name": "axi_fifo_mm_s_1",
"type": "axi_fifo_mm_s",
"version": "4.2",
"ip_type": "PERIPHERAL",
},
"axi_iic_0": {"hier_name": "axi_iic_0",
"type": "axi_iic",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axis_broadcaster_0": {"hier_name": "axis_broadcaster_0",
"type": "axis_broadcaster",
"version": "1.1",
"ip_type": "BUS",
},
"axis_subset_converter_0": {"hier_name": "axis_subset_converter_0",
"type": "axis_subset_converter",
"version": "1.1",
"ip_type": "BUS",
},
"clk_wiz_1": {"hier_name": "clk_wiz_1",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"i2s_receiver_0": {"hier_name": "i2s_receiver_0",
"type": "i2s_receiver",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"i2s_transmitter_0": {"hier_name": "i2s_transmitter_0",
"type": "i2s_transmitter",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"ila_0": {"hier_name": "ila_0",
"type": "ila",
"version": "6.2",
"ip_type": "PERIPHERAL",
},
"ila_1": {"hier_name": "ila_1",
"type": "ila",
"version": "6.2",
"ip_type": "MONITOR",
},
"ila_3": {"hier_name": "ila_3",
"type": "ila",
"version": "6.2",
"ip_type": "MONITOR",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"monoAudio_0": {"hier_name": "monoAudio_0",
"type": "monoAudio",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"rst_clk_wiz_1_100M": {"hier_name": "rst_clk_wiz_1_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"rst_clk_wiz_1_100M1": {"hier_name": "rst_clk_wiz_1_100M1",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"rst_ps7_0_50M": {"hier_name": "rst_ps7_0_50M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"xfft_0": {"hier_name": "xfft_0",
"type": "xfft",
"version": "9.1",
"ip_type": "PERIPHERAL",
},
"xlconstant_1": {"hier_name": "xlconstant_1",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_1": {"hier_name": "ps7_uart_1",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_0": {"hier_name": "ps7_qspi_0",
"type": "ps7_qspi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_linear_0": {"hier_name": "ps7_qspi_linear_0",
"type": "ps7_qspi_linear",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ethernet_0": {"hier_name": "ps7_ethernet_0",
"type": "ps7_ethernet",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_usb_0": {"hier_name": "ps7_usb_0",
"type": "ps7_usb",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.367
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.372
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, {"PCW_APU_PERIPHERAL_FREQMHZ": "667",
"PCW_DDR_HPRLPR_QUEUE_PARTITION": "HPR(0)/LPR(32)",
"PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL": "15",
"PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_DDR_PORT0_HPR_ENABLE": "0",
"PCW_DDR_PORT1_HPR_ENABLE": "0",
"PCW_DDR_PORT2_HPR_ENABLE": "0",
"PCW_DDR_PORT3_HPR_ENABLE": "0",
"PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_FPGA0_PERIPHERAL_FREQMHZ": "50",
"PCW_UIPARAM_DDR_BUS_WIDTH": "32 Bit",
"PCW_UIPARAM_DDR_FREQ_MHZ": "533.333333",
}]. Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.372
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0], Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.417
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0], Result: [null, {"axi_fifo_mm_s_0": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RFPE": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "Generated when the difference between the read and write pointers of the receive FIFO reaches the programmable EMPTY threshold value when the FIFO is being emptied.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPF": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the receive FIFO reaches the programmable FULL threshold value.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPE": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the transmit FIFO reaches the programmable EMPTY threshold value when the FIFO is being emptied.   0 - No interrupt pending   1 - Interrupt pending For lower values of programmable threshold, this flag may toggle during the initial writes because of First Word Fall Through (FWFT) behavior of FIFO. This flag may toggle even though there are no external reads.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPF": {"access": "read-write",
"bit_offset": "22",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the transmit FIFO reaches the programmable FULL threshold value.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RRC": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt indicates that a reset of the receive logic has completed.
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TRC": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt indicates that a reset of the transmit logic has completed
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TSE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated if the number of words (including partial words in the count) written to the transmit data FIFO does not match the value written to the transmit length register (bytes) divided by 4/8 and rounded up to the higher integer value for trailing byte fractions. Interrupts occur only for mismatch of word count (including partial words). Interrupts do not occur due to mismatch of byte count.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RC": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that at least one successful receive has completed and that the receive packet data and packet data length is available. This signal is not set for unsuccessful receives. This interrupt can represent more than one packet received, so it is important to check the receive data FIFO occupancy value to determine if additional receive packets are ready to be processed.  0 - No interrupt pending  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TC": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that at least one transmit has completed
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPOE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated if an attempt is made to write to the transmit data FIFO when it is full. A reset of the transmit logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when an attempt is made to read the receive FIFO when it is empty. The data read is not valid. A reset of the receive logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPORE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when more words are read from the receive data FIFO than are in the packet being processed. Even though the FIFO is not empty, the read has gone beyond the current packet and removed the data from the next packet. A reset of the receive logic is required to recover  0 - No interrupt pending  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPURE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when an attempt is made to read the receive length register when it is empty. The data read is not valid. A reset of the receive logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151401984,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RFPEE": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Programmable Empty Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPFE": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Programmable Full Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPEE": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO Programmable Empty Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPFE": {"access": "read-write",
"bit_offset": "22",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO Programmable Full Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RRCE": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Reset Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TRCE": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Reset Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TSEE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Size Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RCE": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TCE": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPOEE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Packet Overrun Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUEE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Underrun Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPOREE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Overrun Read Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUREE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Underrun Read Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151401988,
},
"TDFR": {"description": "Transmit Data FIFO Reset Register",
"address_offset": "0x8",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151401992,
},
"TDFV": {"description": "Transmit Data FIFO Vacancy Register",
"address_offset": "0xC",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Vacancy": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "17",
"desc": "Vacancy status of the Transmit Data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151401996,
},
"TDFD": {"description": "Transmit Data FIFO 32bit Wide Data Write Port Register",
"address_offset": "0x10",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Write_Data_Value": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Transmit Data FIFO Write Value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402000,
},
"TLR": {"description": "Transmit Length Register",
"address_offset": "0x14",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TXL": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "23",
"desc": "The number of bytes of the corresponding transmit packet stored in the transmit data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402004,
},
"RDFR": {"description": "Receive Data FIFO reset Register",
"address_offset": "0x18",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402008,
},
"RDFO": {"description": "Receive Data FIFO Occupancy Register",
"address_offset": "0x1C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "17",
"desc": "This is the unsigned value reflecting a current snapshot of the number of locations in use for data storage in the receive Data FIFO memory core in the most recent transaction. This value is only updated after a packet is successfully received, and therefore can be used to determine if a receive packet is ready to be processed when a non-0 value is read.
If the number of packets received is one, then this register returns the value of the locations occupied. After the FIFO is read, any subsequent read to this register returns the value of 0. If more than one packet is received, a read to this register returns the number of locations occupied by the latest received packet
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402012,
},
"RDFD": {"description": "Receive Data FIFO 32-bit Wide Data Read Port Register",
"address_offset": "0x20",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Read_Data_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Receive Data FIFO Read Value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402016,
},
"RLR": {"description": "Receive Length Register",
"address_offset": "0x24",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RXL": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "23",
"desc": "The number of bytes of the corresponding receive data stored in the receive data FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402020,
},
"SRR": {"description": "AXI4-Stream Reset Register",
"address_offset": "0x28",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402024,
},
"TDR": {"description": "Transmit Destination Register",
"address_offset": "0x2C",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TDEST": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "The destination address of the transmit packet stored in the transmit data FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402028,
},
"RDR": {"description": "Receive Destination Register",
"address_offset": "0x30",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RDEST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "The destination address of the receive packet stored in the receive data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402032,
},
"Transmit_ID_Register": {"description": "Transmit ID Register",
"address_offset": "0x34",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 1151402036,
},
"Transmit_User_Register": {"description": "Transmit User Register",
"address_offset": "0x38",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 1151402040,
},
"Receive_ID_Register": {"description": "Receive ID Register",
"address_offset": "0x3C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 1151402044,
},
"Receive_User_Register": {"description": "Receive User Register",
"address_offset": "0x40",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 1151402048,
},
},
"axi_fifo_mm_s_1": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RFPE": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "Generated when the difference between the read and write pointers of the receive FIFO reaches the programmable EMPTY threshold value when the FIFO is being emptied.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPF": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the receive FIFO reaches the programmable FULL threshold value.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPE": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the transmit FIFO reaches the programmable EMPTY threshold value when the FIFO is being emptied.   0 - No interrupt pending   1 - Interrupt pending For lower values of programmable threshold, this flag may toggle during the initial writes because of First Word Fall Through (FWFT) behavior of FIFO. This flag may toggle even though there are no external reads.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPF": {"access": "read-write",
"bit_offset": "22",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the transmit FIFO reaches the programmable FULL threshold value.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RRC": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt indicates that a reset of the receive logic has completed.
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TRC": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt indicates that a reset of the transmit logic has completed
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TSE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated if the number of words (including partial words in the count) written to the transmit data FIFO does not match the value written to the transmit length register (bytes) divided by 4/8 and rounded up to the higher integer value for trailing byte fractions. Interrupts occur only for mismatch of word count (including partial words). Interrupts do not occur due to mismatch of byte count.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RC": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that at least one successful receive has completed and that the receive packet data and packet data length is available. This signal is not set for unsuccessful receives. This interrupt can represent more than one packet received, so it is important to check the receive data FIFO occupancy value to determine if additional receive packets are ready to be processed.  0 - No interrupt pending  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TC": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that at least one transmit has completed
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPOE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated if an attempt is made to write to the transmit data FIFO when it is full. A reset of the transmit logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when an attempt is made to read the receive FIFO when it is empty. The data read is not valid. A reset of the receive logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPORE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when more words are read from the receive data FIFO than are in the packet being processed. Even though the FIFO is not empty, the read has gone beyond the current packet and removed the data from the next packet. A reset of the receive logic is required to recover  0 - No interrupt pending  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPURE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when an attempt is made to read the receive length register when it is empty. The data read is not valid. A reset of the receive logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151467520,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RFPEE": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Programmable Empty Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPFE": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Programmable Full Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPEE": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO Programmable Empty Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPFE": {"access": "read-write",
"bit_offset": "22",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO Programmable Full Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RRCE": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Reset Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TRCE": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Reset Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TSEE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Size Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RCE": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TCE": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPOEE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Packet Overrun Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUEE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Underrun Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPOREE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Overrun Read Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUREE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Underrun Read Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151467524,
},
"TDFR": {"description": "Transmit Data FIFO Reset Register",
"address_offset": "0x8",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151467528,
},
"TDFV": {"description": "Transmit Data FIFO Vacancy Register",
"address_offset": "0xC",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Vacancy": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "17",
"desc": "Vacancy status of the Transmit Data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151467532,
},
"TDFD": {"description": "Transmit Data FIFO 32bit Wide Data Write Port Register",
"address_offset": "0x10",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Write_Data_Value": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Transmit Data FIFO Write Value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151467536,
},
"TLR": {"description": "Transmit Length Register",
"address_offset": "0x14",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TXL": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "23",
"desc": "The number of bytes of the corresponding transmit packet stored in the transmit data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151467540,
},
"RDFR": {"description": "Receive Data FIFO reset Register",
"address_offset": "0x18",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151467544,
},
"RDFO": {"description": "Receive Data FIFO Occupancy Register",
"address_offset": "0x1C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "17",
"desc": "This is the unsigned value reflecting a current snapshot of the number of locations in use for data storage in the receive Data FIFO memory core in the most recent transaction. This value is only updated after a packet is successfully received, and therefore can be used to determine if a receive packet is ready to be processed when a non-0 value is read.
If the number of packets received is one, then this register returns the value of the locations occupied. After the FIFO is read, any subsequent read to this register returns the value of 0. If more than one packet is received, a read to this register returns the number of locations occupied by the latest received packet
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151467548,
},
"RDFD": {"description": "Receive Data FIFO 32-bit Wide Data Read Port Register",
"address_offset": "0x20",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Read_Data_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Receive Data FIFO Read Value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151467552,
},
"RLR": {"description": "Receive Length Register",
"address_offset": "0x24",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RXL": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "23",
"desc": "The number of bytes of the corresponding receive data stored in the receive data FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151467556,
},
"SRR": {"description": "AXI4-Stream Reset Register",
"address_offset": "0x28",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151467560,
},
"TDR": {"description": "Transmit Destination Register",
"address_offset": "0x2C",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TDEST": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "The destination address of the transmit packet stored in the transmit data FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151467564,
},
"RDR": {"description": "Receive Destination Register",
"address_offset": "0x30",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RDEST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "The destination address of the receive packet stored in the receive data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151467568,
},
"Transmit_ID_Register": {"description": "Transmit ID Register",
"address_offset": "0x34",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 1151467572,
},
"Transmit_User_Register": {"description": "Transmit User Register",
"address_offset": "0x38",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 1151467576,
},
"Receive_ID_Register": {"description": "Receive ID Register",
"address_offset": "0x3C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 1151467580,
},
"Receive_User_Register": {"description": "Receive User Register",
"address_offset": "0x40",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 1151467584,
},
},
"axi_iic_0": {"GIE": {"description": "Global Interrupt Enable Register",
"address_offset": "0x1c",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable
0 - All Interrupts disabled; no interrupt (even if unmasked in IER) possible from AXI IIC core
1 - Unmasked AXI IIC core interrupts are passed to processor
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130460,
},
"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x020",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130464,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x028",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130472,
},
"SOFTR": {"description": "Soft Reset Register",
"address_offset": "0x040",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RKEY": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Reset Key - Firmware must write a value of 0xA to this field to
            cause a soft reset of the Interrupt registers of AXI IIC controller.
            Writing any other value results in an AXI transaction
            acknowledgement with SLVERR and no reset occurs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130496,
},
"CR": {"description": "Control Register",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set before any other CR bits have any effect
0 - resets and disables the AXI IIC controller but not the registers or FIFOs
1 - enables the AXI IIC controller
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set to flush the FIFO if either (a) arbitration is lost or (b) if a transmit error occurs
0 - transmit FIFO normal operation
1 - resets the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSMS": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "When this bit is changed from 0 to 1, the
AXI IIC bus interface generates a START condition in master mode. When
this bit is cleared, a STOP condition is generated and the AXI IIC bus
interface switches to slave mode. When this bit is cleared by the
hardware, because arbitration for the bus has been lost, a STOP
condition is not generated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "This bit selects the direction of master/slave transfers.
0 - selects an AXI IIC receive
1 - selects an AXI IIC transmit
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXAK": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit specifies the value driven onto
the sda line during acknowledge cycles for both master and slave recievers.
0 - acknowledge
1 - not-acknowledge
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RSTA": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Writing a 1 to this bit generates a repeated START 
condition on the bus if the AXI IIC bus interface is the current bus
master. Attempting a repeated START at the wrong time, if the bus is
owned by another master, results in a loss of arbitration. This bit is reset
when the repeated start occurs. This bit must be set prior to writing the
new address to the TX_FIFO or DTR
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GC_EN": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Setting this bit High allows the AXI IIC to respond to a general call address.
0 - General Call Disabled
1 - General Call Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130688,
},
"SR": {"description": "Status Register",
"address_offset": "0x104",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"ABGC": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set to 1 when another master has issued a general call and
the general call enable bit is set to 1, CR(6) = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AAS": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "When the address on the IIC bus matches the slave address in the Address register (ADR), the IIC bus interface
is being addressed as a slave and switches to slave mode. If 10-bit addressing is selected this device only responds to a 10-bit
address or general call if enabled. This bit is cleared when a stop
condition is detected or a repeated start occurs.
0 - indicates not being addressed as a slave
1 - indicates being addressed as a slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BB": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "This bit indicates the status of the IIC bus. This bit is set
when a START condition is detected and cleared when a STOP
condition is detected.
0 - indicates the bus is idle
1 - indicates the bus is busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARW": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "When the IIC bus interface has been addressed as a slave (AAS is set), 
this bit indicates the value of the read/write bit sent by the master.
This bit is only valid when a complete transfer has occurred and
no other transfers have been initiated.
0 - indicates master writing to slave
1 - indicates master reading from slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the receive FIFO is full.
This bit is set only when all 16 locations in the FIFO are full,
regardless of the compare value field of the RX_FIFO_PIRQ register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Empty": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the receive FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130692,
},
"TX_FIFO": {"description": "Transmit FIFO Register",
"address_offset": "0x108",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "If the dynamic stop bit is used and the AXI IIC is a master receiver,
the value is the number of bytes to receive.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Start": {"access": "write-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic start bit can be used to send a start or repeated start sequence on the
IIC bus. A start sequence is generated if the MSMS = 0, a
repeated start sequence is generated if the MSMS = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stop": {"access": "write-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic stop bit can be used to send an IIC stop
sequence on the IIC bus after the last byte has been transmitted or received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130696,
},
"RX_FIFO": {"description": "Recieve FIFO Register",
"address_offset": "0x10C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "IIC Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130700,
},
"ADR": {"description": "Slave Address Register",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Slave_Address": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "7",
"desc": "Address used by the IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130704,
},
"TX_FIFO_OCY": {"description": "Transmit FIFO Occupency Register",
"address_offset": "0x114",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130708,
},
"RX_FIFO_OCY": {"description": "Recieve FIFO Occupency Register",
"address_offset": "0x118",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130712,
},
"TEN_ADR": {"description": "Slave Ten Bit Address Register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MSB_of_Slave_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Three MSBs of the 10-bit address used by the AXI IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130716,
},
"RX_FIFO_PIRQ": {"description": "Recieve FIFO Programmable Depth Interrupt Register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Compare_Value": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 implies that when
10 locations in the receive FIFO are filled, the receive FIFO
interrupt is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130720,
},
"GPO": {"description": "General Purpose Output Register",
"address_offset": "0x124",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"General_Purpose_Outputs": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "The LSB (Bit[0]) is the first bit populated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130724,
},
"TSUSTA": {"description": "Timing Parameter TSUSTA Register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130728,
},
"TSUSTO": {"description": "Timing Parameter TSUSTO Register",
"address_offset": "0x12C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTO": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated STOP condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130732,
},
"THDSTA": {"description": "Timing Parameter THDSTA Register",
"address_offset": "0x130",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Hold time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130736,
},
"TSUDAT": {"description": "Timing Parameter TSUDAT Register",
"address_offset": "0x134",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Setup time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130740,
},
"TBUF": {"description": "Timing Parameter TBUF Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TBUF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bus free time between a STOP and START condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130744,
},
"THIGH": {"description": "Timing Parameter THIGH Register",
"address_offset": "0x13C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THIGH": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "High Period of the scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130748,
},
"TLOW": {"description": "Timing Parameter TLOW Register",
"address_offset": "0x140",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TLOW": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Low Period of scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130752,
},
"THDDAT": {"description": "Timing Parameter THDDAT Register",
"address_offset": "0x144",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Hold time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130756,
},
},
"axi_uartlite_0": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033280,
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033284,
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033292,
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033288,
},
},
"i2s_receiver_0": {},
"i2s_transmitter_0": {},
"mdm_1": {"UART_Receive": {"description": "JTAG UART Receive Data",
"address_offset": "0x0",
"access": "read-only",
"size": "8",
"interface": "S_AXI",
"fields": {"UART_RX": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 1094713344,
},
"UART_Transmit": {"description": "JTAG UART Transmit Data",
"address_offset": "0x4",
"access": "write-only",
"size": "8",
"interface": "S_AXI",
"fields": {"UART_TX": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1094713348,
},
"UART_Status": {"description": "JTAG UART Status Register",
"address_offset": "0x8",
"access": "read-only",
"size": "5",
"interface": "S_AXI",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has valid data:
  0 - Receive FIFO is empty.
  1 - Receive FIFO has valid data.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full:
  0 - Receive FIFO is not full.
  1 - Receive FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty:
  0 - Transmit FIFO is not empty.
  1 - Transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full:
  0 - Transmit FIFO is not full.
  1 - Transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Interrupt_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupt is enabled:
  0 - Interrupt is disabled.
  1 - Interrupt is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1094713352,
},
"UART_Control": {"description": "JTAG UART Control Register",
"address_offset": "0xC",
"access": "write-only",
"size": "5",
"interface": "S_AXI",
"fields": {"Reset_TX_FIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO:
  0 - Do nothing.
  1 - Clear the transmit FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset_RX_FIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO:
  0 - Do nothing.
  1 - Clear the receive FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Clear_EXT_BRK": {"access": "write-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Clear the EXT_BRK signal set by JTAG:
  0 - Do nothing.
  1 - Clear the signal.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Interrupt_Enabled": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates interrupt for the MDM JTAG UART:
  0 - Disable interrupt interrupt.
  1 - Enable interrupt signal.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1094713356,
},
},
"microblaze_0_axi_intc": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616192,
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616196,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616200,
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616204,
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616208,
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616212,
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"interface": "S_AXI",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616216,
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616220,
},
"IMR": {"description": "Interrupt Mode Register",
"address_offset": "0x20",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Mode Register.
For each bit:
  R - Reads interrupt mode.
  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616224,
},
"IVAR[0]": {"description": "Interrupt Vector Address Register 0",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 0 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616448,
},
"IVAR[1]": {"description": "Interrupt Vector Address Register 1",
"address_offset": "0x104",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 1 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616452,
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {},
}]. Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.420
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0], Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.424
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0], Result: [null, {"axi_uartlite_0_S_AXI": {"name": "axi_uartlite_0",
"base": "0x40600000",
"high": "0x4060FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_iic_0_S_AXI": {"name": "axi_iic_0",
"base": "0x40800000",
"high": "0x4080FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_axi_intc_s_axi": {"name": "microblaze_0_axi_intc",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"mdm_1_S_AXI": {"name": "mdm_1",
"base": "0x41400000",
"high": "0x41400FFF",
"size": "4096",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"i2s_receiver_0_s_axi_ctrl": {"name": "i2s_receiver_0",
"base": "0x44A00000",
"high": "0x44A0FFFF",
"size": "65536",
"slaveintf": "s_axi_ctrl",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_fifo_mm_s_0_S_AXI": {"name": "axi_fifo_mm_s_0",
"base": "0x44A10000",
"high": "0x44A1FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_fifo_mm_s_1_S_AXI": {"name": "axi_fifo_mm_s_1",
"base": "0x44A20000",
"high": "0x44A2FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"i2s_transmitter_0_s_axi_ctrl": {"name": "i2s_transmitter_0",
"base": "0x44A30000",
"high": "0x44A3FFFF",
"size": "65536",
"slaveintf": "s_axi_ctrl",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x00007FFF",
"size": "32768",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.425
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0 C_DEBUG_ENABLED], Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.426
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0 C_DEBUG_ENABLED], Result: [null, 1]. Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.426
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.428
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0 C_DEBUG_EVENT_COUNTERS], Result: [null, 5]. Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.428
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.429
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, 1]. Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.430
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.431
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0 C_DEBUG_COUNTER_WIDTH], Result: [null, 32]. Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.431
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0 C_FREQ], Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.432
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0 C_FREQ], Result: [null, 100000000]. Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.432
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.434
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0 C_CPU_CLK_FREQ_HZ], Result: [null, ]. Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.434
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.436
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, {"microblaze_0": {"bscan": "2",
"index": "0",
},
"ps7_cortexa9_0": {"bscan": "",
"index": "0",
},
"ps7_cortexa9_1": {"bscan": "",
"index": "1",
},
}]. Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.436
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0], Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.441
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0], Result: [null, {"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_ethernet_0": {},
"ps7_globaltimer_0": {},
"ps7_gpio_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_qspi_0": {},
"ps7_qspi_linear_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_sd_0": {},
"ps7_slcr_0": {},
"ps7_uart_1": {},
"ps7_usb_0": {},
"ps7_xadc_0": {},
}]. Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.442
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0], Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.450
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0], Result: [null, {"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ethernet_0": {"name": "ps7_ethernet_0",
"base": "0xE000B000",
"high": "0xE000BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpio_0": {"name": "ps7_gpio_0",
"base": "0xE000A000",
"high": "0xE000AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_0": {"name": "ps7_qspi_0",
"base": "0xE000D000",
"high": "0xE000DFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_linear_0": {"name": "ps7_qspi_linear_0",
"base": "0xFC000000",
"high": "0xFCFFFFFF",
"size": "16777216",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_sd_0": {"name": "ps7_sd_0",
"base": "0xE0100000",
"high": "0xE0100FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_1": {"name": "ps7_uart_1",
"base": "0xE0001000",
"high": "0xE0001FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_usb_0": {"name": "ps7_usb_0",
"base": "0xE0002000",
"high": "0xE0002FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x3FFFFFFF",
"size": "1072693248",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.450
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_ENABLED], Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.452
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.452
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.453
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.453
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.455
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.455
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.456
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.456
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_FREQ], Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.457
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_FREQ], Result: [null, ]. Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.458
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.459
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Result: [null, 666666687]. Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.459
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1], Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.464
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1], Result: [null, {"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_ethernet_0": {},
"ps7_globaltimer_0": {},
"ps7_gpio_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_qspi_0": {},
"ps7_qspi_linear_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_sd_0": {},
"ps7_slcr_0": {},
"ps7_uart_1": {},
"ps7_usb_0": {},
"ps7_xadc_0": {},
}]. Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.465
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1], Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.473
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1], Result: [null, {"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ethernet_0": {"name": "ps7_ethernet_0",
"base": "0xE000B000",
"high": "0xE000BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpio_0": {"name": "ps7_gpio_0",
"base": "0xE000A000",
"high": "0xE000AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_0": {"name": "ps7_qspi_0",
"base": "0xE000D000",
"high": "0xE000DFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_linear_0": {"name": "ps7_qspi_linear_0",
"base": "0xFC000000",
"high": "0xFCFFFFFF",
"size": "16777216",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_sd_0": {"name": "ps7_sd_0",
"base": "0xE0100000",
"high": "0xE0100FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_1": {"name": "ps7_uart_1",
"base": "0xE0001000",
"high": "0xE0001FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_usb_0": {"name": "ps7_usb_0",
"base": "0xE0002000",
"high": "0xE0002FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x3FFFFFFF",
"size": "1072693248",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.474
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_ENABLED], Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.475
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.475
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_EVENT_COUNTERS], Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.477
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.477
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.479
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.479
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_COUNTER_WIDTH], Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.480
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.481
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_FREQ], Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.482
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_FREQ], Result: [null, ]. Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.482
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_CPU_CLK_FREQ_HZ], Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.483
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_CPU_CLK_FREQ_HZ], Result: [null, 666666687]. Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.483
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa mdm_1], Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.485
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa mdm_1], Result: [null, {}]. Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.486
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa mdm_1], Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.487
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa mdm_1], Result: [null, {"microblaze_0": {},
}]. Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.488
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa mdm_1], Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.489
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa mdm_1], Result: [null, microblaze_0]. Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.489
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0], Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.490
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0], Result: [null, ps7_afi_0 ps7_afi_1 ps7_afi_2 ps7_afi_3 ps7_coresight_comp_0 ps7_ddr_0 ps7_ddrc_0 ps7_dev_cfg_0 ps7_dma_ns ps7_dma_s ps7_ethernet_0 ps7_globaltimer_0 ps7_gpio_0 ps7_gpv_0 ps7_intc_dist_0 ps7_iop_bus_config_0 ps7_l2cachec_0 ps7_ocmc_0 ps7_pl310_0 ps7_pmu_0 ps7_qspi_0 ps7_qspi_linear_0 ps7_ram_0 ps7_ram_1 ps7_scuc_0 ps7_scugic_0 ps7_scutimer_0 ps7_scuwdt_0 ps7_sd_0 ps7_slcr_0 ps7_uart_1 ps7_usb_0 ps7_xadc_0]. Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.491
!MESSAGE XSCT Command: [::hsi::utils::get_hw_files_on_hw C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa bit], Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.492
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_files_on_hw C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa bit], Result: [null, design_1_wrapper.bit]. Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.492
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.502
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#12]. Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.502
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.510
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo Z7 210351A77C98A]. Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.510
!MESSAGE XSCT Command: [version -server], Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.511
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.2]. Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.512
!MESSAGE XSCT Command: [version], Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.512
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.2
SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.512
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.516
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo Z7 210351A77C98A]. Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.517
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.529
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.529
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.533
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo Z7 210351A77C98A]. Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.533
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.544
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.545
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.549
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo Z7 210351A77C98A]. Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.549
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.561
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.562
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.566
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo Z7 210351A77C98A]. Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.567
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.577
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.578
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.582
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo Z7 210351A77C98A]. Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.582
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.594
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.594
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.598
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo Z7 210351A77C98A]. Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.599
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.611
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.611
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Zybo Z7 210351A77C98A" && level == 0}], Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.623
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Zybo Z7 210351A77C98A" && level == 0}], Result: [null, ]. Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.624
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.624
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.625
!MESSAGE XSCT Command: [::hsi::utils::get_clock_info -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0], Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.627
!MESSAGE XSCT command with result: [::hsi::utils::get_clock_info -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0], Result: [null, {"Clk": "100000000",
"Dbg_Clk": "",
}]. Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.627
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.637
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.638
!MESSAGE XSCT Command: [rst -system], Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.711
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:34.711
!MESSAGE XSCT Command: [after 3000], Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:37.722
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:37.733
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:37.738
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo Z7 210351A77C98A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:37.739
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:37.750
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:37.751
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C98A-13722093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:37.773
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C98A-13722093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:37.774
!MESSAGE XSCT Command: [fpga -file C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/ZYBO_PROJET_S4/_ide/bitstream/design_1_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:38.987
!MESSAGE XSCT command with result: [fpga -file C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/ZYBO_PROJET_S4/_ide/bitstream/design_1_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:39.001
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:39.008
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:39.009
!MESSAGE XSCT Command: [loadhw -hw C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:39.096
!MESSAGE XSCT command with result: [loadhw -hw C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Result: [null, design_1_wrapper_21]. Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:39.097
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:39.098
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:39.098
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:39.105
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:39.105
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:39.107
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:39.107
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:39.118
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:39.118
!MESSAGE XSCT Command: [dow C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/ZYBO_PROJET_S4/Debug/ZYBO_PROJET_S4.elf], Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:39.206
!MESSAGE XSCT command with result: [dow C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/ZYBO_PROJET_S4/Debug/ZYBO_PROJET_S4.elf], Result: [null, ]. Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:39.207
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:39.213
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:39.264
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:39.278
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:39.279
!MESSAGE XSCT Command: [con], Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:20:39.296
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-36: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:46:57.743
!MESSAGE XSCT Command: [platform read {C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/platform.spr}], Thread: Worker-38: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:00.324
!MESSAGE XSCT command with result: [platform read {C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/platform.spr}], Result: [null, ]. Thread: Worker-38: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:02.666
!MESSAGE XSCT Command: [platform config -updatehw {C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/design_1_wrapper.xsa}], Thread: Worker-38: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:07.472
!MESSAGE XSCT command with result: [platform config -updatehw {C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/design_1_wrapper.xsa}], Result: [null, ]. Thread: Worker-38: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:19.452
!MESSAGE XSCT Command: [::hsi::utils::closehw C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:19.481
!MESSAGE XSCT command with result: [::hsi::utils::closehw C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:19.482
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:21.612
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:21.613
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:21.614
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, {"device": "7z010",
"family": "zynq",
"timestamp": "Sat Mar 23 21:38:36 2024",
"vivado_version": "2020.2",
"part": "xc7z010clg400-1",
}]. Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:21.637
!MESSAGE XSCT Command: [disconnect tcfchan#12], Thread: Thread-611

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:21.639
!MESSAGE XSCT command with result: [disconnect tcfchan#12], Result: [null, ]. Thread: Thread-611

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:22.667
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:22.668
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:22.670
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {C:\Users\cbowlieu\github\Projet-S4\ZYBO\ZYBO_PROJET_S4\VITIS_WORKSPACE\ZYBO_PROJET_S4\_ide\bitstream}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:22.694
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {C:\Users\cbowlieu\github\Projet-S4\ZYBO\ZYBO_PROJET_S4\VITIS_WORKSPACE\ZYBO_PROJET_S4\_ide\bitstream}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:22.696
!MESSAGE XSCT Command: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {C:\Users\cbowlieu\github\Projet-S4\ZYBO\ZYBO_PROJET_S4\VITIS_WORKSPACE\ZYBO_PROJET_S4\_ide\psinit} -quiet], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.451
!MESSAGE XSCT command with result: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {C:\Users\cbowlieu\github\Projet-S4\ZYBO\ZYBO_PROJET_S4\VITIS_WORKSPACE\ZYBO_PROJET_S4\_ide\psinit} -quiet], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.527
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.537
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, {"ILA_ENTREE_FFT": {"hier_name": "ILA_ENTREE_FFT",
"type": "ila",
"version": "6.2",
"ip_type": "MONITOR",
},
"ILA_ENTREE_MONO": {"hier_name": "ILA_ENTREE_MONO",
"type": "ila",
"version": "6.2",
"ip_type": "MONITOR",
},
"ILA_SORTIE_FFT": {"hier_name": "ILA_SORTIE_FFT",
"type": "ila",
"version": "6.2",
"ip_type": "MONITOR",
},
"ILA_SORTIE_MONO": {"hier_name": "ILA_SORTIE_MONO",
"type": "ila",
"version": "6.2",
"ip_type": "MONITOR",
},
"axi_fifo_mm_s_0": {"hier_name": "axi_fifo_mm_s_0",
"type": "axi_fifo_mm_s",
"version": "4.2",
"ip_type": "PERIPHERAL",
},
"axi_fifo_mm_s_1": {"hier_name": "axi_fifo_mm_s_1",
"type": "axi_fifo_mm_s",
"version": "4.2",
"ip_type": "PERIPHERAL",
},
"axi_iic_0": {"hier_name": "axi_iic_0",
"type": "axi_iic",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axis_broadcaster_0": {"hier_name": "axis_broadcaster_0",
"type": "axis_broadcaster",
"version": "1.1",
"ip_type": "BUS",
},
"axis_subset_converter_0": {"hier_name": "axis_subset_converter_0",
"type": "axis_subset_converter",
"version": "1.1",
"ip_type": "BUS",
},
"clk_wiz_1": {"hier_name": "clk_wiz_1",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"i2s_receiver_0": {"hier_name": "i2s_receiver_0",
"type": "i2s_receiver",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"i2s_transmitter_0": {"hier_name": "i2s_transmitter_0",
"type": "i2s_transmitter",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"monoAudio_0": {"hier_name": "monoAudio_0",
"type": "monoAudio",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"rst_clk_wiz_1_100M": {"hier_name": "rst_clk_wiz_1_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"rst_clk_wiz_1_100M1": {"hier_name": "rst_clk_wiz_1_100M1",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"rst_ps7_0_50M": {"hier_name": "rst_ps7_0_50M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"xfft_0": {"hier_name": "xfft_0",
"type": "xfft",
"version": "9.1",
"ip_type": "PERIPHERAL",
},
"xlconstant_1": {"hier_name": "xlconstant_1",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_1": {"hier_name": "ps7_uart_1",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_0": {"hier_name": "ps7_qspi_0",
"type": "ps7_qspi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_linear_0": {"hier_name": "ps7_qspi_linear_0",
"type": "ps7_qspi_linear",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ethernet_0": {"hier_name": "ps7_ethernet_0",
"type": "ps7_ethernet",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_usb_0": {"hier_name": "ps7_usb_0",
"type": "ps7_usb",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.538
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.543
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, {"PCW_APU_PERIPHERAL_FREQMHZ": "667",
"PCW_DDR_HPRLPR_QUEUE_PARTITION": "HPR(0)/LPR(32)",
"PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL": "15",
"PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_DDR_PORT0_HPR_ENABLE": "0",
"PCW_DDR_PORT1_HPR_ENABLE": "0",
"PCW_DDR_PORT2_HPR_ENABLE": "0",
"PCW_DDR_PORT3_HPR_ENABLE": "0",
"PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_FPGA0_PERIPHERAL_FREQMHZ": "50",
"PCW_UIPARAM_DDR_BUS_WIDTH": "32 Bit",
"PCW_UIPARAM_DDR_FREQ_MHZ": "533.333333",
}]. Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.543
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0], Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.589
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0], Result: [null, {"axi_fifo_mm_s_0": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RFPE": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "Generated when the difference between the read and write pointers of the receive FIFO reaches the programmable EMPTY threshold value when the FIFO is being emptied.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPF": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the receive FIFO reaches the programmable FULL threshold value.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPE": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the transmit FIFO reaches the programmable EMPTY threshold value when the FIFO is being emptied.   0 - No interrupt pending   1 - Interrupt pending For lower values of programmable threshold, this flag may toggle during the initial writes because of First Word Fall Through (FWFT) behavior of FIFO. This flag may toggle even though there are no external reads.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPF": {"access": "read-write",
"bit_offset": "22",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the transmit FIFO reaches the programmable FULL threshold value.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RRC": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt indicates that a reset of the receive logic has completed.
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TRC": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt indicates that a reset of the transmit logic has completed
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TSE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated if the number of words (including partial words in the count) written to the transmit data FIFO does not match the value written to the transmit length register (bytes) divided by 4/8 and rounded up to the higher integer value for trailing byte fractions. Interrupts occur only for mismatch of word count (including partial words). Interrupts do not occur due to mismatch of byte count.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RC": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that at least one successful receive has completed and that the receive packet data and packet data length is available. This signal is not set for unsuccessful receives. This interrupt can represent more than one packet received, so it is important to check the receive data FIFO occupancy value to determine if additional receive packets are ready to be processed.  0 - No interrupt pending  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TC": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that at least one transmit has completed
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPOE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated if an attempt is made to write to the transmit data FIFO when it is full. A reset of the transmit logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when an attempt is made to read the receive FIFO when it is empty. The data read is not valid. A reset of the receive logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPORE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when more words are read from the receive data FIFO than are in the packet being processed. Even though the FIFO is not empty, the read has gone beyond the current packet and removed the data from the next packet. A reset of the receive logic is required to recover  0 - No interrupt pending  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPURE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when an attempt is made to read the receive length register when it is empty. The data read is not valid. A reset of the receive logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151401984,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RFPEE": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Programmable Empty Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPFE": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Programmable Full Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPEE": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO Programmable Empty Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPFE": {"access": "read-write",
"bit_offset": "22",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO Programmable Full Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RRCE": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Reset Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TRCE": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Reset Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TSEE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Size Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RCE": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TCE": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPOEE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Packet Overrun Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUEE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Underrun Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPOREE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Overrun Read Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUREE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Underrun Read Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151401988,
},
"TDFR": {"description": "Transmit Data FIFO Reset Register",
"address_offset": "0x8",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151401992,
},
"TDFV": {"description": "Transmit Data FIFO Vacancy Register",
"address_offset": "0xC",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Vacancy": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "17",
"desc": "Vacancy status of the Transmit Data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151401996,
},
"TDFD": {"description": "Transmit Data FIFO 32bit Wide Data Write Port Register",
"address_offset": "0x10",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Write_Data_Value": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Transmit Data FIFO Write Value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402000,
},
"TLR": {"description": "Transmit Length Register",
"address_offset": "0x14",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TXL": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "23",
"desc": "The number of bytes of the corresponding transmit packet stored in the transmit data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402004,
},
"RDFR": {"description": "Receive Data FIFO reset Register",
"address_offset": "0x18",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402008,
},
"RDFO": {"description": "Receive Data FIFO Occupancy Register",
"address_offset": "0x1C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "17",
"desc": "This is the unsigned value reflecting a current snapshot of the number of locations in use for data storage in the receive Data FIFO memory core in the most recent transaction. This value is only updated after a packet is successfully received, and therefore can be used to determine if a receive packet is ready to be processed when a non-0 value is read.
If the number of packets received is one, then this register returns the value of the locations occupied. After the FIFO is read, any subsequent read to this register returns the value of 0. If more than one packet is received, a read to this register returns the number of locations occupied by the latest received packet
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402012,
},
"RDFD": {"description": "Receive Data FIFO 32-bit Wide Data Read Port Register",
"address_offset": "0x20",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Read_Data_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Receive Data FIFO Read Value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402016,
},
"RLR": {"description": "Receive Length Register",
"address_offset": "0x24",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RXL": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "23",
"desc": "The number of bytes of the corresponding receive data stored in the receive data FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402020,
},
"SRR": {"description": "AXI4-Stream Reset Register",
"address_offset": "0x28",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402024,
},
"TDR": {"description": "Transmit Destination Register",
"address_offset": "0x2C",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TDEST": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "The destination address of the transmit packet stored in the transmit data FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402028,
},
"RDR": {"description": "Receive Destination Register",
"address_offset": "0x30",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RDEST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "The destination address of the receive packet stored in the receive data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402032,
},
"Transmit_ID_Register": {"description": "Transmit ID Register",
"address_offset": "0x34",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 1151402036,
},
"Transmit_User_Register": {"description": "Transmit User Register",
"address_offset": "0x38",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 1151402040,
},
"Receive_ID_Register": {"description": "Receive ID Register",
"address_offset": "0x3C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 1151402044,
},
"Receive_User_Register": {"description": "Receive User Register",
"address_offset": "0x40",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 1151402048,
},
},
"axi_fifo_mm_s_1": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RFPE": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "Generated when the difference between the read and write pointers of the receive FIFO reaches the programmable EMPTY threshold value when the FIFO is being emptied.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPF": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the receive FIFO reaches the programmable FULL threshold value.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPE": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the transmit FIFO reaches the programmable EMPTY threshold value when the FIFO is being emptied.   0 - No interrupt pending   1 - Interrupt pending For lower values of programmable threshold, this flag may toggle during the initial writes because of First Word Fall Through (FWFT) behavior of FIFO. This flag may toggle even though there are no external reads.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPF": {"access": "read-write",
"bit_offset": "22",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the transmit FIFO reaches the programmable FULL threshold value.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RRC": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt indicates that a reset of the receive logic has completed.
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TRC": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt indicates that a reset of the transmit logic has completed
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TSE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated if the number of words (including partial words in the count) written to the transmit data FIFO does not match the value written to the transmit length register (bytes) divided by 4/8 and rounded up to the higher integer value for trailing byte fractions. Interrupts occur only for mismatch of word count (including partial words). Interrupts do not occur due to mismatch of byte count.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RC": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that at least one successful receive has completed and that the receive packet data and packet data length is available. This signal is not set for unsuccessful receives. This interrupt can represent more than one packet received, so it is important to check the receive data FIFO occupancy value to determine if additional receive packets are ready to be processed.  0 - No interrupt pending  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TC": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that at least one transmit has completed
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPOE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated if an attempt is made to write to the transmit data FIFO when it is full. A reset of the transmit logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when an attempt is made to read the receive FIFO when it is empty. The data read is not valid. A reset of the receive logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPORE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when more words are read from the receive data FIFO than are in the packet being processed. Even though the FIFO is not empty, the read has gone beyond the current packet and removed the data from the next packet. A reset of the receive logic is required to recover  0 - No interrupt pending  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPURE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when an attempt is made to read the receive length register when it is empty. The data read is not valid. A reset of the receive logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151467520,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RFPEE": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Programmable Empty Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPFE": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Programmable Full Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPEE": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO Programmable Empty Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPFE": {"access": "read-write",
"bit_offset": "22",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO Programmable Full Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RRCE": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Reset Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TRCE": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Reset Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TSEE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Size Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RCE": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TCE": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPOEE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Packet Overrun Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUEE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Underrun Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPOREE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Overrun Read Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUREE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Underrun Read Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151467524,
},
"TDFR": {"description": "Transmit Data FIFO Reset Register",
"address_offset": "0x8",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151467528,
},
"TDFV": {"description": "Transmit Data FIFO Vacancy Register",
"address_offset": "0xC",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Vacancy": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "17",
"desc": "Vacancy status of the Transmit Data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151467532,
},
"TDFD": {"description": "Transmit Data FIFO 32bit Wide Data Write Port Register",
"address_offset": "0x10",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Write_Data_Value": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Transmit Data FIFO Write Value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151467536,
},
"TLR": {"description": "Transmit Length Register",
"address_offset": "0x14",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TXL": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "23",
"desc": "The number of bytes of the corresponding transmit packet stored in the transmit data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151467540,
},
"RDFR": {"description": "Receive Data FIFO reset Register",
"address_offset": "0x18",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151467544,
},
"RDFO": {"description": "Receive Data FIFO Occupancy Register",
"address_offset": "0x1C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "17",
"desc": "This is the unsigned value reflecting a current snapshot of the number of locations in use for data storage in the receive Data FIFO memory core in the most recent transaction. This value is only updated after a packet is successfully received, and therefore can be used to determine if a receive packet is ready to be processed when a non-0 value is read.
If the number of packets received is one, then this register returns the value of the locations occupied. After the FIFO is read, any subsequent read to this register returns the value of 0. If more than one packet is received, a read to this register returns the number of locations occupied by the latest received packet
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151467548,
},
"RDFD": {"description": "Receive Data FIFO 32-bit Wide Data Read Port Register",
"address_offset": "0x20",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Read_Data_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Receive Data FIFO Read Value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151467552,
},
"RLR": {"description": "Receive Length Register",
"address_offset": "0x24",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RXL": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "23",
"desc": "The number of bytes of the corresponding receive data stored in the receive data FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151467556,
},
"SRR": {"description": "AXI4-Stream Reset Register",
"address_offset": "0x28",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151467560,
},
"TDR": {"description": "Transmit Destination Register",
"address_offset": "0x2C",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TDEST": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "The destination address of the transmit packet stored in the transmit data FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151467564,
},
"RDR": {"description": "Receive Destination Register",
"address_offset": "0x30",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RDEST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "The destination address of the receive packet stored in the receive data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151467568,
},
"Transmit_ID_Register": {"description": "Transmit ID Register",
"address_offset": "0x34",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 1151467572,
},
"Transmit_User_Register": {"description": "Transmit User Register",
"address_offset": "0x38",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 1151467576,
},
"Receive_ID_Register": {"description": "Receive ID Register",
"address_offset": "0x3C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 1151467580,
},
"Receive_User_Register": {"description": "Receive User Register",
"address_offset": "0x40",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 1151467584,
},
},
"axi_iic_0": {"GIE": {"description": "Global Interrupt Enable Register",
"address_offset": "0x1c",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable
0 - All Interrupts disabled; no interrupt (even if unmasked in IER) possible from AXI IIC core
1 - Unmasked AXI IIC core interrupts are passed to processor
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130460,
},
"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x020",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130464,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x028",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130472,
},
"SOFTR": {"description": "Soft Reset Register",
"address_offset": "0x040",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RKEY": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Reset Key - Firmware must write a value of 0xA to this field to
            cause a soft reset of the Interrupt registers of AXI IIC controller.
            Writing any other value results in an AXI transaction
            acknowledgement with SLVERR and no reset occurs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130496,
},
"CR": {"description": "Control Register",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set before any other CR bits have any effect
0 - resets and disables the AXI IIC controller but not the registers or FIFOs
1 - enables the AXI IIC controller
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set to flush the FIFO if either (a) arbitration is lost or (b) if a transmit error occurs
0 - transmit FIFO normal operation
1 - resets the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSMS": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "When this bit is changed from 0 to 1, the
AXI IIC bus interface generates a START condition in master mode. When
this bit is cleared, a STOP condition is generated and the AXI IIC bus
interface switches to slave mode. When this bit is cleared by the
hardware, because arbitration for the bus has been lost, a STOP
condition is not generated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "This bit selects the direction of master/slave transfers.
0 - selects an AXI IIC receive
1 - selects an AXI IIC transmit
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXAK": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit specifies the value driven onto
the sda line during acknowledge cycles for both master and slave recievers.
0 - acknowledge
1 - not-acknowledge
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RSTA": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Writing a 1 to this bit generates a repeated START 
condition on the bus if the AXI IIC bus interface is the current bus
master. Attempting a repeated START at the wrong time, if the bus is
owned by another master, results in a loss of arbitration. This bit is reset
when the repeated start occurs. This bit must be set prior to writing the
new address to the TX_FIFO or DTR
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GC_EN": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Setting this bit High allows the AXI IIC to respond to a general call address.
0 - General Call Disabled
1 - General Call Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130688,
},
"SR": {"description": "Status Register",
"address_offset": "0x104",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"ABGC": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set to 1 when another master has issued a general call and
the general call enable bit is set to 1, CR(6) = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AAS": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "When the address on the IIC bus matches the slave address in the Address register (ADR), the IIC bus interface
is being addressed as a slave and switches to slave mode. If 10-bit addressing is selected this device only responds to a 10-bit
address or general call if enabled. This bit is cleared when a stop
condition is detected or a repeated start occurs.
0 - indicates not being addressed as a slave
1 - indicates being addressed as a slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BB": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "This bit indicates the status of the IIC bus. This bit is set
when a START condition is detected and cleared when a STOP
condition is detected.
0 - indicates the bus is idle
1 - indicates the bus is busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARW": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "When the IIC bus interface has been addressed as a slave (AAS is set), 
this bit indicates the value of the read/write bit sent by the master.
This bit is only valid when a complete transfer has occurred and
no other transfers have been initiated.
0 - indicates master writing to slave
1 - indicates master reading from slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the receive FIFO is full.
This bit is set only when all 16 locations in the FIFO are full,
regardless of the compare value field of the RX_FIFO_PIRQ register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Empty": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the receive FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130692,
},
"TX_FIFO": {"description": "Transmit FIFO Register",
"address_offset": "0x108",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "If the dynamic stop bit is used and the AXI IIC is a master receiver,
the value is the number of bytes to receive.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Start": {"access": "write-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic start bit can be used to send a start or repeated start sequence on the
IIC bus. A start sequence is generated if the MSMS = 0, a
repeated start sequence is generated if the MSMS = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stop": {"access": "write-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic stop bit can be used to send an IIC stop
sequence on the IIC bus after the last byte has been transmitted or received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130696,
},
"RX_FIFO": {"description": "Recieve FIFO Register",
"address_offset": "0x10C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "IIC Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130700,
},
"ADR": {"description": "Slave Address Register",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Slave_Address": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "7",
"desc": "Address used by the IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130704,
},
"TX_FIFO_OCY": {"description": "Transmit FIFO Occupency Register",
"address_offset": "0x114",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130708,
},
"RX_FIFO_OCY": {"description": "Recieve FIFO Occupency Register",
"address_offset": "0x118",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130712,
},
"TEN_ADR": {"description": "Slave Ten Bit Address Register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MSB_of_Slave_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Three MSBs of the 10-bit address used by the AXI IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130716,
},
"RX_FIFO_PIRQ": {"description": "Recieve FIFO Programmable Depth Interrupt Register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Compare_Value": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 implies that when
10 locations in the receive FIFO are filled, the receive FIFO
interrupt is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130720,
},
"GPO": {"description": "General Purpose Output Register",
"address_offset": "0x124",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"General_Purpose_Outputs": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "The LSB (Bit[0]) is the first bit populated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130724,
},
"TSUSTA": {"description": "Timing Parameter TSUSTA Register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130728,
},
"TSUSTO": {"description": "Timing Parameter TSUSTO Register",
"address_offset": "0x12C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTO": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated STOP condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130732,
},
"THDSTA": {"description": "Timing Parameter THDSTA Register",
"address_offset": "0x130",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Hold time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130736,
},
"TSUDAT": {"description": "Timing Parameter TSUDAT Register",
"address_offset": "0x134",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Setup time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130740,
},
"TBUF": {"description": "Timing Parameter TBUF Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TBUF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bus free time between a STOP and START condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130744,
},
"THIGH": {"description": "Timing Parameter THIGH Register",
"address_offset": "0x13C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THIGH": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "High Period of the scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130748,
},
"TLOW": {"description": "Timing Parameter TLOW Register",
"address_offset": "0x140",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TLOW": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Low Period of scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130752,
},
"THDDAT": {"description": "Timing Parameter THDDAT Register",
"address_offset": "0x144",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Hold time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130756,
},
},
"axi_uartlite_0": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033280,
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033284,
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033292,
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033288,
},
},
"i2s_receiver_0": {},
"i2s_transmitter_0": {},
"mdm_1": {"UART_Receive": {"description": "JTAG UART Receive Data",
"address_offset": "0x0",
"access": "read-only",
"size": "8",
"interface": "S_AXI",
"fields": {"UART_RX": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 1094713344,
},
"UART_Transmit": {"description": "JTAG UART Transmit Data",
"address_offset": "0x4",
"access": "write-only",
"size": "8",
"interface": "S_AXI",
"fields": {"UART_TX": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1094713348,
},
"UART_Status": {"description": "JTAG UART Status Register",
"address_offset": "0x8",
"access": "read-only",
"size": "5",
"interface": "S_AXI",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has valid data:
  0 - Receive FIFO is empty.
  1 - Receive FIFO has valid data.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full:
  0 - Receive FIFO is not full.
  1 - Receive FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty:
  0 - Transmit FIFO is not empty.
  1 - Transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full:
  0 - Transmit FIFO is not full.
  1 - Transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Interrupt_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupt is enabled:
  0 - Interrupt is disabled.
  1 - Interrupt is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1094713352,
},
"UART_Control": {"description": "JTAG UART Control Register",
"address_offset": "0xC",
"access": "write-only",
"size": "5",
"interface": "S_AXI",
"fields": {"Reset_TX_FIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO:
  0 - Do nothing.
  1 - Clear the transmit FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset_RX_FIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO:
  0 - Do nothing.
  1 - Clear the receive FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Clear_EXT_BRK": {"access": "write-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Clear the EXT_BRK signal set by JTAG:
  0 - Do nothing.
  1 - Clear the signal.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Interrupt_Enabled": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates interrupt for the MDM JTAG UART:
  0 - Disable interrupt interrupt.
  1 - Enable interrupt signal.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1094713356,
},
},
"microblaze_0_axi_intc": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616192,
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616196,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616200,
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616204,
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616208,
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616212,
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"interface": "S_AXI",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616216,
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616220,
},
"IMR": {"description": "Interrupt Mode Register",
"address_offset": "0x20",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Mode Register.
For each bit:
  R - Reads interrupt mode.
  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616224,
},
"IVAR[0]": {"description": "Interrupt Vector Address Register 0",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 0 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616448,
},
"IVAR[1]": {"description": "Interrupt Vector Address Register 1",
"address_offset": "0x104",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 1 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616452,
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {},
}]. Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.591
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0], Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.595
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0], Result: [null, {"axi_uartlite_0_S_AXI": {"name": "axi_uartlite_0",
"base": "0x40600000",
"high": "0x4060FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_iic_0_S_AXI": {"name": "axi_iic_0",
"base": "0x40800000",
"high": "0x4080FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_axi_intc_s_axi": {"name": "microblaze_0_axi_intc",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"mdm_1_S_AXI": {"name": "mdm_1",
"base": "0x41400000",
"high": "0x41400FFF",
"size": "4096",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"i2s_receiver_0_s_axi_ctrl": {"name": "i2s_receiver_0",
"base": "0x44A00000",
"high": "0x44A0FFFF",
"size": "65536",
"slaveintf": "s_axi_ctrl",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_fifo_mm_s_0_S_AXI": {"name": "axi_fifo_mm_s_0",
"base": "0x44A10000",
"high": "0x44A1FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_fifo_mm_s_1_S_AXI": {"name": "axi_fifo_mm_s_1",
"base": "0x44A20000",
"high": "0x44A2FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"i2s_transmitter_0_s_axi_ctrl": {"name": "i2s_transmitter_0",
"base": "0x44A30000",
"high": "0x44A3FFFF",
"size": "65536",
"slaveintf": "s_axi_ctrl",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x00007FFF",
"size": "32768",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.595
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0 C_DEBUG_ENABLED], Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.596
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0 C_DEBUG_ENABLED], Result: [null, 1]. Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.597
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.598
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0 C_DEBUG_EVENT_COUNTERS], Result: [null, 5]. Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.598
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.599
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, 1]. Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.600
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.601
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0 C_DEBUG_COUNTER_WIDTH], Result: [null, 32]. Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.601
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0 C_FREQ], Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.602
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0 C_FREQ], Result: [null, 100000000]. Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.602
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.604
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0 C_CPU_CLK_FREQ_HZ], Result: [null, ]. Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.604
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.607
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, {"microblaze_0": {"bscan": "2",
"index": "0",
},
"ps7_cortexa9_0": {"bscan": "",
"index": "0",
},
"ps7_cortexa9_1": {"bscan": "",
"index": "1",
},
}]. Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.607
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0], Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.612
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0], Result: [null, {"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_ethernet_0": {},
"ps7_globaltimer_0": {},
"ps7_gpio_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_qspi_0": {},
"ps7_qspi_linear_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_sd_0": {},
"ps7_slcr_0": {},
"ps7_uart_1": {},
"ps7_usb_0": {},
"ps7_xadc_0": {},
}]. Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.612
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0], Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.620
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0], Result: [null, {"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ethernet_0": {"name": "ps7_ethernet_0",
"base": "0xE000B000",
"high": "0xE000BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpio_0": {"name": "ps7_gpio_0",
"base": "0xE000A000",
"high": "0xE000AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_0": {"name": "ps7_qspi_0",
"base": "0xE000D000",
"high": "0xE000DFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_linear_0": {"name": "ps7_qspi_linear_0",
"base": "0xFC000000",
"high": "0xFCFFFFFF",
"size": "16777216",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_sd_0": {"name": "ps7_sd_0",
"base": "0xE0100000",
"high": "0xE0100FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_1": {"name": "ps7_uart_1",
"base": "0xE0001000",
"high": "0xE0001FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_usb_0": {"name": "ps7_usb_0",
"base": "0xE0002000",
"high": "0xE0002FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x3FFFFFFF",
"size": "1072693248",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.621
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_ENABLED], Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.623
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.623
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.624
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.624
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.625
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.626
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.627
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.627
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_FREQ], Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.629
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_FREQ], Result: [null, ]. Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.629
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.630
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Result: [null, 666666687]. Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.630
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1], Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.636
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1], Result: [null, {"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_ethernet_0": {},
"ps7_globaltimer_0": {},
"ps7_gpio_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_qspi_0": {},
"ps7_qspi_linear_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_sd_0": {},
"ps7_slcr_0": {},
"ps7_uart_1": {},
"ps7_usb_0": {},
"ps7_xadc_0": {},
}]. Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.637
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1], Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.645
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1], Result: [null, {"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ethernet_0": {"name": "ps7_ethernet_0",
"base": "0xE000B000",
"high": "0xE000BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpio_0": {"name": "ps7_gpio_0",
"base": "0xE000A000",
"high": "0xE000AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_0": {"name": "ps7_qspi_0",
"base": "0xE000D000",
"high": "0xE000DFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_linear_0": {"name": "ps7_qspi_linear_0",
"base": "0xFC000000",
"high": "0xFCFFFFFF",
"size": "16777216",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_sd_0": {"name": "ps7_sd_0",
"base": "0xE0100000",
"high": "0xE0100FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_1": {"name": "ps7_uart_1",
"base": "0xE0001000",
"high": "0xE0001FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_usb_0": {"name": "ps7_usb_0",
"base": "0xE0002000",
"high": "0xE0002FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x3FFFFFFF",
"size": "1072693248",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.645
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_ENABLED], Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.647
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.647
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_EVENT_COUNTERS], Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.649
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.649
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.650
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.650
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_COUNTER_WIDTH], Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.651
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.652
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_FREQ], Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.654
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_FREQ], Result: [null, ]. Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.654
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_CPU_CLK_FREQ_HZ], Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.655
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_CPU_CLK_FREQ_HZ], Result: [null, 666666687]. Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.655
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa mdm_1], Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.657
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa mdm_1], Result: [null, {}]. Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.657
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa mdm_1], Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.658
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa mdm_1], Result: [null, {"microblaze_0": {},
}]. Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.658
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa mdm_1], Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.659
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa mdm_1], Result: [null, microblaze_0]. Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.660
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0], Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.661
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0], Result: [null, ps7_afi_0 ps7_afi_1 ps7_afi_2 ps7_afi_3 ps7_coresight_comp_0 ps7_ddr_0 ps7_ddrc_0 ps7_dev_cfg_0 ps7_dma_ns ps7_dma_s ps7_ethernet_0 ps7_globaltimer_0 ps7_gpio_0 ps7_gpv_0 ps7_intc_dist_0 ps7_iop_bus_config_0 ps7_l2cachec_0 ps7_ocmc_0 ps7_pl310_0 ps7_pmu_0 ps7_qspi_0 ps7_qspi_linear_0 ps7_ram_0 ps7_ram_1 ps7_scuc_0 ps7_scugic_0 ps7_scutimer_0 ps7_scuwdt_0 ps7_sd_0 ps7_slcr_0 ps7_uart_1 ps7_usb_0 ps7_xadc_0]. Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.661
!MESSAGE XSCT Command: [::hsi::utils::get_hw_files_on_hw C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa bit], Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.663
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_files_on_hw C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa bit], Result: [null, design_1_wrapper.bit]. Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.663
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.667
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#14]. Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.667
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.675
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo Z7 210351A77C98A]. Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.675
!MESSAGE XSCT Command: [version -server], Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.676
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.2]. Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.676
!MESSAGE XSCT Command: [version], Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.677
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.2
SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.677
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.681
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo Z7 210351A77C98A]. Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.681
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.692
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.693
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.697
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo Z7 210351A77C98A]. Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.697
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.708
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.710
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.714
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo Z7 210351A77C98A]. Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.714
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.725
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.726
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.731
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo Z7 210351A77C98A]. Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.731
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.743
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.743
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.747
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo Z7 210351A77C98A]. Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.748
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.759
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.759
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.764
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo Z7 210351A77C98A]. Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.764
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.776
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.777
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Zybo Z7 210351A77C98A" && level == 0}], Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.788
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Zybo Z7 210351A77C98A" && level == 0}], Result: [null, ]. Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.789
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.790
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.790
!MESSAGE XSCT Command: [::hsi::utils::get_clock_info -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0], Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.792
!MESSAGE XSCT command with result: [::hsi::utils::get_clock_info -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0], Result: [null, {"Clk": "100000000",
"Dbg_Clk": "",
}]. Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.793
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.803
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.803
!MESSAGE XSCT Command: [rst -system], Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.881
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:26.882
!MESSAGE XSCT Command: [after 3000], Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:29.886
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:29.896
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:29.910
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo Z7 210351A77C98A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:29.910
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:29.921
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:29.922
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C98A-13722093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:29.944
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C98A-13722093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:29.945
!MESSAGE XSCT Command: [fpga -file C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/ZYBO_PROJET_S4/_ide/bitstream/design_1_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:31.158
!MESSAGE XSCT command with result: [fpga -file C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/ZYBO_PROJET_S4/_ide/bitstream/design_1_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:31.174
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:31.182
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:31.182
!MESSAGE XSCT Command: [loadhw -hw C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:31.273
!MESSAGE XSCT command with result: [loadhw -hw C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Result: [null, design_1_wrapper_25]. Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:31.273
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:31.274
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:31.275
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:31.281
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:31.282
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:31.283
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:31.283
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:31.294
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:31.295
!MESSAGE XSCT Command: [dow C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/ZYBO_PROJET_S4/Debug/ZYBO_PROJET_S4.elf], Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:31.397
!MESSAGE XSCT command with result: [dow C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/ZYBO_PROJET_S4/Debug/ZYBO_PROJET_S4.elf], Result: [null, ]. Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:31.398
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:31.403
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:31.472
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:31.502
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:31.502
!MESSAGE XSCT Command: [con], Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 21:47:31.519
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-35: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:27.308
!MESSAGE XSCT Command: [platform read {C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/platform.spr}], Thread: Worker-41: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:29.862
!MESSAGE XSCT command with result: [platform read {C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/platform.spr}], Result: [null, ]. Thread: Worker-41: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:31.755
!MESSAGE XSCT Command: [platform config -updatehw {C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/design_1_wrapper.xsa}], Thread: Worker-43: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:36.181
!MESSAGE XSCT command with result: [platform config -updatehw {C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/design_1_wrapper.xsa}], Result: [null, ]. Thread: Worker-43: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:45.522
!MESSAGE XSCT Command: [::hsi::utils::closehw C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:45.550
!MESSAGE XSCT command with result: [::hsi::utils::closehw C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:45.551
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:47.538
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:47.539
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:47.541
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, {"device": "7z010",
"family": "zynq",
"timestamp": "Sat Mar 23 22:01:54 2024",
"vivado_version": "2020.2",
"part": "xc7z010clg400-1",
}]. Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:47.578
!MESSAGE XSCT Command: [disconnect tcfchan#14], Thread: Thread-710

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:47.581
!MESSAGE XSCT command with result: [disconnect tcfchan#14], Result: [null, ]. Thread: Thread-710

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:48.609
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:48.611
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:48.613
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {C:\Users\cbowlieu\github\Projet-S4\ZYBO\ZYBO_PROJET_S4\VITIS_WORKSPACE\ZYBO_PROJET_S4\_ide\bitstream}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:48.635
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {C:\Users\cbowlieu\github\Projet-S4\ZYBO\ZYBO_PROJET_S4\VITIS_WORKSPACE\ZYBO_PROJET_S4\_ide\bitstream}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:48.638
!MESSAGE XSCT Command: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {C:\Users\cbowlieu\github\Projet-S4\ZYBO\ZYBO_PROJET_S4\VITIS_WORKSPACE\ZYBO_PROJET_S4\_ide\psinit} -quiet], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.659
!MESSAGE XSCT command with result: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {C:\Users\cbowlieu\github\Projet-S4\ZYBO\ZYBO_PROJET_S4\VITIS_WORKSPACE\ZYBO_PROJET_S4\_ide\psinit} -quiet], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.734
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.745
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, {"ILA_ENTREE_MONO": {"hier_name": "ILA_ENTREE_MONO",
"type": "ila",
"version": "6.2",
"ip_type": "MONITOR",
},
"ILA_SORTIE_FFT": {"hier_name": "ILA_SORTIE_FFT",
"type": "ila",
"version": "6.2",
"ip_type": "MONITOR",
},
"ILA_SORTIE_MONO": {"hier_name": "ILA_SORTIE_MONO",
"type": "ila",
"version": "6.2",
"ip_type": "MONITOR",
},
"axi_fifo_mm_s_0": {"hier_name": "axi_fifo_mm_s_0",
"type": "axi_fifo_mm_s",
"version": "4.2",
"ip_type": "PERIPHERAL",
},
"axi_fifo_mm_s_1": {"hier_name": "axi_fifo_mm_s_1",
"type": "axi_fifo_mm_s",
"version": "4.2",
"ip_type": "PERIPHERAL",
},
"axi_iic_0": {"hier_name": "axi_iic_0",
"type": "axi_iic",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axis_broadcaster_0": {"hier_name": "axis_broadcaster_0",
"type": "axis_broadcaster",
"version": "1.1",
"ip_type": "BUS",
},
"clk_wiz_1": {"hier_name": "clk_wiz_1",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"i2s_receiver_0": {"hier_name": "i2s_receiver_0",
"type": "i2s_receiver",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"i2s_transmitter_0": {"hier_name": "i2s_transmitter_0",
"type": "i2s_transmitter",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"monoAudio_0": {"hier_name": "monoAudio_0",
"type": "monoAudio",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"rst_clk_wiz_1_100M": {"hier_name": "rst_clk_wiz_1_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"rst_clk_wiz_1_100M1": {"hier_name": "rst_clk_wiz_1_100M1",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"rst_ps7_0_50M": {"hier_name": "rst_ps7_0_50M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"xfft_0": {"hier_name": "xfft_0",
"type": "xfft",
"version": "9.1",
"ip_type": "PERIPHERAL",
},
"xlconstant_1": {"hier_name": "xlconstant_1",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_1": {"hier_name": "ps7_uart_1",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_0": {"hier_name": "ps7_qspi_0",
"type": "ps7_qspi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_linear_0": {"hier_name": "ps7_qspi_linear_0",
"type": "ps7_qspi_linear",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ethernet_0": {"hier_name": "ps7_ethernet_0",
"type": "ps7_ethernet",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_usb_0": {"hier_name": "ps7_usb_0",
"type": "ps7_usb",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.746
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.751
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, {"PCW_APU_PERIPHERAL_FREQMHZ": "667",
"PCW_DDR_HPRLPR_QUEUE_PARTITION": "HPR(0)/LPR(32)",
"PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL": "15",
"PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_DDR_PORT0_HPR_ENABLE": "0",
"PCW_DDR_PORT1_HPR_ENABLE": "0",
"PCW_DDR_PORT2_HPR_ENABLE": "0",
"PCW_DDR_PORT3_HPR_ENABLE": "0",
"PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_FPGA0_PERIPHERAL_FREQMHZ": "50",
"PCW_UIPARAM_DDR_BUS_WIDTH": "32 Bit",
"PCW_UIPARAM_DDR_FREQ_MHZ": "533.333333",
}]. Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.751
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0], Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.803
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0], Result: [null, {"axi_fifo_mm_s_0": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RFPE": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "Generated when the difference between the read and write pointers of the receive FIFO reaches the programmable EMPTY threshold value when the FIFO is being emptied.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPF": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the receive FIFO reaches the programmable FULL threshold value.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPE": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the transmit FIFO reaches the programmable EMPTY threshold value when the FIFO is being emptied.   0 - No interrupt pending   1 - Interrupt pending For lower values of programmable threshold, this flag may toggle during the initial writes because of First Word Fall Through (FWFT) behavior of FIFO. This flag may toggle even though there are no external reads.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPF": {"access": "read-write",
"bit_offset": "22",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the transmit FIFO reaches the programmable FULL threshold value.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RRC": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt indicates that a reset of the receive logic has completed.
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TRC": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt indicates that a reset of the transmit logic has completed
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TSE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated if the number of words (including partial words in the count) written to the transmit data FIFO does not match the value written to the transmit length register (bytes) divided by 4/8 and rounded up to the higher integer value for trailing byte fractions. Interrupts occur only for mismatch of word count (including partial words). Interrupts do not occur due to mismatch of byte count.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RC": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that at least one successful receive has completed and that the receive packet data and packet data length is available. This signal is not set for unsuccessful receives. This interrupt can represent more than one packet received, so it is important to check the receive data FIFO occupancy value to determine if additional receive packets are ready to be processed.  0 - No interrupt pending  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TC": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that at least one transmit has completed
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPOE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated if an attempt is made to write to the transmit data FIFO when it is full. A reset of the transmit logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when an attempt is made to read the receive FIFO when it is empty. The data read is not valid. A reset of the receive logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPORE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when more words are read from the receive data FIFO than are in the packet being processed. Even though the FIFO is not empty, the read has gone beyond the current packet and removed the data from the next packet. A reset of the receive logic is required to recover  0 - No interrupt pending  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPURE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when an attempt is made to read the receive length register when it is empty. The data read is not valid. A reset of the receive logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151401984,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RFPEE": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Programmable Empty Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPFE": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Programmable Full Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPEE": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO Programmable Empty Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPFE": {"access": "read-write",
"bit_offset": "22",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO Programmable Full Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RRCE": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Reset Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TRCE": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Reset Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TSEE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Size Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RCE": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TCE": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPOEE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Packet Overrun Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUEE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Underrun Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPOREE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Overrun Read Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUREE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Underrun Read Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151401988,
},
"TDFR": {"description": "Transmit Data FIFO Reset Register",
"address_offset": "0x8",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151401992,
},
"TDFV": {"description": "Transmit Data FIFO Vacancy Register",
"address_offset": "0xC",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Vacancy": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "17",
"desc": "Vacancy status of the Transmit Data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151401996,
},
"TDFD": {"description": "Transmit Data FIFO 32bit Wide Data Write Port Register",
"address_offset": "0x10",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Write_Data_Value": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Transmit Data FIFO Write Value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402000,
},
"TLR": {"description": "Transmit Length Register",
"address_offset": "0x14",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TXL": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "23",
"desc": "The number of bytes of the corresponding transmit packet stored in the transmit data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402004,
},
"RDFR": {"description": "Receive Data FIFO reset Register",
"address_offset": "0x18",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402008,
},
"RDFO": {"description": "Receive Data FIFO Occupancy Register",
"address_offset": "0x1C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "17",
"desc": "This is the unsigned value reflecting a current snapshot of the number of locations in use for data storage in the receive Data FIFO memory core in the most recent transaction. This value is only updated after a packet is successfully received, and therefore can be used to determine if a receive packet is ready to be processed when a non-0 value is read.
If the number of packets received is one, then this register returns the value of the locations occupied. After the FIFO is read, any subsequent read to this register returns the value of 0. If more than one packet is received, a read to this register returns the number of locations occupied by the latest received packet
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402012,
},
"RDFD": {"description": "Receive Data FIFO 32-bit Wide Data Read Port Register",
"address_offset": "0x20",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Read_Data_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Receive Data FIFO Read Value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402016,
},
"RLR": {"description": "Receive Length Register",
"address_offset": "0x24",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RXL": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "23",
"desc": "The number of bytes of the corresponding receive data stored in the receive data FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402020,
},
"SRR": {"description": "AXI4-Stream Reset Register",
"address_offset": "0x28",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402024,
},
"TDR": {"description": "Transmit Destination Register",
"address_offset": "0x2C",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TDEST": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "The destination address of the transmit packet stored in the transmit data FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402028,
},
"RDR": {"description": "Receive Destination Register",
"address_offset": "0x30",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RDEST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "The destination address of the receive packet stored in the receive data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151402032,
},
"Transmit_ID_Register": {"description": "Transmit ID Register",
"address_offset": "0x34",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 1151402036,
},
"Transmit_User_Register": {"description": "Transmit User Register",
"address_offset": "0x38",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 1151402040,
},
"Receive_ID_Register": {"description": "Receive ID Register",
"address_offset": "0x3C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 1151402044,
},
"Receive_User_Register": {"description": "Receive User Register",
"address_offset": "0x40",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 1151402048,
},
},
"axi_fifo_mm_s_1": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RFPE": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "Generated when the difference between the read and write pointers of the receive FIFO reaches the programmable EMPTY threshold value when the FIFO is being emptied.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPF": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the receive FIFO reaches the programmable FULL threshold value.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPE": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the transmit FIFO reaches the programmable EMPTY threshold value when the FIFO is being emptied.   0 - No interrupt pending   1 - Interrupt pending For lower values of programmable threshold, this flag may toggle during the initial writes because of First Word Fall Through (FWFT) behavior of FIFO. This flag may toggle even though there are no external reads.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPF": {"access": "read-write",
"bit_offset": "22",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the transmit FIFO reaches the programmable FULL threshold value.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RRC": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt indicates that a reset of the receive logic has completed.
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TRC": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt indicates that a reset of the transmit logic has completed
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TSE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated if the number of words (including partial words in the count) written to the transmit data FIFO does not match the value written to the transmit length register (bytes) divided by 4/8 and rounded up to the higher integer value for trailing byte fractions. Interrupts occur only for mismatch of word count (including partial words). Interrupts do not occur due to mismatch of byte count.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RC": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that at least one successful receive has completed and that the receive packet data and packet data length is available. This signal is not set for unsuccessful receives. This interrupt can represent more than one packet received, so it is important to check the receive data FIFO occupancy value to determine if additional receive packets are ready to be processed.  0 - No interrupt pending  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TC": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that at least one transmit has completed
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPOE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated if an attempt is made to write to the transmit data FIFO when it is full. A reset of the transmit logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when an attempt is made to read the receive FIFO when it is empty. The data read is not valid. A reset of the receive logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPORE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when more words are read from the receive data FIFO than are in the packet being processed. Even though the FIFO is not empty, the read has gone beyond the current packet and removed the data from the next packet. A reset of the receive logic is required to recover  0 - No interrupt pending  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPURE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when an attempt is made to read the receive length register when it is empty. The data read is not valid. A reset of the receive logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151467520,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RFPEE": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Programmable Empty Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPFE": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Programmable Full Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPEE": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO Programmable Empty Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPFE": {"access": "read-write",
"bit_offset": "22",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO Programmable Full Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RRCE": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Reset Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TRCE": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Reset Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TSEE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Size Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RCE": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TCE": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPOEE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Packet Overrun Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUEE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Underrun Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPOREE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Overrun Read Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUREE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Underrun Read Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151467524,
},
"TDFR": {"description": "Transmit Data FIFO Reset Register",
"address_offset": "0x8",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151467528,
},
"TDFV": {"description": "Transmit Data FIFO Vacancy Register",
"address_offset": "0xC",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Vacancy": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "17",
"desc": "Vacancy status of the Transmit Data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151467532,
},
"TDFD": {"description": "Transmit Data FIFO 32bit Wide Data Write Port Register",
"address_offset": "0x10",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Write_Data_Value": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Transmit Data FIFO Write Value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151467536,
},
"TLR": {"description": "Transmit Length Register",
"address_offset": "0x14",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TXL": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "23",
"desc": "The number of bytes of the corresponding transmit packet stored in the transmit data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151467540,
},
"RDFR": {"description": "Receive Data FIFO reset Register",
"address_offset": "0x18",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151467544,
},
"RDFO": {"description": "Receive Data FIFO Occupancy Register",
"address_offset": "0x1C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "17",
"desc": "This is the unsigned value reflecting a current snapshot of the number of locations in use for data storage in the receive Data FIFO memory core in the most recent transaction. This value is only updated after a packet is successfully received, and therefore can be used to determine if a receive packet is ready to be processed when a non-0 value is read.
If the number of packets received is one, then this register returns the value of the locations occupied. After the FIFO is read, any subsequent read to this register returns the value of 0. If more than one packet is received, a read to this register returns the number of locations occupied by the latest received packet
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151467548,
},
"RDFD": {"description": "Receive Data FIFO 32-bit Wide Data Read Port Register",
"address_offset": "0x20",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Read_Data_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Receive Data FIFO Read Value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151467552,
},
"RLR": {"description": "Receive Length Register",
"address_offset": "0x24",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RXL": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "23",
"desc": "The number of bytes of the corresponding receive data stored in the receive data FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151467556,
},
"SRR": {"description": "AXI4-Stream Reset Register",
"address_offset": "0x28",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151467560,
},
"TDR": {"description": "Transmit Destination Register",
"address_offset": "0x2C",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TDEST": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "The destination address of the transmit packet stored in the transmit data FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151467564,
},
"RDR": {"description": "Receive Destination Register",
"address_offset": "0x30",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RDEST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "The destination address of the receive packet stored in the receive data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1151467568,
},
"Transmit_ID_Register": {"description": "Transmit ID Register",
"address_offset": "0x34",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 1151467572,
},
"Transmit_User_Register": {"description": "Transmit User Register",
"address_offset": "0x38",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 1151467576,
},
"Receive_ID_Register": {"description": "Receive ID Register",
"address_offset": "0x3C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 1151467580,
},
"Receive_User_Register": {"description": "Receive User Register",
"address_offset": "0x40",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {},
"memoryAddr": 1151467584,
},
},
"axi_iic_0": {"GIE": {"description": "Global Interrupt Enable Register",
"address_offset": "0x1c",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable
0 - All Interrupts disabled; no interrupt (even if unmasked in IER) possible from AXI IIC core
1 - Unmasked AXI IIC core interrupts are passed to processor
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130460,
},
"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x020",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130464,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x028",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130472,
},
"SOFTR": {"description": "Soft Reset Register",
"address_offset": "0x040",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RKEY": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Reset Key - Firmware must write a value of 0xA to this field to
            cause a soft reset of the Interrupt registers of AXI IIC controller.
            Writing any other value results in an AXI transaction
            acknowledgement with SLVERR and no reset occurs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130496,
},
"CR": {"description": "Control Register",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set before any other CR bits have any effect
0 - resets and disables the AXI IIC controller but not the registers or FIFOs
1 - enables the AXI IIC controller
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set to flush the FIFO if either (a) arbitration is lost or (b) if a transmit error occurs
0 - transmit FIFO normal operation
1 - resets the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSMS": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "When this bit is changed from 0 to 1, the
AXI IIC bus interface generates a START condition in master mode. When
this bit is cleared, a STOP condition is generated and the AXI IIC bus
interface switches to slave mode. When this bit is cleared by the
hardware, because arbitration for the bus has been lost, a STOP
condition is not generated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "This bit selects the direction of master/slave transfers.
0 - selects an AXI IIC receive
1 - selects an AXI IIC transmit
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXAK": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit specifies the value driven onto
the sda line during acknowledge cycles for both master and slave recievers.
0 - acknowledge
1 - not-acknowledge
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RSTA": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Writing a 1 to this bit generates a repeated START 
condition on the bus if the AXI IIC bus interface is the current bus
master. Attempting a repeated START at the wrong time, if the bus is
owned by another master, results in a loss of arbitration. This bit is reset
when the repeated start occurs. This bit must be set prior to writing the
new address to the TX_FIFO or DTR
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GC_EN": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Setting this bit High allows the AXI IIC to respond to a general call address.
0 - General Call Disabled
1 - General Call Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130688,
},
"SR": {"description": "Status Register",
"address_offset": "0x104",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"ABGC": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set to 1 when another master has issued a general call and
the general call enable bit is set to 1, CR(6) = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AAS": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "When the address on the IIC bus matches the slave address in the Address register (ADR), the IIC bus interface
is being addressed as a slave and switches to slave mode. If 10-bit addressing is selected this device only responds to a 10-bit
address or general call if enabled. This bit is cleared when a stop
condition is detected or a repeated start occurs.
0 - indicates not being addressed as a slave
1 - indicates being addressed as a slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BB": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "This bit indicates the status of the IIC bus. This bit is set
when a START condition is detected and cleared when a STOP
condition is detected.
0 - indicates the bus is idle
1 - indicates the bus is busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARW": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "When the IIC bus interface has been addressed as a slave (AAS is set), 
this bit indicates the value of the read/write bit sent by the master.
This bit is only valid when a complete transfer has occurred and
no other transfers have been initiated.
0 - indicates master writing to slave
1 - indicates master reading from slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the receive FIFO is full.
This bit is set only when all 16 locations in the FIFO are full,
regardless of the compare value field of the RX_FIFO_PIRQ register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Empty": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the receive FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130692,
},
"TX_FIFO": {"description": "Transmit FIFO Register",
"address_offset": "0x108",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "If the dynamic stop bit is used and the AXI IIC is a master receiver,
the value is the number of bytes to receive.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Start": {"access": "write-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic start bit can be used to send a start or repeated start sequence on the
IIC bus. A start sequence is generated if the MSMS = 0, a
repeated start sequence is generated if the MSMS = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stop": {"access": "write-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic stop bit can be used to send an IIC stop
sequence on the IIC bus after the last byte has been transmitted or received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130696,
},
"RX_FIFO": {"description": "Recieve FIFO Register",
"address_offset": "0x10C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "IIC Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130700,
},
"ADR": {"description": "Slave Address Register",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Slave_Address": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "7",
"desc": "Address used by the IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130704,
},
"TX_FIFO_OCY": {"description": "Transmit FIFO Occupency Register",
"address_offset": "0x114",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130708,
},
"RX_FIFO_OCY": {"description": "Recieve FIFO Occupency Register",
"address_offset": "0x118",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130712,
},
"TEN_ADR": {"description": "Slave Ten Bit Address Register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MSB_of_Slave_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Three MSBs of the 10-bit address used by the AXI IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130716,
},
"RX_FIFO_PIRQ": {"description": "Recieve FIFO Programmable Depth Interrupt Register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Compare_Value": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 implies that when
10 locations in the receive FIFO are filled, the receive FIFO
interrupt is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130720,
},
"GPO": {"description": "General Purpose Output Register",
"address_offset": "0x124",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"General_Purpose_Outputs": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "The LSB (Bit[0]) is the first bit populated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130724,
},
"TSUSTA": {"description": "Timing Parameter TSUSTA Register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130728,
},
"TSUSTO": {"description": "Timing Parameter TSUSTO Register",
"address_offset": "0x12C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTO": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated STOP condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130732,
},
"THDSTA": {"description": "Timing Parameter THDSTA Register",
"address_offset": "0x130",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Hold time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130736,
},
"TSUDAT": {"description": "Timing Parameter TSUDAT Register",
"address_offset": "0x134",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Setup time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130740,
},
"TBUF": {"description": "Timing Parameter TBUF Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TBUF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bus free time between a STOP and START condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130744,
},
"THIGH": {"description": "Timing Parameter THIGH Register",
"address_offset": "0x13C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THIGH": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "High Period of the scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130748,
},
"TLOW": {"description": "Timing Parameter TLOW Register",
"address_offset": "0x140",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TLOW": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Low Period of scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130752,
},
"THDDAT": {"description": "Timing Parameter THDDAT Register",
"address_offset": "0x144",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Hold time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130756,
},
},
"axi_uartlite_0": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033280,
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033284,
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033292,
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033288,
},
},
"i2s_receiver_0": {},
"i2s_transmitter_0": {},
"mdm_1": {"UART_Receive": {"description": "JTAG UART Receive Data",
"address_offset": "0x0",
"access": "read-only",
"size": "8",
"interface": "S_AXI",
"fields": {"UART_RX": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 1094713344,
},
"UART_Transmit": {"description": "JTAG UART Transmit Data",
"address_offset": "0x4",
"access": "write-only",
"size": "8",
"interface": "S_AXI",
"fields": {"UART_TX": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1094713348,
},
"UART_Status": {"description": "JTAG UART Status Register",
"address_offset": "0x8",
"access": "read-only",
"size": "5",
"interface": "S_AXI",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has valid data:
  0 - Receive FIFO is empty.
  1 - Receive FIFO has valid data.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full:
  0 - Receive FIFO is not full.
  1 - Receive FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty:
  0 - Transmit FIFO is not empty.
  1 - Transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full:
  0 - Transmit FIFO is not full.
  1 - Transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Interrupt_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupt is enabled:
  0 - Interrupt is disabled.
  1 - Interrupt is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1094713352,
},
"UART_Control": {"description": "JTAG UART Control Register",
"address_offset": "0xC",
"access": "write-only",
"size": "5",
"interface": "S_AXI",
"fields": {"Reset_TX_FIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO:
  0 - Do nothing.
  1 - Clear the transmit FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset_RX_FIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO:
  0 - Do nothing.
  1 - Clear the receive FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Clear_EXT_BRK": {"access": "write-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Clear the EXT_BRK signal set by JTAG:
  0 - Do nothing.
  1 - Clear the signal.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Interrupt_Enabled": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates interrupt for the MDM JTAG UART:
  0 - Disable interrupt interrupt.
  1 - Enable interrupt signal.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1094713356,
},
},
"microblaze_0_axi_intc": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616192,
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616196,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616200,
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616204,
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616208,
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616212,
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"interface": "S_AXI",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616216,
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616220,
},
"IMR": {"description": "Interrupt Mode Register",
"address_offset": "0x20",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Mode Register.
For each bit:
  R - Reads interrupt mode.
  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616224,
},
"IVAR[0]": {"description": "Interrupt Vector Address Register 0",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 0 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616448,
},
"IVAR[1]": {"description": "Interrupt Vector Address Register 1",
"address_offset": "0x104",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 1 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616452,
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {},
}]. Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.805
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0], Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.810
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0], Result: [null, {"axi_uartlite_0_S_AXI": {"name": "axi_uartlite_0",
"base": "0x40600000",
"high": "0x4060FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_iic_0_S_AXI": {"name": "axi_iic_0",
"base": "0x40800000",
"high": "0x4080FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_axi_intc_s_axi": {"name": "microblaze_0_axi_intc",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"mdm_1_S_AXI": {"name": "mdm_1",
"base": "0x41400000",
"high": "0x41400FFF",
"size": "4096",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"i2s_receiver_0_s_axi_ctrl": {"name": "i2s_receiver_0",
"base": "0x44A00000",
"high": "0x44A0FFFF",
"size": "65536",
"slaveintf": "s_axi_ctrl",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_fifo_mm_s_0_S_AXI": {"name": "axi_fifo_mm_s_0",
"base": "0x44A10000",
"high": "0x44A1FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_fifo_mm_s_1_S_AXI": {"name": "axi_fifo_mm_s_1",
"base": "0x44A20000",
"high": "0x44A2FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"i2s_transmitter_0_s_axi_ctrl": {"name": "i2s_transmitter_0",
"base": "0x44A30000",
"high": "0x44A3FFFF",
"size": "65536",
"slaveintf": "s_axi_ctrl",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x00007FFF",
"size": "32768",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.810
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0 C_DEBUG_ENABLED], Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.812
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0 C_DEBUG_ENABLED], Result: [null, 1]. Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.812
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.817
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0 C_DEBUG_EVENT_COUNTERS], Result: [null, 5]. Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.818
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.819
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, 1]. Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.819
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.820
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0 C_DEBUG_COUNTER_WIDTH], Result: [null, 32]. Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.820
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0 C_FREQ], Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.821
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0 C_FREQ], Result: [null, 100000000]. Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.821
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.822
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0 C_CPU_CLK_FREQ_HZ], Result: [null, ]. Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.823
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.825
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, {"microblaze_0": {"bscan": "2",
"index": "0",
},
"ps7_cortexa9_0": {"bscan": "",
"index": "0",
},
"ps7_cortexa9_1": {"bscan": "",
"index": "1",
},
}]. Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.826
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0], Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.830
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0], Result: [null, {"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_ethernet_0": {},
"ps7_globaltimer_0": {},
"ps7_gpio_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_qspi_0": {},
"ps7_qspi_linear_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_sd_0": {},
"ps7_slcr_0": {},
"ps7_uart_1": {},
"ps7_usb_0": {},
"ps7_xadc_0": {},
}]. Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.831
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0], Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.841
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0], Result: [null, {"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ethernet_0": {"name": "ps7_ethernet_0",
"base": "0xE000B000",
"high": "0xE000BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpio_0": {"name": "ps7_gpio_0",
"base": "0xE000A000",
"high": "0xE000AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_0": {"name": "ps7_qspi_0",
"base": "0xE000D000",
"high": "0xE000DFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_linear_0": {"name": "ps7_qspi_linear_0",
"base": "0xFC000000",
"high": "0xFCFFFFFF",
"size": "16777216",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_sd_0": {"name": "ps7_sd_0",
"base": "0xE0100000",
"high": "0xE0100FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_1": {"name": "ps7_uart_1",
"base": "0xE0001000",
"high": "0xE0001FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_usb_0": {"name": "ps7_usb_0",
"base": "0xE0002000",
"high": "0xE0002FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x3FFFFFFF",
"size": "1072693248",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.842
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_ENABLED], Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.843
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.844
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.845
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.845
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.846
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.847
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.848
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.848
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_FREQ], Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.848
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_FREQ], Result: [null, ]. Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.849
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.850
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Result: [null, 666666687]. Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.850
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1], Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.855
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1], Result: [null, {"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_ethernet_0": {},
"ps7_globaltimer_0": {},
"ps7_gpio_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_qspi_0": {},
"ps7_qspi_linear_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_sd_0": {},
"ps7_slcr_0": {},
"ps7_uart_1": {},
"ps7_usb_0": {},
"ps7_xadc_0": {},
}]. Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.855
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1], Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.863
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1], Result: [null, {"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ethernet_0": {"name": "ps7_ethernet_0",
"base": "0xE000B000",
"high": "0xE000BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpio_0": {"name": "ps7_gpio_0",
"base": "0xE000A000",
"high": "0xE000AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_0": {"name": "ps7_qspi_0",
"base": "0xE000D000",
"high": "0xE000DFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_linear_0": {"name": "ps7_qspi_linear_0",
"base": "0xFC000000",
"high": "0xFCFFFFFF",
"size": "16777216",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_sd_0": {"name": "ps7_sd_0",
"base": "0xE0100000",
"high": "0xE0100FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_1": {"name": "ps7_uart_1",
"base": "0xE0001000",
"high": "0xE0001FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_usb_0": {"name": "ps7_usb_0",
"base": "0xE0002000",
"high": "0xE0002FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x3FFFFFFF",
"size": "1072693248",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.864
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_ENABLED], Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.865
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.865
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_EVENT_COUNTERS], Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.866
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.866
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.868
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.868
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_COUNTER_WIDTH], Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.869
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.869
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_FREQ], Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.870
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_FREQ], Result: [null, ]. Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.871
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_CPU_CLK_FREQ_HZ], Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.872
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_CPU_CLK_FREQ_HZ], Result: [null, 666666687]. Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.872
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa mdm_1], Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.874
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa mdm_1], Result: [null, {}]. Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.874
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa mdm_1], Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.876
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa mdm_1], Result: [null, {"microblaze_0": {},
}]. Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.876
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa mdm_1], Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.877
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa mdm_1], Result: [null, microblaze_0]. Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.877
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0], Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.879
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa ps7_cortexa9_0], Result: [null, ps7_afi_0 ps7_afi_1 ps7_afi_2 ps7_afi_3 ps7_coresight_comp_0 ps7_ddr_0 ps7_ddrc_0 ps7_dev_cfg_0 ps7_dma_ns ps7_dma_s ps7_ethernet_0 ps7_globaltimer_0 ps7_gpio_0 ps7_gpv_0 ps7_intc_dist_0 ps7_iop_bus_config_0 ps7_l2cachec_0 ps7_ocmc_0 ps7_pl310_0 ps7_pmu_0 ps7_qspi_0 ps7_qspi_linear_0 ps7_ram_0 ps7_ram_1 ps7_scuc_0 ps7_scugic_0 ps7_scutimer_0 ps7_scuwdt_0 ps7_sd_0 ps7_slcr_0 ps7_uart_1 ps7_usb_0 ps7_xadc_0]. Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.880
!MESSAGE XSCT Command: [::hsi::utils::get_hw_files_on_hw C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa bit], Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.881
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_files_on_hw C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa bit], Result: [null, design_1_wrapper.bit]. Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.881
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.884
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#16]. Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.884
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.892
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo Z7 210351A77C98A]. Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.893
!MESSAGE XSCT Command: [version -server], Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.893
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.2]. Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.894
!MESSAGE XSCT Command: [version], Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.894
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.2
SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.894
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.898
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo Z7 210351A77C98A]. Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.898
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.910
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.911
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.915
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo Z7 210351A77C98A]. Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.915
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.926
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.927
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.931
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo Z7 210351A77C98A]. Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.932
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.945
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.945
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.949
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo Z7 210351A77C98A]. Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.949
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.960
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.961
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.965
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo Z7 210351A77C98A]. Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.965
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.977
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.977
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.981
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo Z7 210351A77C98A]. Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.982
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.994
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:52.995
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Zybo Z7 210351A77C98A" && level == 0}], Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:53.006
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Zybo Z7 210351A77C98A" && level == 0}], Result: [null, ]. Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:53.007
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:53.008
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:53.008
!MESSAGE XSCT Command: [::hsi::utils::get_clock_info -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0], Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:53.010
!MESSAGE XSCT command with result: [::hsi::utils::get_clock_info -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0], Result: [null, {"Clk": "100000000",
"Dbg_Clk": "",
}]. Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:53.011
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:53.020
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:53.021
!MESSAGE XSCT Command: [rst -system], Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:53.095
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:53.095
!MESSAGE XSCT Command: [after 3000], Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:56.103
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:56.114
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:56.120
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo Z7 210351A77C98A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:56.120
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:56.132
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:56.133
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C98A-13722093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:56.154
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C98A-13722093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:56.155
!MESSAGE XSCT Command: [fpga -file C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/ZYBO_PROJET_S4/_ide/bitstream/design_1_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:57.366
!MESSAGE XSCT command with result: [fpga -file C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/ZYBO_PROJET_S4/_ide/bitstream/design_1_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:57.382
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:57.389
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:57.390
!MESSAGE XSCT Command: [loadhw -hw C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:57.467
!MESSAGE XSCT command with result: [loadhw -hw C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Result: [null, design_1_wrapper_29]. Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:57.468
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:57.469
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:57.469
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:57.475
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:57.475
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:57.477
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:57.477
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:57.488
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:57.489
!MESSAGE XSCT Command: [dow C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/ZYBO_PROJET_S4/Debug/ZYBO_PROJET_S4.elf], Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:57.585
!MESSAGE XSCT command with result: [dow C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/ZYBO_PROJET_S4/Debug/ZYBO_PROJET_S4.elf], Result: [null, ]. Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:57.586
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:57.592
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:57.652
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:57.667
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:57.667
!MESSAGE XSCT Command: [con], Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:07:57.679
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-33: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:30.206
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_microblaze_0/system.mss ], Thread: Worker-42: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:30.306
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_microblaze_0/system.mss ], Result: [null, ]. Thread: Worker-42: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:30.306
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_microblaze_0/system.mss], Thread: Worker-42: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:30.319
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_microblaze_0/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "7.3",
}]. Thread: Worker-42: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-03-23 22:26:30.319
!MESSAGE Generating MD5 hash for file: C:\Users\cbowlieu\github\Projet-S4\ZYBO\ZYBO_PROJET_S4\VITIS_WORKSPACE\design_1_wrapper\export\design_1_wrapper\sw\design_1_wrapper\standalone_microblaze_0\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:30.320
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_microblaze_0/system.mss], Thread: Worker-42: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:30.322
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_microblaze_0/system.mss], Result: [null, ]. Thread: Worker-42: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:33.357
!MESSAGE XSCT Command: [disconnect tcfchan#16], Thread: Thread-818

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:33.364
!MESSAGE XSCT command with result: [disconnect tcfchan#16], Result: [null, ]. Thread: Thread-818

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:34.394
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-45: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:34.401
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#17]. Thread: Worker-45: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:34.402
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-45: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:34.416
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo Z7 210351A77C98A]. Thread: Worker-45: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:34.416
!MESSAGE XSCT Command: [version -server], Thread: Worker-45: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:34.417
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.2]. Thread: Worker-45: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:34.418
!MESSAGE XSCT Command: [version], Thread: Worker-45: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:34.418
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.2
SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-45: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:34.418
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-45: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:34.422
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo Z7 210351A77C98A]. Thread: Worker-45: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:34.422
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Thread: Worker-45: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:34.435
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-45: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:34.435
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-45: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:34.439
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo Z7 210351A77C98A]. Thread: Worker-45: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:34.439
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Thread: Worker-45: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:34.451
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-45: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:34.451
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-45: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:34.455
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo Z7 210351A77C98A]. Thread: Worker-45: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:34.455
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Thread: Worker-45: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:34.467
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-45: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:34.467
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-45: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:34.472
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo Z7 210351A77C98A]. Thread: Worker-45: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:34.472
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Thread: Worker-45: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:34.482
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-45: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:34.483
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-45: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:34.487
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo Z7 210351A77C98A]. Thread: Worker-45: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:34.488
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Thread: Worker-45: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:34.499
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-45: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:34.499
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-45: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:34.504
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo Z7 210351A77C98A]. Thread: Worker-45: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:34.504
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Thread: Worker-45: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:34.514
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-45: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:34.516
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Zybo Z7 210351A77C98A" && level == 0}], Thread: Worker-45: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:34.527
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Zybo Z7 210351A77C98A" && level == 0}], Result: [null, ]. Thread: Worker-45: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:34.527
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-45: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:34.528
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-45: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:34.528
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-45: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:34.540
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-45: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:34.541
!MESSAGE XSCT Command: [rst -system], Thread: Worker-45: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:34.623
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-45: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:34.624
!MESSAGE XSCT Command: [after 3000], Thread: Worker-45: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:37.633
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-45: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:37.647
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:37.656
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo Z7 210351A77C98A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:37.657
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:37.678
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:37.680
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C98A-13722093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:37.714
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77C98A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77C98A-13722093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:37.715
!MESSAGE XSCT Command: [fpga -file C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/ZYBO_PROJET_S4/_ide/bitstream/design_1_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:38.944
!MESSAGE XSCT command with result: [fpga -file C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/ZYBO_PROJET_S4/_ide/bitstream/design_1_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:38.958
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-45: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:38.967
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-45: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:38.968
!MESSAGE XSCT Command: [loadhw -hw C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Thread: Worker-45: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:38.972
!MESSAGE XSCT command with result: [loadhw -hw C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Result: [null, design_1_wrapper_29]. Thread: Worker-45: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:38.972
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-45: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:38.973
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-45: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:38.975
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-45: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:38.981
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-45: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:38.981
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-45: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:38.983
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-45: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:38.983
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-45: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:38.995
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-45: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:38.996
!MESSAGE XSCT Command: [dow C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/ZYBO_PROJET_S4/Debug/ZYBO_PROJET_S4.elf], Thread: Worker-45: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:39.097
!MESSAGE XSCT command with result: [dow C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/ZYBO_PROJET_S4/Debug/ZYBO_PROJET_S4.elf], Result: [null, ]. Thread: Worker-45: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:39.098
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-45: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:39.106
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-45: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:39.192
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-45: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:39.207
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-45: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:39.207
!MESSAGE XSCT Command: [con], Thread: Worker-45: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:26:39.219
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-45: Launching Debugger_ZYBO_PROJET_S4-Default

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:27:35.593
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_microblaze_0/system.mss ], Thread: Worker-41: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:27:35.597
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_microblaze_0/system.mss ], Result: [null, ]. Thread: Worker-41: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:27:35.598
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_microblaze_0/system.mss], Thread: Worker-41: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:27:35.602
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_microblaze_0/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "7.3",
}]. Thread: Worker-41: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2024-03-23 22:27:35.603
!MESSAGE Generating MD5 hash for file: C:\Users\cbowlieu\github\Projet-S4\ZYBO\ZYBO_PROJET_S4\VITIS_WORKSPACE\design_1_wrapper\export\design_1_wrapper\sw\design_1_wrapper\standalone_microblaze_0\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:27:35.605
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_microblaze_0/system.mss], Thread: Worker-41: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2024-03-23 22:27:35.606
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Users/cbowlieu/github/Projet-S4/ZYBO/ZYBO_PROJET_S4/VITIS_WORKSPACE/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_microblaze_0/system.mss], Result: [null, ]. Thread: Worker-41: Build Project

!ENTRY org.eclipse.tcf 4 0 2024-03-23 22:34:34.527
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:834)

!ENTRY org.eclipse.tcf 4 0 2024-03-23 22:34:34.576
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:834)

!ENTRY org.eclipse.tcf 4 0 2024-03-23 22:34:34.592
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:834)

!ENTRY org.eclipse.tcf 4 0 2024-03-23 22:34:34.592
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:834)

!ENTRY org.eclipse.tcf 4 0 2024-03-23 22:34:34.592
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:834)

!ENTRY org.eclipse.tcf 4 0 2024-03-23 22:34:34.593
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:834)

!ENTRY org.eclipse.tcf 4 0 2024-03-23 22:34:34.593
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:834)

!ENTRY org.eclipse.tcf 4 0 2024-03-23 22:34:34.594
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:834)

!ENTRY org.eclipse.tcf 4 0 2024-03-23 22:34:36.220
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:834)

!ENTRY org.eclipse.tcf 4 0 2024-03-23 22:34:36.225
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:834)

!ENTRY org.eclipse.tcf 4 0 2024-03-23 22:34:36.226
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:834)

!ENTRY org.eclipse.tcf 4 0 2024-03-23 22:34:36.226
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:834)

!ENTRY org.eclipse.tcf 4 0 2024-03-23 22:34:36.227
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:834)

!ENTRY org.eclipse.tcf 4 0 2024-03-23 22:34:36.227
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:834)

!ENTRY org.eclipse.tcf 4 0 2024-03-23 22:34:36.228
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:834)

!ENTRY org.eclipse.tcf 4 0 2024-03-23 22:34:36.228
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:834)
