
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003536                       # Number of seconds simulated
sim_ticks                                  3536235477                       # Number of ticks simulated
final_tick                               531584696148                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 172863                       # Simulator instruction rate (inst/s)
host_op_rate                                   218806                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 302588                       # Simulator tick rate (ticks/s)
host_mem_usage                               16886328                       # Number of bytes of host memory used
host_seconds                                 11686.65                       # Real time elapsed on the host
sim_insts                                  2020186230                       # Number of instructions simulated
sim_ops                                    2557106596                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       122624                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       164352                       # Number of bytes read from this memory
system.physmem.bytes_read::total               290432                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       172288                       # Number of bytes written to this memory
system.physmem.bytes_written::total            172288                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          958                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1284                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2269                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1346                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1346                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       506754                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     34676424                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       470557                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     46476543                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                82130277                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       506754                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       470557                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             977310                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          48720737                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               48720737                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          48720737                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       506754                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     34676424                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       470557                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     46476543                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              130851015                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8480182                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3125704                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2549833                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       210860                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1310709                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1218183                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          336061                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9347                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3126945                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17181632                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3125704                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1554244                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3814406                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1118783                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        535415                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           49                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1542844                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       101450                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8382177                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.542159                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.295929                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4567771     54.49%     54.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          251593      3.00%     57.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          470690      5.62%     63.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          467053      5.57%     68.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          291430      3.48%     72.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          230710      2.75%     74.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          145772      1.74%     76.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          136475      1.63%     78.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1820683     21.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8382177                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.368589                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.026092                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3262592                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       529180                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3662638                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        22619                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        905140                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       527042                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          237                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20616775                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1319                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        905140                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3500626                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          99095                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       106910                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3442790                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       327608                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19872389                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents        134793                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       101571                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     27898286                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     92713746                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     92713746                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17168654                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10729599                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3512                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1690                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           920106                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1844760                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       936577                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        11877                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       327882                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18717190                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3380                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14880305                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29383                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6379726                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     19506766                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples      8382177                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.775232                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.896637                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2890623     34.49%     34.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1812421     21.62%     56.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1201525     14.33%     70.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       787654      9.40%     79.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       827450      9.87%     89.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       401635      4.79%     94.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       315679      3.77%     98.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        71697      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        73493      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8382177                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          92926     72.22%     72.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         18286     14.21%     86.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        17457     13.57%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12447628     83.65%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       199564      1.34%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1691      0.01%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1439832      9.68%     94.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       791590      5.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14880305                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.754715                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             128669                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008647                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38300833                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     25100329                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14536211                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15008974                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        46275                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       725130                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          204                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           33                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       227209                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        905140                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          51909                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         9022                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18720575                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        37010                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1844760                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       936577                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1690                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          7067                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           33                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       130469                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       118452                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       248921                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14679075                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1373112                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       201224                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2145693                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2079378                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            772581                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.730986                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14540540                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14536211                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9261219                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26593277                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.714139                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.348254                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12313472                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6407158                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3380                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       213173                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7477037                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.646838                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.146256                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2853928     38.17%     38.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2087380     27.92%     66.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       868058     11.61%     77.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       431117      5.77%     83.46% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       431974      5.78%     89.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       173697      2.32%     91.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       176367      2.36%     93.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        94086      1.26%     95.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       360430      4.82%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7477037                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12313472                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1828995                       # Number of memory references committed
system.switch_cpus0.commit.loads              1119627                       # Number of loads committed
system.switch_cpus0.commit.membars               1690                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1777365                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11093540                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       254005                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       360430                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25837237                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38347019                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3309                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  98005                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12313472                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.848018                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.848018                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.179220                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.179220                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65944100                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20190423                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18930503                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3380                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8480182                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3095559                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2521223                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       208571                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1316209                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1216219                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          318347                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9328                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3420606                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16914843                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3095559                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1534566                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3551983                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1068131                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        530143                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1672008                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        83981                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8358820                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.492556                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.301106                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4806837     57.51%     57.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          191688      2.29%     59.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          249581      2.99%     62.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          375687      4.49%     67.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          363389      4.35%     71.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          277738      3.32%     74.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          164995      1.97%     76.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          246536      2.95%     79.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1682369     20.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8358820                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.365035                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.994632                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3533706                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       519084                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3423275                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        26899                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        855855                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       521913                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          215                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20232170                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1165                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        855855                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3722970                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         105062                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       140870                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3256532                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       277525                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19636075                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           73                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        119416                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        87789                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     27369950                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     91442589                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     91442589                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16950320                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10419607                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4145                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2346                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           788131                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1820005                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       961802                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        18935                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       374466                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18240305                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3956                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14666321                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27928                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5964865                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18154782                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          644                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8358820                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.754592                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.892969                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2895894     34.64%     34.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1841650     22.03%     56.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1205698     14.42%     71.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       803765      9.62%     80.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       750984      8.98%     89.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       402752      4.82%     94.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       295515      3.54%     98.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        89302      1.07%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        73260      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8358820                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          71739     69.29%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         14873     14.37%     83.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16919     16.34%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12205193     83.22%     83.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       207141      1.41%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1655      0.01%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1449682      9.88%     94.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       802650      5.47%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14666321                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.729482                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             103532                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007059                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     37822920                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24209213                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14254536                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14769853                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        49831                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       700888                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          235                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           91                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       244285                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            3                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        855855                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          62221                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        10097                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18244264                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       126529                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1820005                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       961802                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2300                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7612                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           91                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       126943                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118277                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       245220                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14385895                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1364794                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       280424                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2150714                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2013687                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            785920                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.696413                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14258543                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14254536                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9153043                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         25696998                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.680923                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356191                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9928458                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12202792                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6041490                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3312                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       211800                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7502965                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.626396                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.146264                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2890628     38.53%     38.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2159376     28.78%     67.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       791750     10.55%     77.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       455375      6.07%     83.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       379826      5.06%     88.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       197389      2.63%     91.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       180767      2.41%     94.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        79892      1.06%     95.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       367962      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7502965                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9928458                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12202792                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1836631                       # Number of memory references committed
system.switch_cpus1.commit.loads              1119114                       # Number of loads committed
system.switch_cpus1.commit.membars               1656                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1750052                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10999333                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       249010                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       367962                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25379285                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           37344924                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3433                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 121362                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9928458                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12202792                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9928458                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.854129                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.854129                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.170784                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.170784                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        64741696                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19689815                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18685464                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3312                       # number of misc regfile writes
system.l2.replacements                           2270                       # number of replacements
system.l2.tagsinuse                       8191.970157                       # Cycle average of tags in use
system.l2.total_refs                           591491                       # Total number of references to valid blocks.
system.l2.sampled_refs                          10462                       # Sample count of references to valid blocks.
system.l2.avg_refs                          56.537087                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           193.555108                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.963958                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    465.651415                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.972137                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    658.057113                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           2982.817443                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3864.952983                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.023627                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.001705                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.056842                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.001584                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.080329                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.364113                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.471796                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999996                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         3015                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4016                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    7031                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3263                       # number of Writeback hits
system.l2.Writeback_hits::total                  3263                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         3015                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4016                       # number of demand (read+write) hits
system.l2.demand_hits::total                     7031                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         3015                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4016                       # number of overall hits
system.l2.overall_hits::total                    7031                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          958                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1284                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2269                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          958                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1284                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2269                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          958                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1284                       # number of overall misses
system.l2.overall_misses::total                  2269                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       629296                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     44667764                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       679716                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     57697442                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       103674218                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       629296                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     44667764                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       679716                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     57697442                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        103674218                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       629296                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     44667764                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       679716                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     57697442                       # number of overall miss cycles
system.l2.overall_miss_latency::total       103674218                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         3973                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5300                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                9300                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3263                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3263                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         3973                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5300                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 9300                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         3973                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5300                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                9300                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.241128                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.242264                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.243978                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.241128                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.242264                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.243978                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.241128                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.242264                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.243978                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 44949.714286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 46626.058455                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 52285.846154                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 44935.702492                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 45691.590128                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 44949.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 46626.058455                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 52285.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 44935.702492                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 45691.590128                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 44949.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 46626.058455                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 52285.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 44935.702492                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 45691.590128                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1346                       # number of writebacks
system.l2.writebacks::total                      1346                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          958                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1284                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2269                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          958                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1284                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2269                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          958                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1284                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2269                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       551304                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     39126942                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       603999                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     50227478                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     90509723                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       551304                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     39126942                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       603999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     50227478                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     90509723                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       551304                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     39126942                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       603999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     50227478                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     90509723                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.241128                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.242264                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.243978                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.241128                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.242264                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.243978                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.241128                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.242264                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.243978                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 39378.857143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 40842.319415                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 46461.461538                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39117.973520                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 39889.697223                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 39378.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 40842.319415                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 46461.461538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 39117.973520                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 39889.697223                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 39378.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 40842.319415                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 46461.461538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 39117.973520                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 39889.697223                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.963935                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001550477                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2163175.976242                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.963935                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022378                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741929                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1542828                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1542828                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1542828                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1542828                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1542828                       # number of overall hits
system.cpu0.icache.overall_hits::total        1542828                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       775040                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       775040                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       775040                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       775040                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       775040                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       775040                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1542844                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1542844                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1542844                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1542844                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1542844                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1542844                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst        48440                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total        48440                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst        48440                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total        48440                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst        48440                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total        48440                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       643966                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       643966                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       643966                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       643966                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       643966                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       643966                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 45997.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 45997.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 45997.571429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 45997.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 45997.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 45997.571429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  3973                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               153407854                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  4229                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              36275.207851                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   219.048549                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    36.951451                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.855658                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.144342                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1048146                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1048146                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       706041                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        706041                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1690                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1690                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1690                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1690                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1754187                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1754187                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1754187                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1754187                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        10303                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        10303                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        10303                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         10303                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        10303                       # number of overall misses
system.cpu0.dcache.overall_misses::total        10303                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    336385759                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    336385759                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    336385759                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    336385759                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    336385759                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    336385759                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1058449                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1058449                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       706041                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       706041                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1690                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1690                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1690                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1690                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1764490                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1764490                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1764490                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1764490                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009734                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009734                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005839                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005839                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005839                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005839                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 32649.302048                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 32649.302048                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 32649.302048                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32649.302048                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 32649.302048                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 32649.302048                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          987                       # number of writebacks
system.cpu0.dcache.writebacks::total              987                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         6330                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         6330                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         6330                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         6330                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         6330                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         6330                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         3973                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         3973                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         3973                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         3973                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         3973                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         3973                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     66028629                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     66028629                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     66028629                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     66028629                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     66028629                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     66028629                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003754                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003754                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002252                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002252                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002252                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002252                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 16619.337780                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16619.337780                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 16619.337780                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16619.337780                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 16619.337780                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16619.337780                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.972115                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1001937377                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2020035.034274                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.972115                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020789                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794827                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1671990                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1671990                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1671990                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1671990                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1671990                       # number of overall hits
system.cpu1.icache.overall_hits::total        1671990                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1002777                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1002777                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1002777                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1002777                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1002777                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1002777                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1672008                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1672008                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1672008                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1672008                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1672008                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1672008                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 55709.833333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 55709.833333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 55709.833333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 55709.833333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 55709.833333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 55709.833333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       694056                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       694056                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       694056                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       694056                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       694056                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       694056                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 53388.923077                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 53388.923077                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 53388.923077                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 53388.923077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 53388.923077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 53388.923077                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5300                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               157768888                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5556                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              28396.128150                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   227.063194                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    28.936806                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.886966                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.113034                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1038821                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1038821                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       713780                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        713780                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1742                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1742                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1656                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1656                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1752601                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1752601                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1752601                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1752601                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13425                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13425                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          322                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          322                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        13747                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         13747                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        13747                       # number of overall misses
system.cpu1.dcache.overall_misses::total        13747                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    460580801                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    460580801                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     14459947                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     14459947                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    475040748                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    475040748                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    475040748                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    475040748                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1052246                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1052246                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       714102                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       714102                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1742                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1742                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1656                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1656                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1766348                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1766348                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1766348                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1766348                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012758                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012758                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000451                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000451                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007783                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007783                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007783                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007783                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 34307.694674                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 34307.694674                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 44906.667702                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 44906.667702                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 34555.957518                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 34555.957518                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 34555.957518                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 34555.957518                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         5412                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets         5412                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2276                       # number of writebacks
system.cpu1.dcache.writebacks::total             2276                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8125                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8125                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          322                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          322                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8447                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8447                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8447                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8447                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5300                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5300                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5300                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5300                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5300                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5300                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     92520757                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     92520757                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     92520757                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     92520757                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     92520757                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     92520757                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005037                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005037                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003001                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003001                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003001                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003001                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 17456.746604                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 17456.746604                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 17456.746604                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17456.746604                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 17456.746604                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17456.746604                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
