
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 4.00

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter_reg[2]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.02    0.20    0.18    0.38 ^ hold1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.20    0.00    0.38 ^ counter_reg[2]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.38   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ counter_reg[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.35    0.35   library removal time
                                  0.35   data required time
-----------------------------------------------------------------------------
                                  0.35   data required time
                                 -0.38   data arrival time
-----------------------------------------------------------------------------
                                  0.03   slack (MET)


Startpoint: counter_reg[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter_reg[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
     7    0.02    0.12    0.39    0.39 ^ counter_reg[1]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_2)
                                         net4 (net)
                  0.12    0.00    0.39 ^ _19_/A1 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.04    0.13    0.52 ^ _19_/X (sky130_fd_sc_hd__a21o_1)
                                         _01_ (net)
                  0.04    0.00    0.52 ^ counter_reg[1]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_2)
                                  0.52   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ counter_reg[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                         -0.04   -0.04   library hold time
                                 -0.04   data required time
-----------------------------------------------------------------------------
                                 -0.04   data required time
                                 -0.52   data arrival time
-----------------------------------------------------------------------------
                                  0.56   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.02    0.20    0.18    0.38 ^ hold1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.20    0.00    0.38 ^ counter_reg[0]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  0.38   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ counter_reg[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.16    5.16   library recovery time
                                  5.16   data required time
-----------------------------------------------------------------------------
                                  5.16   data required time
                                 -0.38   data arrival time
-----------------------------------------------------------------------------
                                  4.78   slack (MET)


Startpoint: counter_reg[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[3]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter_reg[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
     7    0.02    0.08    0.42    0.42 v counter_reg[1]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_2)
                                         net4 (net)
                  0.08    0.00    0.42 v _20_/D (sky130_fd_sc_hd__and4b_1)
     2    0.01    0.05    0.22    0.64 v _20_/X (sky130_fd_sc_hd__and4b_1)
                                         _09_ (net)
                  0.05    0.00    0.64 v _25_/A2 (sky130_fd_sc_hd__a22o_1)
     1    0.00    0.05    0.23    0.88 v _25_/X (sky130_fd_sc_hd__a22o_1)
                                         _03_ (net)
                  0.05    0.00    0.88 v counter_reg[3]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.88   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ counter_reg[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.13    4.87   library setup time
                                  4.87   data required time
-----------------------------------------------------------------------------
                                  4.87   data required time
                                 -0.88   data arrival time
-----------------------------------------------------------------------------
                                  4.00   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.02    0.20    0.18    0.38 ^ hold1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.20    0.00    0.38 ^ counter_reg[0]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  0.38   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ counter_reg[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.16    5.16   library recovery time
                                  5.16   data required time
-----------------------------------------------------------------------------
                                  5.16   data required time
                                 -0.38   data arrival time
-----------------------------------------------------------------------------
                                  4.78   slack (MET)


Startpoint: counter_reg[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[3]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter_reg[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
     7    0.02    0.08    0.42    0.42 v counter_reg[1]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_2)
                                         net4 (net)
                  0.08    0.00    0.42 v _20_/D (sky130_fd_sc_hd__and4b_1)
     2    0.01    0.05    0.22    0.64 v _20_/X (sky130_fd_sc_hd__and4b_1)
                                         _09_ (net)
                  0.05    0.00    0.64 v _25_/A2 (sky130_fd_sc_hd__a22o_1)
     1    0.00    0.05    0.23    0.88 v _25_/X (sky130_fd_sc_hd__a22o_1)
                                         _03_ (net)
                  0.05    0.00    0.88 v counter_reg[3]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.88   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ counter_reg[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.13    4.87   library setup time
                                  4.87   data required time
-----------------------------------------------------------------------------
                                  4.87   data required time
                                 -0.88   data arrival time
-----------------------------------------------------------------------------
                                  4.00   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
1.2921286821365356

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
1.4975509643554688

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8628

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
0.044816065579652786

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
0.047616999596357346

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9412

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: counter_reg[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[3]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ counter_reg[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
   0.42    0.42 v counter_reg[1]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_2)
   0.22    0.64 v _20_/X (sky130_fd_sc_hd__and4b_1)
   0.23    0.88 v _25_/X (sky130_fd_sc_hd__a22o_1)
   0.00    0.88 v counter_reg[3]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           0.88   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock network delay (ideal)
   0.00    5.00   clock reconvergence pessimism
           5.00 ^ counter_reg[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
  -0.13    4.87   library setup time
           4.87   data required time
---------------------------------------------------------
           4.87   data required time
          -0.88   data arrival time
---------------------------------------------------------
           4.00   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: counter_reg[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ counter_reg[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
   0.39    0.39 ^ counter_reg[1]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_2)
   0.13    0.52 ^ _19_/X (sky130_fd_sc_hd__a21o_1)
   0.00    0.52 ^ counter_reg[1]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_2)
           0.52   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ counter_reg[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
  -0.04   -0.04   library hold time
          -0.04   data required time
---------------------------------------------------------
          -0.04   data required time
          -0.52   data arrival time
---------------------------------------------------------
           0.56   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
0.8794

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
3.9950

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
454.287014

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.96e-05   2.33e-05   4.72e-11   7.29e-05  64.7%
Combinational          2.77e-05   1.21e-05   7.13e-11   3.98e-05  35.3%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.74e-05   3.54e-05   1.18e-10   1.13e-04 100.0%
                          68.6%      31.4%       0.0%
