#Timing report of worst 34 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: Y~2.inpad[0] (.input clocked by clk)
Endpoint  : S~16.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Y~2.inpad[0] (.input)                                            0.000     0.000
new_new_n110.in[0] (.names)                                      1.338     1.338
new_new_n110.out[0] (.names)                                     0.261     1.599
new_new_n115_1.in[0] (.names)                                    1.338     2.937
new_new_n115_1.out[0] (.names)                                   0.261     3.198
new_new_n121.in[5] (.names)                                      1.338     4.535
new_new_n121.out[0] (.names)                                     0.261     4.796
new_new_n127_1.in[0] (.names)                                    1.338     6.134
new_new_n127_1.out[0] (.names)                                   0.261     6.395
new_new_n132_1.in[5] (.names)                                    1.338     7.733
new_new_n132_1.out[0] (.names)                                   0.261     7.994
new_new_n135_1.in[0] (.names)                                    1.338     9.332
new_new_n135_1.out[0] (.names)                                   0.235     9.567
n168.in[0] (.names)                                              1.338    10.904
n168.out[0] (.names)                                             0.195    11.099
S~16.D[0] (.latch)                                               1.338    12.437
data arrival time                                                         12.437

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~16.clk[0] (.latch)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -12.437
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.165


#Path 2
Startpoint: Y~2.inpad[0] (.input clocked by clk)
Endpoint  : S~15.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Y~2.inpad[0] (.input)                                            0.000     0.000
new_new_n110.in[0] (.names)                                      1.338     1.338
new_new_n110.out[0] (.names)                                     0.261     1.599
new_new_n115_1.in[0] (.names)                                    1.338     2.937
new_new_n115_1.out[0] (.names)                                   0.261     3.198
new_new_n121.in[5] (.names)                                      1.338     4.535
new_new_n121.out[0] (.names)                                     0.261     4.796
new_new_n127_1.in[0] (.names)                                    1.338     6.134
new_new_n127_1.out[0] (.names)                                   0.261     6.395
new_new_n132_1.in[5] (.names)                                    1.338     7.733
new_new_n132_1.out[0] (.names)                                   0.261     7.994
new_new_n135_1.in[0] (.names)                                    1.338     9.332
new_new_n135_1.out[0] (.names)                                   0.235     9.567
n164.in[1] (.names)                                              1.338    10.904
n164.out[0] (.names)                                             0.195    11.099
S~15.D[0] (.latch)                                               1.338    12.437
data arrival time                                                         12.437

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~15.clk[0] (.latch)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -12.437
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.165


#Path 3
Startpoint: Y~2.inpad[0] (.input clocked by clk)
Endpoint  : S~14.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Y~2.inpad[0] (.input)                                            0.000     0.000
new_new_n110.in[0] (.names)                                      1.338     1.338
new_new_n110.out[0] (.names)                                     0.261     1.599
new_new_n115_1.in[0] (.names)                                    1.338     2.937
new_new_n115_1.out[0] (.names)                                   0.261     3.198
new_new_n121.in[5] (.names)                                      1.338     4.535
new_new_n121.out[0] (.names)                                     0.261     4.796
new_new_n127_1.in[0] (.names)                                    1.338     6.134
new_new_n127_1.out[0] (.names)                                   0.261     6.395
new_new_n132_1.in[5] (.names)                                    1.338     7.733
new_new_n132_1.out[0] (.names)                                   0.261     7.994
n160.in[0] (.names)                                              1.338     9.332
n160.out[0] (.names)                                             0.261     9.593
S~14.D[0] (.latch)                                               1.338    10.930
data arrival time                                                         10.930

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~14.clk[0] (.latch)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.930
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.659


#Path 4
Startpoint: Y~2.inpad[0] (.input clocked by clk)
Endpoint  : S~13.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Y~2.inpad[0] (.input)                                            0.000     0.000
new_new_n110.in[0] (.names)                                      1.338     1.338
new_new_n110.out[0] (.names)                                     0.261     1.599
new_new_n115_1.in[0] (.names)                                    1.338     2.937
new_new_n115_1.out[0] (.names)                                   0.261     3.198
new_new_n121.in[5] (.names)                                      1.338     4.535
new_new_n121.out[0] (.names)                                     0.261     4.796
new_new_n127_1.in[0] (.names)                                    1.338     6.134
new_new_n127_1.out[0] (.names)                                   0.261     6.395
new_new_n132_1.in[5] (.names)                                    1.338     7.733
new_new_n132_1.out[0] (.names)                                   0.261     7.994
n156.in[1] (.names)                                              1.338     9.332
n156.out[0] (.names)                                             0.195     9.527
S~13.D[0] (.latch)                                               1.338    10.864
data arrival time                                                         10.864

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~13.clk[0] (.latch)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.864
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.593


#Path 5
Startpoint: Y~2.inpad[0] (.input clocked by clk)
Endpoint  : S~12.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Y~2.inpad[0] (.input)                                            0.000     0.000
new_new_n110.in[0] (.names)                                      1.338     1.338
new_new_n110.out[0] (.names)                                     0.261     1.599
new_new_n115_1.in[0] (.names)                                    1.338     2.937
new_new_n115_1.out[0] (.names)                                   0.261     3.198
new_new_n121.in[5] (.names)                                      1.338     4.535
new_new_n121.out[0] (.names)                                     0.261     4.796
new_new_n127_1.in[0] (.names)                                    1.338     6.134
new_new_n127_1.out[0] (.names)                                   0.261     6.395
new_new_n126.in[0] (.names)                                      1.338     7.733
new_new_n126.out[0] (.names)                                     0.195     7.928
n152.in[0] (.names)                                              1.338     9.266
n152.out[0] (.names)                                             0.261     9.527
S~12.D[0] (.latch)                                               1.338    10.864
data arrival time                                                         10.864

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~12.clk[0] (.latch)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.864
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.593


#Path 6
Startpoint: Y~2.inpad[0] (.input clocked by clk)
Endpoint  : S~11.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Y~2.inpad[0] (.input)                                            0.000     0.000
new_new_n110.in[0] (.names)                                      1.338     1.338
new_new_n110.out[0] (.names)                                     0.261     1.599
new_new_n115_1.in[0] (.names)                                    1.338     2.937
new_new_n115_1.out[0] (.names)                                   0.261     3.198
new_new_n121.in[5] (.names)                                      1.338     4.535
new_new_n121.out[0] (.names)                                     0.261     4.796
new_new_n127_1.in[0] (.names)                                    1.338     6.134
new_new_n127_1.out[0] (.names)                                   0.261     6.395
new_new_n126.in[0] (.names)                                      1.338     7.733
new_new_n126.out[0] (.names)                                     0.195     7.928
n148.in[1] (.names)                                              1.338     9.266
n148.out[0] (.names)                                             0.195     9.461
S~11.D[0] (.latch)                                               1.338    10.798
data arrival time                                                         10.798

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~11.clk[0] (.latch)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.798
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.527


#Path 7
Startpoint: Y~2.inpad[0] (.input clocked by clk)
Endpoint  : S~10.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Y~2.inpad[0] (.input)                                            0.000     0.000
new_new_n110.in[0] (.names)                                      1.338     1.338
new_new_n110.out[0] (.names)                                     0.261     1.599
new_new_n115_1.in[0] (.names)                                    1.338     2.937
new_new_n115_1.out[0] (.names)                                   0.261     3.198
new_new_n121.in[5] (.names)                                      1.338     4.535
new_new_n121.out[0] (.names)                                     0.261     4.796
new_new_n123_1.in[0] (.names)                                    1.338     6.134
new_new_n123_1.out[0] (.names)                                   0.195     6.329
n144.in[0] (.names)                                              1.338     7.667
n144.out[0] (.names)                                             0.261     7.928
S~10.D[0] (.latch)                                               1.338     9.266
data arrival time                                                          9.266

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~10.clk[0] (.latch)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.266
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.994


#Path 8
Startpoint: Y~2.inpad[0] (.input clocked by clk)
Endpoint  : S~9.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Y~2.inpad[0] (.input)                                            0.000     0.000
new_new_n110.in[0] (.names)                                      1.338     1.338
new_new_n110.out[0] (.names)                                     0.261     1.599
new_new_n115_1.in[0] (.names)                                    1.338     2.937
new_new_n115_1.out[0] (.names)                                   0.261     3.198
new_new_n121.in[5] (.names)                                      1.338     4.535
new_new_n121.out[0] (.names)                                     0.261     4.796
new_new_n123_1.in[0] (.names)                                    1.338     6.134
new_new_n123_1.out[0] (.names)                                   0.195     6.329
n140.in[1] (.names)                                              1.338     7.667
n140.out[0] (.names)                                             0.195     7.862
S~9.D[0] (.latch)                                                1.338     9.200
data arrival time                                                          9.200

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~9.clk[0] (.latch)                                              1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -9.200
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.928


#Path 9
Startpoint: Y~2.inpad[0] (.input clocked by clk)
Endpoint  : S~8.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Y~2.inpad[0] (.input)                                            0.000     0.000
new_new_n110.in[0] (.names)                                      1.338     1.338
new_new_n110.out[0] (.names)                                     0.261     1.599
new_new_n115_1.in[0] (.names)                                    1.338     2.937
new_new_n115_1.out[0] (.names)                                   0.261     3.198
new_new_n121.in[5] (.names)                                      1.338     4.535
new_new_n121.out[0] (.names)                                     0.261     4.796
n136.in[1] (.names)                                              1.338     6.134
n136.out[0] (.names)                                             0.195     6.329
S~8.D[0] (.latch)                                                1.338     7.667
data arrival time                                                          7.667

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~8.clk[0] (.latch)                                              1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.667
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.395


#Path 10
Startpoint: Y~2.inpad[0] (.input clocked by clk)
Endpoint  : S~7.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Y~2.inpad[0] (.input)                                            0.000     0.000
new_new_n110.in[0] (.names)                                      1.338     1.338
new_new_n110.out[0] (.names)                                     0.261     1.599
new_new_n115_1.in[0] (.names)                                    1.338     2.937
new_new_n115_1.out[0] (.names)                                   0.261     3.198
new_new_n119_1.in[2] (.names)                                    1.338     4.535
new_new_n119_1.out[0] (.names)                                   0.195     4.730
n132.in[1] (.names)                                              1.338     6.068
n132.out[0] (.names)                                             0.195     6.263
S~7.D[0] (.latch)                                                1.338     7.601
data arrival time                                                          7.601

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~7.clk[0] (.latch)                                              1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.601
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.329


#Path 11
Startpoint: Y~2.inpad[0] (.input clocked by clk)
Endpoint  : S~6.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Y~2.inpad[0] (.input)                                            0.000     0.000
new_new_n110.in[0] (.names)                                      1.338     1.338
new_new_n110.out[0] (.names)                                     0.261     1.599
new_new_n115_1.in[0] (.names)                                    1.338     2.937
new_new_n115_1.out[0] (.names)                                   0.261     3.198
n128.in[0] (.names)                                              1.338     4.535
n128.out[0] (.names)                                             0.235     4.770
S~6.D[0] (.latch)                                                1.338     6.108
data arrival time                                                          6.108

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~6.clk[0] (.latch)                                              1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -6.108
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.836


#Path 12
Startpoint: Y~2.inpad[0] (.input clocked by clk)
Endpoint  : S~5.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Y~2.inpad[0] (.input)                                            0.000     0.000
new_new_n110.in[0] (.names)                                      1.338     1.338
new_new_n110.out[0] (.names)                                     0.261     1.599
new_new_n113.in[0] (.names)                                      1.338     2.937
new_new_n113.out[0] (.names)                                     0.235     3.172
n124.in[1] (.names)                                              1.338     4.509
n124.out[0] (.names)                                             0.195     4.704
S~5.D[0] (.latch)                                                1.338     6.042
data arrival time                                                          6.042

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~5.clk[0] (.latch)                                              1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -6.042
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.770


#Path 13
Startpoint: Y~2.inpad[0] (.input clocked by clk)
Endpoint  : S~4.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Y~2.inpad[0] (.input)                                            0.000     0.000
new_new_n110.in[0] (.names)                                      1.338     1.338
new_new_n110.out[0] (.names)                                     0.261     1.599
n120.in[0] (.names)                                              1.338     2.937
n120.out[0] (.names)                                             0.261     3.198
S~4.D[0] (.latch)                                                1.338     4.535
data arrival time                                                          4.535

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~4.clk[0] (.latch)                                              1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.535
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.264


#Path 14
Startpoint: Y~2.inpad[0] (.input clocked by clk)
Endpoint  : S~3.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Y~2.inpad[0] (.input)                                            0.000     0.000
new_new_n110.in[0] (.names)                                      1.338     1.338
new_new_n110.out[0] (.names)                                     0.261     1.599
n116.in[1] (.names)                                              1.338     2.937
n116.out[0] (.names)                                             0.195     3.132
S~3.D[0] (.latch)                                                1.338     4.469
data arrival time                                                          4.469

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~3.clk[0] (.latch)                                              1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.469
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.198


#Path 15
Startpoint: Y~1.inpad[0] (.input clocked by clk)
Endpoint  : S~2.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Y~1.inpad[0] (.input)                                            0.000     0.000
new_new_n108_1.in[0] (.names)                                    1.338     1.338
new_new_n108_1.out[0] (.names)                                   0.195     1.533
n112.in[1] (.names)                                              1.338     2.871
n112.out[0] (.names)                                             0.195     3.066
S~2.D[0] (.latch)                                                1.338     4.403
data arrival time                                                          4.403

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~2.clk[0] (.latch)                                              1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.403
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.132


#Path 16
Startpoint: S~1.Q[0] (.latch clocked by clk)
Endpoint  : out:S~1.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~1.clk[0] (.latch)                                              1.338     1.338
S~1.Q[0] (.latch) [clock-to-output]                              0.124     1.462
out:S~1.outpad[0] (.output)                                      1.338     2.800
data arrival time                                                          2.800

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#Path 17
Startpoint: S~9.Q[0] (.latch clocked by clk)
Endpoint  : out:S~9.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~9.clk[0] (.latch)                                              1.338     1.338
S~9.Q[0] (.latch) [clock-to-output]                              0.124     1.462
out:S~9.outpad[0] (.output)                                      1.338     2.800
data arrival time                                                          2.800

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#Path 18
Startpoint: S~0.Q[0] (.latch clocked by clk)
Endpoint  : out:S~0.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~0.clk[0] (.latch)                                              1.338     1.338
S~0.Q[0] (.latch) [clock-to-output]                              0.124     1.462
out:S~0.outpad[0] (.output)                                      1.338     2.800
data arrival time                                                          2.800

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#Path 19
Startpoint: S~2.Q[0] (.latch clocked by clk)
Endpoint  : out:S~2.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~2.clk[0] (.latch)                                              1.338     1.338
S~2.Q[0] (.latch) [clock-to-output]                              0.124     1.462
out:S~2.outpad[0] (.output)                                      1.338     2.800
data arrival time                                                          2.800

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#Path 20
Startpoint: S~3.Q[0] (.latch clocked by clk)
Endpoint  : out:S~3.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~3.clk[0] (.latch)                                              1.338     1.338
S~3.Q[0] (.latch) [clock-to-output]                              0.124     1.462
out:S~3.outpad[0] (.output)                                      1.338     2.800
data arrival time                                                          2.800

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#Path 21
Startpoint: S~4.Q[0] (.latch clocked by clk)
Endpoint  : out:S~4.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~4.clk[0] (.latch)                                              1.338     1.338
S~4.Q[0] (.latch) [clock-to-output]                              0.124     1.462
out:S~4.outpad[0] (.output)                                      1.338     2.800
data arrival time                                                          2.800

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#Path 22
Startpoint: S~5.Q[0] (.latch clocked by clk)
Endpoint  : out:S~5.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~5.clk[0] (.latch)                                              1.338     1.338
S~5.Q[0] (.latch) [clock-to-output]                              0.124     1.462
out:S~5.outpad[0] (.output)                                      1.338     2.800
data arrival time                                                          2.800

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#Path 23
Startpoint: S~6.Q[0] (.latch clocked by clk)
Endpoint  : out:S~6.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~6.clk[0] (.latch)                                              1.338     1.338
S~6.Q[0] (.latch) [clock-to-output]                              0.124     1.462
out:S~6.outpad[0] (.output)                                      1.338     2.800
data arrival time                                                          2.800

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#Path 24
Startpoint: S~7.Q[0] (.latch clocked by clk)
Endpoint  : out:S~7.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~7.clk[0] (.latch)                                              1.338     1.338
S~7.Q[0] (.latch) [clock-to-output]                              0.124     1.462
out:S~7.outpad[0] (.output)                                      1.338     2.800
data arrival time                                                          2.800

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#Path 25
Startpoint: S~8.Q[0] (.latch clocked by clk)
Endpoint  : out:S~8.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~8.clk[0] (.latch)                                              1.338     1.338
S~8.Q[0] (.latch) [clock-to-output]                              0.124     1.462
out:S~8.outpad[0] (.output)                                      1.338     2.800
data arrival time                                                          2.800

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#Path 26
Startpoint: S~16.Q[0] (.latch clocked by clk)
Endpoint  : out:S~16.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~16.clk[0] (.latch)                                             1.338     1.338
S~16.Q[0] (.latch) [clock-to-output]                             0.124     1.462
out:S~16.outpad[0] (.output)                                     1.338     2.800
data arrival time                                                          2.800

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#Path 27
Startpoint: S~10.Q[0] (.latch clocked by clk)
Endpoint  : out:S~10.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~10.clk[0] (.latch)                                             1.338     1.338
S~10.Q[0] (.latch) [clock-to-output]                             0.124     1.462
out:S~10.outpad[0] (.output)                                     1.338     2.800
data arrival time                                                          2.800

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#Path 28
Startpoint: S~11.Q[0] (.latch clocked by clk)
Endpoint  : out:S~11.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~11.clk[0] (.latch)                                             1.338     1.338
S~11.Q[0] (.latch) [clock-to-output]                             0.124     1.462
out:S~11.outpad[0] (.output)                                     1.338     2.800
data arrival time                                                          2.800

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#Path 29
Startpoint: S~12.Q[0] (.latch clocked by clk)
Endpoint  : out:S~12.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~12.clk[0] (.latch)                                             1.338     1.338
S~12.Q[0] (.latch) [clock-to-output]                             0.124     1.462
out:S~12.outpad[0] (.output)                                     1.338     2.800
data arrival time                                                          2.800

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#Path 30
Startpoint: S~13.Q[0] (.latch clocked by clk)
Endpoint  : out:S~13.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~13.clk[0] (.latch)                                             1.338     1.338
S~13.Q[0] (.latch) [clock-to-output]                             0.124     1.462
out:S~13.outpad[0] (.output)                                     1.338     2.800
data arrival time                                                          2.800

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#Path 31
Startpoint: S~14.Q[0] (.latch clocked by clk)
Endpoint  : out:S~14.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~14.clk[0] (.latch)                                             1.338     1.338
S~14.Q[0] (.latch) [clock-to-output]                             0.124     1.462
out:S~14.outpad[0] (.output)                                     1.338     2.800
data arrival time                                                          2.800

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#Path 32
Startpoint: S~15.Q[0] (.latch clocked by clk)
Endpoint  : out:S~15.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~15.clk[0] (.latch)                                             1.338     1.338
S~15.Q[0] (.latch) [clock-to-output]                             0.124     1.462
out:S~15.outpad[0] (.output)                                     1.338     2.800
data arrival time                                                          2.800

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#Path 33
Startpoint: Y~0.inpad[0] (.input clocked by clk)
Endpoint  : S~1.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Y~0.inpad[0] (.input)                                            0.000     0.000
n108.in[0] (.names)                                              1.338     1.338
n108.out[0] (.names)                                             0.235     1.573
S~1.D[0] (.latch)                                                1.338     2.911
data arrival time                                                          2.911

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~1.clk[0] (.latch)                                              1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -2.911
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.639


#Path 34
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : S~0.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
rst.inpad[0] (.input)                                            0.000     0.000
n104.in[0] (.names)                                              1.338     1.338
n104.out[0] (.names)                                             0.195     1.533
S~0.D[0] (.latch)                                                1.338     2.871
data arrival time                                                          2.871

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~0.clk[0] (.latch)                                              1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -2.871
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.599


#End of timing report
