Synthesis report
Thu Apr 17 15:52:14 2025
Quartus Prime Version 22.3.0 Build 104 09/14/2022 Patches 0.24fw SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Additional Pragma Usages
  2. Verilog Macro Usage
  3. Synthesis Source Files Read
  4. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_hdr_data_fifos.sv
  5. Warnings for common/ex_default_csr/ex_default_csr_top.sv
  6. Warnings for common/cxl_pio/intel_cxl_pio_ed_top.sv
  7. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_top.sv
  8. Warnings for common/ccv_afu/multi_write_algorithms_engine/algorithm_1a/alg_1a_verify_sc_read.sv
  9. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_dcd.sv
 10. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_top.sv
 11. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_avst_merger_top.sv
 12. Warnings for common/ccv_afu/multi_write_algorithms_engine/algorithm_1a/alg_1a_execute_write.sv
 13. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_avst_merger.sv
 14. Warnings for common/ccv_afu/multi_write_algorithms_engine/algorithm_1a/alg_1a_calc_error_address.sv
 15. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_ready_delay.sv
 16. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv
 17. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_top.sv
 18. Warnings for common/cxl_pio/intel_cxl_pio_parameters.sv
 19. Warnings for common/ccv_afu/packages/ccv_afu_globals.vh.iv
 20. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip_top.sv
 21. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pld_if.svh.iv
 22. Warnings for common/ccv_afu/multi_write_algorithms_engine/mwae_top.sv
 23. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tx_core_crd.sv
 24. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_core_fifos.sv
 25. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg.sv
 26. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ucc_top.sv
 27. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tx_hdr_data_fifos.sv
 28. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_punit.v
 29. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_tc_bbs_cfg.sv
 30. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_qsunit.v
 31. Warnings for common/ccv_afu/multi_write_algorithms_engine/mwae_debug_logs.sv
 32. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv
 33. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_reset_ctrl.sv
 34. Warnings for cxltyp2_ed.sv
 35. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/mm_ccb_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_mm_ccb_st_dc_fifo_1921_wen3bsa.v
 36. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_soft_tx_wrapper.sv
 37. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_multiplexer_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_multiplexer_1921_wkulxjq.sv
 38. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/egress_credit_handling_data_fsm.sv
 39. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv
 40. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/dcc_top.sv
 41. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/egress_credit_handling_fsm.sv
 42. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/synth/intel_rtile_cxl_top_cxltyp2_ed.v
 43. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/mm_ccb_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_mm_ccb_1921_lcsq4ni.v
 44. Warnings for common/ccv_afu/multi_write_algorithms_engine/fifo_sync_1.sv
 45. Warnings for common/ccv_afu/packages/ccv_afu_global_pkg.sv
 46. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/devmem_top.sv
 47. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv
 48. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global.sv
 49. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_add_top.sv
 50. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_v12.sv
 51. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_struct_ports.vh.iv
 52. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1.sv
 53. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/egress_credit_handling_pushwrite_data_fsm.sv
 54. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_add.sv
 55. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_soft_rx_tx_wrapper.sv
 56. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tx_core_fifos.sv
 57. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv
 58. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtiqc.v
 59. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv
 60. Warnings for common/ccv_afu/ccv_afu_avmm_wrapper.sv
 61. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_avst_parser.sv
 62. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_qtgpslicer.v
 63. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/aibsw_if_credits.sv
 64. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_struct_ports.vh.iv
 65. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv
 66. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbcasyncfifo_egr.sv
 67. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_egress.sv
 68. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/buffer_alloc_minmax.sv
 69. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_struct_ports.vh.iv
 70. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_fme_top.sv
 71. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_steal.sv
 72. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip.sv
 73. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_bfe.sv
 74. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_width_adapter_1920/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_width_adapter_1920_7r6vdty.sv
 75. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_mailbox_cmd.sv
 76. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_multiplexer_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_multiplexer_1921_tk6ryqa.sv
 77. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_mailbox_elog.sv
 78. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/axi2cci_shim.sv
 79. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_multiplexer_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_multiplexer_1921_ows5xlq.sv
 80. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_avst_parser_top.sv
 81. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/mm_ccb_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_mm_ccb_st_dc_fifo_1921_4asniea.v
 82. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_multiplexer_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_multiplexer_1921_thssqhi.sv
 83. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cfg.sv
 84. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_a_arbiter.v
 85. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0.sv
 86. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_straps.v
 87. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gbl_pkg.sv
 88. General Warnings
 89. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_glb_xtra_logic.svh.iv
 90. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv
 91. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ctrl_stat_regs.sv
 92. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtoqc.v
 93. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_aibsw_if_egress.sv
 94. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/custom_sb_top.sv
 95. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pdecode.v
 96. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_csb2pcicfg.sv
 97. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_phub.v
 98. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_ip_top.sv
 99. Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_wrapper.sv
100. Warnings for common/ccv_afu/multi_write_algorithms_engine/algorithm_1a/alg_1a_verify_sc_response.sv
101. Warnings for common/ccv_afu/multi_write_algorithms_engine/verify_sc_extract_error_pattern.sv
102. Warnings for ed_top_wrapper_typ2.sv
103. Warnings for common/cxl_pio/pcie_ed_altera_merlin_demultiplexer_1921_s5kn7vi.sv
104. Synthesis Messages



+--------------------------------------------------------------------------------------+
; Additional Pragma Usages                                                             ;
+--------+---------------+-------------------------------------------------------------+
; Entity ; Name          ; Location                                                    ;
+--------+---------------+-------------------------------------------------------------+
; --     ; translate_off ; pcie_ed_altera_merlin_burst_adapter_1922_tsepz7q.sv:318     ;
; --     ; translate_on  ; pcie_ed_altera_merlin_burst_adapter_1922_tsepz7q.sv:351     ;
; --     ; translate_off ; pcie_ed_altera_merlin_master_translator_191_g7h47bq.sv:647  ;
; --     ; translate_on  ; pcie_ed_altera_merlin_master_translator_191_g7h47bq.sv:782  ;
; --     ; translate_off ; pcie_ed_altera_merlin_slave_agent_191_ncfkfri.sv:668        ;
; --     ; translate_on  ; pcie_ed_altera_merlin_slave_agent_191_ncfkfri.sv:673        ;
; --     ; translate_off ; pcie_ed_MEM0_altera_avalon_onchip_memory2_1932_vi4l4uq.v:26 ;
; --     ; translate_on  ; pcie_ed_MEM0_altera_avalon_onchip_memory2_1932_vi4l4uq.v:28 ;
; --     ; translate_off ; intel_pcie_reset_sync.v:39                                  ;
; --     ; translate_on  ; intel_pcie_reset_sync.v:41                                  ;
; --     ; translate_off ; intel_std_synchronizer_nocut.v:79                           ;
; --     ; translate_on  ; intel_std_synchronizer_nocut.v:128                          ;
; --     ; translate_off ; intel_std_synchronizer_nocut.v:146                          ;
; --     ; translate_on  ; intel_std_synchronizer_nocut.v:159                          ;
; --     ; translate_off ; intel_pcie_bam_v2.sv:35                                     ;
; --     ; translate_on  ; intel_pcie_bam_v2.sv:37                                     ;
; --     ; translate_off ; intel_pcie_bam_v2_avmm_intf.sv:36                           ;
; --     ; translate_on  ; intel_pcie_bam_v2_avmm_intf.sv:38                           ;
; --     ; translate_off ; intel_pcie_bam_v2_avst_intf.sv:36                           ;
; --     ; translate_on  ; intel_pcie_bam_v2_avst_intf.sv:38                           ;
; --     ; translate_off ; intel_pcie_bam_v2_cpl.sv:36                                 ;
; --     ; translate_on  ; intel_pcie_bam_v2_cpl.sv:38                                 ;
; --     ; translate_off ; intel_pcie_bam_v2_fifos.sv:36                               ;
; --     ; translate_on  ; intel_pcie_bam_v2_fifos.sv:38                               ;
; --     ; translate_off ; intel_pcie_bam_v2_rw.sv:39                                  ;
; --     ; translate_on  ; intel_pcie_bam_v2_rw.sv:41                                  ;
; --     ; translate_off ; intel_pcie_bam_v2_sch_intf.sv:38                            ;
; --     ; translate_on  ; intel_pcie_bam_v2_sch_intf.sv:40                            ;
; --     ; translate_off ; intel_cxl_bam_v2_crdt_intf.sv:47                            ;
; --     ; translate_on  ; intel_cxl_bam_v2_crdt_intf.sv:49                            ;
; --     ; translate_off ; intel_pcie_bam_v2_hwtcl.sv:34                               ;
; --     ; translate_on  ; intel_pcie_bam_v2_hwtcl.sv:36                               ;
+--------+---------------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Verilog Macro Usage                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------+----------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                                                                     ; Location ; From ; Value                                                                                                                                                                                       ; Arguments                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------+----------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; common/ccv_afu/ccv_afu_cdc_fifo_vcd.v                                                                                                    ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     SINGLE_CLK_FIFO                                                                                                                      ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 106      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     VCS                                                                                                                                  ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 195      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
; common/ccv_afu/ccv_afu_cfg.sv                                                                                                            ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     RTLGEN_CCV_AFU_CFG_EN_FF                                                                                                             ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 87       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 88       ;      ; always_ff @(posedge rtl_clk, negedge rst_n)                                                                                                                                                 ; rtl_clk,rst_n,rst_val,en,d,q                                                                                                                                                                                             ;
;                                                                                                                                          ;          ;      ;         if (!rst_n) q <= rst_val;                                                                                                                                                           ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;         else                                                                                                                                                                                ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;             if (en) q <= d;                                                                                                                                                                 ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 2499     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_CONFIG_TEST_START_ADDR_config_test_start_addr[0], nxt_CONFIG_TEST_START_ADDR_config_test_start_addr[7:0], CONFIG_TEST_START_ADDR.config_test_start_addr[7:0]                                  ;
;         Refer                                                                                                                            ; 2500     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_CONFIG_TEST_START_ADDR_config_test_start_addr[1], nxt_CONFIG_TEST_START_ADDR_config_test_start_addr[15:8], CONFIG_TEST_START_ADDR.config_test_start_addr[15:8]                                ;
;         Refer                                                                                                                            ; 2501     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_CONFIG_TEST_START_ADDR_config_test_start_addr[2], nxt_CONFIG_TEST_START_ADDR_config_test_start_addr[23:16], CONFIG_TEST_START_ADDR.config_test_start_addr[23:16]                              ;
;         Refer                                                                                                                            ; 2502     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_CONFIG_TEST_START_ADDR_config_test_start_addr[3], nxt_CONFIG_TEST_START_ADDR_config_test_start_addr[31:24], CONFIG_TEST_START_ADDR.config_test_start_addr[31:24]                              ;
;         Refer                                                                                                                            ; 2503     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_CONFIG_TEST_START_ADDR_config_test_start_addr[4], nxt_CONFIG_TEST_START_ADDR_config_test_start_addr[39:32], CONFIG_TEST_START_ADDR.config_test_start_addr[39:32]                              ;
;         Refer                                                                                                                            ; 2504     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_CONFIG_TEST_START_ADDR_config_test_start_addr[5], nxt_CONFIG_TEST_START_ADDR_config_test_start_addr[47:40], CONFIG_TEST_START_ADDR.config_test_start_addr[47:40]                              ;
;         Refer                                                                                                                            ; 2505     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 4'h0, up_CONFIG_TEST_START_ADDR_config_test_start_addr[6], nxt_CONFIG_TEST_START_ADDR_config_test_start_addr[51:48], CONFIG_TEST_START_ADDR.config_test_start_addr[51:48]                              ;
;         Refer                                                                                                                            ; 2532     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_CONFIG_TEST_WR_BACK_ADDR_config_test_wrback_addr[0], nxt_CONFIG_TEST_WR_BACK_ADDR_config_test_wrback_addr[7:0], CONFIG_TEST_WR_BACK_ADDR.config_test_wrback_addr[7:0]                         ;
;         Refer                                                                                                                            ; 2533     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_CONFIG_TEST_WR_BACK_ADDR_config_test_wrback_addr[1], nxt_CONFIG_TEST_WR_BACK_ADDR_config_test_wrback_addr[15:8], CONFIG_TEST_WR_BACK_ADDR.config_test_wrback_addr[15:8]                       ;
;         Refer                                                                                                                            ; 2534     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_CONFIG_TEST_WR_BACK_ADDR_config_test_wrback_addr[2], nxt_CONFIG_TEST_WR_BACK_ADDR_config_test_wrback_addr[23:16], CONFIG_TEST_WR_BACK_ADDR.config_test_wrback_addr[23:16]                     ;
;         Refer                                                                                                                            ; 2535     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_CONFIG_TEST_WR_BACK_ADDR_config_test_wrback_addr[3], nxt_CONFIG_TEST_WR_BACK_ADDR_config_test_wrback_addr[31:24], CONFIG_TEST_WR_BACK_ADDR.config_test_wrback_addr[31:24]                     ;
;         Refer                                                                                                                            ; 2536     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_CONFIG_TEST_WR_BACK_ADDR_config_test_wrback_addr[4], nxt_CONFIG_TEST_WR_BACK_ADDR_config_test_wrback_addr[39:32], CONFIG_TEST_WR_BACK_ADDR.config_test_wrback_addr[39:32]                     ;
;         Refer                                                                                                                            ; 2537     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_CONFIG_TEST_WR_BACK_ADDR_config_test_wrback_addr[5], nxt_CONFIG_TEST_WR_BACK_ADDR_config_test_wrback_addr[47:40], CONFIG_TEST_WR_BACK_ADDR.config_test_wrback_addr[47:40]                     ;
;         Refer                                                                                                                            ; 2538     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 4'h0, up_CONFIG_TEST_WR_BACK_ADDR_config_test_wrback_addr[6], nxt_CONFIG_TEST_WR_BACK_ADDR_config_test_wrback_addr[51:48], CONFIG_TEST_WR_BACK_ADDR.config_test_wrback_addr[51:48]                     ;
;         Refer                                                                                                                            ; 2565     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_CONFIG_TEST_ADDR_INCRE_config_test_addr_incre[0], nxt_CONFIG_TEST_ADDR_INCRE_config_test_addr_incre[7:0], CONFIG_TEST_ADDR_INCRE.config_test_addr_incre[7:0]                                  ;
;         Refer                                                                                                                            ; 2566     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_CONFIG_TEST_ADDR_INCRE_config_test_addr_incre[1], nxt_CONFIG_TEST_ADDR_INCRE_config_test_addr_incre[15:8], CONFIG_TEST_ADDR_INCRE.config_test_addr_incre[15:8]                                ;
;         Refer                                                                                                                            ; 2567     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_CONFIG_TEST_ADDR_INCRE_config_test_addr_incre[2], nxt_CONFIG_TEST_ADDR_INCRE_config_test_addr_incre[23:16], CONFIG_TEST_ADDR_INCRE.config_test_addr_incre[23:16]                              ;
;         Refer                                                                                                                            ; 2568     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_CONFIG_TEST_ADDR_INCRE_config_test_addr_incre[3], nxt_CONFIG_TEST_ADDR_INCRE_config_test_addr_incre[31:24], CONFIG_TEST_ADDR_INCRE.config_test_addr_incre[31:24]                              ;
;         Refer                                                                                                                            ; 2586     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_CONFIG_TEST_ADDR_INCRE_config_test_addr_setoffset[0], nxt_CONFIG_TEST_ADDR_INCRE_config_test_addr_setoffset[7:0], CONFIG_TEST_ADDR_INCRE.config_test_addr_setoffset[7:0]                      ;
;         Refer                                                                                                                            ; 2587     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_CONFIG_TEST_ADDR_INCRE_config_test_addr_setoffset[1], nxt_CONFIG_TEST_ADDR_INCRE_config_test_addr_setoffset[15:8], CONFIG_TEST_ADDR_INCRE.config_test_addr_setoffset[15:8]                    ;
;         Refer                                                                                                                            ; 2588     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_CONFIG_TEST_ADDR_INCRE_config_test_addr_setoffset[2], nxt_CONFIG_TEST_ADDR_INCRE_config_test_addr_setoffset[23:16], CONFIG_TEST_ADDR_INCRE.config_test_addr_setoffset[23:16]                  ;
;         Refer                                                                                                                            ; 2589     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_CONFIG_TEST_ADDR_INCRE_config_test_addr_setoffset[3], nxt_CONFIG_TEST_ADDR_INCRE_config_test_addr_setoffset[31:24], CONFIG_TEST_ADDR_INCRE.config_test_addr_setoffset[31:24]                  ;
;         Refer                                                                                                                            ; 2616     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_CONFIG_TEST_PATTERN_algorithm_pattern1[0], nxt_CONFIG_TEST_PATTERN_algorithm_pattern1[7:0], CONFIG_TEST_PATTERN.algorithm_pattern1[7:0]                                                       ;
;         Refer                                                                                                                            ; 2617     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_CONFIG_TEST_PATTERN_algorithm_pattern1[1], nxt_CONFIG_TEST_PATTERN_algorithm_pattern1[15:8], CONFIG_TEST_PATTERN.algorithm_pattern1[15:8]                                                     ;
;         Refer                                                                                                                            ; 2618     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_CONFIG_TEST_PATTERN_algorithm_pattern1[2], nxt_CONFIG_TEST_PATTERN_algorithm_pattern1[23:16], CONFIG_TEST_PATTERN.algorithm_pattern1[23:16]                                                   ;
;         Refer                                                                                                                            ; 2619     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_CONFIG_TEST_PATTERN_algorithm_pattern1[3], nxt_CONFIG_TEST_PATTERN_algorithm_pattern1[31:24], CONFIG_TEST_PATTERN.algorithm_pattern1[31:24]                                                   ;
;         Refer                                                                                                                            ; 2637     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_CONFIG_TEST_PATTERN_algorithm_pattern2[0], nxt_CONFIG_TEST_PATTERN_algorithm_pattern2[7:0], CONFIG_TEST_PATTERN.algorithm_pattern2[7:0]                                                       ;
;         Refer                                                                                                                            ; 2638     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_CONFIG_TEST_PATTERN_algorithm_pattern2[1], nxt_CONFIG_TEST_PATTERN_algorithm_pattern2[15:8], CONFIG_TEST_PATTERN.algorithm_pattern2[15:8]                                                     ;
;         Refer                                                                                                                            ; 2639     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_CONFIG_TEST_PATTERN_algorithm_pattern2[2], nxt_CONFIG_TEST_PATTERN_algorithm_pattern2[23:16], CONFIG_TEST_PATTERN.algorithm_pattern2[23:16]                                                   ;
;         Refer                                                                                                                            ; 2640     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_CONFIG_TEST_PATTERN_algorithm_pattern2[3], nxt_CONFIG_TEST_PATTERN_algorithm_pattern2[31:24], CONFIG_TEST_PATTERN.algorithm_pattern2[31:24]                                                   ;
;         Refer                                                                                                                            ; 2667     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_CONFIG_TEST_BYTEMASK_cacheline_bytemask[0], nxt_CONFIG_TEST_BYTEMASK_cacheline_bytemask[7:0], CONFIG_TEST_BYTEMASK.cacheline_bytemask[7:0]                                                    ;
;         Refer                                                                                                                            ; 2668     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_CONFIG_TEST_BYTEMASK_cacheline_bytemask[1], nxt_CONFIG_TEST_BYTEMASK_cacheline_bytemask[15:8], CONFIG_TEST_BYTEMASK.cacheline_bytemask[15:8]                                                  ;
;         Refer                                                                                                                            ; 2669     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_CONFIG_TEST_BYTEMASK_cacheline_bytemask[2], nxt_CONFIG_TEST_BYTEMASK_cacheline_bytemask[23:16], CONFIG_TEST_BYTEMASK.cacheline_bytemask[23:16]                                                ;
;         Refer                                                                                                                            ; 2670     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_CONFIG_TEST_BYTEMASK_cacheline_bytemask[3], nxt_CONFIG_TEST_BYTEMASK_cacheline_bytemask[31:24], CONFIG_TEST_BYTEMASK.cacheline_bytemask[31:24]                                                ;
;         Refer                                                                                                                            ; 2671     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_CONFIG_TEST_BYTEMASK_cacheline_bytemask[4], nxt_CONFIG_TEST_BYTEMASK_cacheline_bytemask[39:32], CONFIG_TEST_BYTEMASK.cacheline_bytemask[39:32]                                                ;
;         Refer                                                                                                                            ; 2672     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_CONFIG_TEST_BYTEMASK_cacheline_bytemask[5], nxt_CONFIG_TEST_BYTEMASK_cacheline_bytemask[47:40], CONFIG_TEST_BYTEMASK.cacheline_bytemask[47:40]                                                ;
;         Refer                                                                                                                            ; 2673     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_CONFIG_TEST_BYTEMASK_cacheline_bytemask[6], nxt_CONFIG_TEST_BYTEMASK_cacheline_bytemask[55:48], CONFIG_TEST_BYTEMASK.cacheline_bytemask[55:48]                                                ;
;         Refer                                                                                                                            ; 2674     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_CONFIG_TEST_BYTEMASK_cacheline_bytemask[7], nxt_CONFIG_TEST_BYTEMASK_cacheline_bytemask[63:56], CONFIG_TEST_BYTEMASK.cacheline_bytemask[63:56]                                                ;
;         Refer                                                                                                                            ; 2701     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 3'h0, up_CONFIG_TEST_PATTERN_PARAM_pattern_size[0], nxt_CONFIG_TEST_PATTERN_PARAM_pattern_size[2:0], CONFIG_TEST_PATTERN_PARAM.pattern_size[2:0]                                                       ;
;         Refer                                                                                                                            ; 2719     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 1'h0, up_CONFIG_TEST_PATTERN_PARAM_pattern_parameter[0], nxt_CONFIG_TEST_PATTERN_PARAM_pattern_parameter[0:0], CONFIG_TEST_PATTERN_PARAM.pattern_parameter[0:0]                                        ;
;         Refer                                                                                                                            ; 2757     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 3'h0, up_CONFIG_ALGO_SETTING_test_algorithm_type[0], nxt_CONFIG_ALGO_SETTING_test_algorithm_type[2:0], CONFIG_ALGO_SETTING.test_algorithm_type[2:0]                                                    ;
;         Refer                                                                                                                            ; 2775     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 1'h0, up_CONFIG_ALGO_SETTING_device_selfchecking[0], nxt_CONFIG_ALGO_SETTING_device_selfchecking[0:0], CONFIG_ALGO_SETTING.device_selfchecking[0:0]                                                    ;
;         Refer                                                                                                                            ; 2793     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_CONFIG_ALGO_SETTING_num_of_increments[0], nxt_CONFIG_ALGO_SETTING_num_of_increments[7:0], CONFIG_ALGO_SETTING.num_of_increments[7:0]                                                          ;
;         Refer                                                                                                                            ; 2811     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_CONFIG_ALGO_SETTING_num_of_sets[0], nxt_CONFIG_ALGO_SETTING_num_of_sets[7:0], CONFIG_ALGO_SETTING.num_of_sets[7:0]                                                                            ;
;         Refer                                                                                                                            ; 2829     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_CONFIG_ALGO_SETTING_num_of_loops[0], nxt_CONFIG_ALGO_SETTING_num_of_loops[7:0], CONFIG_ALGO_SETTING.num_of_loops[7:0]                                                                         ;
;         Refer                                                                                                                            ; 2847     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 1'h0, up_CONFIG_ALGO_SETTING_address_is_virtual[0], nxt_CONFIG_ALGO_SETTING_address_is_virtual[0:0], CONFIG_ALGO_SETTING.address_is_virtual[0:0]                                                       ;
;         Refer                                                                                                                            ; 2865     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 3'h0, up_CONFIG_ALGO_SETTING_interface_protocol_type[0], nxt_CONFIG_ALGO_SETTING_interface_protocol_type[2:0], CONFIG_ALGO_SETTING.interface_protocol_type[2:0]                                        ;
;         Refer                                                                                                                            ; 2883     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 4'h0, up_CONFIG_ALGO_SETTING_write_semantics_cache[0], nxt_CONFIG_ALGO_SETTING_write_semantics_cache[3:0], CONFIG_ALGO_SETTING.write_semantics_cache[3:0]                                              ;
;         Refer                                                                                                                            ; 2912     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 1'h0, up_CONFIG_ALGO_SETTING_flush_cache[0], nxt_CONFIG_ALGO_SETTING_flush_cache[0:0], CONFIG_ALGO_SETTING.flush_cache[0:0]                                                                            ;
;         Refer                                                                                                                            ; 2930     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 3'h0, up_CONFIG_ALGO_SETTING_execute_read_semantics[0], nxt_CONFIG_ALGO_SETTING_execute_read_semantics[2:0], CONFIG_ALGO_SETTING.execute_read_semantics[2:0]                                           ;
;         Refer                                                                                                                            ; 2948     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 3'h0, up_CONFIG_ALGO_SETTING_verify_semantics_cache[0], nxt_CONFIG_ALGO_SETTING_verify_semantics_cache[2:0], CONFIG_ALGO_SETTING.verify_semantics_cache[2:0]                                           ;
;         Refer                                                                                                                            ; 2986     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 1'h0, up_CONFIG_DEVICE_INJECTION_unexp_compl_inject[0], nxt_CONFIG_DEVICE_INJECTION_unexp_compl_inject[0:0], CONFIG_DEVICE_INJECTION.unexp_compl_inject[0:0]                                           ;
;         Refer                                                                                                                            ; 3021     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 1'h0, up_CONFIG_DEVICE_INJECTION_completer_timeout[0], nxt_CONFIG_DEVICE_INJECTION_completer_timeout[0:0], CONFIG_DEVICE_INJECTION.completer_timeout[0:0]                                              ;
;         Refer                                                                                                                            ; 3117     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 1'h0, up_DEVICE_ERROR_LOG3_error_status[0], nxt_DEVICE_ERROR_LOG3_error_status[0], DEVICE_ERROR_LOG3.error_status[0]                                                                                     ;
;         Refer                                                                                                                            ; 3144     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DEVICE_EVENT_CTRL_available_event_select[0], nxt_DEVICE_EVENT_CTRL_available_event_select[7:0], DEVICE_EVENT_CTRL.available_event_select[7:0]                                                 ;
;         Refer                                                                                                                            ; 3162     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 8'h0, up_DEVICE_EVENT_CTRL_sub_event_select[0], nxt_DEVICE_EVENT_CTRL_sub_event_select[7:0], DEVICE_EVENT_CTRL.sub_event_select[7:0]                                                                   ;
;         Refer                                                                                                                            ; 3180     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 1'h0, up_DEVICE_EVENT_CTRL_event_counter_reset[0], nxt_DEVICE_EVENT_CTRL_event_counter_reset[0:0], DEVICE_EVENT_CTRL.event_counter_reset[0:0]                                                          ;
;         Refer                                                                                                                            ; 3198     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 1'h0, up_DEVICE_EVENT_CTRL_event_edge_detect[0], nxt_DEVICE_EVENT_CTRL_event_edge_detect[0:0], DEVICE_EVENT_CTRL.event_edge_detect[0:0]                                                                ;
;         Refer                                                                                                                            ; 3288     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 8'h0, up_DEVICE_EVENT_COUNT_event_count[0], nxt_DEVICE_EVENT_COUNT_event_count[7:0], DEVICE_EVENT_COUNT.event_count[7:0]                                                                                 ;
;         Refer                                                                                                                            ; 3289     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 8'h0, up_DEVICE_EVENT_COUNT_event_count[1], nxt_DEVICE_EVENT_COUNT_event_count[15:8], DEVICE_EVENT_COUNT.event_count[15:8]                                                                               ;
;         Refer                                                                                                                            ; 3290     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 8'h0, up_DEVICE_EVENT_COUNT_event_count[2], nxt_DEVICE_EVENT_COUNT_event_count[23:16], DEVICE_EVENT_COUNT.event_count[23:16]                                                                             ;
;         Refer                                                                                                                            ; 3291     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 8'h0, up_DEVICE_EVENT_COUNT_event_count[3], nxt_DEVICE_EVENT_COUNT_event_count[31:24], DEVICE_EVENT_COUNT.event_count[31:24]                                                                             ;
;         Refer                                                                                                                            ; 3292     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 8'h0, up_DEVICE_EVENT_COUNT_event_count[4], nxt_DEVICE_EVENT_COUNT_event_count[39:32], DEVICE_EVENT_COUNT.event_count[39:32]                                                                             ;
;         Refer                                                                                                                            ; 3293     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 8'h0, up_DEVICE_EVENT_COUNT_event_count[5], nxt_DEVICE_EVENT_COUNT_event_count[47:40], DEVICE_EVENT_COUNT.event_count[47:40]                                                                             ;
;         Refer                                                                                                                            ; 3294     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 8'h0, up_DEVICE_EVENT_COUNT_event_count[6], nxt_DEVICE_EVENT_COUNT_event_count[55:48], DEVICE_EVENT_COUNT.event_count[55:48]                                                                             ;
;         Refer                                                                                                                            ; 3295     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 8'h0, up_DEVICE_EVENT_COUNT_event_count[7], nxt_DEVICE_EVENT_COUNT_event_count[63:56], DEVICE_EVENT_COUNT.event_count[63:56]                                                                             ;
;         Refer                                                                                                                            ; 3333     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 1'h0, up_DEVICE_ERROR_INJECTION_CachePoisonInjectionStart[0], nxt_DEVICE_ERROR_INJECTION_CachePoisonInjectionStart[0:0], DEVICE_ERROR_INJECTION.CachePoisonInjectionStart[0:0]                         ;
;         Refer                                                                                                                            ; 3368     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 1'h0, up_DEVICE_ERROR_INJECTION_MemPoisonInjectionStart[0], nxt_DEVICE_ERROR_INJECTION_MemPoisonInjectionStart[0:0], DEVICE_ERROR_INJECTION.MemPoisonInjectionStart[0:0]                               ;
;         Refer                                                                                                                            ; 3403     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 1'h0, up_DEVICE_ERROR_INJECTION_IOPoisonInjectionStart[0], nxt_DEVICE_ERROR_INJECTION_IOPoisonInjectionStart[0:0], DEVICE_ERROR_INJECTION.IOPoisonInjectionStart[0:0]                                  ;
;         Refer                                                                                                                            ; 3438     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 2'h0, up_DEVICE_ERROR_INJECTION_CacheMemCRCInjection[0], nxt_DEVICE_ERROR_INJECTION_CacheMemCRCInjection[1:0], DEVICE_ERROR_INJECTION.CacheMemCRCInjection[1:0]                                        ;
;         Refer                                                                                                                            ; 3467     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 2'h0, up_DEVICE_ERROR_INJECTION_CacheMemCRCInjectionCount[0], nxt_DEVICE_ERROR_INJECTION_CacheMemCRCInjectionCount[1:0], DEVICE_ERROR_INJECTION.CacheMemCRCInjectionCount[1:0]                         ;
;         Refer                                                                                                                            ; 3500     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 1'h0, up_DEVICE_FORCE_DISABLE_forcefully_disable_afu[0], nxt_DEVICE_FORCE_DISABLE_forcefully_disable_afu[0:0], DEVICE_FORCE_DISABLE.forcefully_disable_afu[0:0]                                        ;
;         Refer                                                                                                                            ; 3889     ; RTL  ; <same as above>                                                                                                                                                                             ; gated_clk, rst_n, 1'h0, shared_up_CXL_DVSEC_TEST_LOCK_test_config_lock[0], shared_nxt_CXL_DVSEC_TEST_LOCK_test_config_lock[0], shared_CXL_DVSEC_TEST_LOCK.test_config_lock[0]                                            ;
;         Refer                                                                                                                            ; 4040     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 1'h0, shared_up_CXL_DVSEC_TEST_CNF_BASE_LOW_test_config_base_low[0], shared_nxt_CXL_DVSEC_TEST_CNF_BASE_LOW_test_config_base_low[0], shared_CXL_DVSEC_TEST_CNF_BASE_LOW.test_config_base_low[0]          ;
;         Refer                                                                                                                            ; 4041     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 1'h0, shared_up_CXL_DVSEC_TEST_CNF_BASE_LOW_test_config_base_low[1], shared_nxt_CXL_DVSEC_TEST_CNF_BASE_LOW_test_config_base_low[1], shared_CXL_DVSEC_TEST_CNF_BASE_LOW.test_config_base_low[1]          ;
;         Refer                                                                                                                            ; 4042     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 1'h0, shared_up_CXL_DVSEC_TEST_CNF_BASE_LOW_test_config_base_low[2], shared_nxt_CXL_DVSEC_TEST_CNF_BASE_LOW_test_config_base_low[2], shared_CXL_DVSEC_TEST_CNF_BASE_LOW.test_config_base_low[2]          ;
;         Refer                                                                                                                            ; 4043     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 1'h0, shared_up_CXL_DVSEC_TEST_CNF_BASE_LOW_test_config_base_low[3], shared_nxt_CXL_DVSEC_TEST_CNF_BASE_LOW_test_config_base_low[3], shared_CXL_DVSEC_TEST_CNF_BASE_LOW.test_config_base_low[3]          ;
;         Refer                                                                                                                            ; 4044     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 1'h0, shared_up_CXL_DVSEC_TEST_CNF_BASE_LOW_test_config_base_low[4], shared_nxt_CXL_DVSEC_TEST_CNF_BASE_LOW_test_config_base_low[4], shared_CXL_DVSEC_TEST_CNF_BASE_LOW.test_config_base_low[4]          ;
;         Refer                                                                                                                            ; 4045     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 1'h0, shared_up_CXL_DVSEC_TEST_CNF_BASE_LOW_test_config_base_low[5], shared_nxt_CXL_DVSEC_TEST_CNF_BASE_LOW_test_config_base_low[5], shared_CXL_DVSEC_TEST_CNF_BASE_LOW.test_config_base_low[5]          ;
;         Refer                                                                                                                            ; 4046     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 1'h0, shared_up_CXL_DVSEC_TEST_CNF_BASE_LOW_test_config_base_low[6], shared_nxt_CXL_DVSEC_TEST_CNF_BASE_LOW_test_config_base_low[6], shared_CXL_DVSEC_TEST_CNF_BASE_LOW.test_config_base_low[6]          ;
;         Refer                                                                                                                            ; 4047     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 1'h0, shared_up_CXL_DVSEC_TEST_CNF_BASE_LOW_test_config_base_low[7], shared_nxt_CXL_DVSEC_TEST_CNF_BASE_LOW_test_config_base_low[7], shared_CXL_DVSEC_TEST_CNF_BASE_LOW.test_config_base_low[7]          ;
;         Refer                                                                                                                            ; 4048     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 1'h0, shared_up_CXL_DVSEC_TEST_CNF_BASE_LOW_test_config_base_low[8], shared_nxt_CXL_DVSEC_TEST_CNF_BASE_LOW_test_config_base_low[8], shared_CXL_DVSEC_TEST_CNF_BASE_LOW.test_config_base_low[8]          ;
;         Refer                                                                                                                            ; 4049     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 1'h0, shared_up_CXL_DVSEC_TEST_CNF_BASE_LOW_test_config_base_low[9], shared_nxt_CXL_DVSEC_TEST_CNF_BASE_LOW_test_config_base_low[9], shared_CXL_DVSEC_TEST_CNF_BASE_LOW.test_config_base_low[9]          ;
;         Refer                                                                                                                            ; 4050     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 1'h0, shared_up_CXL_DVSEC_TEST_CNF_BASE_LOW_test_config_base_low[10], shared_nxt_CXL_DVSEC_TEST_CNF_BASE_LOW_test_config_base_low[10], shared_CXL_DVSEC_TEST_CNF_BASE_LOW.test_config_base_low[10]       ;
;         Refer                                                                                                                            ; 4051     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 1'h0, shared_up_CXL_DVSEC_TEST_CNF_BASE_LOW_test_config_base_low[11], shared_nxt_CXL_DVSEC_TEST_CNF_BASE_LOW_test_config_base_low[11], shared_CXL_DVSEC_TEST_CNF_BASE_LOW.test_config_base_low[11]       ;
;         Refer                                                                                                                            ; 4052     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 1'h0, shared_up_CXL_DVSEC_TEST_CNF_BASE_LOW_test_config_base_low[12], shared_nxt_CXL_DVSEC_TEST_CNF_BASE_LOW_test_config_base_low[12], shared_CXL_DVSEC_TEST_CNF_BASE_LOW.test_config_base_low[12]       ;
;         Refer                                                                                                                            ; 4053     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 1'h0, shared_up_CXL_DVSEC_TEST_CNF_BASE_LOW_test_config_base_low[13], shared_nxt_CXL_DVSEC_TEST_CNF_BASE_LOW_test_config_base_low[13], shared_CXL_DVSEC_TEST_CNF_BASE_LOW.test_config_base_low[13]       ;
;         Refer                                                                                                                            ; 4054     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 1'h0, shared_up_CXL_DVSEC_TEST_CNF_BASE_LOW_test_config_base_low[14], shared_nxt_CXL_DVSEC_TEST_CNF_BASE_LOW_test_config_base_low[14], shared_CXL_DVSEC_TEST_CNF_BASE_LOW.test_config_base_low[14]       ;
;         Refer                                                                                                                            ; 4055     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 1'h0, shared_up_CXL_DVSEC_TEST_CNF_BASE_LOW_test_config_base_low[15], shared_nxt_CXL_DVSEC_TEST_CNF_BASE_LOW_test_config_base_low[15], shared_CXL_DVSEC_TEST_CNF_BASE_LOW.test_config_base_low[15]       ;
;         Refer                                                                                                                            ; 4056     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 1'h0, shared_up_CXL_DVSEC_TEST_CNF_BASE_LOW_test_config_base_low[16], shared_nxt_CXL_DVSEC_TEST_CNF_BASE_LOW_test_config_base_low[16], shared_CXL_DVSEC_TEST_CNF_BASE_LOW.test_config_base_low[16]       ;
;         Refer                                                                                                                            ; 4057     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 1'h0, shared_up_CXL_DVSEC_TEST_CNF_BASE_LOW_test_config_base_low[17], shared_nxt_CXL_DVSEC_TEST_CNF_BASE_LOW_test_config_base_low[17], shared_CXL_DVSEC_TEST_CNF_BASE_LOW.test_config_base_low[17]       ;
;         Refer                                                                                                                            ; 4058     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 1'h0, shared_up_CXL_DVSEC_TEST_CNF_BASE_LOW_test_config_base_low[18], shared_nxt_CXL_DVSEC_TEST_CNF_BASE_LOW_test_config_base_low[18], shared_CXL_DVSEC_TEST_CNF_BASE_LOW.test_config_base_low[18]       ;
;         Refer                                                                                                                            ; 4059     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 1'h0, shared_up_CXL_DVSEC_TEST_CNF_BASE_LOW_test_config_base_low[19], shared_nxt_CXL_DVSEC_TEST_CNF_BASE_LOW_test_config_base_low[19], shared_CXL_DVSEC_TEST_CNF_BASE_LOW.test_config_base_low[19]       ;
;         Refer                                                                                                                            ; 4060     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 1'h0, shared_up_CXL_DVSEC_TEST_CNF_BASE_LOW_test_config_base_low[20], shared_nxt_CXL_DVSEC_TEST_CNF_BASE_LOW_test_config_base_low[20], shared_CXL_DVSEC_TEST_CNF_BASE_LOW.test_config_base_low[20]       ;
;         Refer                                                                                                                            ; 4061     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 1'h0, shared_up_CXL_DVSEC_TEST_CNF_BASE_LOW_test_config_base_low[21], shared_nxt_CXL_DVSEC_TEST_CNF_BASE_LOW_test_config_base_low[21], shared_CXL_DVSEC_TEST_CNF_BASE_LOW.test_config_base_low[21]       ;
;         Refer                                                                                                                            ; 4062     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 1'h0, shared_up_CXL_DVSEC_TEST_CNF_BASE_LOW_test_config_base_low[22], shared_nxt_CXL_DVSEC_TEST_CNF_BASE_LOW_test_config_base_low[22], shared_CXL_DVSEC_TEST_CNF_BASE_LOW.test_config_base_low[22]       ;
;         Refer                                                                                                                            ; 4063     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 1'h0, shared_up_CXL_DVSEC_TEST_CNF_BASE_LOW_test_config_base_low[23], shared_nxt_CXL_DVSEC_TEST_CNF_BASE_LOW_test_config_base_low[23], shared_CXL_DVSEC_TEST_CNF_BASE_LOW.test_config_base_low[23]       ;
;         Refer                                                                                                                            ; 4064     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 1'h0, shared_up_CXL_DVSEC_TEST_CNF_BASE_LOW_test_config_base_low[24], shared_nxt_CXL_DVSEC_TEST_CNF_BASE_LOW_test_config_base_low[24], shared_CXL_DVSEC_TEST_CNF_BASE_LOW.test_config_base_low[24]       ;
;         Refer                                                                                                                            ; 4065     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 1'h0, shared_up_CXL_DVSEC_TEST_CNF_BASE_LOW_test_config_base_low[25], shared_nxt_CXL_DVSEC_TEST_CNF_BASE_LOW_test_config_base_low[25], shared_CXL_DVSEC_TEST_CNF_BASE_LOW.test_config_base_low[25]       ;
;         Refer                                                                                                                            ; 4066     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 1'h0, shared_up_CXL_DVSEC_TEST_CNF_BASE_LOW_test_config_base_low[26], shared_nxt_CXL_DVSEC_TEST_CNF_BASE_LOW_test_config_base_low[26], shared_CXL_DVSEC_TEST_CNF_BASE_LOW.test_config_base_low[26]       ;
;         Refer                                                                                                                            ; 4067     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 1'h0, shared_up_CXL_DVSEC_TEST_CNF_BASE_LOW_test_config_base_low[27], shared_nxt_CXL_DVSEC_TEST_CNF_BASE_LOW_test_config_base_low[27], shared_CXL_DVSEC_TEST_CNF_BASE_LOW.test_config_base_low[27]       ;
;         Refer                                                                                                                            ; 4323     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 1'h0, shared_up_CXL_DVSEC_TEST_CNF_BASE_HIGH_test_config_base_high[0], shared_nxt_CXL_DVSEC_TEST_CNF_BASE_HIGH_test_config_base_high[0], shared_CXL_DVSEC_TEST_CNF_BASE_HIGH.test_config_base_high[0]    ;
;         Refer                                                                                                                            ; 4324     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 1'h0, shared_up_CXL_DVSEC_TEST_CNF_BASE_HIGH_test_config_base_high[1], shared_nxt_CXL_DVSEC_TEST_CNF_BASE_HIGH_test_config_base_high[1], shared_CXL_DVSEC_TEST_CNF_BASE_HIGH.test_config_base_high[1]    ;
;         Refer                                                                                                                            ; 4325     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 1'h0, shared_up_CXL_DVSEC_TEST_CNF_BASE_HIGH_test_config_base_high[2], shared_nxt_CXL_DVSEC_TEST_CNF_BASE_HIGH_test_config_base_high[2], shared_CXL_DVSEC_TEST_CNF_BASE_HIGH.test_config_base_high[2]    ;
;         Refer                                                                                                                            ; 4326     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 1'h0, shared_up_CXL_DVSEC_TEST_CNF_BASE_HIGH_test_config_base_high[3], shared_nxt_CXL_DVSEC_TEST_CNF_BASE_HIGH_test_config_base_high[3], shared_CXL_DVSEC_TEST_CNF_BASE_HIGH.test_config_base_high[3]    ;
;         Refer                                                                                                                            ; 4327     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 1'h0, shared_up_CXL_DVSEC_TEST_CNF_BASE_HIGH_test_config_base_high[4], shared_nxt_CXL_DVSEC_TEST_CNF_BASE_HIGH_test_config_base_high[4], shared_CXL_DVSEC_TEST_CNF_BASE_HIGH.test_config_base_high[4]    ;
;         Refer                                                                                                                            ; 4328     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 1'h0, shared_up_CXL_DVSEC_TEST_CNF_BASE_HIGH_test_config_base_high[5], shared_nxt_CXL_DVSEC_TEST_CNF_BASE_HIGH_test_config_base_high[5], shared_CXL_DVSEC_TEST_CNF_BASE_HIGH.test_config_base_high[5]    ;
;         Refer                                                                                                                            ; 4329     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 1'h0, shared_up_CXL_DVSEC_TEST_CNF_BASE_HIGH_test_config_base_high[6], shared_nxt_CXL_DVSEC_TEST_CNF_BASE_HIGH_test_config_base_high[6], shared_CXL_DVSEC_TEST_CNF_BASE_HIGH.test_config_base_high[6]    ;
;         Refer                                                                                                                            ; 4330     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 1'h0, shared_up_CXL_DVSEC_TEST_CNF_BASE_HIGH_test_config_base_high[7], shared_nxt_CXL_DVSEC_TEST_CNF_BASE_HIGH_test_config_base_high[7], shared_CXL_DVSEC_TEST_CNF_BASE_HIGH.test_config_base_high[7]    ;
;         Refer                                                                                                                            ; 4331     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 1'h0, shared_up_CXL_DVSEC_TEST_CNF_BASE_HIGH_test_config_base_high[8], shared_nxt_CXL_DVSEC_TEST_CNF_BASE_HIGH_test_config_base_high[8], shared_CXL_DVSEC_TEST_CNF_BASE_HIGH.test_config_base_high[8]    ;
;         Refer                                                                                                                            ; 4332     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 1'h0, shared_up_CXL_DVSEC_TEST_CNF_BASE_HIGH_test_config_base_high[9], shared_nxt_CXL_DVSEC_TEST_CNF_BASE_HIGH_test_config_base_high[9], shared_CXL_DVSEC_TEST_CNF_BASE_HIGH.test_config_base_high[9]    ;
;         Refer                                                                                                                            ; 4333     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 1'h0, shared_up_CXL_DVSEC_TEST_CNF_BASE_HIGH_test_config_base_high[10], shared_nxt_CXL_DVSEC_TEST_CNF_BASE_HIGH_test_config_base_high[10], shared_CXL_DVSEC_TEST_CNF_BASE_HIGH.test_config_base_high[10] ;
;         Refer                                                                                                                            ; 4334     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 1'h0, shared_up_CXL_DVSEC_TEST_CNF_BASE_HIGH_test_config_base_high[11], shared_nxt_CXL_DVSEC_TEST_CNF_BASE_HIGH_test_config_base_high[11], shared_CXL_DVSEC_TEST_CNF_BASE_HIGH.test_config_base_high[11] ;
;         Refer                                                                                                                            ; 4335     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 1'h0, shared_up_CXL_DVSEC_TEST_CNF_BASE_HIGH_test_config_base_high[12], shared_nxt_CXL_DVSEC_TEST_CNF_BASE_HIGH_test_config_base_high[12], shared_CXL_DVSEC_TEST_CNF_BASE_HIGH.test_config_base_high[12] ;
;         Refer                                                                                                                            ; 4336     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 1'h0, shared_up_CXL_DVSEC_TEST_CNF_BASE_HIGH_test_config_base_high[13], shared_nxt_CXL_DVSEC_TEST_CNF_BASE_HIGH_test_config_base_high[13], shared_CXL_DVSEC_TEST_CNF_BASE_HIGH.test_config_base_high[13] ;
;         Refer                                                                                                                            ; 4337     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 1'h0, shared_up_CXL_DVSEC_TEST_CNF_BASE_HIGH_test_config_base_high[14], shared_nxt_CXL_DVSEC_TEST_CNF_BASE_HIGH_test_config_base_high[14], shared_CXL_DVSEC_TEST_CNF_BASE_HIGH.test_config_base_high[14] ;
;         Refer                                                                                                                            ; 4338     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 1'h0, shared_up_CXL_DVSEC_TEST_CNF_BASE_HIGH_test_config_base_high[15], shared_nxt_CXL_DVSEC_TEST_CNF_BASE_HIGH_test_config_base_high[15], shared_CXL_DVSEC_TEST_CNF_BASE_HIGH.test_config_base_high[15] ;
;         Refer                                                                                                                            ; 4339     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 1'h0, shared_up_CXL_DVSEC_TEST_CNF_BASE_HIGH_test_config_base_high[16], shared_nxt_CXL_DVSEC_TEST_CNF_BASE_HIGH_test_config_base_high[16], shared_CXL_DVSEC_TEST_CNF_BASE_HIGH.test_config_base_high[16] ;
;         Refer                                                                                                                            ; 4340     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 1'h0, shared_up_CXL_DVSEC_TEST_CNF_BASE_HIGH_test_config_base_high[17], shared_nxt_CXL_DVSEC_TEST_CNF_BASE_HIGH_test_config_base_high[17], shared_CXL_DVSEC_TEST_CNF_BASE_HIGH.test_config_base_high[17] ;
;         Refer                                                                                                                            ; 4341     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 1'h0, shared_up_CXL_DVSEC_TEST_CNF_BASE_HIGH_test_config_base_high[18], shared_nxt_CXL_DVSEC_TEST_CNF_BASE_HIGH_test_config_base_high[18], shared_CXL_DVSEC_TEST_CNF_BASE_HIGH.test_config_base_high[18] ;
;         Refer                                                                                                                            ; 4342     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 1'h0, shared_up_CXL_DVSEC_TEST_CNF_BASE_HIGH_test_config_base_high[19], shared_nxt_CXL_DVSEC_TEST_CNF_BASE_HIGH_test_config_base_high[19], shared_CXL_DVSEC_TEST_CNF_BASE_HIGH.test_config_base_high[19] ;
;         Refer                                                                                                                            ; 4343     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 1'h0, shared_up_CXL_DVSEC_TEST_CNF_BASE_HIGH_test_config_base_high[20], shared_nxt_CXL_DVSEC_TEST_CNF_BASE_HIGH_test_config_base_high[20], shared_CXL_DVSEC_TEST_CNF_BASE_HIGH.test_config_base_high[20] ;
;         Refer                                                                                                                            ; 4344     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 1'h0, shared_up_CXL_DVSEC_TEST_CNF_BASE_HIGH_test_config_base_high[21], shared_nxt_CXL_DVSEC_TEST_CNF_BASE_HIGH_test_config_base_high[21], shared_CXL_DVSEC_TEST_CNF_BASE_HIGH.test_config_base_high[21] ;
;         Refer                                                                                                                            ; 4345     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 1'h0, shared_up_CXL_DVSEC_TEST_CNF_BASE_HIGH_test_config_base_high[22], shared_nxt_CXL_DVSEC_TEST_CNF_BASE_HIGH_test_config_base_high[22], shared_CXL_DVSEC_TEST_CNF_BASE_HIGH.test_config_base_high[22] ;
;         Refer                                                                                                                            ; 4346     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 1'h0, shared_up_CXL_DVSEC_TEST_CNF_BASE_HIGH_test_config_base_high[23], shared_nxt_CXL_DVSEC_TEST_CNF_BASE_HIGH_test_config_base_high[23], shared_CXL_DVSEC_TEST_CNF_BASE_HIGH.test_config_base_high[23] ;
;         Refer                                                                                                                            ; 4347     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 1'h0, shared_up_CXL_DVSEC_TEST_CNF_BASE_HIGH_test_config_base_high[24], shared_nxt_CXL_DVSEC_TEST_CNF_BASE_HIGH_test_config_base_high[24], shared_CXL_DVSEC_TEST_CNF_BASE_HIGH.test_config_base_high[24] ;
;         Refer                                                                                                                            ; 4348     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 1'h0, shared_up_CXL_DVSEC_TEST_CNF_BASE_HIGH_test_config_base_high[25], shared_nxt_CXL_DVSEC_TEST_CNF_BASE_HIGH_test_config_base_high[25], shared_CXL_DVSEC_TEST_CNF_BASE_HIGH.test_config_base_high[25] ;
;         Refer                                                                                                                            ; 4349     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 1'h0, shared_up_CXL_DVSEC_TEST_CNF_BASE_HIGH_test_config_base_high[26], shared_nxt_CXL_DVSEC_TEST_CNF_BASE_HIGH_test_config_base_high[26], shared_CXL_DVSEC_TEST_CNF_BASE_HIGH.test_config_base_high[26] ;
;         Refer                                                                                                                            ; 4350     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 1'h0, shared_up_CXL_DVSEC_TEST_CNF_BASE_HIGH_test_config_base_high[27], shared_nxt_CXL_DVSEC_TEST_CNF_BASE_HIGH_test_config_base_high[27], shared_CXL_DVSEC_TEST_CNF_BASE_HIGH.test_config_base_high[27] ;
;         Refer                                                                                                                            ; 4351     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 1'h0, shared_up_CXL_DVSEC_TEST_CNF_BASE_HIGH_test_config_base_high[28], shared_nxt_CXL_DVSEC_TEST_CNF_BASE_HIGH_test_config_base_high[28], shared_CXL_DVSEC_TEST_CNF_BASE_HIGH.test_config_base_high[28] ;
;         Refer                                                                                                                            ; 4352     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 1'h0, shared_up_CXL_DVSEC_TEST_CNF_BASE_HIGH_test_config_base_high[29], shared_nxt_CXL_DVSEC_TEST_CNF_BASE_HIGH_test_config_base_high[29], shared_CXL_DVSEC_TEST_CNF_BASE_HIGH.test_config_base_high[29] ;
;         Refer                                                                                                                            ; 4353     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 1'h0, shared_up_CXL_DVSEC_TEST_CNF_BASE_HIGH_test_config_base_high[30], shared_nxt_CXL_DVSEC_TEST_CNF_BASE_HIGH_test_config_base_high[30], shared_CXL_DVSEC_TEST_CNF_BASE_HIGH.test_config_base_high[30] ;
;         Refer                                                                                                                            ; 4354     ; RTL  ; <same as above>                                                                                                                                                                             ; rtl_clk, rst_n, 1'h0, shared_up_CXL_DVSEC_TEST_CNF_BASE_HIGH_test_config_base_high[31], shared_nxt_CXL_DVSEC_TEST_CNF_BASE_HIGH_test_config_base_high[31], shared_CXL_DVSEC_TEST_CNF_BASE_HIGH.test_config_base_high[31] ;
;     RTLGEN_CCV_AFU_CFG_EN_FF_NEGEDGE                                                                                                     ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 102      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 103      ;      ; always_ff @(negedge rtl_clk, negedge rst_n)                                                                                                                                                 ; rtl_clk,rst_n,rst_val,en,d,q                                                                                                                                                                                             ;
;                                                                                                                                          ;          ;      ;         if (!rst_n) q <= rst_val;                                                                                                                                                           ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;         else                                                                                                                                                                                ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;             if (en) q <= d;                                                                                                                                                                 ;                                                                                                                                                                                                                          ;
;     RTLGEN_CCV_AFU_CFG_EN_FF_NEGEDGE_SYNCRST                                                                                             ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 178      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 179      ;      ; always_ff @(negedge rtl_clk)                                                                                                                                                                ; rtl_clk,syncrst_n,rst_val,en,d,q                                                                                                                                                                                         ;
;                                                                                                                                          ;          ;      ;         if (!syncrst_n) q <= rst_val;                                                                                                                                                       ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;         else                                                                                                                                                                                ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;             if (en) q <= d;                                                                                                                                                                 ;                                                                                                                                                                                                                          ;
;     RTLGEN_CCV_AFU_CFG_EN_FF_RSTD                                                                                                        ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 132      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 133      ;      ; genvar \gen_``d`` ;                                                                                                                                                                         ; rtl_clk,rst_n,rst_val,en,d,q                                                                                                                                                                                             ;
;                                                                                                                                          ;          ;      ;    generate                                                                                                                                                                                 ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;       if (1) begin : \en_ff_rstd_``d``                                                                                                                                                      ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;          logic [$bits(q)-1:0] rst_vec, set_vec, d_vec, q_vec;                                                                                                                               ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;          assign rst_vec = !rst_n ? ~rst_val : '0;                                                                                                                                           ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;          assign set_vec = !rst_n ? rst_val : '0;                                                                                                                                            ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;          assign d_vec = d;                                                                                                                                                                  ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;          assign q = q_vec;                                                                                                                                                                  ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;          for ( \gen_``d`` = 0 ; \gen_``d`` < $bits(q) ; \gen_``d`` = \gen_``d`` + 1)                                                                                                        ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;             always_ff @(posedge rtl_clk, posedge rst_vec[ \gen_``d`` ], posedge set_vec[ \gen_``d`` ])                                                                                      ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;                if (rst_vec[ \gen_``d`` ])                                                                                                                                                   ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;                   q_vec[ \gen_``d`` ] <= '0;                                                                                                                                                ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;                else if (set_vec[ \gen_``d`` ])                                                                                                                                              ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;                   q_vec[ \gen_``d`` ] <= '1;                                                                                                                                                ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;                else if (en)                                                                                                                                                                 ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;                   q_vec[ \gen_``d`` ] <= d_vec[ \gen_``d`` ];                                                                                                                               ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;       end                                                                                                                                                                                   ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;    endgenerate                                                                                                                                                                              ;                                                                                                                                                                                                                          ;
;     RTLGEN_CCV_AFU_CFG_EN_FF_SYNCRST                                                                                                     ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 163      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 164      ;      ; always_ff @(posedge rtl_clk)                                                                                                                                                                ; rtl_clk,syncrst_n,rst_val,en,d,q                                                                                                                                                                                         ;
;                                                                                                                                          ;          ;      ;         if (!syncrst_n) q <= rst_val;                                                                                                                                                       ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;         else                                                                                                                                                                                ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;             if (en) q <= d;                                                                                                                                                                 ;                                                                                                                                                                                                                          ;
;     RTLGEN_CCV_AFU_CFG_EN_LATCH                                                                                                          ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 253      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 254      ;      ; always_latch                                                                                                                                                                                ; rtl_clk,rst_n,rst_val,en,d,q                                                                                                                                                                                             ;
;                                                                                                                                          ;          ;      ;       begin                                                                                                                                                                                 ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;          if (!rst_n) q <= rst_val;                                                                                                                                                          ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;          else if ((`ifdef LINTRA_OL (* ol_clock *) `endif (rtl_clk))) begin                                                                                                                 ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;               if (en) q <= d;                                                                                                                                                               ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;          end                                                                                                                                                                                ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;       end                                                                                                                                                                                   ;                                                                                                                                                                                                                          ;
;     RTLGEN_CCV_AFU_CFG_EN_LATCH_LOW                                                                                                      ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 264      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 265      ;      ; always_latch                                                                                                                                                                                ; rtl_clk,rst_n,rst_val,en,d,q                                                                                                                                                                                             ;
;                                                                                                                                          ;          ;      ;       begin                                                                                                                                                                                 ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;          if (!rst_n) q <= rst_val;                                                                                                                                                          ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;          else if ((`ifdef LINTRA_OL (* ol_clock *) `endif (~rtl_clk))) begin                                                                                                                ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;               if (en) q <= d;                                                                                                                                                               ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;          end                                                                                                                                                                                ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;       end                                                                                                                                                                                   ;                                                                                                                                                                                                                          ;
;     RTLGEN_CCV_AFU_CFG_EN_LATCH_LOW_SYNCRST                                                                                              ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 305      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 306      ;      ; always_latch                                                                                                                                                                                ; rtl_clk,syncrst_n,rst_val,en,d,q                                                                                                                                                                                         ;
;                                                                                                                                          ;          ;      ;       begin                                                                                                                                                                                 ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;          if ((`ifdef LINTRA_OL (* ol_clock *) `endif (~rtl_clk)))                                                                                                                           ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;             if (!syncrst_n) q <= rst_val;                                                                                                                                                   ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;             else if (en)    q <=  d;                                                                                                                                                        ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;       end                                                                                                                                                                                   ;                                                                                                                                                                                                                          ;
;     RTLGEN_CCV_AFU_CFG_EN_LATCH_SYNCRST                                                                                                  ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 295      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 296      ;      ; always_latch                                                                                                                                                                                ; rtl_clk,syncrst_n,rst_val,en,d,q                                                                                                                                                                                         ;
;                                                                                                                                          ;          ;      ;       begin                                                                                                                                                                                 ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;          if ((`ifdef LINTRA_OL (* ol_clock *) `endif (rtl_clk)))                                                                                                                            ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;             if (!syncrst_n) q <= rst_val;                                                                                                                                                   ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;             else if (en)    q <=  d;                                                                                                                                                        ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;       end                                                                                                                                                                                   ;                                                                                                                                                                                                                          ;
;     RTLGEN_CCV_AFU_CFG_FF                                                                                                                ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 80       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 81       ;      ; always_ff @(posedge rtl_clk, negedge rst_n)                                                                                                                                                 ; rtl_clk,rst_n,rst_val,d,q                                                                                                                                                                                                ;
;                                                                                                                                          ;          ;      ;         if (!rst_n) q <= rst_val;                                                                                                                                                           ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;         else        q <= d;                                                                                                                                                                 ;                                                                                                                                                                                                                          ;
;     RTLGEN_CCV_AFU_CFG_FF_NEGEDGE                                                                                                        ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 95       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 96       ;      ; always_ff @(negedge rtl_clk, negedge rst_n)                                                                                                                                                 ; rtl_clk,rst_n,rst_val,d,q                                                                                                                                                                                                ;
;                                                                                                                                          ;          ;      ;         if (!rst_n) q <= rst_val;                                                                                                                                                           ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;         else        q <= d;                                                                                                                                                                 ;                                                                                                                                                                                                                          ;
;     RTLGEN_CCV_AFU_CFG_FF_NEGEDGE_SYNCRST                                                                                                ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 171      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 172      ;      ; always_ff @(negedge rtl_clk)                                                                                                                                                                ; rtl_clk,syncrst_n,rst_val,d,q                                                                                                                                                                                            ;
;                                                                                                                                          ;          ;      ;         if (!syncrst_n) q <= rst_val;                                                                                                                                                       ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;         else        q <= d;                                                                                                                                                                 ;                                                                                                                                                                                                                          ;
;     RTLGEN_CCV_AFU_CFG_FF_RSTD                                                                                                           ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 110      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 111      ;      ; genvar \gen_``d`` ;                                                                                                                                                                         ; rtl_clk,rst_n,rst_val,d,q                                                                                                                                                                                                ;
;                                                                                                                                          ;          ;      ;    generate                                                                                                                                                                                 ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;       if (1) begin : \ff_rstd_``d``                                                                                                                                                         ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;          logic [$bits(q)-1:0] rst_vec, set_vec, d_vec, q_vec;                                                                                                                               ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;          assign rst_vec = !rst_n ? ~rst_val : '0;                                                                                                                                           ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;          assign set_vec = !rst_n ? rst_val : '0;                                                                                                                                            ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;          assign d_vec = d;                                                                                                                                                                  ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;          assign q = q_vec;                                                                                                                                                                  ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;          for ( \gen_``d`` = 0 ; \gen_``d`` < $bits(q) ; \gen_``d`` = \gen_``d`` + 1)                                                                                                        ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;             always_ff @(posedge rtl_clk, posedge rst_vec[ \gen_``d`` ], posedge set_vec[ \gen_``d`` ])                                                                                      ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;                if (rst_vec[ \gen_``d`` ])                                                                                                                                                   ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;                   q_vec[ \gen_``d`` ] <= '0;                                                                                                                                                ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;                else if (set_vec[ \gen_``d`` ])                                                                                                                                              ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;                   q_vec[ \gen_``d`` ] <= '1;                                                                                                                                                ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;                else                                                                                                                                                                         ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;                   q_vec[ \gen_``d`` ] <= d_vec[ \gen_``d`` ];                                                                                                                               ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;       end                                                                                                                                                                                   ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;    endgenerate                                                                                                                                                                              ;                                                                                                                                                                                                                          ;
;     RTLGEN_CCV_AFU_CFG_FF_SYNCRST                                                                                                        ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 156      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 157      ;      ; always_ff @(posedge rtl_clk)                                                                                                                                                                ; rtl_clk,syncrst_n,rst_val,d,q                                                                                                                                                                                            ;
;                                                                                                                                          ;          ;      ;         if (!syncrst_n) q <= rst_val;                                                                                                                                                       ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;         else        q <= d;                                                                                                                                                                 ;                                                                                                                                                                                                                          ;
;     RTLGEN_CCV_AFU_CFG_LATCH                                                                                                             ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 233      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 234      ;      ; always_latch                                                                                                                                                                                ; rtl_clk,rst_n,rst_val,d,q                                                                                                                                                                                                ;
;                                                                                                                                          ;          ;      ;       begin                                                                                                                                                                                 ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;          if (!rst_n) q <= rst_val;                                                                                                                                                          ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;          else if ((`ifdef LINTRA_OL (* ol_clock *) `endif (rtl_clk))) q <= d;                                                                                                               ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;       end                                                                                                                                                                                   ;                                                                                                                                                                                                                          ;
;     RTLGEN_CCV_AFU_CFG_LATCH_LOW                                                                                                         ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 210      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 211      ;      ; always_latch if ((`ifdef LINTRA_OL (* ol_clock *) `endif (~rtl_clk))) q <= d;                                                                                                               ; rtl_clk,d,q                                                                                                                                                                                                              ;
;     RTLGEN_CCV_AFU_CFG_LATCH_LOW_ASSIGN                                                                                                  ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 222      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 223      ;      ; `RTLGEN_CCV_AFU_CFG_LATCH_LOW(gated_clk,``n``,``n``_low)                                                                                                                                    ; n                                                                                                                                                                                                                        ;
;     RTLGEN_CCV_AFU_CFG_LATCH_LOW_ASYNCRST                                                                                                ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 244      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 245      ;      ; always_latch                                                                                                                                                                                ; rtl_clk,rst_n,rst_val,d,q                                                                                                                                                                                                ;
;                                                                                                                                          ;          ;      ;       begin                                                                                                                                                                                 ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;          if (!rst_n) q <= rst_val;                                                                                                                                                          ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;          else if ((`ifdef LINTRA_OL (* ol_clock *) `endif (~rtl_clk))) q <= d;                                                                                                              ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;       end                                                                                                                                                                                   ;                                                                                                                                                                                                                          ;
;     RTLGEN_CCV_AFU_CFG_LATCH_LOW_SYNCRST                                                                                                 ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 285      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 286      ;      ; always_latch                                                                                                                                                                                ; rtl_clk,syncrst_n,rst_val,d,q                                                                                                                                                                                            ;
;                                                                                                                                          ;          ;      ;       begin                                                                                                                                                                                 ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;          if ((`ifdef LINTRA_OL (* ol_clock *) `endif (~rtl_clk)))                                                                                                                           ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;             if (!syncrst_n) q <= rst_val;                                                                                                                                                   ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;             else            q <=  d;                                                                                                                                                        ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;       end                                                                                                                                                                                   ;                                                                                                                                                                                                                          ;
;     RTLGEN_CCV_AFU_CFG_LATCH_SYNCRST                                                                                                     ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 275      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 276      ;      ; always_latch                                                                                                                                                                                ; rtl_clk,syncrst_n,rst_val,d,q                                                                                                                                                                                            ;
;                                                                                                                                          ;          ;      ;       begin                                                                                                                                                                                 ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;          if ((`ifdef LINTRA_OL (* ol_clock *) `endif (rtl_clk)))                                                                                                                            ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;             if (!syncrst_n) q <= rst_val;                                                                                                                                                   ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;             else            q <=  d;                                                                                                                                                        ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;       end                                                                                                                                                                                   ;                                                                                                                                                                                                                          ;
;     RTLGEN_CCV_AFU_CFG_LCB_DELAY                                                                                                         ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 395      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 396      ;      ; logic [$bits(lcb_clk)-1:0] ``enable``_nxt;                                                                                                                                                  ; clock,delay_rst_n,enable,lcb_clk,seq_type,nxt_expr                                                                                                                                                                       ;
;                                                                                                                                          ;          ;      ;    logic [$bits(lcb_clk)-1:0] ``enable``_dly;                                                                                                                                               ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;    always_comb ``enable``_nxt = ``nxt_expr``;                                                                                                                                               ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;    genvar ``enable``_gen_var ;                                                                                                                                                              ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;    generate                                                                                                                                                                                 ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;       if (1) begin : rtlgen_lcb_``enable``_dly                                                                                                                                              ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;          for ( ``enable``_gen_var = 0 ; ``enable``_gen_var < $bits(lcb_clk); ``enable``_gen_var = ``enable``_gen_var + 1)                                                                   ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;   `RTLGEN_CCV_AFU_CFG_``seq_type``(clock,delay_rst_n,1'b0,``enable``_nxt[ ``enable``_gen_var ],``enable``_dly[ ``enable``_gen_var ])                                                        ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;       end                                                                                                                                                                                   ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;    endgenerate                                                                                                                                                                              ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;    always_comb lcb_clk = {$bits(lcb_clk){clock}} & ``enable``_dly;                                                                                                                          ;                                                                                                                                                                                                                          ;
;     RTLGEN_CCV_AFU_CFG_LCB_DELAY_EN                                                                                                      ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 378      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 379      ;      ; logic [$bits(lcb_clk)-1:0] ``enable``_up;                                                                                                                                                   ; clock,delay_rst_n,enable,lcb_clk,seq_type,nxt_expr                                                                                                                                                                       ;
;                                                                                                                                          ;          ;      ;    logic [$bits(lcb_clk)-1:0] ``enable``_nxt;                                                                                                                                               ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;    logic [$bits(lcb_clk)-1:0] ``enable``_dly;                                                                                                                                               ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;    always_comb ``enable``_nxt = ``nxt_expr``;                                                                                                                                               ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;    always_comb ``enable``_up = ``enable``_nxt | ``enable``_dly;                                                                                                                             ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;    genvar ``enable``_gen_var ;                                                                                                                                                              ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;    generate                                                                                                                                                                                 ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;       if (1) begin : rtlgen_lcb_``enable``_dly                                                                                                                                              ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;          for ( ``enable``_gen_var = 0 ; ``enable``_gen_var < $bits(lcb_clk); ``enable``_gen_var = ``enable``_gen_var + 1)                                                                   ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;   `RTLGEN_CCV_AFU_CFG_``seq_type``(clock,delay_rst_n,1'b0,``enable``_up[ ``enable``_gen_var ],``enable``_nxt[ ``enable``_gen_var ],``enable``_dly[ ``enable``_gen_var ])                    ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;       end                                                                                                                                                                                   ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;    endgenerate                                                                                                                                                                              ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;    always_comb lcb_clk = {$bits(lcb_clk){clock}} & ``enable``_dly;                                                                                                                          ;                                                                                                                                                                                                                          ;
;     RTLGEN_CCV_AFU_CFG_LCB_DELAY_FFEN                                                                                                    ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 355      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 356      ;      ; logic [$bits(lcb_clk)-1:0] ``enable``_dly_up;                                                                                                                                               ; clock,delay_rst_n,enable,lcb_clk,dly_seq_type,close_ff_type,nxt_expr                                                                                                                                                     ;
;                                                                                                                                          ;          ;      ;    logic [$bits(lcb_clk)-1:0] ``enable``_close_up;                                                                                                                                          ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;    logic [$bits(lcb_clk)-1:0] ``enable``_nxt;                                                                                                                                               ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;    logic [$bits(lcb_clk)-1:0] ``enable``_dly;                                                                                                                                               ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;    logic [$bits(lcb_clk)-1:0] ``enable``_close;                                                                                                                                             ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;    always_comb ``enable``_nxt = ``nxt_expr``;                                                                                                                                               ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;    always_comb ``enable``_dly_up = ``enable``_nxt | ``enable``_close;                                                                                                                       ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;    always_comb ``enable``_close_up = ``enable``_dly | ``enable``_close;                                                                                                                     ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;    genvar ``enable``_gen_var ;                                                                                                                                                              ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;    generate                                                                                                                                                                                 ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;       if (1) begin : rtlgen_lcb_``enable``_dly                                                                                                                                              ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;          for ( ``enable``_gen_var = 0 ; ``enable``_gen_var < $bits(lcb_clk); ``enable``_gen_var = ``enable``_gen_var + 1) begin                                                             ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;   `RTLGEN_CCV_AFU_CFG_``close_ff_type``(clock,delay_rst_n,1'b0,``enable``_close_up[ ``enable``_gen_var ],``enable``_dly[ ``enable``_gen_var ],``enable``_close[ ``enable``_gen_var ])       ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;   `RTLGEN_CCV_AFU_CFG_``dly_seq_type``(clock,delay_rst_n,1'b0,``enable``_dly_up[ ``enable``_gen_var ],``enable``_nxt[ ``enable``_gen_var ],``enable``_dly[ ``enable``_gen_var ])            ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;          end                                                                                                                                                                                ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;       end                                                                                                                                                                                   ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;    endgenerate                                                                                                                                                                              ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;    always_comb lcb_clk = {$bits(lcb_clk){clock}} & ``enable``_dly;                                                                                                                          ;                                                                                                                                                                                                                          ;
;     RTLGEN_CCV_AFU_CFG_LCB_FF_NEGEDGE                                                                                                    ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 444      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 445      ;      ; `RTLGEN_CCV_AFU_CFG_LCB_DELAY_EN(clock,delay_rst_n,enable,lcb_clk,EN_FF_NEGEDGE,enable)                                                                                                     ; clock,delay_rst_n,enable,lcb_clk                                                                                                                                                                                         ;
;     RTLGEN_CCV_AFU_CFG_LCB_FF_NEGEDGE_SYNCRST                                                                                            ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 449      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 450      ;      ; `RTLGEN_CCV_AFU_CFG_LCB_DELAY_EN(clock,1'b1,enable,lcb_clk,EN_FF_NEGEDGE_SYNCRST,enable|{$bits(lcb_clk){!sync_rst}})                                                                        ; clock,delay_rst_n,enable,lcb_clk,sync_rst                                                                                                                                                                                ;
;     RTLGEN_CCV_AFU_CFG_LCB_FF_POSEDGE                                                                                                    ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 455      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 456      ;      ; `RTLGEN_CCV_AFU_CFG_LCB_DELAY_EN(clock,delay_rst_n,enable,lcb_clk,EN_FF,enable)                                                                                                             ; clock,delay_rst_n,enable,lcb_clk                                                                                                                                                                                         ;
;     RTLGEN_CCV_AFU_CFG_LCB_FF_POSEDGE_SYNCRST                                                                                            ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 460      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 461      ;      ; `RTLGEN_CCV_AFU_CFG_LCB_DELAY_EN(clock,1'b1,enable,lcb_clk,EN_FF_SYNCRST,enable|{$bits(lcb_clk){!sync_rst}})                                                                                ; clock,delay_rst_n,enable,lcb_clk,sync_rst                                                                                                                                                                                ;
;     RTLGEN_CCV_AFU_CFG_LCB_HOLD_REQ_2CYCLES                                                                                              ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 344      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 345      ;      ; always_comb lcb_clk = {$bits(lcb_clk){clock}} & enable;                                                                                                                                     ; clock,enable,lcb_clk                                                                                                                                                                                                     ;
;     RTLGEN_CCV_AFU_CFG_LCB_HOLD_REQ_2CYCLES_SYNCRST                                                                                      ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 349      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 350      ;      ; always_comb lcb_clk = {$bits(lcb_clk){clock}} & (enable | {$bits(lcb_clk){!sync_rst}});                                                                                                     ; clock,enable,lcb_clk,sync_rst                                                                                                                                                                                            ;
;     RTLGEN_CCV_AFU_CFG_LCB_LATCH_EN_LOW                                                                                                  ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 422      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 423      ;      ; `RTLGEN_CCV_AFU_CFG_LCB_DELAY_EN(clock,delay_rst_n,enable,lcb_clk,EN_LATCH_LOW,enable)                                                                                                      ; clock,delay_rst_n,enable,lcb_clk                                                                                                                                                                                         ;
;     RTLGEN_CCV_AFU_CFG_LCB_LATCH_EN_LOW_SYNCRST                                                                                          ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 427      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 428      ;      ; `RTLGEN_CCV_AFU_CFG_LCB_DELAY_EN(clock,1'b1,enable,lcb_clk,EN_LATCH_LOW_SYNCRST,enable|{$bits(lcb_clk){!sync_rst}})                                                                         ; clock,delay_rst_n,enable,lcb_clk,sync_rst                                                                                                                                                                                ;
;     RTLGEN_CCV_AFU_CFG_LCB_LATCH_FFEN_LOW                                                                                                ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 411      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 412      ;      ; `RTLGEN_CCV_AFU_CFG_LCB_DELAY_FFEN(clock,delay_rst_n,enable,lcb_clk,EN_LATCH_LOW,EN_FF_NEGEDGE,enable)                                                                                      ; clock,delay_rst_n,enable,lcb_clk                                                                                                                                                                                         ;
;     RTLGEN_CCV_AFU_CFG_LCB_LATCH_FFEN_LOW_SYNCRST                                                                                        ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 416      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 417      ;      ; `RTLGEN_CCV_AFU_CFG_LCB_DELAY_FFEN(clock,1'b1,enable,lcb_clk,EN_LATCH_LOW_SYNCRST,EN_FF_NEGEDGE_SYNCRST,enable|{$bits(lcb_clk){!sync_rst}})                                                 ; clock,delay_rst_n,enable,lcb_clk,sync_rst                                                                                                                                                                                ;
;     RTLGEN_CCV_AFU_CFG_LCB_LATCH_LOW                                                                                                     ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 433      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 434      ;      ; `RTLGEN_CCV_AFU_CFG_LCB_DELAY(clock,delay_rst_n,enable,lcb_clk,LATCH_LOW_ASYNCRST,enable)                                                                                                   ; clock,delay_rst_n,enable,lcb_clk                                                                                                                                                                                         ;
;     RTLGEN_CCV_AFU_CFG_LCB_LATCH_LOW_SYNCRST                                                                                             ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 438      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 439      ;      ; `RTLGEN_CCV_AFU_CFG_LCB_DELAY(clock,1'b1,enable,lcb_clk,LATCH_LOW_SYNCRST,enable|{$bits(lcb_clk){!sync_rst}})                                                                               ; clock,delay_rst_n,enable,lcb_clk,sync_rst                                                                                                                                                                                ;
;     RTLGEN_CCV_AFU_CFG_PH2_FF                                                                                                            ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 215      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 216      ;      ; always_ff @(posedge rtl_clk)                                                                                                                                                                ; rtl_clk,d,q                                                                                                                                                                                                              ;
;                                                                                                                                          ;          ;      ;      q <= d;                                                                                                                                                                                ;                                                                                                                                                                                                                          ;
;     RTLGEN_CCV_AFU_CFG_PH2_FF_ASSIGN                                                                                                     ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 228      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 229      ;      ; `RTLGEN_CCV_AFU_CFG_PH2_FF(gated_clk,``n``,``n``_low)                                                                                                                                       ; n                                                                                                                                                                                                                        ;
; common/ccv_afu/ccv_afu_cfg_pkg.sv                                                                                                        ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     CCV_AFU_CFG_PKG_VH                                                                                                                   ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 68       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 69       ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     RTLGEN_MERGE_CR_ACK_LIST                                                                                                             ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 130      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 131      ;      ; always_comb begin                                                                                                                                                                           ; cr_ack_list,merged_cr_ack                                                                                                                                                                                                ;
;                                                                                                                                          ;          ;      ;       merged_cr_ack.data = '0;                                                                                                                                                              ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;       for (int i=0; i<$size(cr_ack_list); i++) begin                                                                                                                                        ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;          merged_cr_ack.data |= cr_ack_list[i].data;                                                                                                                                         ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;       end                                                                                                                                                                                   ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;    end                                                                                                                                                                                      ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;    always_comb begin                                                                                                                                                                        ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;       merged_cr_ack.read_valid = '1;                                                                                                                                                        ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;       for (int i=0; i<$size(cr_ack_list); i = i + 1) begin                                                                                                                                  ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;          merged_cr_ack.read_valid &= cr_ack_list[i].read_valid;                                                                                                                             ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;       end                                                                                                                                                                                   ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;    end                                                                                                                                                                                      ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;    always_comb begin                                                                                                                                                                        ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;       merged_cr_ack.write_valid = '1;                                                                                                                                                       ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;       for (int i=0; i<$size(cr_ack_list); i = i + 1) begin                                                                                                                                  ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;          merged_cr_ack.write_valid &= cr_ack_list[i].write_valid;                                                                                                                           ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;       end                                                                                                                                                                                   ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;    end                                                                                                                                                                                      ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;    always_comb begin                                                                                                                                                                        ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;       merged_cr_ack.sai_successfull = '1;                                                                                                                                                   ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;       for (int i=0; i<$size(cr_ack_list); i = i + 1) begin                                                                                                                                  ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;          merged_cr_ack.sai_successfull &= cr_ack_list[i].sai_successfull;                                                                                                                   ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;       end                                                                                                                                                                                   ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;    end                                                                                                                                                                                      ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;    always_comb begin                                                                                                                                                                        ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;       merged_cr_ack.read_miss = '1;                                                                                                                                                         ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;       for (int i=0; i<$size(cr_ack_list); i = i + 1) begin                                                                                                                                  ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;          merged_cr_ack.read_miss &= cr_ack_list[i].read_miss;                                                                                                                               ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;       end                                                                                                                                                                                   ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;    end                                                                                                                                                                                      ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;    always_comb begin                                                                                                                                                                        ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;       merged_cr_ack.write_miss = '1;                                                                                                                                                        ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;       for (int i=0; i<$size(cr_ack_list); i = i + 1) begin                                                                                                                                  ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;          merged_cr_ack.write_miss &= cr_ack_list[i].write_miss;                                                                                                                             ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;       end                                                                                                                                                                                   ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;    end                                                                                                                                                                                      ;                                                                                                                                                                                                                          ;
;     RTLGEN_MERGE_SB_ACK_LIST                                                                                                             ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 103      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 104      ;      ; always_comb begin                                                                                                                                                                           ; sb_ack_list,merged_sb_ack                                                                                                                                                                                                ;
;                                                                                                                                          ;          ;      ;      merged_sb_ack.treg_rdata = '0;                                                                                                                                                         ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;      for (int i=0; i<$size(sb_ack_list); i++) begin                                                                                                                                         ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;         merged_sb_ack.treg_rdata |= sb_ack_list[i].treg_rdata;                                                                                                                              ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;      end                                                                                                                                                                                    ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;   end                                                                                                                                                                                       ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;   always_comb begin                                                                                                                                                                         ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;      merged_sb_ack.treg_trdy = '1;                                                                                                                                                          ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;      for (int i=0; i<$size(sb_ack_list); i = i + 1) begin                                                                                                                                   ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;         merged_sb_ack.treg_trdy &= sb_ack_list[i].treg_trdy;                                                                                                                                ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;      end                                                                                                                                                                                    ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;   end                                                                                                                                                                                       ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;   always_comb begin                                                                                                                                                                         ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;      merged_sb_ack.treg_cerr = '0;                                                                                                                                                          ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;      for (int i=0; i<$size(sb_ack_list); i = i + 1) begin                                                                                                                                   ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;         merged_sb_ack.treg_cerr |= sb_ack_list[i].treg_cerr;                                                                                                                                ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;      end                                                                                                                                                                                    ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;   end                                                                                                                                                                                       ;                                                                                                                                                                                                                          ;
; common/ccv_afu/ccv_afu_reg_macros.vh.iv                                                                                                  ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     RTLGEN_CCV_AFU_EN_FF                                                                                                                 ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 24       ;      ; always_ff @(posedge rtl_clk)                                                                                                                                                                ; rtl_clk,rst_n,rst_val,en,d,q                                                                                                                                                                                             ;
;                                                                                                                                          ;          ;      ;         if (!rst_n) q <= rst_val;                                                                                                                                                           ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;         else                                                                                                                                                                                ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;             if (en) q <= d;                                                                                                                                                                 ;                                                                                                                                                                                                                          ;
;     RTLGEN_CCV_AFU_EN_FF_NEGEDGE                                                                                                         ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 35       ;      ; always_ff @(negedge rtl_clk)                                                                                                                                                                ; rtl_clk,rst_n,rst_val,en,d,q                                                                                                                                                                                             ;
;                                                                                                                                          ;          ;      ;         if (!rst_n) q <= rst_val;                                                                                                                                                           ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;         else                                                                                                                                                                                ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;             if (en) q <= d;                                                                                                                                                                 ;                                                                                                                                                                                                                          ;
;     RTLGEN_CCV_AFU_EN_FF_RSTD                                                                                                            ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 61       ;      ; genvar \gen_``d`` ;                                                                                                                                                                         ; rtl_clk,rst_n,rst_val,en,d,q                                                                                                                                                                                             ;
;                                                                                                                                          ;          ;      ;    generate                                                                                                                                                                                 ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;       if (1) begin : \en_ff_rstd_``d``                                                                                                                                                      ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;          logic [$bits(q)-1:0] rst_vec, set_vec, d_vec, q_vec;                                                                                                                               ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;          assign rst_vec = !rst_n ? ~rst_val : '0;                                                                                                                                           ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;          assign set_vec = !rst_n ? rst_val : '0;                                                                                                                                            ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;          assign d_vec = d;                                                                                                                                                                  ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;          assign q = q_vec;                                                                                                                                                                  ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;          for ( \gen_``d`` = 0 ; \gen_``d`` < $bits(q) ; \gen_``d`` = \gen_``d`` + 1)                                                                                                        ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;             always_ff @(posedge rtl_clk)                                                                                                                                                    ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;                if (rst_vec[ \gen_``d`` ])                                                                                                                                                   ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;                   q_vec[ \gen_``d`` ] <= '0;                                                                                                                                                ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;                else if (set_vec[ \gen_``d`` ])                                                                                                                                              ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;                   q_vec[ \gen_``d`` ] <= '1;                                                                                                                                                ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;                else if (en)                                                                                                                                                                 ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;                   q_vec[ \gen_``d`` ] <= d_vec[ \gen_``d`` ];                                                                                                                               ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;       end                                                                                                                                                                                   ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;    endgenerate                                                                                                                                                                              ;                                                                                                                                                                                                                          ;
;     RTLGEN_CCV_AFU_FF                                                                                                                    ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 19       ;      ; always_ff @(posedge rtl_clk)                                                                                                                                                                ; rtl_clk,rst_n,rst_val,d,q                                                                                                                                                                                                ;
;                                                                                                                                          ;          ;      ;         if (!rst_n) q <= rst_val;                                                                                                                                                           ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;         else        q <= d;                                                                                                                                                                 ;                                                                                                                                                                                                                          ;
;     RTLGEN_CCV_AFU_FF_NEGEDGE                                                                                                            ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 30       ;      ; always_ff @(negedge rtl_clk)                                                                                                                                                                ; rtl_clk,rst_n,rst_val,d,q                                                                                                                                                                                                ;
;                                                                                                                                          ;          ;      ;         if (!rst_n) q <= rst_val;                                                                                                                                                           ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;         else        q <= d;                                                                                                                                                                 ;                                                                                                                                                                                                                          ;
;     RTLGEN_CCV_AFU_FF_RSTD                                                                                                               ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 41       ;      ; genvar \gen_``d`` ;                                                                                                                                                                         ; rtl_clk,rst_n,rst_val,d,q                                                                                                                                                                                                ;
;                                                                                                                                          ;          ;      ;    generate                                                                                                                                                                                 ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;       if (1) begin : \ff_rstd_``d``                                                                                                                                                         ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;          logic [$bits(q)-1:0] rst_vec, set_vec, d_vec, q_vec;                                                                                                                               ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;          assign rst_vec = !rst_n ? ~rst_val : '0;                                                                                                                                           ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;          assign set_vec = !rst_n ? rst_val : '0;                                                                                                                                            ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;          assign d_vec = d;                                                                                                                                                                  ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;          assign q = q_vec;                                                                                                                                                                  ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;          for ( \gen_``d`` = 0 ; \gen_``d`` < $bits(q) ; \gen_``d`` = \gen_``d`` + 1)                                                                                                        ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;             always_ff @(posedge rtl_clk)                                                                                                                                                    ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;                if (rst_vec[ \gen_``d`` ])                                                                                                                                                   ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;                   q_vec[ \gen_``d`` ] <= '0;                                                                                                                                                ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;                else if (set_vec[ \gen_``d`` ])                                                                                                                                              ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;                   q_vec[ \gen_``d`` ] <= '1;                                                                                                                                                ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;                else                                                                                                                                                                         ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;                   q_vec[ \gen_``d`` ] <= d_vec[ \gen_``d`` ];                                                                                                                               ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;       end                                                                                                                                                                                   ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;    endgenerate                                                                                                                                                                              ;                                                                                                                                                                                                                          ;
; common/ccv_afu/multi_write_algorithms_engine/algorithm_1a/alg_1a_execute_write_axi_fsm.sv                                                ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     INC_AC_WSC_0                                                                                                                         ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 310      ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                          ;
;     INC_AC_WSC_1                                                                                                                         ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 313      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     INC_AC_WSC_2                                                                                                                         ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 316      ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                          ;
;     INC_AC_WSC_3                                                                                                                         ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 319      ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                          ;
;     INC_AC_WSC_4                                                                                                                         ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 322      ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                          ;
;     INC_AC_WSC_5                                                                                                                         ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 325      ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                          ;
;     INC_AC_WSC_6                                                                                                                         ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 328      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     INC_AC_WSC_7                                                                                                                         ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 331      ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                          ;
; common/ccv_afu/multi_write_algorithms_engine/algorithm_1a/alg_1a_top.sv                                                                  ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     ALG_1A_SUPPORT_NON_SELF_CHECK                                                                                                        ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 60       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 82       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     ALG_1A_SUPPORT_SELF_CHECK                                                                                                            ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 53       ; QSF  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 74       ; QSF  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 96       ; QSF  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     INCLUDE_TESTING_INJECT_BAD_BIT                                                                                                       ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 166      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 469      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
; common/ccv_afu/multi_write_algorithms_engine/mwae_config_and_cxl_errors_reg.sv                                                           ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     FLUSHCACHE_NOT_SUPPORTED                                                                                                             ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 102      ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                          ;
; common/ccv_afu/multi_write_algorithms_engine/mwae_config_check.sv                                                                        ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     INC_AC_ERSC_0                                                                                                                        ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 138      ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                          ;
;     INC_AC_ERSC_1                                                                                                                        ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 141      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     INC_AC_ERSC_2                                                                                                                        ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 144      ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                          ;
;     INC_AC_ERSC_4                                                                                                                        ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 147      ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                          ;
;     INC_AC_VRSC_0                                                                                                                        ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 171      ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                          ;
;     INC_AC_VRSC_1                                                                                                                        ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 174      ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                          ;
;     INC_AC_VRSC_2                                                                                                                        ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 177      ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                          ;
;     INC_AC_VRSC_4                                                                                                                        ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 180      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     INC_AC_WSC_0                                                                                                                         ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 89       ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                          ;
;     INC_AC_WSC_1                                                                                                                         ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 92       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     INC_AC_WSC_2                                                                                                                         ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 95       ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                          ;
;     INC_AC_WSC_3                                                                                                                         ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 98       ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                          ;
;     INC_AC_WSC_4                                                                                                                         ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 101      ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                          ;
;     INC_AC_WSC_5                                                                                                                         ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 104      ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                          ;
;     INC_AC_WSC_6                                                                                                                         ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 107      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     INC_AC_WSC_7                                                                                                                         ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 110      ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                          ;
;     SUPPORT_CXL_CACHE                                                                                                                    ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 60       ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                          ;
;     SUPPORT_CXL_IO                                                                                                                       ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 57       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 63       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
; common/ccv_afu/multi_write_algorithms_engine/mwae_debug_logs.sv                                                                          ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     ALG_1A_SUPPORT_SELF_CHECK                                                                                                            ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 45       ; QSF  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 165      ; QSF  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     SUPPORT_ALGORITHM_1A                                                                                                                 ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 44       ; QSF  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 121      ; QSF  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     SUPPORT_ALGORITHM_1B                                                                                                                 ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 58       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 122      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
; common/ccv_afu/multi_write_algorithms_engine/mwae_error_injection_regs.sv                                                                ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     INCLUDE_POISON_INJECTION                                                                                                             ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 39       ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 50       ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                          ;
; common/ccv_afu/multi_write_algorithms_engine/mwae_top.sv                                                                                 ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     ALG_1A_SUPPORT_NON_SELF_CHECK                                                                                                        ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 145      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 486      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 650      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 673      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     ALG_1A_SUPPORT_SELF_CHECK                                                                                                            ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 128      ; QSF  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 476      ; QSF  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 538      ; QSF  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 642      ; QSF  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 656      ; QSF  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 666      ; QSF  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     FLUSHCACHE_NOT_SUPPORTED                                                                                                             ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 389      ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                          ;
;     INCLUDE_POISON_INJECTION                                                                                                             ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 207      ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 246      ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 409      ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                          ;
;     SUPPORT_ALGORITHM_1A                                                                                                                 ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 117      ; QSF  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 457      ; QSF  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 475      ; QSF  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 485      ; QSF  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 537      ; QSF  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 596      ; QSF  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     SUPPORT_ALGORITHM_1B                                                                                                                 ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 164      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 463      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 495      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 505      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 550      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 600      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     SUPPORT_ALGORITHM_2                                                                                                                  ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 172      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 469      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 604      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
; common/ccv_afu/multi_write_algorithms_engine/mwae_top_level_fsm.sv                                                                       ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     FLUSHCACHE_NOT_SUPPORTED                                                                                                             ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 332      ; RTL  ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                          ;
;     SUPPORT_ALGORITHM_1A                                                                                                                 ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 40       ; QSF  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 163      ; QSF  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 178      ; QSF  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 229      ; QSF  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 254      ; QSF  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     SUPPORT_ALGORITHM_1B                                                                                                                 ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 44       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 166      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 187      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 236      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     SUPPORT_ALGORITHM_2                                                                                                                  ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 48       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 169      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 196      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 243      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
; common/ccv_afu/packages/ccv_afu_alg1a_pkg.sv                                                                                             ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     CCV_AFU_ALG1A_PKG_VH                                                                                                                 ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 37       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 38       ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
; common/ccv_afu/packages/ccv_afu_global_pkg.sv                                                                                            ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     APP_CORES                                                                                                                            ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 85       ;      ; 2                                                                                                                                                                                           ;                                                                                                                                                                                                                          ;
;     FLUSHCACHE_NOT_SUPPORTED                                                                                                             ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 67       ;      ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                          ;
;     INCLUDE                                                                                                                              ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 80       ;      ; IOSF_SB    1                                                                                                                                                                                ;                                                                                                                                                                                                                          ;
;     INCLUDE_POISON_INJECTION                                                                                                             ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 62       ;      ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                          ;
;     INC_AC_ERSC_0                                                                                                                        ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 102      ;      ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                          ;
;     INC_AC_ERSC_2                                                                                                                        ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 104      ;      ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                          ;
;     INC_AC_ERSC_4                                                                                                                        ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 105      ;      ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                          ;
;     INC_AC_VRSC_0                                                                                                                        ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 110      ;      ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                          ;
;     INC_AC_VRSC_1                                                                                                                        ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 111      ;      ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                          ;
;     INC_AC_VRSC_2                                                                                                                        ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 112      ;      ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                          ;
;     INC_AC_WSC_0                                                                                                                         ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 90       ;      ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                          ;
;     INC_AC_WSC_2                                                                                                                         ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 92       ;      ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                          ;
;     INC_AC_WSC_3                                                                                                                         ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 93       ;      ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                          ;
;     INC_AC_WSC_4                                                                                                                         ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 94       ;      ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                          ;
;     INC_AC_WSC_5                                                                                                                         ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 95       ;      ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                          ;
;     INC_AC_WSC_7                                                                                                                         ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 97       ;      ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                          ;
;     SUPPORT_ALGORITHM_1A                                                                                                                 ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 52       ; QSF  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     SUPPORT_ALGORITHM_1B                                                                                                                 ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 57       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     SUPPORT_CXL_CACHE                                                                                                                    ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 45       ;      ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                          ;
; common/ccv_afu/packages/ccv_afu_globals.vh.iv                                                                                            ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     APP_CORES                                                                                                                            ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 83       ;      ; 2                                                                                                                                                                                           ;                                                                                                                                                                                                                          ;
;     FLUSHCACHE_NOT_SUPPORTED                                                                                                             ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 65       ;      ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                          ;
;     INCLUDE                                                                                                                              ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 78       ;      ; IOSF_SB    1                                                                                                                                                                                ;                                                                                                                                                                                                                          ;
;     INCLUDE_POISON_INJECTION                                                                                                             ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 60       ;      ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                          ;
;     INC_AC_ERSC_0                                                                                                                        ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 100      ;      ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                          ;
;     INC_AC_ERSC_2                                                                                                                        ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 102      ;      ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                          ;
;     INC_AC_ERSC_4                                                                                                                        ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 103      ;      ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                          ;
;     INC_AC_VRSC_0                                                                                                                        ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 108      ;      ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                          ;
;     INC_AC_VRSC_1                                                                                                                        ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 109      ;      ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                          ;
;     INC_AC_VRSC_2                                                                                                                        ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 110      ;      ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                          ;
;     INC_AC_WSC_0                                                                                                                         ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 88       ;      ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                          ;
;     INC_AC_WSC_2                                                                                                                         ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 90       ;      ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                          ;
;     INC_AC_WSC_3                                                                                                                         ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 91       ;      ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                          ;
;     INC_AC_WSC_4                                                                                                                         ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 92       ;      ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                          ;
;     INC_AC_WSC_5                                                                                                                         ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 93       ;      ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                          ;
;     INC_AC_WSC_7                                                                                                                         ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 95       ;      ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                          ;
;     SUPPORT_ALGORITHM_1A                                                                                                                 ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 50       ; QSF  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 50       ; QSF  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 50       ; QSF  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 50       ; QSF  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 50       ; QSF  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 50       ; QSF  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 50       ; QSF  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 50       ; QSF  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 50       ; QSF  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 50       ; QSF  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 50       ; QSF  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 50       ; QSF  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 50       ; QSF  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 50       ; QSF  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 50       ; QSF  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 50       ; QSF  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 50       ; QSF  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 50       ; QSF  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 50       ; QSF  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 50       ; QSF  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 50       ; QSF  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 50       ; QSF  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     SUPPORT_ALGORITHM_1B                                                                                                                 ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 55       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 55       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 55       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 55       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 55       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 55       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 55       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 55       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 55       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 55       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 55       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 55       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 55       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 55       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 55       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 55       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 55       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 55       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 55       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 55       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 55       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 55       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     SUPPORT_CXL_CACHE                                                                                                                    ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 43       ;      ; 1                                                                                                                                                                                           ;                                                                                                                                                                                                                          ;
; common/ccv_afu/packages/ccv_afu_pkg.sv                                                                                                   ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     CCV_AFU_PKG_VH                                                                                                                       ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 37       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 38       ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
; common/ccv_afu/testing_inject_pattern.sv                                                                                                 ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     TJBB_SVUNIT                                                                                                                          ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 60       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
; common/ccv_afu/tmp_ccv_afu_cfg_pkg.sv                                                                                                    ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     TMP_CCV_AFU_PKG                                                                                                                      ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 68       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 69       ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
; common/cxl_pio/intel_pcie_bam_v2.sv                                                                                                      ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     ALTERA_PCIE_S10_ENABLE_ASSERTIONS                                                                                                    ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 330      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     REPORT_UVM_ERR                                                                                                                       ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 38       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
; common/cxl_pio/intel_pcie_bam_v2_fifos.sv                                                                                                ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     ALTERA_PCIE_S10_ENABLE_ASSERTIONS                                                                                                    ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 376      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
; common/mc_top/mc_channel_adapter.sv                                                                                                      ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     SIM_MC_RAM_INIT_W_ZERO_PARTIAL_ONLY                                                                                                  ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 450      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
; common/mc_top/mc_cxlmem_ready_control.sv                                                                                                 ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     INCLUDE_CXLMEM_READY                                                                                                                 ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 31       ; QSF  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
; common/mc_top/mc_top.sv                                                                                                                  ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     ENABLE_DDR_DBI_PINS                                                                                                                  ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 43       ; QSF  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 157      ; QSF  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 596      ; QSF  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 616      ; QSF  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     INCLUDE_CXLMEM_READY                                                                                                                 ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 129      ; QSF  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 257      ; QSF  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
; cxltyp2_ed.qsf                                                                                                                           ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     ALG_1A_SUPPORT_SELF_CHECK                                                                                                            ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 93       ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     BRDREV_1_BOARD                                                                                                                       ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 89       ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     DEF_ENABLE_CRD_ADD                                                                                                                   ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 84       ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     DEF_ENABLE_CRD_STEAL                                                                                                                 ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 83       ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     DEF_ENABLE_MERGER                                                                                                                    ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 85       ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     DEF_ENABLE_PARSER                                                                                                                    ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 82       ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     DEVKIT_BOARD                                                                                                                         ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 91       ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     DFC_HDM_CFG_USE_DDR                                                                                                                  ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 94       ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     DIEREV_B_BOARD                                                                                                                       ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 95       ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     ENABLE_DDR_DBI_PINS                                                                                                                  ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 90       ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     HDM_16G                                                                                                                              ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 86       ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     INCLUDE_CXLMEM_READY                                                                                                                 ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 88       ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     LVF2                                                                                                                                 ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 78       ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     LVF_CFG_FPGA                                                                                                                         ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 81       ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     QUARTUS_FPGA_SYNTH                                                                                                                   ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 79       ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     RNR_B0_TILE                                                                                                                          ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 96       ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     RNR_CXL_SOFT_WRAPPER_MODELSIM                                                                                                        ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 80       ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     SPR_D0                                                                                                                               ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 87       ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     SUPPORT_ALGORITHM_1A                                                                                                                 ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 92       ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
; cxltyp2_ed.sv                                                                                                                            ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     ENABLE_4_BBS_SLICE                                                                                                                   ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 55       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 702      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 1636     ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     ENABLE_DDR_DBI_PINS                                                                                                                  ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 76       ; QSF  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 1840     ; QSF  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     HDM_64G                                                                                                                              ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 63       ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     QUARTUS_FPGA_SYNTH                                                                                                                   ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 36       ; QSF  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
; ed_top_wrapper_typ2.sv                                                                                                                   ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     BLOCK_CCV                                                                                                                            ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 841      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     ENABLE_4_BBS_SLICE                                                                                                                   ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 446      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 683      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 1300     ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 1308     ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     ENABLE_DDR_DBI_PINS                                                                                                                  ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 704      ; QSF  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 1572     ; QSF  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 1648     ; QSF  ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     HDM_64G                                                                                                                              ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 691      ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Refer                                                                                                                            ; 1293     ; None ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtunit_struct.svh.iv             ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     CXL_IO_SS_gtunit_structs                                                                                                             ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 79       ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_include_cmb_adapter.vh.iv ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     CXL_IO_SS_IMPORT_RTLGEN_LATEST_PKG                                                                                                   ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 161      ;      ; import cxl_io_rtlgen_pkg_cmb_adapter::*;                                                                                                                                                    ;                                                                                                                                                                                                                          ;
;     CXL_IO_SS_RTLGEN_ASSERT                                                                                                              ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 161      ;      ; lbl: assert final (valid_condition)                                                                                                                                                         ; lbl,valid_condition,fail_msg                                                                                                                                                                                             ;
;                                                                                                                                          ;          ;      ;          else $error(fail_msg);                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     CXL_IO_SS_RTLGEN_CR_ACK_LIST_TO_SB_ACK_LIST                                                                                          ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 161      ;      ; always_comb begin                                                                                                                                                                           ; cr_ack_list,sb_ack_list                                                                                                                                                                                                  ;
;                                                                                                                                          ;          ;      ;      for (int i=0; i<$size(sb_ack_list); i++) begin                                                                                                                                         ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;         `CXL_IO_SS_RTLGEN_SB_FROM_CR_ACK(``cr_ack_list``[i],``sb_ack_list``[i].)                                                                                                            ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;      end                                                                                                                                                                                    ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;   end                                                                                                                                                                                       ;                                                                                                                                                                                                                          ;
;     CXL_IO_SS_RTLGEN_CR_REQ_FROM_SB                                                                                                      ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 161      ;      ; assign cr_req.valid = ``sb_prf``treg_irdy;                                                                                                                                                  ; cr_req,sb_prf,sai_data                                                                                                                                                                                                   ;
;                                                                                                                                          ;          ;      ;    assign cr_req.opcode = cfg_opcode_t'(``sb_prf``treg_opcode[3:0]);                                                                                                                        ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;    assign cr_req.bar = ``sb_prf``treg_bar;                                                                                                                                                  ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;    assign cr_req.be = ``sb_prf``treg_be;                                                                                                                                                    ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;    assign cr_req.fid = ``sb_prf``treg_fid;                                                                                                                                                  ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;    assign cr_req.addr = ``sb_prf``treg_addrlen ? (48'b0 | ``sb_prf``treg_addr) :  (48'b0 | ``sb_prf``treg_addr[15:0]);                                                                      ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;    assign cr_req.data = ``sb_prf``treg_wdata;                                                                                                                                               ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;    assign cr_req.sai[7:0] = `CXL_IO_SS_RTLGEN_SAI_SB_TO_CR((``sb_prf``treg_ext_header[6:0] != 7'h0) || !``sb_prf``treg_eh || ``sb_prf``treg_eh_discard  ? 8'h0 :  ``sb_prf````sai_data``);  ;                                                                                                                                                                                                                          ;
;     CXL_IO_SS_RTLGEN_CR_REQ_FROM_SB_REQ                                                                                                  ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 161      ;      ; `CXL_IO_SS_RTLGEN_CR_REQ_FROM_SB(cr_req,``sb_req``.,treg_rx_sai)                                                                                                                            ; cr_req,sb_req                                                                                                                                                                                                            ;
;     CXL_IO_SS_RTLGEN_CR_REQ_FROM_SB_REQ_OLD                                                                                              ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 161      ;      ; `CXL_IO_SS_RTLGEN_CR_REQ_FROM_SB(cr_req,``sb_req``.,treg_ext_header[15:8])                                                                                                                  ; cr_req,sb_req                                                                                                                                                                                                            ;
;     CXL_IO_SS_RTLGEN_CR_REQ_FROM_SB_SIGNALS                                                                                              ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 161      ;      ; `CXL_IO_SS_RTLGEN_CR_REQ_FROM_SB(cr_req,,treg_rx_sai)                                                                                                                                       ; cr_req                                                                                                                                                                                                                   ;
;     CXL_IO_SS_RTLGEN_CR_REQ_FROM_SB_SIGNALS_OLD                                                                                          ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 161      ;      ; `CXL_IO_SS_RTLGEN_CR_REQ_FROM_SB(cr_req,,treg_ext_header[15:8])                                                                                                                             ; cr_req                                                                                                                                                                                                                   ;
;     CXL_IO_SS_RTLGEN_INC_cmb_adapter                                                                                                     ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 161      ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     CXL_IO_SS_RTLGEN_LCB                                                                                                                 ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 161      ;      ; always_comb gate_clk = clock & enable;                                                                                                                                                      ; clock,enable,gate_clk                                                                                                                                                                                                    ;
;     CXL_IO_SS_RTLGEN_SAI_SB_TO_CR                                                                                                        ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 161      ;      ; f_sai_sb_to_cr(sb_sai)                                                                                                                                                                      ; sb_sai                                                                                                                                                                                                                   ;
;     CXL_IO_SS_RTLGEN_SB_ACK_FROM_CR_ACK                                                                                                  ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 161      ;      ; always_comb begin                                                                                                                                                                           ; sb_ack,cr_ack                                                                                                                                                                                                            ;
;                                                                                                                                          ;          ;      ;    `CXL_IO_SS_RTLGEN_SB_FROM_CR_ACK(cr_ack,``sb_ack``.)                                                                                                                                     ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;   end                                                                                                                                                                                       ;                                                                                                                                                                                                                          ;
;     CXL_IO_SS_RTLGEN_SB_FROM_CR_ACK                                                                                                      ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 161      ;      ; ``sb_prf``treg_trdy = (cr_ack.read_valid | cr_ack.write_valid);                                                                                                                             ; cr_ack,sb_prf                                                                                                                                                                                                            ;
;                                                                                                                                          ;          ;      ;    ``sb_prf``treg_cerr = ~cr_ack.sai_successfull;                                                                                                                                           ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;    ``sb_prf``treg_rdata = cr_ack.data;                                                                                                                                                      ;                                                                                                                                                                                                                          ;
;     CXL_IO_SS_RTLGEN_SB_SIGNALS_FROM_CR_ACK                                                                                              ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 161      ;      ; always_comb begin                                                                                                                                                                           ; cr_ack                                                                                                                                                                                                                   ;
;                                                                                                                                          ;          ;      ;    `CXL_IO_SS_RTLGEN_SB_FROM_CR_ACK(cr_ack,)                                                                                                                                                ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;   end                                                                                                                                                                                       ;                                                                                                                                                                                                                          ;
; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_straps_core.vh.iv                ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     CXL_IO_SS_STRAP_STRUCT                                                                                                               ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 84       ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tlp_enum.svh.iv                  ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     CXL_IO_SS_TLP_ENUM                                                                                                                   ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 157      ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_tc_bbs_reg_macros.vh.iv             ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     RTLGEN_IAL_TC_BBS_CFG_EN_FF                                                                                                          ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 183      ;      ; always_ff @(posedge rtl_clk)                                                                                                                                                                ; rtl_clk,rst_n,rst_val,en,d,q                                                                                                                                                                                             ;
;                                                                                                                                          ;          ;      ;         if (rst_n) q <= rst_val;                                                                                                                                                            ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;         else                                                                                                                                                                                ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;             if (en) q <= d;                                                                                                                                                                 ;                                                                                                                                                                                                                          ;
;     RTLGEN_IAL_TC_BBS_CFG_EN_FF_NEGEDGE                                                                                                  ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 183      ;      ; always_ff @(negedge rtl_clk)                                                                                                                                                                ; rtl_clk,rst_n,rst_val,en,d,q                                                                                                                                                                                             ;
;                                                                                                                                          ;          ;      ;         if (rst_n) q <= rst_val;                                                                                                                                                            ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;         else                                                                                                                                                                                ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;             if (en) q <= d;                                                                                                                                                                 ;                                                                                                                                                                                                                          ;
;     RTLGEN_IAL_TC_BBS_CFG_EN_FF_NEGEDGE_SYNCRST                                                                                          ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 183      ;      ; always_ff @(negedge rtl_clk)                                                                                                                                                                ; rtl_clk,syncrst_n,rst_val,en,d,q                                                                                                                                                                                         ;
;                                                                                                                                          ;          ;      ;         if (!syncrst_n) q <= rst_val;                                                                                                                                                       ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;         else                                                                                                                                                                                ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;             if (en) q <= d;                                                                                                                                                                 ;                                                                                                                                                                                                                          ;
;     RTLGEN_IAL_TC_BBS_CFG_EN_FF_RSTD                                                                                                     ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 183      ;      ; genvar \gen_``d`` ;                                                                                                                                                                         ; rtl_clk,rst_n,rst_val,en,d,q                                                                                                                                                                                             ;
;                                                                                                                                          ;          ;      ;    generate                                                                                                                                                                                 ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;       if (1) begin : \en_ff_rstd_``d``                                                                                                                                                      ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;          logic [$bits(q)-1:0] rst_vec, set_vec, d_vec, q_vec;                                                                                                                               ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;          assign rst_vec = rst_n ? ~rst_val : '0;                                                                                                                                            ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;          assign set_vec = rst_n ? rst_val : '0;                                                                                                                                             ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;          assign d_vec = d;                                                                                                                                                                  ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;          assign q = q_vec;                                                                                                                                                                  ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;          for ( \gen_``d`` = 0 ; \gen_``d`` < $bits(q) ; \gen_``d`` = \gen_``d`` + 1)                                                                                                        ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;             always_ff @(posedge rtl_clk, posedge rst_vec[ \gen_``d`` ], posedge set_vec[ \gen_``d`` ])                                                                                      ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;                if (rst_vec[ \gen_``d`` ])                                                                                                                                                   ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;                   q_vec[ \gen_``d`` ] <= '0;                                                                                                                                                ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;                else if (set_vec[ \gen_``d`` ])                                                                                                                                              ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;                   q_vec[ \gen_``d`` ] <= '1;                                                                                                                                                ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;                else if (en)                                                                                                                                                                 ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;                   q_vec[ \gen_``d`` ] <= d_vec[ \gen_``d`` ];                                                                                                                               ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;       end                                                                                                                                                                                   ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;    endgenerate                                                                                                                                                                              ;                                                                                                                                                                                                                          ;
;     RTLGEN_IAL_TC_BBS_CFG_EN_FF_SYNCRST                                                                                                  ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 183      ;      ; always_ff @(posedge rtl_clk)                                                                                                                                                                ; rtl_clk,syncrst_n,rst_val,en,d,q                                                                                                                                                                                         ;
;                                                                                                                                          ;          ;      ;         if (!syncrst_n) q <= rst_val;                                                                                                                                                       ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;         else                                                                                                                                                                                ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;             if (en) q <= d;                                                                                                                                                                 ;                                                                                                                                                                                                                          ;
;     RTLGEN_IAL_TC_BBS_CFG_FF                                                                                                             ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 183      ;      ; always_ff @(posedge rtl_clk)                                                                                                                                                                ; rtl_clk,rst_n,rst_val,d,q                                                                                                                                                                                                ;
;                                                                                                                                          ;          ;      ;         if (rst_n) q <= rst_val;                                                                                                                                                            ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;         else        q <= d;                                                                                                                                                                 ;                                                                                                                                                                                                                          ;
;     RTLGEN_IAL_TC_BBS_CFG_FF_NEGEDGE                                                                                                     ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 183      ;      ; always_ff @(negedge rtl_clk)                                                                                                                                                                ; rtl_clk,rst_n,rst_val,d,q                                                                                                                                                                                                ;
;                                                                                                                                          ;          ;      ;         if (rst_n) q <= rst_val;                                                                                                                                                            ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;         else        q <= d;                                                                                                                                                                 ;                                                                                                                                                                                                                          ;
;     RTLGEN_IAL_TC_BBS_CFG_FF_NEGEDGE_SYNCRST                                                                                             ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 183      ;      ; always_ff @(negedge rtl_clk)                                                                                                                                                                ; rtl_clk,syncrst_n,rst_val,d,q                                                                                                                                                                                            ;
;                                                                                                                                          ;          ;      ;         if (!syncrst_n) q <= rst_val;                                                                                                                                                       ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;         else        q <= d;                                                                                                                                                                 ;                                                                                                                                                                                                                          ;
;     RTLGEN_IAL_TC_BBS_CFG_FF_RSTD                                                                                                        ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 183      ;      ; genvar \gen_``d`` ;                                                                                                                                                                         ; rtl_clk,rst_n,rst_val,d,q                                                                                                                                                                                                ;
;                                                                                                                                          ;          ;      ;    generate                                                                                                                                                                                 ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;       if (1) begin : \ff_rstd_``d``                                                                                                                                                         ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;          logic [$bits(q)-1:0] rst_vec, set_vec, d_vec, q_vec;                                                                                                                               ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;          assign rst_vec = rst_n ? ~rst_val : '0;                                                                                                                                            ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;          assign set_vec = rst_n ? rst_val : '0;                                                                                                                                             ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;          assign d_vec = d;                                                                                                                                                                  ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;          assign q = q_vec;                                                                                                                                                                  ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;          for ( \gen_``d`` = 0 ; \gen_``d`` < $bits(q) ; \gen_``d`` = \gen_``d`` + 1)                                                                                                        ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;             always_ff @(posedge rtl_clk, posedge rst_vec[ \gen_``d`` ], posedge set_vec[ \gen_``d`` ])                                                                                      ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;                if (rst_vec[ \gen_``d`` ])                                                                                                                                                   ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;                   q_vec[ \gen_``d`` ] <= '0;                                                                                                                                                ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;                else if (set_vec[ \gen_``d`` ])                                                                                                                                              ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;                   q_vec[ \gen_``d`` ] <= '1;                                                                                                                                                ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;                else                                                                                                                                                                         ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;                   q_vec[ \gen_``d`` ] <= d_vec[ \gen_``d`` ];                                                                                                                               ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;       end                                                                                                                                                                                   ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;    endgenerate                                                                                                                                                                              ;                                                                                                                                                                                                                          ;
;     RTLGEN_IAL_TC_BBS_CFG_FF_SYNCRST                                                                                                     ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 183      ;      ; always_ff @(posedge rtl_clk)                                                                                                                                                                ; rtl_clk,syncrst_n,rst_val,d,q                                                                                                                                                                                            ;
;                                                                                                                                          ;          ;      ;         if (!syncrst_n) q <= rst_val;                                                                                                                                                       ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;         else        q <= d;                                                                                                                                                                 ;                                                                                                                                                                                                                          ;
; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_cxl_soft_ip_intf.svh.iv             ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     RNR_CXL_SOFT_IP_INTF                                                                                                                 ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 266      ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv                 ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     rnr_ial_sip_intf                                                                                                                     ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 54       ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv             ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     IMPORT_RTLGEN_LATEST_PKG                                                                                                             ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 160      ;      ; import rtlgen_pkg_v12_fix::*;                                                                                                                                                               ;                                                                                                                                                                                                                          ;
;     RTLGEN_CR_ACK_LIST_TO_SB_ACK_LIST                                                                                                    ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 160      ;      ; always_comb begin                                                                                                                                                                           ; cr_ack_list,sb_ack_list                                                                                                                                                                                                  ;
;                                                                                                                                          ;          ;      ;      for (int i=0; i<$size(sb_ack_list); i++) begin                                                                                                                                         ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;         `RTLGEN_SB_FROM_CR_ACK(``cr_ack_list``[i],``sb_ack_list``[i].)                                                                                                                      ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;      end                                                                                                                                                                                    ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;   end                                                                                                                                                                                       ;                                                                                                                                                                                                                          ;
;     RTLGEN_CR_REQ_FROM_SB                                                                                                                ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 160      ;      ; assign cr_req.valid = ``sb_prf``treg_irdy;                                                                                                                                                  ; cr_req,sb_prf,sai_data                                                                                                                                                                                                   ;
;                                                                                                                                          ;          ;      ;    assign cr_req.opcode = cfg_opcode_t'(``sb_prf``treg_opcode[3:0]);                                                                                                                        ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;    assign cr_req.bar = ``sb_prf``treg_bar;                                                                                                                                                  ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;    assign cr_req.be = ``sb_prf``treg_be;                                                                                                                                                    ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;    assign cr_req.fid = ``sb_prf``treg_fid;                                                                                                                                                  ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;    assign cr_req.addr = ``sb_prf``treg_addrlen ? (48'b0 | ``sb_prf``treg_addr) :  (48'b0 | ``sb_prf``treg_addr[15:0]);                                                                      ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;    assign cr_req.data = ``sb_prf``treg_wdata;                                                                                                                                               ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;    assign cr_req.sai[7:0] = `RTLGEN_SAI_SB_TO_CR((``sb_prf``treg_ext_header[6:0] != 7'h0) || !``sb_prf``treg_eh || ``sb_prf``treg_eh_discard  ? 8'h0 :  ``sb_prf````sai_data``);            ;                                                                                                                                                                                                                          ;
;     RTLGEN_CR_REQ_FROM_SB_REQ                                                                                                            ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 160      ;      ; `RTLGEN_CR_REQ_FROM_SB(cr_req,``sb_req``.,treg_rx_sai)                                                                                                                                      ; cr_req,sb_req                                                                                                                                                                                                            ;
;     RTLGEN_CR_REQ_FROM_SB_REQ_OLD                                                                                                        ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 160      ;      ; `RTLGEN_CR_REQ_FROM_SB(cr_req,``sb_req``.,treg_ext_header[15:8])                                                                                                                            ; cr_req,sb_req                                                                                                                                                                                                            ;
;     RTLGEN_CR_REQ_FROM_SB_SIGNALS                                                                                                        ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 160      ;      ; `RTLGEN_CR_REQ_FROM_SB(cr_req,,treg_rx_sai)                                                                                                                                                 ; cr_req                                                                                                                                                                                                                   ;
;     RTLGEN_CR_REQ_FROM_SB_SIGNALS_OLD                                                                                                    ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 160      ;      ; `RTLGEN_CR_REQ_FROM_SB(cr_req,,treg_ext_header[15:8])                                                                                                                                       ; cr_req                                                                                                                                                                                                                   ;
;     RTLGEN_INC_V12                                                                                                                       ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 160      ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     RTLGEN_LCB                                                                                                                           ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 160      ;      ; always_comb gate_clk = clock & enable;                                                                                                                                                      ; clock,enable,gate_clk                                                                                                                                                                                                    ;
;     RTLGEN_SAI_SB_TO_CR                                                                                                                  ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 160      ;      ; f_sai_sb_to_cr(sb_sai)                                                                                                                                                                      ; sb_sai                                                                                                                                                                                                                   ;
;     RTLGEN_SB_ACK_FROM_CR_ACK                                                                                                            ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 160      ;      ; always_comb begin                                                                                                                                                                           ; sb_ack,cr_ack                                                                                                                                                                                                            ;
;                                                                                                                                          ;          ;      ;    `RTLGEN_SB_FROM_CR_ACK(cr_ack,``sb_ack``.)                                                                                                                                               ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;   end                                                                                                                                                                                       ;                                                                                                                                                                                                                          ;
;     RTLGEN_SB_FROM_CR_ACK                                                                                                                ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 160      ;      ; ``sb_prf``treg_trdy = (cr_ack.read_valid | cr_ack.write_valid);                                                                                                                             ; cr_ack,sb_prf                                                                                                                                                                                                            ;
;                                                                                                                                          ;          ;      ;    ``sb_prf``treg_cerr = ~cr_ack.sai_successfull;                                                                                                                                           ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;    ``sb_prf``treg_rdata = cr_ack.data;                                                                                                                                                      ;                                                                                                                                                                                                                          ;
;     RTLGEN_SB_SIGNALS_FROM_CR_ACK                                                                                                        ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 160      ;      ; always_comb begin                                                                                                                                                                           ; cr_ack                                                                                                                                                                                                                   ;
;                                                                                                                                          ;          ;      ;    `RTLGEN_SB_FROM_CR_ACK(cr_ack,)                                                                                                                                                          ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;   end                                                                                                                                                                                       ;                                                                                                                                                                                                                          ;
; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_v12.vh.iv                ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     IMPORT_RTLGEN_LATEST_PKG                                                                                                             ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 160      ;      ; import rtlgen_pkg_v12_fix::*;                                                                                                                                                               ;                                                                                                                                                                                                                          ;
;     RTLGEN_CR_ACK_LIST_TO_SB_ACK_LIST                                                                                                    ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 160      ;      ; always_comb begin                                                                                                                                                                           ; cr_ack_list,sb_ack_list                                                                                                                                                                                                  ;
;                                                                                                                                          ;          ;      ;      for (int i=0; i<$size(sb_ack_list); i++) begin                                                                                                                                         ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;         `RTLGEN_SB_FROM_CR_ACK(``cr_ack_list``[i],``sb_ack_list``[i].)                                                                                                                      ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;      end                                                                                                                                                                                    ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;   end                                                                                                                                                                                       ;                                                                                                                                                                                                                          ;
;     RTLGEN_CR_REQ_FROM_SB                                                                                                                ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 160      ;      ; assign cr_req.valid = ``sb_prf``treg_irdy;                                                                                                                                                  ; cr_req,sb_prf,sai_data                                                                                                                                                                                                   ;
;                                                                                                                                          ;          ;      ;    assign cr_req.opcode = cfg_opcode_t'(``sb_prf``treg_opcode[3:0]);                                                                                                                        ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;    assign cr_req.bar = ``sb_prf``treg_bar;                                                                                                                                                  ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;    assign cr_req.be = ``sb_prf``treg_be;                                                                                                                                                    ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;    assign cr_req.fid = ``sb_prf``treg_fid;                                                                                                                                                  ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;    assign cr_req.addr = ``sb_prf``treg_addrlen ? (48'b0 | ``sb_prf``treg_addr) :  (48'b0 | ``sb_prf``treg_addr[15:0]);                                                                      ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;    assign cr_req.data = ``sb_prf``treg_wdata;                                                                                                                                               ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;    assign cr_req.sai[7:0] = `RTLGEN_SAI_SB_TO_CR((``sb_prf``treg_ext_header[6:0] != 7'h0) || !``sb_prf``treg_eh || ``sb_prf``treg_eh_discard  ? 8'h0 :  ``sb_prf````sai_data``);            ;                                                                                                                                                                                                                          ;
;     RTLGEN_CR_REQ_FROM_SB_REQ                                                                                                            ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 160      ;      ; `RTLGEN_CR_REQ_FROM_SB(cr_req,``sb_req``.,treg_rx_sai)                                                                                                                                      ; cr_req,sb_req                                                                                                                                                                                                            ;
;     RTLGEN_CR_REQ_FROM_SB_REQ_OLD                                                                                                        ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 160      ;      ; `RTLGEN_CR_REQ_FROM_SB(cr_req,``sb_req``.,treg_ext_header[15:8])                                                                                                                            ; cr_req,sb_req                                                                                                                                                                                                            ;
;     RTLGEN_CR_REQ_FROM_SB_SIGNALS                                                                                                        ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 160      ;      ; `RTLGEN_CR_REQ_FROM_SB(cr_req,,treg_rx_sai)                                                                                                                                                 ; cr_req                                                                                                                                                                                                                   ;
;     RTLGEN_CR_REQ_FROM_SB_SIGNALS_OLD                                                                                                    ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 160      ;      ; `RTLGEN_CR_REQ_FROM_SB(cr_req,,treg_ext_header[15:8])                                                                                                                                       ; cr_req                                                                                                                                                                                                                   ;
;     RTLGEN_INC_V12                                                                                                                       ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 160      ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;     RTLGEN_LCB                                                                                                                           ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 160      ;      ; always_comb gate_clk = clock & enable;                                                                                                                                                      ; clock,enable,gate_clk                                                                                                                                                                                                    ;
;     RTLGEN_SAI_SB_TO_CR                                                                                                                  ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 160      ;      ; f_sai_sb_to_cr(sb_sai)                                                                                                                                                                      ; sb_sai                                                                                                                                                                                                                   ;
;     RTLGEN_SB_ACK_FROM_CR_ACK                                                                                                            ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 160      ;      ; always_comb begin                                                                                                                                                                           ; sb_ack,cr_ack                                                                                                                                                                                                            ;
;                                                                                                                                          ;          ;      ;    `RTLGEN_SB_FROM_CR_ACK(cr_ack,``sb_ack``.)                                                                                                                                               ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;   end                                                                                                                                                                                       ;                                                                                                                                                                                                                          ;
;     RTLGEN_SB_FROM_CR_ACK                                                                                                                ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 160      ;      ; ``sb_prf``treg_trdy = (cr_ack.read_valid | cr_ack.write_valid);                                                                                                                             ; cr_ack,sb_prf                                                                                                                                                                                                            ;
;                                                                                                                                          ;          ;      ;    ``sb_prf``treg_cerr = ~cr_ack.sai_successfull;                                                                                                                                           ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;    ``sb_prf``treg_rdata = cr_ack.data;                                                                                                                                                      ;                                                                                                                                                                                                                          ;
;     RTLGEN_SB_SIGNALS_FROM_CR_ACK                                                                                                        ;          ;      ;                                                                                                                                                                                             ;                                                                                                                                                                                                                          ;
;         Define                                                                                                                           ; 160      ;      ; always_comb begin                                                                                                                                                                           ; cr_ack                                                                                                                                                                                                                   ;
;                                                                                                                                          ;          ;      ;    `RTLGEN_SB_FROM_CR_ACK(cr_ack,)                                                                                                                                                          ;                                                                                                                                                                                                                          ;
;                                                                                                                                          ;          ;      ;   end                                                                                                                                                                                       ;                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------+----------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
&lt;same as above&gt; indicates that the value matches the previous occurence of the macro.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+----------------------------------+
; File Name with User-Entered Path                                                                                                                                                   ; File Type                                        ; File Name with Absolute Path                                                                                                                                                                                        ; Library                              ; MD5                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+----------------------------------+
; common/mc_top/mc_top.sv                                                                                                                                                            ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/mc_top.sv                                                                                                                                    ;                                      ; dfe9e6ec3b64157ad7f1cfc46ed9786a ;
; common/mc_top/mc_channel_adapter.sv                                                                                                                                                ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/mc_channel_adapter.sv                                                                                                                        ;                                      ; 035c62ca6354291bfad8857c64489b68 ;
; common/mc_top/mc_cxlmem_ready_control.sv                                                                                                                                           ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/mc_cxlmem_ready_control.sv                                                                                                                   ;                                      ; 32e36040d93bcd4985fe936e83f1f187 ;
; common/mc_top/mc_rmw_and_mdata_wrapper.sv                                                                                                                                          ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/mc_rmw_and_mdata_wrapper.sv                                                                                                                  ;                                      ; 7a97b898f011c1eb55f30195bec781fb ;
; common/mc_top/mc_rmw_shim.sv                                                                                                                                                       ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/mc_rmw_shim.sv                                                                                                                               ;                                      ; e37e032e8308641abd43a61c85cdbb8b ;
; common/mc_top/mc_ecc.sv                                                                                                                                                            ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/mc_ecc.sv                                                                                                                                    ;                                      ; cd3cf580cefe0b5a637f1a6f0d855afa ;
; common/mc_top/mc_emif.sv                                                                                                                                                           ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/mc_emif.sv                                                                                                                                   ;                                      ; e8f3de51f152fb016ff80d15abab3010 ;
; common/ex_default_csr/ex_default_csr_avmm_slave.sv                                                                                                                                 ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ex_default_csr/ex_default_csr_avmm_slave.sv                                                                                                         ;                                      ; 57094c75f7a440f84b58a72b23617696 ;
; common/ex_default_csr/ex_default_csr_top.sv                                                                                                                                        ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ex_default_csr/ex_default_csr_top.sv                                                                                                                ;                                      ; 982017c5b2f60a7300f8c6b9b8e6446d ;
; common/cxl_pio/intel_cxl_pio_parameters.sv                                                                                                                                         ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/cxl_pio/intel_cxl_pio_parameters.sv                                                                                                                 ;                                      ; b2274d11d6397f294da3530c234c85f1 ;
; common/cxl_pio/pcie_ed_altera_avalon_sc_fifo_1931_vhmcgqy.v                                                                                                                        ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/cxl_pio/pcie_ed_altera_avalon_sc_fifo_1931_vhmcgqy.v                                                                                                ;                                      ; 235159055597eb638dd01b8d7fc7dd75 ;
; common/cxl_pio/pcie_ed_altera_avalon_st_pipeline_stage_1920_zterisq.sv                                                                                                             ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/cxl_pio/pcie_ed_altera_avalon_st_pipeline_stage_1920_zterisq.sv                                                                                     ;                                      ; 391565bf46174b03982e4e892e754fbf ;
; common/cxl_pio/pcie_ed_altera_merlin_burst_adapter_1922_tsepz7q.sv                                                                                                                 ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/cxl_pio/pcie_ed_altera_merlin_burst_adapter_1922_tsepz7q.sv                                                                                         ;                                      ; a12ee1952c617071773ed9aa6cbab411 ;
; common/cxl_pio/pcie_ed_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1922_pev47ty.v                                                                                  ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/cxl_pio/pcie_ed_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1922_pev47ty.v                                                          ;                                      ; 439a38f06796d049e45ff843768dbf6a ;
; common/cxl_pio/pcie_ed_altera_merlin_demultiplexer_1921_s5kn7vi.sv                                                                                                                 ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/cxl_pio/pcie_ed_altera_merlin_demultiplexer_1921_s5kn7vi.sv                                                                                         ;                                      ; a8b500ef50016719b945cc1c65cad66c ;
; common/cxl_pio/pcie_ed_altera_merlin_master_agent_191_mpbm6tq.sv                                                                                                                   ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/cxl_pio/pcie_ed_altera_merlin_master_agent_191_mpbm6tq.sv                                                                                           ;                                      ; a88749393cc478db76f24d41380f6cb8 ;
; common/cxl_pio/pcie_ed_altera_merlin_master_translator_191_g7h47bq.sv                                                                                                              ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/cxl_pio/pcie_ed_altera_merlin_master_translator_191_g7h47bq.sv                                                                                      ;                                      ; d26d5c1406cfc0fe26cdc4c51ef4b5ad ;
; common/cxl_pio/pcie_ed_altera_merlin_multiplexer_1921_5zcdh2i.sv                                                                                                                   ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/cxl_pio/pcie_ed_altera_merlin_multiplexer_1921_5zcdh2i.sv                                                                                           ;                                      ; f34f692d6eacf74275808ef06bc609bf ;
; common/cxl_pio/pcie_ed_altera_merlin_multiplexer_1921_zxmqgaq.sv                                                                                                                   ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/cxl_pio/pcie_ed_altera_merlin_multiplexer_1921_zxmqgaq.sv                                                                                           ;                                      ; a932ca6b4959ed86b9a3743093eaf33d ;
; common/cxl_pio/pcie_ed_altera_merlin_router_1921_6kkcoeq.sv                                                                                                                        ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/cxl_pio/pcie_ed_altera_merlin_router_1921_6kkcoeq.sv                                                                                                ;                                      ; a9d9570093529bd967d7df2eea913d43 ;
; common/cxl_pio/pcie_ed_altera_merlin_router_1921_sv2vwxi.sv                                                                                                                        ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/cxl_pio/pcie_ed_altera_merlin_router_1921_sv2vwxi.sv                                                                                                ;                                      ; d6570f25757d5446483892822ab44947 ;
; common/cxl_pio/pcie_ed_altera_merlin_slave_agent_191_ncfkfri.sv                                                                                                                    ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/cxl_pio/pcie_ed_altera_merlin_slave_agent_191_ncfkfri.sv                                                                                            ;                                      ; d7c0a975455995775849381a23d449c0 ;
; common/cxl_pio/pcie_ed_altera_merlin_slave_translator_191_x56fcki.sv                                                                                                               ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/cxl_pio/pcie_ed_altera_merlin_slave_translator_191_x56fcki.sv                                                                                       ;                                      ; 4238fa53c3e922b6a0d3da9a7303e6ac ;
; common/cxl_pio/pcie_ed_altera_mm_interconnect_1920_sx2feoa.v                                                                                                                       ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/cxl_pio/pcie_ed_altera_mm_interconnect_1920_sx2feoa.v                                                                                               ;                                      ; 3ec469d2043132bdd53e1dd3b96b85d5 ;
; common/cxl_pio/pcie_ed_MEM0.v                                                                                                                                                      ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/cxl_pio/pcie_ed_MEM0.v                                                                                                                              ;                                      ; 4af42b96599f2400754985b565aeab3f ;
; common/cxl_pio/pcie_ed_MEM0_altera_avalon_onchip_memory2_1932_vi4l4uq.v                                                                                                            ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/cxl_pio/pcie_ed_MEM0_altera_avalon_onchip_memory2_1932_vi4l4uq.v                                                                                    ;                                      ; f0c5d772ce5464a0abeab27809c9dbd3 ;
; common/cxl_pio/intel_pcie_reset_sync.v                                                                                                                                             ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/cxl_pio/intel_pcie_reset_sync.v                                                                                                                     ;                                      ; d29a2552c63475165172bf934121202b ;
; common/cxl_pio/intel_std_synchronizer_nocut.v                                                                                                                                      ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/cxl_pio/intel_std_synchronizer_nocut.v                                                                                                              ;                                      ; 1b8dc86bf00bea999fd59a5a3cc4d012 ;
; common/cxl_pio/intel_pcie_bam_v2.sv                                                                                                                                                ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/cxl_pio/intel_pcie_bam_v2.sv                                                                                                                        ;                                      ; a44d5cb88274f91dde80e1e7efd291f1 ;
; common/cxl_pio/intel_pcie_bam_v2_avmm_intf.sv                                                                                                                                      ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/cxl_pio/intel_pcie_bam_v2_avmm_intf.sv                                                                                                              ;                                      ; 01b64807984b6ad1d280b62021dbb1a6 ;
; common/cxl_pio/intel_pcie_bam_v2_avst_intf.sv                                                                                                                                      ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/cxl_pio/intel_pcie_bam_v2_avst_intf.sv                                                                                                              ;                                      ; 9c40cbc86463b7c8b0368a70341a4884 ;
; common/cxl_pio/intel_pcie_bam_v2_cpl.sv                                                                                                                                            ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/cxl_pio/intel_pcie_bam_v2_cpl.sv                                                                                                                    ;                                      ; edfa54811a92e6953000e215b7b21760 ;
; common/cxl_pio/intel_pcie_bam_v2_fifos.sv                                                                                                                                          ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/cxl_pio/intel_pcie_bam_v2_fifos.sv                                                                                                                  ;                                      ; 5bbf2da5330b06d51031f8feab3e3d07 ;
; common/cxl_pio/intel_pcie_bam_v2_rw.sv                                                                                                                                             ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/cxl_pio/intel_pcie_bam_v2_rw.sv                                                                                                                     ;                                      ; 1152ec5182eaccc5fff8798ada9fa6ea ;
; common/cxl_pio/intel_pcie_bam_v2_sch_intf.sv                                                                                                                                       ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/cxl_pio/intel_pcie_bam_v2_sch_intf.sv                                                                                                               ;                                      ; 215f54ae18e16db32fbfce203fa0f594 ;
; common/cxl_pio/intel_cxl_pio.sv                                                                                                                                                    ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/cxl_pio/intel_cxl_pio.sv                                                                                                                            ;                                      ; f389c56d08edb8e09cf3d319d177ed23 ;
; common/cxl_pio/intel_cxl_bam_v2_crdt_intf.sv                                                                                                                                       ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/cxl_pio/intel_cxl_bam_v2_crdt_intf.sv                                                                                                               ;                                      ; d341b8ddb65842a7cdec534690f551a9 ;
; common/cxl_pio/intel_cxl_default_config.sv                                                                                                                                         ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/cxl_pio/intel_cxl_default_config.sv                                                                                                                 ;                                      ; befa9e13cc94232ab942a6e8231c5202 ;
; common/cxl_pio/intel_cxl_pf_checker.sv                                                                                                                                             ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/cxl_pio/intel_cxl_pf_checker.sv                                                                                                                     ;                                      ; 7056901670d2f4aaff9dc0867d51b8a8 ;
; common/cxl_pio/intel_pcie_bam_v2_hwtcl.sv                                                                                                                                          ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/cxl_pio/intel_pcie_bam_v2_hwtcl.sv                                                                                                                  ;                                      ; 8b809c35eedda4326432da0f8b6812d5 ;
; common/cxl_pio/pcie_ed_pio0.v                                                                                                                                                      ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/cxl_pio/pcie_ed_pio0.v                                                                                                                              ;                                      ; 7cef65f3b1626db5e27d1753d7cdc1e2 ;
; common/cxl_pio/pcie_ed.v                                                                                                                                                           ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/cxl_pio/pcie_ed.v                                                                                                                                   ;                                      ; deabe14c2591b00a2595a0ce2cd8b9c8 ;
; common/cxl_pio/intel_cxl_pio_ed_top.sv                                                                                                                                             ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/cxl_pio/intel_cxl_pio_ed_top.sv                                                                                                                     ;                                      ; 123da1e11f9d4eb4ae5c04071f101059 ;
; common/afu/afu_csr_avmm_slave.sv                                                                                                                                                   ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/afu/afu_csr_avmm_slave.sv                                                                                                                           ;                                      ; d66dd13f0fc1e77985ea666a0315af21 ;
; common/afu/afu_top.sv                                                                                                                                                              ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/afu/afu_top.sv                                                                                                                                      ;                                      ; fb8f8bcf7c08a08759ed1fb7872d3a35 ;
; common/cust_afu/cust_afu_wrapper.sv                                                                                                                                                ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/cust_afu/cust_afu_wrapper.sv                                                                                                                        ;                                      ; 6a3b8002cacba0a416951ed8dc8f2014 ;
; common/ccv_afu/packages/ccv_afu_pkg.sv                                                                                                                                             ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/packages/ccv_afu_pkg.sv                                                                                                                     ;                                      ; a6041b43f67b5f4c4fbd2e305c662076 ;
; common/ccv_afu/packages/ccv_afu_globals.vh.iv                                                                                                                                      ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/packages/ccv_afu_globals.vh.iv                                                                                                              ;                                      ; 7d0d810bc875593bdbf883926dffdb45 ;
; common/ccv_afu/tmp_ccv_afu_cfg_pkg.sv                                                                                                                                              ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/tmp_ccv_afu_cfg_pkg.sv                                                                                                                      ;                                      ; f5d32f41b436b82ab2bc6555c5a438e4 ;
; common/ccv_afu/packages/ccv_afu_global_pkg.sv                                                                                                                                      ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/packages/ccv_afu_global_pkg.sv                                                                                                              ;                                      ; 8f0d08174c5e4b0f03947d8cad8b1ae5 ;
; common/ccv_afu/packages/ccv_afu_alg1a_pkg.sv                                                                                                                                       ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/packages/ccv_afu_alg1a_pkg.sv                                                                                                               ;                                      ; dc7a0fe491a3e152f8b7e67f248ad903 ;
; common/ccv_afu/ccv_afu_cfg_pkg.sv                                                                                                                                                  ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/ccv_afu_cfg_pkg.sv                                                                                                                          ;                                      ; 56fad2eed860901cac541ef757077bdd ;
; common/ccv_afu/ccv_afu_cfg.sv                                                                                                                                                      ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/ccv_afu_cfg.sv                                                                                                                              ;                                      ; 19aea224c285e441d0f6d9b9b9428143 ;
; common/ccv_afu/ccv_afu_cdc_fifo.sv                                                                                                                                                 ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/ccv_afu_cdc_fifo.sv                                                                                                                         ;                                      ; 8a236bc66051d1d734de6ac5e7796252 ;
; common/ccv_afu/ccv_afu_cdc_fifo_vcd.v                                                                                                                                              ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/ccv_afu_cdc_fifo_vcd.v                                                                                                                      ;                                      ; a98e2c905173e01b4343a406c7aca59e ;
; common/ccv_afu/ccv_afu_cfg_reg_access.sv                                                                                                                                           ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/ccv_afu_cfg_reg_access.sv                                                                                                                   ;                                      ; 51381e2bb3abdde51025d2058afb50f6 ;
; common/ccv_afu/ccv_afu_csr_avmm_slave.sv                                                                                                                                           ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/ccv_afu_csr_avmm_slave.sv                                                                                                                   ;                                      ; 8139dbe8493a76e58a2f37864bfe4cbd ;
; common/ccv_afu/ccv_afu_avmm_wrapper.sv                                                                                                                                             ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/ccv_afu_avmm_wrapper.sv                                                                                                                     ;                                      ; 747925c816c7d77bebca861ef76d8460 ;
; common/ccv_afu/ccv_afu_wrapper.sv                                                                                                                                                  ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/ccv_afu_wrapper.sv                                                                                                                          ;                                      ; 3d0904feac423bc3c45b3b03241d45b3 ;
; common/ccv_afu/testing_inject_pattern.sv                                                                                                                                           ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/testing_inject_pattern.sv                                                                                                                   ;                                      ; 5b220f10e83f08eb8ba001a739fa3fa5 ;
; common/ccv_afu/multi_write_algorithms_engine/mwae_error_injection_regs.sv                                                                                                          ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/mwae_error_injection_regs.sv                                                                                  ;                                      ; 5272c735bbbb32cf81d1e83befe5ca74 ;
; common/ccv_afu/multi_write_algorithms_engine/mwae_poison_injection.sv                                                                                                              ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/mwae_poison_injection.sv                                                                                      ;                                      ; 1cf751ad0e6f46b376187867cee801c4 ;
; common/ccv_afu/multi_write_algorithms_engine/mwae_top.sv                                                                                                                           ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/mwae_top.sv                                                                                                   ;                                      ; fb04c70d413e9d1d775bfeadeaa5b22f ;
; common/ccv_afu/multi_write_algorithms_engine/mwae_config_and_cxl_errors_reg.sv                                                                                                     ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/mwae_config_and_cxl_errors_reg.sv                                                                             ;                                      ; 349861faf3d3529a254f96e0dc6135cf ;
; common/ccv_afu/multi_write_algorithms_engine/two_stage_multiplier.sv                                                                                                               ; User-Specified SystemVerilog HDL File            ; common/ccv_afu/multi_write_algorithms_engine/two_stage_multiplier.sv                                                                                                                                                ;                                      ;                                  ;
; common/ccv_afu/multi_write_algorithms_engine/mwae_afu_status_regs.sv                                                                                                               ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/mwae_afu_status_regs.sv                                                                                       ;                                      ; 78431e5bdf929a31e7f975f306d16bcf ;
; common/ccv_afu/multi_write_algorithms_engine/mwae_top_level_fsm.sv                                                                                                                 ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/mwae_top_level_fsm.sv                                                                                         ;                                      ; 778de9a0e9640a4b00c8498c5ce262d6 ;
; common/ccv_afu/multi_write_algorithms_engine/pattern_expand_by_byte_mask.sv                                                                                                        ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/pattern_expand_by_byte_mask.sv                                                                                ;                                      ; cc32cfd7f02f14b60085fb1782771a0c ;
; common/ccv_afu/multi_write_algorithms_engine/pattern_expand_by_byte_mask_ver2.sv                                                                                                   ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/pattern_expand_by_byte_mask_ver2.sv                                                                           ;                                      ; 0b86fdb8837abc70d40c19dbfbe6d66e ;
; common/ccv_afu/multi_write_algorithms_engine/pattern_reduce_by_pattern_size.sv                                                                                                     ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/pattern_reduce_by_pattern_size.sv                                                                             ;                                      ; 8cac48dfd123268bf443a21a96c57f9e ;
; common/ccv_afu/multi_write_algorithms_engine/verify_sc_compare.sv                                                                                                                  ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/verify_sc_compare.sv                                                                                          ;                                      ; 439c178972c1786d45c60491e152d64d ;
; common/ccv_afu/multi_write_algorithms_engine/verify_sc_extract_error_pattern.sv                                                                                                    ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/verify_sc_extract_error_pattern.sv                                                                            ;                                      ; 9f57e935016d471eaa015b2938b7917b ;
; common/ccv_afu/multi_write_algorithms_engine/verify_sc_index_byte_offset.sv                                                                                                        ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/verify_sc_index_byte_offset.sv                                                                                ;                                      ; afbb313702624dff1ce6fdec2e7e7384 ;
; common/ccv_afu/multi_write_algorithms_engine/fifo_sync_1.sv                                                                                                                        ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/fifo_sync_1.sv                                                                                                ;                                      ; 78562e56b7f68ba6f4d50272a5b10bd9 ;
; common/ccv_afu/multi_write_algorithms_engine/mwae_config_check.sv                                                                                                                  ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/mwae_config_check.sv                                                                                          ;                                      ; 880a31723cb2b313fb2db221606995ca ;
; common/ccv_afu/multi_write_algorithms_engine/mwae_debug_logs.sv                                                                                                                    ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/mwae_debug_logs.sv                                                                                            ;                                      ; 5644c5f8b5d1624694a10b85e3579ded ;
; common/ccv_afu/multi_write_algorithms_engine/algorithm_1a/alg_1a_create_packet.sv                                                                                                  ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/algorithm_1a/alg_1a_create_packet.sv                                                                          ;                                      ; afd8ef30f597c98c9d3dace88c6df9ce ;
; common/ccv_afu/multi_write_algorithms_engine/algorithm_1a/alg_1a_calc_error_address.sv                                                                                             ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/algorithm_1a/alg_1a_calc_error_address.sv                                                                     ;                                      ; 01a1b8d0734b3a93946e0c2a16de10f9 ;
; common/ccv_afu/multi_write_algorithms_engine/algorithm_1a/alg_1a_poison_injection.sv                                                                                               ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/algorithm_1a/alg_1a_poison_injection.sv                                                                       ;                                      ; df433cfa9f70d08c75a223a4be4f82ed ;
; common/ccv_afu/multi_write_algorithms_engine/algorithm_1a/alg_1a_execute_response_count.sv                                                                                         ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/algorithm_1a/alg_1a_execute_response_count.sv                                                                 ;                                      ; 69d4d019b576545ed55477506f62a5a4 ;
; common/ccv_afu/multi_write_algorithms_engine/algorithm_1a/alg_1a_execute_write.sv                                                                                                  ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/algorithm_1a/alg_1a_execute_write.sv                                                                          ;                                      ; 23f98d88bfd164933f2bc68c012cbe78 ;
; common/ccv_afu/multi_write_algorithms_engine/algorithm_1a/alg_1a_top.sv                                                                                                            ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/algorithm_1a/alg_1a_top.sv                                                                                    ;                                      ; a768ceb1e8cc9bc339997813028e178f ;
; common/ccv_afu/multi_write_algorithms_engine/algorithm_1a/alg_1a_execute_write_axi_fsm.sv                                                                                          ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/algorithm_1a/alg_1a_execute_write_axi_fsm.sv                                                                  ;                                      ; 386dfedd90f4ab6876b898e0ecc6a6ca ;
; common/ccv_afu/multi_write_algorithms_engine/algorithm_1a/alg_1a_verify_sc_read_axi_fsm.sv                                                                                         ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/algorithm_1a/alg_1a_verify_sc_read_axi_fsm.sv                                                                 ;                                      ; 3d6329d4715ce7de1d891d3628ebdb60 ;
; common/ccv_afu/multi_write_algorithms_engine/algorithm_1a/alg_1a_top_level_fsm_sc_and_nsc.sv                                                                                       ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/algorithm_1a/alg_1a_top_level_fsm_sc_and_nsc.sv                                                               ;                                      ; 32e03d5b2cdd2f4beec8a6ae173607c0 ;
; common/ccv_afu/multi_write_algorithms_engine/algorithm_1a/alg_1a_top_level_fsm_sc_only.sv                                                                                          ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/algorithm_1a/alg_1a_top_level_fsm_sc_only.sv                                                                  ;                                      ; c7e9f3cf8c51a8679d90a09d65313cde ;
; common/ccv_afu/multi_write_algorithms_engine/algorithm_1a/alg_1a_verify_sc_read.sv                                                                                                 ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/algorithm_1a/alg_1a_verify_sc_read.sv                                                                         ;                                      ; 1c81c89172f2bafb18e6c5f6bf048f26 ;
; common/ccv_afu/multi_write_algorithms_engine/algorithm_1a/alg_1a_verify_sc_response.sv                                                                                             ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/algorithm_1a/alg_1a_verify_sc_response.sv                                                                     ;                                      ; f72b7247abdf3e01ea3ccd7eb6ac1eb0 ;
; common/mc_top/altecc_enc_dec_ip/altecc_enc_latency0.ip                                                                                                                             ; User-Specified IP File                           ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/altecc_enc_dec_ip/altecc_enc_latency0.ip                                                                                                     ;                                      ; 6ecc0ac32f7c22bbe897f2c4733c5ae7 ;
; common/mc_top/altecc_enc_dec_ip/altecc_enc_latency0/altecc_1910/synth/altecc_enc_latency0_altecc_1910_azqkyey.v                                                                    ; User-Specified Verilog HDL File                  ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/altecc_enc_dec_ip/altecc_enc_latency0/altecc_1910/synth/altecc_enc_latency0_altecc_1910_azqkyey.v                                            ; altecc_1910                          ; 163b1e8d99a2728fbd6bebc8c994bdd1 ;
; common/mc_top/altecc_enc_dec_ip/altecc_enc_latency0/synth/altecc_enc_latency0.v                                                                                                    ; User-Specified Verilog HDL File                  ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/altecc_enc_dec_ip/altecc_enc_latency0/synth/altecc_enc_latency0.v                                                                            ; altecc_enc_latency0                  ; 031fe8486ae47af075e864d505a6afbf ;
; common/mc_top/altecc_enc_dec_ip/altecc_dec_latency1.ip                                                                                                                             ; User-Specified IP File                           ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/altecc_enc_dec_ip/altecc_dec_latency1.ip                                                                                                     ;                                      ; 46b6db5f7c6911d1f4f80bc7cb741049 ;
; common/mc_top/altecc_enc_dec_ip/altecc_dec_latency1/altecc_1910/synth/altecc_dec_latency1_altecc_1910_lizxuqi.v                                                                    ; User-Specified Verilog HDL File                  ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/altecc_enc_dec_ip/altecc_dec_latency1/altecc_1910/synth/altecc_dec_latency1_altecc_1910_lizxuqi.v                                            ; altecc_1910                          ; c4765ece3c3ad72dcec8dc73cb168435 ;
; common/mc_top/altecc_enc_dec_ip/altecc_dec_latency1/synth/altecc_dec_latency1.v                                                                                                    ; User-Specified Verilog HDL File                  ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/altecc_enc_dec_ip/altecc_dec_latency1/synth/altecc_dec_latency1.v                                                                            ; altecc_dec_latency1                  ; 523f758af16364562bf14f953d6d74f5 ;
; common/mc_top/altecc_enc_dec_ip/altecc_dec_latency2.ip                                                                                                                             ; User-Specified IP File                           ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/altecc_enc_dec_ip/altecc_dec_latency2.ip                                                                                                     ;                                      ; f353c169dded11134b9bf62370fea705 ;
; common/mc_top/altecc_enc_dec_ip/altecc_dec_latency2/altecc_1910/synth/altecc_dec_latency2_altecc_1910_v36jjva.v                                                                    ; User-Specified Verilog HDL File                  ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/altecc_enc_dec_ip/altecc_dec_latency2/altecc_1910/synth/altecc_dec_latency2_altecc_1910_v36jjva.v                                            ; altecc_1910                          ; 8241b445c6e4ad4cd4bf9c51980665bf ;
; common/mc_top/altecc_enc_dec_ip/altecc_dec_latency2/synth/altecc_dec_latency2.v                                                                                                    ; User-Specified Verilog HDL File                  ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/altecc_enc_dec_ip/altecc_dec_latency2/synth/altecc_dec_latency2.v                                                                            ; altecc_dec_latency2                  ; 0736ab9ca75cfe489bd8531243baf61a ;
; common/mc_top/emif_ip/emif_cal_two_ch.ip                                                                                                                                           ; User-Specified IP File                           ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/emif_ip/emif_cal_two_ch.ip                                                                                                                   ;                                      ; 8cc01ddd6491156359c674cb092fb0a0 ;
; common/mc_top/emif_ip/emif_cal_two_ch/altera_emif_cal_iossm_261/synth/altera_emif_cal_iossm.sv                                                                                     ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/emif_ip/emif_cal_two_ch/altera_emif_cal_iossm_261/synth/altera_emif_cal_iossm.sv                                                             ; altera_emif_cal_iossm_261            ; 1dedabe84604768d8bb071483824f876 ;
; common/mc_top/emif_ip/emif_cal_two_ch/altera_emif_cal_iossm_261/synth/altera_emif_f2c_gearbox.sv                                                                                   ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/emif_ip/emif_cal_two_ch/altera_emif_cal_iossm_261/synth/altera_emif_f2c_gearbox.sv                                                           ; altera_emif_cal_iossm_261            ; 6966254179a06df2b4036f431272a400 ;
; common/mc_top/emif_ip/emif_cal_two_ch/altera_emif_cal_iossm_261/synth/emif_cal_two_ch_altera_emif_cal_iossm_261_blvn6sy_code.hex                                                   ; User-Specified Hexadecimal (Intel-Format) File   ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/emif_ip/emif_cal_two_ch/altera_emif_cal_iossm_261/synth/emif_cal_two_ch_altera_emif_cal_iossm_261_blvn6sy_code.hex                           ; altera_emif_cal_iossm_261            ; 202378942429237a7667b3c7627497bc ;
; common/mc_top/emif_ip/emif_cal_two_ch/altera_emif_cal_iossm_261/synth/emif_cal_two_ch_altera_emif_cal_iossm_261_blvn6sy_sim_global_param_tbl.hex                                   ; User-Specified Hexadecimal (Intel-Format) File   ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/emif_ip/emif_cal_two_ch/altera_emif_cal_iossm_261/synth/emif_cal_two_ch_altera_emif_cal_iossm_261_blvn6sy_sim_global_param_tbl.hex           ; altera_emif_cal_iossm_261            ; 114995d94aedb464c3f804f3294e318d ;
; common/mc_top/emif_ip/emif_cal_two_ch/altera_emif_cal_iossm_261/synth/emif_cal_two_ch_altera_emif_cal_iossm_261_blvn6sy_sim_global_param_tbl.txt                                   ; User-Specified File                              ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/emif_ip/emif_cal_two_ch/altera_emif_cal_iossm_261/synth/emif_cal_two_ch_altera_emif_cal_iossm_261_blvn6sy_sim_global_param_tbl.txt           ; altera_emif_cal_iossm_261            ; 386ccc71158dfaa0b9bcc7b84bca9cb0 ;
; common/mc_top/emif_ip/emif_cal_two_ch/altera_emif_cal_iossm_261/synth/emif_cal_two_ch_altera_emif_cal_iossm_261_blvn6sy_synth_global_param_tbl.hex                                 ; User-Specified Hexadecimal (Intel-Format) File   ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/emif_ip/emif_cal_two_ch/altera_emif_cal_iossm_261/synth/emif_cal_two_ch_altera_emif_cal_iossm_261_blvn6sy_synth_global_param_tbl.hex         ; altera_emif_cal_iossm_261            ; 4e07dbdcee1b9fb06c4f275bf4271cb9 ;
; common/mc_top/emif_ip/emif_cal_two_ch/altera_emif_cal_iossm_261/synth/emif_cal_two_ch_altera_emif_cal_iossm_261_blvn6sy_synth_global_param_tbl.txt                                 ; User-Specified File                              ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/emif_ip/emif_cal_two_ch/altera_emif_cal_iossm_261/synth/emif_cal_two_ch_altera_emif_cal_iossm_261_blvn6sy_synth_global_param_tbl.txt         ; altera_emif_cal_iossm_261            ; dd27d6a3de5931c1f1a9d9efbbe24c04 ;
; common/mc_top/emif_ip/emif_cal_two_ch/altera_emif_cal_iossm_261/synth/emif_cal_two_ch_altera_emif_cal_iossm_261_blvn6sy_arch.sv                                                    ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/emif_ip/emif_cal_two_ch/altera_emif_cal_iossm_261/synth/emif_cal_two_ch_altera_emif_cal_iossm_261_blvn6sy_arch.sv                            ; altera_emif_cal_iossm_261            ; ffe7198a555423ee9be77fd9eed35e68 ;
; common/mc_top/emif_ip/emif_cal_two_ch/altera_emif_cal_iossm_261/synth/emif_cal_two_ch_altera_emif_cal_iossm_261_blvn6sy.sv                                                         ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/emif_ip/emif_cal_two_ch/altera_emif_cal_iossm_261/synth/emif_cal_two_ch_altera_emif_cal_iossm_261_blvn6sy.sv                                 ; altera_emif_cal_iossm_261            ; cd3eb027b500b1e75f493ee9969c4635 ;
; common/mc_top/emif_ip/emif_cal_two_ch/altera_emif_cal_261/synth/emif_cal_two_ch_altera_emif_cal_261_yvjgaei.v                                                                      ; User-Specified Verilog HDL File                  ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/emif_ip/emif_cal_two_ch/altera_emif_cal_261/synth/emif_cal_two_ch_altera_emif_cal_261_yvjgaei.v                                              ; altera_emif_cal_261                  ; 408f3c2d89711994c116744badb359d2 ;
; common/mc_top/emif_ip/emif_cal_two_ch/synth/emif_cal_two_ch.v                                                                                                                      ; User-Specified Verilog HDL File                  ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/emif_ip/emif_cal_two_ch/synth/emif_cal_two_ch.v                                                                                              ; emif_cal_two_ch                      ; 6631f18bd86cc7b445333a0716ec8f10 ;
; common/mc_top/emif_ip/emif.ip                                                                                                                                                      ; User-Specified IP File                           ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/emif_ip/emif.ip                                                                                                                              ;                                      ; 0eaf336229f033644f25abd511e967a5 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_uenu7qa_top.sv                                                                               ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_uenu7qa_top.sv                                                       ; altera_emif_arch_fm_191              ; db1f94e899afbeccc92560a87fd77343 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_uenu7qa.sv                                                                                   ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_uenu7qa.sv                                                           ; altera_emif_arch_fm_191              ; 9e0329a2522e8130c7ced80229178845 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_bufs.sv                                                                                               ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_bufs.sv                                                                       ; altera_emif_arch_fm_191              ; cfbd7997450be18074f2fc76aa635581 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_ufis.sv                                                                                               ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_ufis.sv                                                                       ; altera_emif_arch_fm_191              ; 0b2b1d163c4f08f2f531457f912c9060 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_ufi_wrapper.sv                                                                                        ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_ufi_wrapper.sv                                                                ; altera_emif_arch_fm_191              ; f8888ab8564981de3a9ab3359791f53d ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_se_i.sv                                                                                      ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_se_i.sv                                                              ; altera_emif_arch_fm_191              ; 3ea7fd9f7ecc6b06b8873dd0c240e6f0 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_se_o.sv                                                                                      ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_se_o.sv                                                              ; altera_emif_arch_fm_191              ; adfec5667e966b8f31098183f25670bd ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_df_i.sv                                                                                      ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_df_i.sv                                                              ; altera_emif_arch_fm_191              ; 80ff7059d06e5d617520e8bed7b5b9da ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_df_o.sv                                                                                      ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_df_o.sv                                                              ; altera_emif_arch_fm_191              ; c49c76784656158ed6da7efca2f23355 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_cp_i.sv                                                                                      ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_cp_i.sv                                                              ; altera_emif_arch_fm_191              ; 60a75a2e59389318f2c8235eeab05d50 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_bdir_df.sv                                                                                        ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_bdir_df.sv                                                                ; altera_emif_arch_fm_191              ; bf22119578c033cbf2331a21d3cf7466 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_bdir_se.sv                                                                                        ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_bdir_se.sv                                                                ; altera_emif_arch_fm_191              ; 63bb6291505a79af1c9f0c44c1082c4f ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_unused.sv                                                                                         ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_unused.sv                                                                 ; altera_emif_arch_fm_191              ; c88289b3f172b750fe2c0c8cdeded62d ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_cal_counter.sv                                                                                        ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_cal_counter.sv                                                                ; altera_emif_arch_fm_191              ; 6efd5a656b34ccd3e8088228da9d9ce6 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_pll.sv                                                                                                ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_pll.sv                                                                        ; altera_emif_arch_fm_191              ; 35d436a0c9251b0130964c8186ee27fa ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_pll_fast_sim.sv                                                                                       ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_pll_fast_sim.sv                                                               ; altera_emif_arch_fm_191              ; b92e655672283646c3e06ca4e2259e4d ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_pll_extra_clks.sv                                                                                     ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_pll_extra_clks.sv                                                             ; altera_emif_arch_fm_191              ; 85f0e1bfb7786bea00a49a5c21bb814f ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_oct.sv                                                                                                ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_oct.sv                                                                        ; altera_emif_arch_fm_191              ; b04bafb50337480dfd3e8b1884df747f ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_core_clks_rsts.sv                                                                                     ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_core_clks_rsts.sv                                                             ; altera_emif_arch_fm_191              ; 17acb1c3aa6468dea9da87a37bef4ef1 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hps_clks_rsts.sv                                                                                      ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hps_clks_rsts.sv                                                              ; altera_emif_arch_fm_191              ; 0e9361a6ac41e4c367d54b142d466db8 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_local_reset.sv                                                                                        ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_local_reset.sv                                                                ; altera_emif_arch_fm_191              ; abd4ff306fc2b1a37b4a069983307a3c ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_io_tiles_wrap.sv                                                                                      ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_io_tiles_wrap.sv                                                              ; altera_emif_arch_fm_191              ; 3a52156c345984e003a19e8a99f52350 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_io_tiles.sv                                                                                           ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_io_tiles.sv                                                                   ; altera_emif_arch_fm_191              ; c397f9c5451392a9f8aacf8fc7a00ae8 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_io_lane_remap.sv                                                                                      ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_io_lane_remap.sv                                                              ; altera_emif_arch_fm_191              ; c84c421df20d7db06b1b4b80eadfa701 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_avl_if.sv                                                                                         ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_avl_if.sv                                                                 ; altera_emif_arch_fm_191              ; a375ae014fad2a7cfa1059d1354d7b1a ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_sideband_if.sv                                                                                    ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_sideband_if.sv                                                            ; altera_emif_arch_fm_191              ; fcc196247ed7a930637cf186217adc84 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_mmr_if.sv                                                                                         ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_mmr_if.sv                                                                 ; altera_emif_arch_fm_191              ; 31e61e97a565877d50119455d7e85fe6 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_amm_data_if.sv                                                                                    ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_amm_data_if.sv                                                            ; altera_emif_arch_fm_191              ; 802956fd5d5b3ce230ed683b21ad4fc0 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_phylite_if.sv                                                                                         ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_phylite_if.sv                                                                 ; altera_emif_arch_fm_191              ; d8404659d6a661fe4c26f47032ba1735 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_ast_data_if.sv                                                                                    ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_ast_data_if.sv                                                            ; altera_emif_arch_fm_191              ; 059ae16dc41fe4304e410cd81a05d592 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_afi_if.sv                                                                                             ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_afi_if.sv                                                                     ; altera_emif_arch_fm_191              ; 6247c18ca394c6013aff78c247681ff6 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_seq_if.sv                                                                                             ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_seq_if.sv                                                                     ; altera_emif_arch_fm_191              ; fac076358cc6aa05a06e5b0c72732580 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_regs.sv                                                                                               ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_regs.sv                                                                       ; altera_emif_arch_fm_191              ; f868cbb8e3e9497e2745db9a39f765b1 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_std_synchronizer_nocut.v                                                                                           ; User-Specified Verilog HDL File                  ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/altera_std_synchronizer_nocut.v                                                                   ; altera_emif_arch_fm_191              ; 5b4687792529b5affe600347320dd392 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_uenu7qa_ip_parameters.dat                                                                    ; User-Specified File                              ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_uenu7qa_ip_parameters.dat                                            ; altera_emif_arch_fm_191              ; 8e1fe09b209d049717417946dfd58336 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_uenu7qa_spice_files.zip                                                                      ; User-Specified File                              ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_uenu7qa_spice_files.zip                                              ; altera_emif_arch_fm_191              ; ba36f54f4e7d606c412901f3a04d9295 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_uenu7qa_seq_params_synth.hex                                                                 ; User-Specified Hexadecimal (Intel-Format) File   ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_uenu7qa_seq_params_synth.hex                                         ; altera_emif_arch_fm_191              ; 896fc34c934e21305fcaa27584125c42 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_uenu7qa_seq_params_synth.txt                                                                 ; User-Specified File                              ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_uenu7qa_seq_params_synth.txt                                         ; altera_emif_arch_fm_191              ; f37b3fb2d3b069c775bd5f67da8b0d1e ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_uenu7qa_seq_params_sim.txt                                                                   ; User-Specified File                              ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_uenu7qa_seq_params_sim.txt                                           ; altera_emif_arch_fm_191              ; 87a719824f34794af500cdb484a33c58 ;
; common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_uenu7qa_readme.txt                                                                           ; User-Specified File                              ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_uenu7qa_readme.txt                                                   ; altera_emif_arch_fm_191              ; 8ac0bba3b3855a54abc8a3595375e26f ;
; common/mc_top/emif_ip/emif/altera_emif_fm_261/synth/emif_altera_emif_fm_261_l3i6zza.v                                                                                              ; User-Specified Verilog HDL File                  ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/emif_ip/emif/altera_emif_fm_261/synth/emif_altera_emif_fm_261_l3i6zza.v                                                                      ; altera_emif_fm_261                   ; 6221b988c55b42b75ea3f6372657ede0 ;
; common/mc_top/emif_ip/emif/synth/emif.v                                                                                                                                            ; User-Specified Verilog HDL File                  ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/emif_ip/emif/synth/emif.v                                                                                                                    ; emif                                 ; 7c3a8d6305a3661825722356f8c64a3b ;
; common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo.ip                                                                                                                                ; User-Specified IP File                           ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo.ip                                                                                                        ;                                      ; 3f4b179db06081139e5d70f0dbd9ed2f ;
; common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo/fifo_1911/synth/rspfifo_fifo_1911_frih6uy.v                                                                                       ; User-Specified Verilog HDL File                  ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo/fifo_1911/synth/rspfifo_fifo_1911_frih6uy.v                                                               ; fifo_1911                            ; 2d904afad5319f75a0c384ad9d71d971 ;
; common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo/synth/rspfifo.v                                                                                                                   ; User-Specified Verilog HDL File                  ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo/synth/rspfifo.v                                                                                           ; rspfifo                              ; 4464e2f7176dea3972e5d5c2bc0bf56e ;
; common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo.ip                                                                                                                                ; User-Specified IP File                           ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo.ip                                                                                                        ;                                      ; fb1b20d533fe92d91c38ae2a45d44251 ;
; common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo/fifo_1911/synth/reqfifo_fifo_1911_nm47wdi.v                                                                                       ; User-Specified Verilog HDL File                  ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo/fifo_1911/synth/reqfifo_fifo_1911_nm47wdi.v                                                               ; fifo_1911                            ; 363b48836341246ac66766bbcfbe6af1 ;
; common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo/synth/reqfifo.v                                                                                                                   ; User-Specified Verilog HDL File                  ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo/synth/reqfifo.v                                                                                           ; reqfifo                              ; 7b7c0eda226aded7c231fb39173aa5a7 ;
; ../intel_rtile_cxl_top_cxltyp2_ed.ip                                                                                                                                               ; User-Specified IP File                           ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed.ip                                                                                                                                               ;                                      ; 7edf8d895a964b61768bbc4c400e0eef ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/rnr_cxl_pkg.sv                                                                                                     ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/rnr_cxl_pkg.sv                                                                                                     ; intel_rtile_cxl_ast_100              ; 94a0f1c3aeacde93d06f62300f8f0aae ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/z1578a_mdx1.sv                                                                                                     ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/z1578a_mdx1.sv                                                                                                     ; intel_rtile_cxl_ast_100              ; c7549d17d54d30817f438b75acea5d06 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/maib_and_rnr.dv.sv                                                                                                 ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/maib_and_rnr.dv.sv                                                                                                 ; intel_rtile_cxl_ast_100              ; b9f66803482f927b894e6dc96ebd306f ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_fifo.sv                                                                                       ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_fifo.sv                                                                                       ; intel_rtile_cxl_ast_100              ; e0a0db2edca289793457dca224a8eff7 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_hssi_dcm_rx_mapping.sv                                                                        ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_hssi_dcm_rx_mapping.sv                                                                        ; intel_rtile_cxl_ast_100              ; f387d4f1cada6ada74e05f3684e48cae ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_hssi_dcm_tx_mapping.sv                                                                        ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_hssi_dcm_tx_mapping.sv                                                                        ; intel_rtile_cxl_ast_100              ; 2f960e3a1b372604b9f7154b5d202bda ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ial_rx_mapping.sv                                                                             ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ial_rx_mapping.sv                                                                             ; intel_rtile_cxl_ast_100              ; 4d72ddac33da3a6ddd0d06f7f025ceef ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ial_tx_mapping.sv                                                                             ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ial_tx_mapping.sv                                                                             ; intel_rtile_cxl_ast_100              ; e2a5a8042dd9a9235a3c4a3a15d9a445 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_csbb_gasket.sv                                                                                ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_csbb_gasket.sv                                                                                ; intel_rtile_cxl_ast_100              ; faf7ad4d620f59ff213ac8dde98514ce ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_io_arb_wrapper.sv                                                                             ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_io_arb_wrapper.sv                                                                             ; intel_rtile_cxl_ast_100              ; 78027a6a59b2828656f7480096ffd8df ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_io_memche_priority_mux.sv                                                                     ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_io_memche_priority_mux.sv                                                                     ; intel_rtile_cxl_ast_100              ; 3058594b1b227023f2294ce929381a6a ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_io_memche_weight_counter.sv                                                                   ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_io_memche_weight_counter.sv                                                                   ; intel_rtile_cxl_ast_100              ; 0b3e4752291dacca08541e9498e2daa8 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_io_tx_wrapper.sv                                                                              ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_io_tx_wrapper.sv                                                                              ; intel_rtile_cxl_ast_100              ; 1534b978dccf8609be4414b5593df01f ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_memcache_credit_allocation.sv                                                                 ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_memcache_credit_allocation.sv                                                                 ; intel_rtile_cxl_ast_100              ; 1003e83226286911c49c79fdd1ece3b0 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_memcache_priority_mux.sv                                                                      ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_memcache_priority_mux.sv                                                                      ; intel_rtile_cxl_ast_100              ; a3358e2e0d72fd71e2b49ec9000ef268 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_memcache_tx_wrapper.sv                                                                        ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_memcache_tx_wrapper.sv                                                                        ; intel_rtile_cxl_ast_100              ; ed0d8e7118bd667b45f550705cf5015f ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_memcache_tx_wrapper_revb.sv                                                                   ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_memcache_tx_wrapper_revb.sv                                                                   ; intel_rtile_cxl_ast_100              ; 899cf78d4df6ff2c4a784a2044356955 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_soft_rx_tx_wrapper.sv                                                                         ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_soft_rx_tx_wrapper.sv                                                                         ; intel_rtile_cxl_ast_100              ; c48ca73e0e62bc915ee3eb3b170a90ad ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_soft_rx_wrapper.sv                                                                            ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_soft_rx_wrapper.sv                                                                            ; intel_rtile_cxl_ast_100              ; 950c5c5463ee0edab45b43f5917e91cf ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_soft_tx_wrapper.sv                                                                            ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_soft_tx_wrapper.sv                                                                            ; intel_rtile_cxl_ast_100              ; 954839b6d248c2f1555a874bf7b00349 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_soft_wrapper.sv                                                                               ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_soft_wrapper.sv                                                                               ; intel_rtile_cxl_ast_100              ; 6b0e536a47a332a39ee91a8237b994d5 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_tx_dsk_m_gen_24_chnl.sv                                                                       ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_tx_dsk_m_gen_24_chnl.sv                                                                       ; intel_rtile_cxl_ast_100              ; a3169e81cdd2cefda900563a09e530a4 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_tx_dsk_m_gen.sv                                                                               ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_tx_dsk_m_gen.sv                                                                               ; intel_rtile_cxl_ast_100              ; ff9f900ee330876d22cceb771ad71fab ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_rx_aib_deskew_datapipe.sv                                                                     ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_rx_aib_deskew_datapipe.sv                                                                     ; intel_rtile_cxl_ast_100              ; 1de38ebf8ed31bb88648e287af987835 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_rx_aib_deskew_sm.sv                                                                           ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_rx_aib_deskew_sm.sv                                                                           ; intel_rtile_cxl_ast_100              ; a8a58f983b16e36c4cc340475ae17242 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_rx_aib_deskew.sv                                                                              ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_rx_aib_deskew.sv                                                                              ; intel_rtile_cxl_ast_100              ; bd330a2e115d721dc827d475d90a8541 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_std_synchronizer.sv                                                                           ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_std_synchronizer.sv                                                                           ; intel_rtile_cxl_ast_100              ; 8dfae96fe23b9ea32e0720b202f6fc5a ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_reset_ctrl.sv                                                                                 ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_reset_ctrl.sv                                                                                 ; intel_rtile_cxl_ast_100              ; ab635e6d4d3869d98556d11cdf064c02 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_soft_logic_interfaces.sv                                                                      ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_soft_logic_interfaces.sv                                                                      ; intel_rtile_cxl_ast_100              ; 3f4dae7b8fa12ce1a976dce4bfb5b836 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_user_avmm_adapter.sv                                                                          ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_user_avmm_adapter.sv                                                                          ; intel_rtile_cxl_ast_100              ; b54d67bbda6f8f0befddb7ad7953b062 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ptm_deser.sv                                                                                  ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ptm_deser.sv                                                                                  ; intel_rtile_cxl_ast_100              ; 6ad2ecf0a8422ea13b16aa29be139c18 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_d2h_data_fifo.sv                                                                              ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_d2h_data_fifo.sv                                                                              ; intel_rtile_cxl_ast_100              ; 91f40d07dba35c1ba6f2cd1ff91897cd ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_credit_counter.sv                                                                             ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_credit_counter.sv                                                                             ; intel_rtile_cxl_ast_100              ; c68266f345da9d4031a32fd1c8a994a8 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_flow_err_detect.sv                                                                            ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_flow_err_detect.sv                                                                            ; intel_rtile_cxl_ast_100              ; 2476c634e73c97e74e05c745d6fc0972 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_comb_ehp2aib.sv                                                               ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_comb_ehp2aib.sv                                                               ; intel_rtile_cxl_ast_100              ; 2218b4f8d376af15ade65cbd33828222 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_comb_aib2ehp.sv                                                               ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_comb_aib2ehp.sv                                                               ; intel_rtile_cxl_ast_100              ; 9af7f4f695eca5e14b2311ebfff48164 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_full_ehp2aib.sv                                                               ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_full_ehp2aib.sv                                                               ; intel_rtile_cxl_ast_100              ; f5276706edf678f1d741e568fbdb4516 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_full_aib2ehp.sv                                                               ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_full_aib2ehp.sv                                                               ; intel_rtile_cxl_ast_100              ; e6eb0add25e6bf0cc6dbbb80aa97e400 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_wrapper.sv                                                                    ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_wrapper.sv                                                                    ; intel_rtile_cxl_ast_100              ; 2143609bb47d25a28685df1d0be4cb1f ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_data.sv                                             ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_data.sv                                             ; intel_rtile_cxl_ast_100              ; f46c7c078aa19f9d8a67d3204d30faf4 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_data_shifter.sv                                     ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_data_shifter.sv                                     ; intel_rtile_cxl_ast_100              ; ed6f364c3e5bbc744d77dc8421c3880a ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_dvalid.sv                                           ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_dvalid.sv                                           ; intel_rtile_cxl_ast_100              ; f83194caadcda896ddfd88d3cd92b828 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_generic.sv                                          ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_generic.sv                                          ; intel_rtile_cxl_ast_100              ; 3b47c4497f3710f98dc7391c3612c22f ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_output_mux.sv                                       ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_output_mux.sv                                       ; intel_rtile_cxl_ast_100              ; 0b32dbc43df45e757a3c7131a98aaab3 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_seg_valids.sv                                       ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_seg_valids.sv                                       ; intel_rtile_cxl_ast_100              ; 3c6ba90d7834e5b372a0fb31ad6df6ee ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_sop_eop_dw_gen.sv                                   ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_sop_eop_dw_gen.sv                                   ; intel_rtile_cxl_ast_100              ; 5453889311730eca0bf9b9aca98a7837 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_sop_eop_handling.sv                                 ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_sop_eop_handling.sv                                 ; intel_rtile_cxl_ast_100              ; dd9f89eb9e05feabc09f33575d0397e1 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_valid_shifter.sv                                    ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_valid_shifter.sv                                    ; intel_rtile_cxl_ast_100              ; bffed3f2eb8d4ccca3f19b427fcb9ce8 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_wrapper.sv                                          ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_wrapper.sv                                          ; intel_rtile_cxl_ast_100              ; af7da0895d6694e71972c90eea364bc4 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack.sv                                                  ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack.sv                                                  ; intel_rtile_cxl_ast_100              ; babf26870b5c346b4e7b69483088f6bc ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_lut.sv                                              ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_lut.sv                                              ; intel_rtile_cxl_ast_100              ; b0cb465cf543cb8715ad5db0aa583ec2 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_data_segment_mux.sv                             ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_data_segment_mux.sv                             ; intel_rtile_cxl_ast_100              ; b7351a5853f0e6cd8f867a522f45f7b7 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_data_segment.sv                                 ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_data_segment.sv                                 ; intel_rtile_cxl_ast_100              ; e02484161d734cf2af151e1e0629fcf8 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_data_valids.sv                                  ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_data_valids.sv                                  ; intel_rtile_cxl_ast_100              ; 5e0fa43ef3a2827ebda8afb9735eb7e3 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_eop_2_handling.sv                               ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_eop_2_handling.sv                               ; intel_rtile_cxl_ast_100              ; 02d661abfc07056b579c078b075b976c ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_eop_dwpos.sv                                    ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_eop_dwpos.sv                                    ; intel_rtile_cxl_ast_100              ; 522eb845961fa5819e05e062aba34f9a ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_frame_aligner.sv                                ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_frame_aligner.sv                                ; intel_rtile_cxl_ast_100              ; 23f104362b3c94e52143aeacbdbf94ec ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_header_eop.sv                                   ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_header_eop.sv                                   ; intel_rtile_cxl_ast_100              ; 2e1ba2c3cca31064d7e1752b34ad7093 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_header_segment.sv                               ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_header_segment.sv                               ; intel_rtile_cxl_ast_100              ; 312bf109ae1e6632344a83cb560f2fe8 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_header_sidebands.sv                             ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_header_sidebands.sv                             ; intel_rtile_cxl_ast_100              ; a4faf7ece690c08fcf5b05e1745c455f ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_header_valid.sv                                 ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_header_valid.sv                                 ; intel_rtile_cxl_ast_100              ; eb0cf912fdd8a347004afd5e551e62f0 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_segment_decoding.sv                             ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_segment_decoding.sv                             ; intel_rtile_cxl_ast_100              ; 1493e1e04ab90f8be32d93444e4ab78f ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_wrapper.sv                                      ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_wrapper.sv                                      ; intel_rtile_cxl_ast_100              ; d2bda57744944859948f62097f59e5a9 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen0.mif                                                                                             ; User-Specified Memory Initialization File        ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen0.mif                                                                                             ; intel_rtile_cxl_ast_100              ; 5ef049ac0b79e2b4a6a5f3fbc14d2da8 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen1.mif                                                                                             ; User-Specified Memory Initialization File        ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen1.mif                                                                                             ; intel_rtile_cxl_ast_100              ; f319574869ea0b6aad169671fea3bda8 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen2.mif                                                                                             ; User-Specified Memory Initialization File        ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen2.mif                                                                                             ; intel_rtile_cxl_ast_100              ; 9da30a2dcbda236de6bbea92c9dac752 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen3.mif                                                                                             ; User-Specified Memory Initialization File        ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen3.mif                                                                                             ; intel_rtile_cxl_ast_100              ; 10bd5112dc03220ba7404fd44210e519 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen4.mif                                                                                             ; User-Specified Memory Initialization File        ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen4.mif                                                                                             ; intel_rtile_cxl_ast_100              ; 0348443bd6a9d4e544a06a7aa4401d7a ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen5.mif                                                                                             ; User-Specified Memory Initialization File        ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen5.mif                                                                                             ; intel_rtile_cxl_ast_100              ; c8ab61898531d42f9d693613d07af69e ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen6.mif                                                                                             ; User-Specified Memory Initialization File        ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen6.mif                                                                                             ; intel_rtile_cxl_ast_100              ; 54a194218b8a7032cd9d8369d94de0a6 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen7.mif                                                                                             ; User-Specified Memory Initialization File        ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen7.mif                                                                                             ; intel_rtile_cxl_ast_100              ; 52fef9b317d2a327178e955eb9c84d89 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/altera_std_synchronizer_nocut.sv                                                                        ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/altera_std_synchronizer_nocut.sv                                                                        ; intel_rtile_cxl_ast_100              ; f550ec51c5d77898162c0e61f1040599 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/rnr_simple_fifo.sv                                                                                      ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/rnr_simple_fifo.sv                                                                                      ; intel_rtile_cxl_ast_100              ; da321e2560a8021e727fc5759c588a7e ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen0.sv                                                                                              ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen0.sv                                                                                              ; intel_rtile_cxl_ast_100              ; c348092898371a1684c8c8d93f85a444 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen1.sv                                                                                              ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen1.sv                                                                                              ; intel_rtile_cxl_ast_100              ; 5ed66c7f0709c17d7789367de4f955d8 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen2.sv                                                                                              ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen2.sv                                                                                              ; intel_rtile_cxl_ast_100              ; 07f7acc6c03f8a071be21a6f03b6a7ca ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen3.sv                                                                                              ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen3.sv                                                                                              ; intel_rtile_cxl_ast_100              ; 5941334582071cf2d5af72d65651bc7a ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen4.sv                                                                                              ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen4.sv                                                                                              ; intel_rtile_cxl_ast_100              ; 934315bf13c7ce4e4dc14b29c02f471e ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen5.sv                                                                                              ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen5.sv                                                                                              ; intel_rtile_cxl_ast_100              ; 0bdb275f984e7af6671f1acdd818d2d4 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen6.sv                                                                                              ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen6.sv                                                                                              ; intel_rtile_cxl_ast_100              ; 5622aade00b1dfac83e2b949bb68d800 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen7.sv                                                                                              ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/lutlen7.sv                                                                                              ; intel_rtile_cxl_ast_100              ; 2aa98f9c8129e7cc3f1224ccca692146 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_com_mcsb.sv                                                                     ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_com_mcsb.sv                                                                     ; intel_rtile_cxl_ast_100              ; e0ab339e2424ae7cac188f4cb565220b ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_com_tcsb.sv                                                                     ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_com_tcsb.sv                                                                     ; intel_rtile_cxl_ast_100              ; 588a163a5705942936e76adb4ea3e062 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_divclk.sv                                                                               ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_divclk.sv                                                                               ; intel_rtile_cxl_ast_100              ; 2cc4787b0a908ebf7ecc3f4c109f76c9 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csb_pkg.sv                                                                              ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csb_pkg.sv                                                                              ; intel_rtile_cxl_ast_100              ; ed18cc26748280204bd36c1a8f169a2d ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_apperr2csb.sv                                                                   ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_apperr2csb.sv                                                                   ; intel_rtile_cxl_ast_100              ; 14ef79c29d02eeb19fc75fb10556fb4d ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_avmm2csb.sv                                                                     ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_avmm2csb.sv                                                                     ; intel_rtile_cxl_ast_100              ; 5ffa5edd6b6d3670fd3074a9175f464d ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_csb2cii.sv                                                                      ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_csb2cii.sv                                                                      ; intel_rtile_cxl_ast_100              ; c43b268546647bc905c9586d8682ed8f ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_csb2cplto.sv                                                                    ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_csb2cplto.sv                                                                    ; intel_rtile_cxl_ast_100              ; fb31d36447abce385a9eacfe0099913b ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_csb2pcicfg.sv                                                                   ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_csb2pcicfg.sv                                                                   ; intel_rtile_cxl_ast_100              ; 092cc789774c17136685985100164a29 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_pcie_csb2serr.sv                                                                ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_pcie_csb2serr.sv                                                                ; intel_rtile_cxl_ast_100              ; 5905e440a3c4eb1c6f5e8f72106e7c4e ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_pcie_csb2vferr.sv                                                               ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_pcie_csb2vferr.sv                                                               ; intel_rtile_cxl_ast_100              ; ae85219e96168603e3ce99353eca798c ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_csb_adaptor.sv                                                                  ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_csb_adaptor.sv                                                                  ; intel_rtile_cxl_ast_100              ; 1bceff967ad3ed8e8fc3dfa45ebba643 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_csbcgcgu.sv                                                                     ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_csbcgcgu.sv                                                                     ; intel_rtile_cxl_ast_100              ; f7adb52d5fc847a548ee4349298a9701 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_csbcism.sv                                                                      ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_csbcism.sv                                                                      ; intel_rtile_cxl_ast_100              ; 194d2d690ab24371c88381c012d9f8d6 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_csbcport.sv                                                                     ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_csbcport.sv                                                                     ; intel_rtile_cxl_ast_100              ; 62f3b7a00c50b7c14810da6dfa6d5f15 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_csbebase.sv                                                                     ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_csbebase.sv                                                                     ; intel_rtile_cxl_ast_100              ; 3d1785cb154873ed65d00a6c50a39c08 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_csbendpoint.sv                                                                  ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_csbendpoint.sv                                                                  ; intel_rtile_cxl_ast_100              ; 8d20a9ded1b810d5ec48bf8c8706afeb ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_csbep_wrapper.sv                                                                ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_csbep_wrapper.sv                                                                ; intel_rtile_cxl_ast_100              ; 1f7a6dad9f118fe57ebf6582d49a134c ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_flr2csb.sv                                                                      ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_flr2csb.sv                                                                      ; intel_rtile_cxl_ast_100              ; 8aa25f5f0c13fe2399ff1f446d1020d9 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_pcie_int2csb.sv                                                                 ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_pcie_int2csb.sv                                                                 ; intel_rtile_cxl_ast_100              ; a11fd5c5ffe81f72f6bd514bae51cef2 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_pcie_pm2csb.sv                                                                  ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_pcie_pm2csb.sv                                                                  ; intel_rtile_cxl_ast_100              ; 2133798441c5e01291b736c089eaef47 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_pcie_prs2csb.sv                                                                 ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_pcie_prs2csb.sv                                                                 ; intel_rtile_cxl_ast_100              ; 279680ce26ff56221bdde157a7a260cd ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_user_avmm_adapter.sv                                                            ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_user_avmm_adapter.sv                                                            ; intel_rtile_cxl_ast_100              ; befbe5321fc4e9916869687e18106afa ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_pulsesync.sv                                                                    ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_pulsesync.sv                                                                    ; intel_rtile_cxl_ast_100              ; 722c0176cb262c93134df0fe4a9ad440 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_pcie_vw2csb.sv                                                                  ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_pcie_vw2csb.sv                                                                  ; intel_rtile_cxl_ast_100              ; ea030916261e0f5aab25f8c1a22c939d ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csb_common_module.sv                                                                    ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csb_common_module.sv                                                                    ; intel_rtile_cxl_ast_100              ; 9581efd5ddbcf196011e75b11d84d8f1 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_mux2.sv                                                                                 ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_mux2.sv                                                                                 ; intel_rtile_cxl_ast_100              ; 429abc8439b2dbece359036be586510f ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_com_syncfifo.sv                                                                         ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_com_syncfifo.sv                                                                         ; intel_rtile_cxl_ast_100              ; 904b1e6aa5deb9a2df013075c9cbba14 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbcasyncclkreq.sv                                                                      ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbcasyncclkreq.sv                                                                      ; intel_rtile_cxl_ast_100              ; 0fc9a66dcdf430d9eff0edc0e69414f3 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbcasyncfifo_egr.sv                                                                    ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbcasyncfifo_egr.sv                                                                    ; intel_rtile_cxl_ast_100              ; 06c8482f1d36ede61aa3a118c1aa21c5 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbcasyncfifo_ing.sv                                                                    ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbcasyncfifo_ing.sv                                                                    ; intel_rtile_cxl_ast_100              ; c5f0f840136829f6f59b1f88dfbab7a6 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbcasyncfifo.sv                                                                        ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbcasyncfifo.sv                                                                        ; intel_rtile_cxl_ast_100              ; 765817b5afac083f2f62388f4806ae7a ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbccomp.sv                                                                             ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbccomp.sv                                                                             ; intel_rtile_cxl_ast_100              ; c0f17a5e302414cb432e19181fe14592 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbcegress.sv                                                                           ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbcegress.sv                                                                           ; intel_rtile_cxl_ast_100              ; c7b97d6010f9ab4be78d7c05863dde66 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csb_cfgif.sv                                                                            ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csb_cfgif.sv                                                                            ; intel_rtile_cxl_ast_100              ; 9d64bbf77fe24d3760ce9f54e5520f98 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbcfifo.sv                                                                             ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbcfifo.sv                                                                             ; intel_rtile_cxl_ast_100              ; f709572a35d792ce420d871e7d856896 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbcingress.sv                                                                          ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbcingress.sv                                                                          ; intel_rtile_cxl_ast_100              ; 05ffd37f1498cc9156a20baf76d86788 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbcinqueue.sv                                                                          ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbcinqueue.sv                                                                          ; intel_rtile_cxl_ast_100              ; 39cc34cad016c0c47465a19d3d77a1d4 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbcusync_clk1.sv                                                                       ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbcusync_clk1.sv                                                                       ; intel_rtile_cxl_ast_100              ; 2007328291a512907de1edfde39ae38f ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbcusync_clk2.sv                                                                       ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbcusync_clk2.sv                                                                       ; intel_rtile_cxl_ast_100              ; 3c7e82dd790d4cc636d8dc77813764bc ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbebulkrdwr.sv                                                                         ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbebulkrdwr.sv                                                                         ; intel_rtile_cxl_ast_100              ; 9fbb7e0077f94c3d2b13f387132c1066 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbebulkrdwrwrapper.sv                                                                  ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbebulkrdwrwrapper.sv                                                                  ; intel_rtile_cxl_ast_100              ; 2c202bbf77aa55a7ed6f7a8d05518471 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbebytecount.sv                                                                        ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbebytecount.sv                                                                        ; intel_rtile_cxl_ast_100              ; 8ae6280fc2eecd39b621232d6ba6b599 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbedoserrmstr.sv                                                                       ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbedoserrmstr.sv                                                                       ; intel_rtile_cxl_ast_100              ; bdb2d9560e3107fc1cc4310a39966e69 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbehierinsert.sv                                                                       ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbehierinsert.sv                                                                       ; intel_rtile_cxl_ast_100              ; 0df7db75484d2cadc488256526894a6f ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbemstrreg.sv                                                                          ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbemstrreg.sv                                                                          ; intel_rtile_cxl_ast_100              ; c2bed46626a2441e59694351db029c38 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbemstr.sv                                                                             ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbemstr.sv                                                                             ; intel_rtile_cxl_ast_100              ; 45c5a96e1c0e874676ee0d39189c1183 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbetregsplitter.sv                                                                     ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbetregsplitter.sv                                                                     ; intel_rtile_cxl_ast_100              ; 7fdbf5ff63b687c6de9e2f21942e9662 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbetrgtreg.sv                                                                          ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbetrgtreg.sv                                                                          ; intel_rtile_cxl_ast_100              ; adda4e157ac7b8e2bef1fc2f68480737 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbetrgt.sv                                                                             ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbetrgt.sv                                                                             ; intel_rtile_cxl_ast_100              ; 6f1e82fc3a068713c84bbe663c9d9faa ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_cxl_csb2aermsg.sv                                                               ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_cxl_csb2aermsg.sv                                                               ; intel_rtile_cxl_ast_100              ; ec37c27e6810643521cdc767bbb1ee29 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_cxl_csb2cfgupdate.sv                                                            ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_cxl_csb2cfgupdate.sv                                                            ; intel_rtile_cxl_ast_100              ; a487acd69c8f78373bdfbf50352de0ae ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_cxl_pm2csb.sv                                                                   ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_cxl_pm2csb.sv                                                                   ; intel_rtile_cxl_ast_100              ; 6e732d2e2a259d7cd1446b653f54f488 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_cxl_csb2hiperr.sv                                                               ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_cxl_csb2hiperr.sv                                                               ; intel_rtile_cxl_ast_100              ; b5bf3328eefe4bd5ec4a5de3ad70fbd3 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_ast_100_5iee5yq.sv                                                  ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_ast_100_5iee5yq.sv                                                  ; intel_rtile_cxl_ast_100              ; 85244d984d1af2ae12d0d731088a7ec9 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtile_cxl_ip.v                                                                                                     ; User-Specified Verilog HDL File                  ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtile_cxl_ip.v                                                                                                     ; intel_rtile_cxl_top_150              ; f55b9110e18a50d41e3781dd0c97dc36 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_avalon_mm_bridge_2001/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_avalon_mm_bridge_2001_k2bg7dq.v                                         ; User-Specified Verilog HDL File                  ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_avalon_mm_bridge_2001/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_avalon_mm_bridge_2001_k2bg7dq.v                                         ; altera_avalon_mm_bridge_2001         ; 191aeaadc5bb93215752c069818a045c ;
; ../intel_rtile_cxl_top_cxltyp2_ed/st_dc_fifo_1941/synth/intel_rtile_cxl_top_cxltyp2_ed_st_dc_fifo_1941_t2zlahy.v                                                                   ; User-Specified Verilog HDL File                  ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/st_dc_fifo_1941/synth/intel_rtile_cxl_top_cxltyp2_ed_st_dc_fifo_1941_t2zlahy.v                                                                   ; st_dc_fifo_1941                      ; 94ba6c5e4739aa9e45aebbbc977d43c0 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/st_dc_fifo_1941/synth/altera_reset_synchronizer.v                                                                                                ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/st_dc_fifo_1941/synth/altera_reset_synchronizer.v                                                                                                ; st_dc_fifo_1941                      ; c8af613029786806f2f04e1f07f50083 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/st_dc_fifo_1941/synth/altera_dcfifo_synchronizer_bundle.v                                                                                        ; User-Specified Verilog HDL File                  ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/st_dc_fifo_1941/synth/altera_dcfifo_synchronizer_bundle.v                                                                                        ; st_dc_fifo_1941                      ; 195d375f8052d3c7d5c50bb45cfdc60b ;
; ../intel_rtile_cxl_top_cxltyp2_ed/st_dc_fifo_1941/synth/altera_std_synchronizer_nocut.v                                                                                            ; User-Specified Verilog HDL File                  ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/st_dc_fifo_1941/synth/altera_std_synchronizer_nocut.v                                                                                            ; st_dc_fifo_1941                      ; 5b4687792529b5affe600347320dd392 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/mm_ccb_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_mm_ccb_st_dc_fifo_1921_4asniea.v                                                                ; User-Specified Verilog HDL File                  ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/mm_ccb_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_mm_ccb_st_dc_fifo_1921_4asniea.v                                                                ; mm_ccb_1921                          ; ac40147f123e01dc2b16880b9b4f9788 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/mm_ccb_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_mm_ccb_st_dc_fifo_1921_wen3bsa.v                                                                ; User-Specified Verilog HDL File                  ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/mm_ccb_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_mm_ccb_st_dc_fifo_1921_wen3bsa.v                                                                ; mm_ccb_1921                          ; 5d5ce84d40f9c59f54ac86422e0701d3 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/mm_ccb_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_mm_ccb_1921_lcsq4ni.v                                                                           ; User-Specified Verilog HDL File                  ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/mm_ccb_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_mm_ccb_1921_lcsq4ni.v                                                                           ; mm_ccb_1921                          ; 750ecf07a416dba187c4c4b7982fe1af ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_master_translator_191/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_master_translator_191_g7h47bq.sv                          ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_master_translator_191/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_master_translator_191_g7h47bq.sv                          ; altera_merlin_master_translator_191  ; f397493567e0095d1b6bfec106f90c3b ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_slave_translator_191/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_slave_translator_191_x56fcki.sv                            ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_slave_translator_191/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_slave_translator_191_x56fcki.sv                            ; altera_merlin_slave_translator_191   ; 08e925b57379981a842a4f269801028a ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_master_agent_191/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_master_agent_191_mpbm6tq.sv                                    ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_master_agent_191/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_master_agent_191_mpbm6tq.sv                                    ; altera_merlin_master_agent_191       ; 351a4687003c59d379bb2fc6fe046880 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_slave_agent_191/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_slave_agent_191_ncfkfri.sv                                      ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_slave_agent_191/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_slave_agent_191_ncfkfri.sv                                      ; altera_merlin_slave_agent_191        ; f7eebc698037d5f1f7f50781688351a2 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_slave_agent_191/synth/altera_merlin_burst_uncompressor.sv                                                                          ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_slave_agent_191/synth/altera_merlin_burst_uncompressor.sv                                                                          ; altera_merlin_slave_agent_191        ; 4ad7f2721d771670c2edb4ac8c801bf6 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_avalon_sc_fifo_1931/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_avalon_sc_fifo_1931_fzgstwy.v                                             ; User-Specified Verilog HDL File                  ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_avalon_sc_fifo_1931/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_avalon_sc_fifo_1931_fzgstwy.v                                             ; altera_avalon_sc_fifo_1931           ; 6296d8a466a4229724fe992641bb5d9b ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_router_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_router_1921_ev3gtfa.sv                                              ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_router_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_router_1921_ev3gtfa.sv                                              ; altera_merlin_router_1921            ; 4f818a487f356af2ba7503251899576f ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_router_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_router_1921_iz4kmqa.sv                                              ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_router_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_router_1921_iz4kmqa.sv                                              ; altera_merlin_router_1921            ; 987357cb5df116f78b2772ff826493c5 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_router_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_router_1921_iuteppq.sv                                              ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_router_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_router_1921_iuteppq.sv                                              ; altera_merlin_router_1921            ; 979af9a36ad73ee3038249957011238e ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_router_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_router_1921_ahdw3sa.sv                                              ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_router_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_router_1921_ahdw3sa.sv                                              ; altera_merlin_router_1921            ; 0900e40df33110e61fb95b1dfa4260ad ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_router_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_router_1921_ga4uc2i.sv                                              ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_router_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_router_1921_ga4uc2i.sv                                              ; altera_merlin_router_1921            ; 5f8d9db5ccbf451d4721c29942aa4a4b ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_router_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_router_1921_wk3ga3a.sv                                              ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_router_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_router_1921_wk3ga3a.sv                                              ; altera_merlin_router_1921            ; 6295362ffacc50005489cafbd05c7fe5 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_router_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_router_1921_tyusa4a.sv                                              ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_router_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_router_1921_tyusa4a.sv                                              ; altera_merlin_router_1921            ; 0b4a4fc804d934dae68fbb1d4d63e6a8 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_router_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_router_1921_yhoyeoq.sv                                              ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_router_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_router_1921_yhoyeoq.sv                                              ; altera_merlin_router_1921            ; 2e9c2470154a0c5fe76fe1e3f8a6bbf9 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_traffic_limiter_191/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_phez6qq.v         ; User-Specified Verilog HDL File                  ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_traffic_limiter_191/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_phez6qq.v         ; altera_merlin_traffic_limiter_191    ; 5fd055eef092fcf23d148d6a8d42661c ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_traffic_limiter_191/synth/altera_merlin_reorder_memory.sv                                                                          ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_traffic_limiter_191/synth/altera_merlin_reorder_memory.sv                                                                          ; altera_merlin_traffic_limiter_191    ; 82adecc1072e78b94b0fc48c2e2c4132 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_traffic_limiter_191/synth/altera_avalon_st_pipeline_base.v                                                                         ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_traffic_limiter_191/synth/altera_avalon_st_pipeline_base.v                                                                         ; altera_merlin_traffic_limiter_191    ; 06eb7362a6ab8323a93a3b39a49323c9 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_traffic_limiter_191/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_traffic_limiter_191_kcba44q.sv                              ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_traffic_limiter_191/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_traffic_limiter_191_kcba44q.sv                              ; altera_merlin_traffic_limiter_191    ; 387f280ff6c43fc77ac8b625012cb754 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_avalon_st_pipeline_stage_1920/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_avalon_st_pipeline_stage_1920_zterisq.sv                        ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_avalon_st_pipeline_stage_1920/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_avalon_st_pipeline_stage_1920_zterisq.sv                        ; altera_avalon_st_pipeline_stage_1920 ; 11b4f6bedb1570489aa1af0bbf53b5f7 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_avalon_st_pipeline_stage_1920/synth/altera_avalon_st_pipeline_base.v                                                                      ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_avalon_st_pipeline_stage_1920/synth/altera_avalon_st_pipeline_base.v                                                                      ; altera_avalon_st_pipeline_stage_1920 ; 06eb7362a6ab8323a93a3b39a49323c9 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_burst_adapter_1923/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_ei5g6li.v ; User-Specified Verilog HDL File                  ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_burst_adapter_1923/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_ei5g6li.v ; altera_merlin_burst_adapter_1923     ; 40796c8464d3595a15491e9e6017ad1c ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_burst_adapter_1923/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_burst_adapter_1923_cqtay7y.sv                                ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_burst_adapter_1923/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_burst_adapter_1923_cqtay7y.sv                                ; altera_merlin_burst_adapter_1923     ; 5012fb21609dc0d75056eee897eb8980 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_uncmpr.sv                                                                     ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_uncmpr.sv                                                                     ; altera_merlin_burst_adapter_1923     ; de5177220dd02385254ce9e2dc4ff5f8 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_13_1.sv                                                                       ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_13_1.sv                                                                       ; altera_merlin_burst_adapter_1923     ; dbc062fc7820666e7670d13aaa4c1ddf ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_new.sv                                                                        ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_new.sv                                                                        ; altera_merlin_burst_adapter_1923     ; ad3c7d0854653f463e8a871851195196 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_burst_adapter_1923/synth/altera_incr_burst_converter.sv                                                                            ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_burst_adapter_1923/synth/altera_incr_burst_converter.sv                                                                            ; altera_merlin_burst_adapter_1923     ; 1deeaf796031a5fb59d410b9cb8d65b1 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_burst_adapter_1923/synth/altera_wrap_burst_converter.sv                                                                            ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_burst_adapter_1923/synth/altera_wrap_burst_converter.sv                                                                            ; altera_merlin_burst_adapter_1923     ; 54cbe4df2c7b7ee6369cdc60f5974f55 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_burst_adapter_1923/synth/altera_default_burst_converter.sv                                                                         ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_burst_adapter_1923/synth/altera_default_burst_converter.sv                                                                         ; altera_merlin_burst_adapter_1923     ; 328ed42437706e277f1bfb80473b115a ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_burst_adapter_1923/synth/altera_merlin_address_alignment.sv                                                                        ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_burst_adapter_1923/synth/altera_merlin_address_alignment.sv                                                                        ; altera_merlin_burst_adapter_1923     ; e583784dab0b9fccd4799a862c78617f ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_burst_adapter_1923/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_tild7ga.v ; User-Specified Verilog HDL File                  ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_burst_adapter_1923/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_tild7ga.v ; altera_merlin_burst_adapter_1923     ; 6309fa3fe2e7e5866668f8292fb53263 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_burst_adapter_1923/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_burst_adapter_1923_wv5ldia.sv                                ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_burst_adapter_1923/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_burst_adapter_1923_wv5ldia.sv                                ; altera_merlin_burst_adapter_1923     ; e5460eb917f59f3c84daf1e4461154ba ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_demultiplexer_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_demultiplexer_1921_idnjcja.sv                                ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_demultiplexer_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_demultiplexer_1921_idnjcja.sv                                ; altera_merlin_demultiplexer_1921     ; ec427cac33f0ec28aeead27281d166ee ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_demultiplexer_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_demultiplexer_1921_fvd2aaq.sv                                ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_demultiplexer_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_demultiplexer_1921_fvd2aaq.sv                                ; altera_merlin_demultiplexer_1921     ; 48bc3cf425c5b17b465342919c197a1f ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_multiplexer_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_multiplexer_1921_okzu56a.sv                                    ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_multiplexer_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_multiplexer_1921_okzu56a.sv                                    ; altera_merlin_multiplexer_1921       ; aedb181d84e67830bddf3962229ba9a5 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_multiplexer_1921/synth/altera_merlin_arbitrator.sv                                                                                 ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_multiplexer_1921/synth/altera_merlin_arbitrator.sv                                                                                 ; altera_merlin_multiplexer_1921       ; 011e4f887cae01deda8b8ba7acd23d61 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_multiplexer_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_multiplexer_1921_ows5xlq.sv                                    ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_multiplexer_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_multiplexer_1921_ows5xlq.sv                                    ; altera_merlin_multiplexer_1921       ; c1e595199c127655044a72fa06c777b9 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_multiplexer_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_multiplexer_1921_tk6ryqa.sv                                    ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_multiplexer_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_multiplexer_1921_tk6ryqa.sv                                    ; altera_merlin_multiplexer_1921       ; 20f9d0f499a6274621dacd6ea9de450d ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_multiplexer_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_multiplexer_1921_ifvxyrq.sv                                    ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_multiplexer_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_multiplexer_1921_ifvxyrq.sv                                    ; altera_merlin_multiplexer_1921       ; b6c25831b806933b3879bd82429b6668 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_multiplexer_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_multiplexer_1921_kwikzwq.sv                                    ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_multiplexer_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_multiplexer_1921_kwikzwq.sv                                    ; altera_merlin_multiplexer_1921       ; 7af321c1969aacd8ac057c560431a503 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_demultiplexer_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_demultiplexer_1921_yyrcbvy.sv                                ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_demultiplexer_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_demultiplexer_1921_yyrcbvy.sv                                ; altera_merlin_demultiplexer_1921     ; b82974aa317aafd0217c33dd3365806c ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_demultiplexer_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_demultiplexer_1921_iz6m4ii.sv                                ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_demultiplexer_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_demultiplexer_1921_iz6m4ii.sv                                ; altera_merlin_demultiplexer_1921     ; 64840ecc98925d2b9df974b405480be0 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_demultiplexer_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_demultiplexer_1921_medrqry.sv                                ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_demultiplexer_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_demultiplexer_1921_medrqry.sv                                ; altera_merlin_demultiplexer_1921     ; cdc94e3589618e4694031847262f9ef2 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_demultiplexer_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_demultiplexer_1921_f6766by.sv                                ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_demultiplexer_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_demultiplexer_1921_f6766by.sv                                ; altera_merlin_demultiplexer_1921     ; 00ebb2631af28fefb98241e0b08b8e2a ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_demultiplexer_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_demultiplexer_1921_6pfw33y.sv                                ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_demultiplexer_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_demultiplexer_1921_6pfw33y.sv                                ; altera_merlin_demultiplexer_1921     ; 114d0d6474c5d2add61c1045e9d0df4f ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_multiplexer_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_multiplexer_1921_wkulxjq.sv                                    ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_multiplexer_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_multiplexer_1921_wkulxjq.sv                                    ; altera_merlin_multiplexer_1921       ; a431146e720d82c6de924708a2400e9d ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_multiplexer_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_multiplexer_1921_thssqhi.sv                                    ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_multiplexer_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_multiplexer_1921_thssqhi.sv                                    ; altera_merlin_multiplexer_1921       ; 1845ef03337711162475a7e52ca1005c ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_width_adapter_1920/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_width_adapter_1920_7r6vdty.sv                                ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_width_adapter_1920/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_width_adapter_1920_7r6vdty.sv                                ; altera_merlin_width_adapter_1920     ; 6f22720ac69f926ba5f1c619dac47457 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_width_adapter_1920/synth/altera_merlin_address_alignment.sv                                                                        ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_width_adapter_1920/synth/altera_merlin_address_alignment.sv                                                                        ; altera_merlin_width_adapter_1920     ; e583784dab0b9fccd4799a862c78617f ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_width_adapter_1920/synth/altera_merlin_burst_uncompressor.sv                                                                       ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_width_adapter_1920/synth/altera_merlin_burst_uncompressor.sv                                                                       ; altera_merlin_width_adapter_1920     ; 4ad7f2721d771670c2edb4ac8c801bf6 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_width_adapter_1920/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_width_adapter_1920_3f4yqhi.sv                                ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_width_adapter_1920/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_width_adapter_1920_3f4yqhi.sv                                ; altera_merlin_width_adapter_1920     ; d39b61e1c64249b14e4a701d07f8770d ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_width_adapter_1920/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_width_adapter_1920_q5moxay.sv                                ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_width_adapter_1920/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_width_adapter_1920_q5moxay.sv                                ; altera_merlin_width_adapter_1920     ; a6c10699bc36279e77ad58534e7fa817 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_width_adapter_1920/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_width_adapter_1920_7d3cali.sv                                ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_width_adapter_1920/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_width_adapter_1920_7d3cali.sv                                ; altera_merlin_width_adapter_1920     ; a0558d5721b954900e7893dfa38f6f66 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_width_adapter_1920/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_width_adapter_1920_dxcqefq.sv                                ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_width_adapter_1920/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_width_adapter_1920_dxcqefq.sv                                ; altera_merlin_width_adapter_1920     ; f610cd287fc282c7b24c066392b3f57b ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_width_adapter_1920/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_width_adapter_1920_4t7ioqa.sv                                ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_width_adapter_1920/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_width_adapter_1920_4t7ioqa.sv                                ; altera_merlin_width_adapter_1920     ; 880c68b87145cad30ad4869515064e00 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_mm_interconnect_1920/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_mm_interconnect_1920_ujfwi7y.v                                           ; User-Specified Verilog HDL File                  ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_mm_interconnect_1920/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_mm_interconnect_1920_ujfwi7y.v                                           ; altera_mm_interconnect_1920          ; 66f564706961a54ccae572a911f21780 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/cxltyp3ddr_avmm_interconnect_100/synth/intel_rtile_cxl_top_cxltyp2_ed_cxltyp3ddr_avmm_interconnect_100_rv7nfgq.v                                 ; User-Specified Verilog HDL File                  ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/cxltyp3ddr_avmm_interconnect_100/synth/intel_rtile_cxl_top_cxltyp2_ed_cxltyp3ddr_avmm_interconnect_100_rv7nfgq.v                                 ; cxltyp3ddr_avmm_interconnect_100     ; 8203d767a2bb8cf724800e2bc5651b4c ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/avmm_interconnect.v                                                                                                ; User-Specified Verilog HDL File                  ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/avmm_interconnect.v                                                                                                ; intel_rtile_cxl_top_150              ; 55ec08738f31775b1ae33202df02c5e6 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_iopll_1931/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_iopll_1931_lsetw4a.v                                                               ; User-Specified Verilog HDL File                  ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_iopll_1931/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_iopll_1931_lsetw4a.v                                                               ; altera_iopll_1931                    ; 223fecaac4ade425b9e0eee9ce41bef3 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/altera_iopll_1931/synth/agilex_iobank_pll.ipxact                                                                                                 ; User-Specified File                              ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_iopll_1931/synth/agilex_iobank_pll.ipxact                                                                                                 ; altera_iopll_1931                    ; 77818d39863d7bcd8cd7cfb510d7a252 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_clkgen_pll.v                                                                                           ; User-Specified Verilog HDL File                  ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_clkgen_pll.v                                                                                           ; intel_rtile_cxl_top_150              ; 66e0b1b0f1a49aa91d2ef14e8b272e44 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv                                                                                           ; User-Specified Unspecified File                  ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv                                                                                           ; intel_rtile_cxl_top_150              ; a358c752545f51e259cb5b6c2c1dd01d ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_image_version.v                                                                                             ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_image_version.v                                                                                             ; intel_rtile_cxl_top_150              ; bf1d1cb801fc3070697fc43a6e751b54 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/subIP/afd/afd_repeater.sv                                                                                          ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/subIP/afd/afd_repeater.sv                                                                                          ; intel_rtile_cxl_top_150              ; 0b7d8e95c3edf2df80e8110ea1a5f32b ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv                                                                                            ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv                                                                                            ; intel_rtile_cxl_top_150              ; 2faf50f1d3893066ea9c66b9037bdd68 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_async_rst_latch.sv                                                                                 ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_async_rst_latch.sv                                                                                 ; intel_rtile_cxl_top_150              ; 11b93b9b023e8fe2e34797ddf781e14a ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_async_rst_latch_p.sv                                                                               ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_async_rst_latch_p.sv                                                                               ; intel_rtile_cxl_top_150              ; 490cc47d51c831a9f4964990fb7e4f24 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_async_set_latch.sv                                                                                 ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_async_set_latch.sv                                                                                 ; intel_rtile_cxl_top_150              ; cada102c6f5bc84c70f80a45817a3132 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_async_set_latch_p.sv                                                                               ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_async_set_latch_p.sv                                                                               ; intel_rtile_cxl_top_150              ; d97c868647b2a2885cb1f33281afa0bb ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_bb_buf.sv                                                                                          ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_bb_buf.sv                                                                                          ; intel_rtile_cxl_top_150              ; 4aca71205a89e5fd58c029a65c374f91 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_buf.sv                                                                                             ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_buf.sv                                                                                             ; intel_rtile_cxl_top_150              ; 88be34a2cb4ed161793db08bc2c85050 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_and.sv                                                                                         ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_and.sv                                                                                         ; intel_rtile_cxl_top_150              ; afff2e357cb5e10085198bb786fe7cac ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_and_en.sv                                                                                      ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_and_en.sv                                                                                      ; intel_rtile_cxl_top_150              ; fe235cfddd129674f2c944bced2fb8fa ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_buf.sv                                                                                         ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_buf.sv                                                                                         ; intel_rtile_cxl_top_150              ; 792e67cdafce937c34ed5f4213eab871 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_div2.sv                                                                                        ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_div2.sv                                                                                        ; intel_rtile_cxl_top_150              ; e84193c369b149c4ad1575f1cd01a2b9 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_div2_reset.sv                                                                                  ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_div2_reset.sv                                                                                  ; intel_rtile_cxl_top_150              ; 82e9b04ad01b3150dc617b14c6330af2 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_gate_and.sv                                                                                    ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_gate_and.sv                                                                                    ; intel_rtile_cxl_top_150              ; 1eaf6a86e1d9ff7b7a2b5f90de14431b ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_gate_or.sv                                                                                     ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_gate_or.sv                                                                                     ; intel_rtile_cxl_top_150              ; 76670adab851dc7bcf2f6771e7d38288 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_gate_te.sv                                                                                     ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_gate_te.sv                                                                                     ; intel_rtile_cxl_top_150              ; 3cb44abfc7c6b8f07722bd9092bdaa0a ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_gate_te_rst_ss.sv                                                                              ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_gate_te_rst_ss.sv                                                                              ; intel_rtile_cxl_top_150              ; f15629d4eae8de6b068441f0e4ae72c6 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_inv.sv                                                                                         ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_inv.sv                                                                                         ; intel_rtile_cxl_top_150              ; ee5608510e15b656e0e14afca5be0886 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_mux_2to1.sv                                                                                    ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_mux_2to1.sv                                                                                    ; intel_rtile_cxl_top_150              ; d56a04e2b6aa63bff023a71835335ff0 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_mux_3to1.sv                                                                                    ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_mux_3to1.sv                                                                                    ; intel_rtile_cxl_top_150              ; d5cc37829acfb829d707e7d422bf538a ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_mux_4to1.sv                                                                                    ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_mux_4to1.sv                                                                                    ; intel_rtile_cxl_top_150              ; e52b95c998f4e910bcd786804041104c ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_nand.sv                                                                                        ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_nand.sv                                                                                        ; intel_rtile_cxl_top_150              ; 3198df86fd8b54058b29a10ad7126a33 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_nand_en.sv                                                                                     ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_nand_en.sv                                                                                     ; intel_rtile_cxl_top_150              ; 787196b5eff89f7a96a3e7f93cc51b88 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_nor.sv                                                                                         ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_nor.sv                                                                                         ; intel_rtile_cxl_top_150              ; 98acd3846bb5392407fc264a84148f36 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_nor_en.sv                                                                                      ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_nor_en.sv                                                                                      ; intel_rtile_cxl_top_150              ; 57c2e34fbc47af5143d639499a60614a ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_or.sv                                                                                          ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_or.sv                                                                                          ; intel_rtile_cxl_top_150              ; f11c63642ff24f9c57bb14ca5710c6bd ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_or_en.sv                                                                                       ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_clk_or_en.sv                                                                                       ; intel_rtile_cxl_top_150              ; cfdb57443f5e17eb9250a5e05f12b144 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_doublesync_rst.sv                                                                                  ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_doublesync_rst.sv                                                                                  ; intel_rtile_cxl_top_150              ; a21dbfe8db843257f560cb2a170c5f64 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_doublesync_rstb.sv                                                                                 ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_doublesync_rstb.sv                                                                                 ; intel_rtile_cxl_top_150              ; d1ccb14dcddd6818dd55b73f36eefb57 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_doublesync_set.sv                                                                                  ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_doublesync_set.sv                                                                                  ; intel_rtile_cxl_top_150              ; 4eb1d61123984c3e70011b7806ab7363 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_doublesync_setb.sv                                                                                 ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_doublesync_setb.sv                                                                                 ; intel_rtile_cxl_top_150              ; d67bdf4b299ea24db3e530d87649522c ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_dq.sv                                                                                              ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_dq.sv                                                                                              ; intel_rtile_cxl_top_150              ; e35cf0cfbbc86c8bec106e7a91087851 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_async_rst_latch.sv                                                                              ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_async_rst_latch.sv                                                                              ; intel_rtile_cxl_top_150              ; cfc83deb050b4b9487188a126e60e2d2 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_async_rst_latch_p.sv                                                                            ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_async_rst_latch_p.sv                                                                            ; intel_rtile_cxl_top_150              ; 4df643f226f0b8b80082f9faebf58594 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_async_rstd_latch.sv                                                                             ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_async_rstd_latch.sv                                                                             ; intel_rtile_cxl_top_150              ; e49910afbafb4a0c9a965822a21cbdb7 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_async_rstd_latch_p.sv                                                                           ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_async_rstd_latch_p.sv                                                                           ; intel_rtile_cxl_top_150              ; ff51ea15fa7b3e6cc5bab2713bc71f5a ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_async_set_latch.sv                                                                              ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_async_set_latch.sv                                                                              ; intel_rtile_cxl_top_150              ; c7121dd80aeadfd98502b3feae27984a ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_async_set_latch_p.sv                                                                            ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_async_set_latch_p.sv                                                                            ; intel_rtile_cxl_top_150              ; 26d78b08087737fe1aaa392b2807ac37 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_latch.sv                                                                                        ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_latch.sv                                                                                        ; intel_rtile_cxl_top_150              ; a27c507f6b5ce4913bd6d6d2ca4fc458 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_latch_p.sv                                                                                      ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_latch_p.sv                                                                                      ; intel_rtile_cxl_top_150              ; 07d85d30358397b74a630799ea4f401c ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_rst_latch.sv                                                                                    ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_rst_latch.sv                                                                                    ; intel_rtile_cxl_top_150              ; d1112c90c35521f6d2ef0690c2888e13 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_rst_latch_p.sv                                                                                  ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_rst_latch_p.sv                                                                                  ; intel_rtile_cxl_top_150              ; 445682354a599362b510c66cb086facf ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_rstd_latch.sv                                                                                   ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_rstd_latch.sv                                                                                   ; intel_rtile_cxl_top_150              ; 78e9dc40cefecf0773a6e1f02ff8aa12 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_rstd_latch_p.sv                                                                                 ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_rstd_latch_p.sv                                                                                 ; intel_rtile_cxl_top_150              ; 62f9248deea71027a097e8abc7bcaf78 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_set_latch.sv                                                                                    ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_set_latch.sv                                                                                    ; intel_rtile_cxl_top_150              ; f5e6cf761e89d8b502dd0eb0a726cf5d ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_set_latch_p.sv                                                                                  ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_en_set_latch_p.sv                                                                                  ; intel_rtile_cxl_top_150              ; 18c6fbc563a3974feabc9aa01b076154 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_ident.sv                                                                                           ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_ident.sv                                                                                           ; intel_rtile_cxl_top_150              ; 3bb79b9aacdc67d580d9448e6cdd17ad ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_inv.sv                                                                                             ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_inv.sv                                                                                             ; intel_rtile_cxl_top_150              ; 5451903f906e49483351b2b08a4c3065 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_latch.sv                                                                                           ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_latch.sv                                                                                           ; intel_rtile_cxl_top_150              ; 04672992523c6a48ef822365a50589b4 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_latch_async_rst.sv                                                                                 ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_latch_async_rst.sv                                                                                 ; intel_rtile_cxl_top_150              ; cf97234909a0b6eebe1f58eb25685f6c ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_latch_async_rst_set.sv                                                                             ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_latch_async_rst_set.sv                                                                             ; intel_rtile_cxl_top_150              ; d79ad4dc7205b16b0c16d029384ef455 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_latch_async_set.sv                                                                                 ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_latch_async_set.sv                                                                                 ; intel_rtile_cxl_top_150              ; 9a09b4ac24b794762fac9f0ae0e7f23e ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_latch_p.sv                                                                                         ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_latch_p.sv                                                                                         ; intel_rtile_cxl_top_150              ; 4a8c264fc44d55c0ee8201aaf9b4b3e4 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_mux_2to1.sv                                                                                        ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_mux_2to1.sv                                                                                        ; intel_rtile_cxl_top_150              ; d50c983af6a6beb07207cf721b0e708b ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_or2.sv                                                                                             ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_or2.sv                                                                                             ; intel_rtile_cxl_top_150              ; caeccaf556a7a277f443d6f4b0fc96b1 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_rst_latch.sv                                                                                       ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_rst_latch.sv                                                                                       ; intel_rtile_cxl_top_150              ; 9a73fc6a11125d1edcb26ddde2fd97b7 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_rst_latch_p.sv                                                                                     ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_rst_latch_p.sv                                                                                     ; intel_rtile_cxl_top_150              ; d9850bb03660a2cc54cd2d7d16ef3a37 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_rstd_latch.sv                                                                                      ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_rstd_latch.sv                                                                                      ; intel_rtile_cxl_top_150              ; 5e9741fcb07eeb5e5a79cfaaa0ecd944 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_rstd_latch_p.sv                                                                                    ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_rstd_latch_p.sv                                                                                    ; intel_rtile_cxl_top_150              ; a122af80649a3acfdb27323ad1e5244c ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_set_latch.sv                                                                                       ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_set_latch.sv                                                                                       ; intel_rtile_cxl_top_150              ; f197f10c079cd05b37274ff94ca42c97 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_set_latch_p.sv                                                                                     ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_set_latch_p.sv                                                                                     ; intel_rtile_cxl_top_150              ; d0b3ed0f0bd6bf65d376f32184ce352b ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_set_rst_latch.sv                                                                                   ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_set_rst_latch.sv                                                                                   ; intel_rtile_cxl_top_150              ; d9f6fb3a10024dfa2b05e8baac393286 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_set_rst_latch_p.sv                                                                                 ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_set_rst_latch_p.sv                                                                                 ; intel_rtile_cxl_top_150              ; e903bf5df6192ddcc01815c13772537d ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_triplesync.sv                                                                                      ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_triplesync.sv                                                                                      ; intel_rtile_cxl_top_150              ; 318dfdbb54b86e43611cd266d9ddf280 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_triplesync_rst.sv                                                                                  ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ialtc_ctech_lib_triplesync_rst.sv                                                                                  ; intel_rtile_cxl_top_150              ; f0a85d2473ac254d23df816e78c42904 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/csb2wire_cdc_bridge.sv                                                                                             ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/csb2wire_cdc_bridge.sv                                                                                             ; intel_rtile_cxl_top_150              ; 5676045d7a8a867fd7a5f3603a385e96 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/csb2wire_status.sv                                                                                                 ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/csb2wire_status.sv                                                                                                 ; intel_rtile_cxl_top_150              ; b43987381c5e65d18f1aa0c6addd842a ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/custom_sb_top.sv                                                                                                   ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/custom_sb_top.sv                                                                                                   ; intel_rtile_cxl_top_150              ; 892930285bd7dc097914b8531cb6698d ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/csb2wire_adapter.sv                                                                                                ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/csb2wire_adapter.sv                                                                                                ; intel_rtile_cxl_top_150              ; 8ebda0226dc9b00d3ef7330d548809ca ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/custom_PM_controller.sv                                                                                            ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/custom_PM_controller.sv                                                                                            ; intel_rtile_cxl_top_150              ; 78d80029c7589cc1a81af782213eeb4e ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/custom_PM_Errinj.sv                                                                                                ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/custom_PM_Errinj.sv                                                                                                ; intel_rtile_cxl_top_150              ; dbd6df663bdda4452a9be79bb6e112f1 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/custom_PM_handler.sv                                                                                               ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/custom_PM_handler.sv                                                                                               ; intel_rtile_cxl_top_150              ; da6fac80ce7a9fb45c911c95395545b2 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/custom_PM_response_ctrl.sv                                                                                         ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/custom_PM_response_ctrl.sv                                                                                         ; intel_rtile_cxl_top_150              ; 116d2531239e07bcffab81ec40c82047 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ccip_if_pkg.sv                                                                                                     ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ccip_if_pkg.sv                                                                                                     ; intel_rtile_cxl_top_150              ; 9c0f45464776e6e25d324c0d61249d1f ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_v12.sv                                                                                                  ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_v12.sv                                                                                                  ; intel_rtile_cxl_top_150              ; fd1babda934f7ba3d522a1e205bf321a ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gbl_pkg.sv                                                                                                         ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gbl_pkg.sv                                                                                                         ; intel_rtile_cxl_top_150              ; d4bcbc4c17c213075f4b307de1b1c8fc ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxlip_top_pkg.sv                                                                                                   ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxlip_top_pkg.sv                                                                                                   ; intel_rtile_cxl_top_150              ; bd956cd45e9ea61c37d55e05991d11af ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/afu_axi_if_pkg.sv                                                                                                  ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/afu_axi_if_pkg.sv                                                                                                  ; intel_rtile_cxl_top_150              ; fad73ba8abb1062593bacfc2d978c45a ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_pkg.sv                                                                                                         ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_pkg.sv                                                                                                         ; intel_rtile_cxl_top_150              ; 8b40a74f0942253e15e2362477793865 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/aibwrap_pkg.sv                                                                                                     ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/aibwrap_pkg.sv                                                                                                     ; intel_rtile_cxl_top_150              ; 9456f4687021d5a507f5022740729077 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ff.sv                                                                                                              ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ff.sv                                                                                                              ; intel_rtile_cxl_top_150              ; 2db3a0ae7d233161fdfd9780f9c6f7f7 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ff_en.sv                                                                                                           ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ff_en.sv                                                                                                           ; intel_rtile_cxl_top_150              ; fd501a7099460cc8ec2ea37ab2de321a ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ff_reset.sv                                                                                                        ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ff_reset.sv                                                                                                        ; intel_rtile_cxl_top_150              ; 605adf078d229531853a2da381292fdc ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ff_en_reset.sv                                                                                                     ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ff_en_reset.sv                                                                                                     ; intel_rtile_cxl_top_150              ; 5408388b5e0d7cf53643af3660560d98 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/fair_arbiter.sv                                                                                                    ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/fair_arbiter.sv                                                                                                    ; intel_rtile_cxl_top_150              ; 438a9f474a3a49a4695c01bdcd6ef938 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/buffer_alloc.sv                                                                                                    ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/buffer_alloc.sv                                                                                                    ; intel_rtile_cxl_top_150              ; 82b9956f9768cd14c209cad2b292eef9 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/buffer_alloc_minmax.sv                                                                                             ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/buffer_alloc_minmax.sv                                                                                             ; intel_rtile_cxl_top_150              ; f1a692cb6131afd43c35280b96a7c281 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/buffer_alloc_topram.sv                                                                                             ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/buffer_alloc_topram.sv                                                                                             ; intel_rtile_cxl_top_150              ; 20a7a55dc9afbaf843608c5be3951dd8 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/asc_module.sv                                                                                                      ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/asc_module.sv                                                                                                      ; intel_rtile_cxl_top_150              ; bcbc6f7dc144288c5e4840e8ffbf5832 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/prienc.sv                                                                                                          ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/prienc.sv                                                                                                          ; intel_rtile_cxl_top_150              ; 48fae842b639730fc15e381d9a8101a5 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/tmp_tc_bbs_cfg_pkg.sv                                                                                              ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/tmp_tc_bbs_cfg_pkg.sv                                                                                              ; intel_rtile_cxl_top_150              ; 42041b0657b71d6f41b0240564545225 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp.sv                                                                                                        ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp.sv                                                                                                        ; intel_rtile_cxl_top_150              ; 6e19c16af328f2f1a0ef0a14edfd5329 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp_be.sv                                                                                                     ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp_be.sv                                                                                                     ; intel_rtile_cxl_top_150              ; 9b62fe391fccca2ecbb13539e81853ac ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp_2clks.sv                                                                                                  ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp_2clks.sv                                                                                                  ; intel_rtile_cxl_top_150              ; c16f7a7551bb327bd18c710cf77c6b76 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp_2clks_re.sv                                                                                               ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp_2clks_re.sv                                                                                               ; intel_rtile_cxl_top_150              ; fbd7def43ce84b6a9215b6033fe14932 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_tdp.sv                                                                                                        ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_tdp.sv                                                                                                        ; intel_rtile_cxl_top_150              ; b5d5c2242a2d76b2fd91c3a070f548b5 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/quad_ram.sv                                                                                                        ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/quad_ram.sv                                                                                                        ; intel_rtile_cxl_top_150              ; 11008ed269b1a6a6e1777d0e15f9ae56 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ram_1r1w.sv                                                                                                        ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ram_1r1w.sv                                                                                                        ; intel_rtile_cxl_top_150              ; 10d56f2ec11ff412686624c2688d5ce7 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ram_1r1w_2clks.sv                                                                                                  ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ram_1r1w_2clks.sv                                                                                                  ; intel_rtile_cxl_top_150              ; 06fed933d384324699ba434d5b064d9a ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ram_2r2w.sv                                                                                                        ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ram_2r2w.sv                                                                                                        ; intel_rtile_cxl_top_150              ; d149f0383eb07c4a36be52a4ef1bdbd1 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ram_2rw.sv                                                                                                         ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ram_2rw.sv                                                                                                         ; intel_rtile_cxl_top_150              ; 6b09481bdea57f9b230da5cb5633a565 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ram_1r1w_topram.sv                                                                                                 ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ram_1r1w_topram.sv                                                                                                 ; intel_rtile_cxl_top_150              ; 009f27c1c81077d08dce73d148d09455 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/afifo.sv                                                                                                           ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/afifo.sv                                                                                                           ; intel_rtile_cxl_top_150              ; d1b474772fbfa60d897635e51005bd13 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bfifo.sv                                                                                                           ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bfifo.sv                                                                                                           ; intel_rtile_cxl_top_150              ; 88453d2dfb8ea236b2a7a9cb063d98f6 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/nb_fifo.sv                                                                                                         ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/nb_fifo.sv                                                                                                         ; intel_rtile_cxl_top_150              ; 33c77b23150fa42f0be898d741252259 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cfifo.sv                                                                                                           ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cfifo.sv                                                                                                           ; intel_rtile_cxl_top_150              ; 09fcddb01a5a3c4c6b46defb53b29c7c ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/dfifo.sv                                                                                                           ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/dfifo.sv                                                                                                           ; intel_rtile_cxl_top_150              ; 94c6ac835028b6126f0f3ddfd4296d33 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gfifo.sv                                                                                                           ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gfifo.sv                                                                                                           ; intel_rtile_cxl_top_150              ; d40ce028a68548dc42330b4a0a188fba ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/mfifo.sv                                                                                                           ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/mfifo.sv                                                                                                           ; intel_rtile_cxl_top_150              ; 36c76f0467613649276ec8ba1bbcdea6 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/qfifo.sv                                                                                                           ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/qfifo.sv                                                                                                           ; intel_rtile_cxl_top_150              ; 3b0a4484b75d6f0f69a6dc965cbf8f4a ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/sb_gfifo.sv                                                                                                        ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/sb_gfifo.sv                                                                                                        ; intel_rtile_cxl_top_150              ; 8c4154cc1dd34dc94d3e364e5b4315a0 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/sbv_gfifo.sv                                                                                                       ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/sbv_gfifo.sv                                                                                                       ; intel_rtile_cxl_top_150              ; d08b4dc53905f8a0f8d379fd90ffdf68 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bfifo_topram.sv                                                                                                    ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bfifo_topram.sv                                                                                                    ; intel_rtile_cxl_top_150              ; ba90160addc899048623ef627819cb59 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gfifo_topram.sv                                                                                                    ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gfifo_topram.sv                                                                                                    ; intel_rtile_cxl_top_150              ; 13e7ed15a1b9be1d1f292fe48322f203 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/nb_fifo_topram.sv                                                                                                  ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/nb_fifo_topram.sv                                                                                                  ; intel_rtile_cxl_top_150              ; 5f3742d5c9c27e736a446ea8b2db10d5 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_pkg.sv                                                                                                         ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_pkg.sv                                                                                                         ; intel_rtile_cxl_top_150              ; 6f5ad17f1c706faddc82f485af2628c1 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/fabric_pkg.sv                                                                                                      ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/fabric_pkg.sv                                                                                                      ; intel_rtile_cxl_top_150              ; 485b608e4a2dd97121a5d726216364e0 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_aib_pkg.sv                                                                                                     ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_aib_pkg.sv                                                                                                     ; intel_rtile_cxl_top_150              ; 14851ca6bbef41d13c1d912a90ab3ace ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/aibsw_if_fr_credits.sv                                                                                             ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/aibsw_if_fr_credits.sv                                                                                             ; intel_rtile_cxl_top_150              ; fcbd389622d0ed2a2fa8fa3dd3e2c694 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/aibsw_if_credits.sv                                                                                                ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/aibsw_if_credits.sv                                                                                                ; intel_rtile_cxl_top_150              ; 225d5883e3b85f59e49e3e122916814d ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/egress_credit_handling.sv                                                                                          ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/egress_credit_handling.sv                                                                                          ; intel_rtile_cxl_top_150              ; 433f4c618f518584206697b9226a8687 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/egress_credit_handling_data_fsm.sv                                                                                 ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/egress_credit_handling_data_fsm.sv                                                                                 ; intel_rtile_cxl_top_150              ; 7551cfa32561388a32a48326abb73408 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/egress_credit_handling_pushwrite_data_fsm.sv                                                                       ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/egress_credit_handling_pushwrite_data_fsm.sv                                                                       ; intel_rtile_cxl_top_150              ; 7410bc5061bf784b86a7d227b1238efd ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/egress_credit_handling_fsm.sv                                                                                      ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/egress_credit_handling_fsm.sv                                                                                      ; intel_rtile_cxl_top_150              ; d8185840acded7c91c0b626cf7c82355 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_mem_inter.sv                                                                                                   ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_mem_inter.sv                                                                                                   ; intel_rtile_cxl_top_150              ; 2e24579ccd413fd8e8f68552adba18d5 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_divide.sv                                                                                                      ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_divide.sv                                                                                                      ; intel_rtile_cxl_top_150              ; 5f199e151ef89ddc55ecb684da90e3af ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_divide_lpm_divide_1910_o22elqa.v                                                                               ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_divide_lpm_divide_1910_o22elqa.v                                                                               ; intel_rtile_cxl_top_150              ; 1b191f290b75f3c57317630a9353ad71 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/afu_axi_if.sv                                                                                                      ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/afu_axi_if.sv                                                                                                      ; intel_rtile_cxl_top_150              ; 4e5af9be1c5396513a2170b24e336263 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/axi2cci_arb.sv                                                                                                     ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/axi2cci_arb.sv                                                                                                     ; intel_rtile_cxl_top_150              ; fa3b769944261ce9de476513accc39ca ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/axi2cci_shim.sv                                                                                                    ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/axi2cci_shim.sv                                                                                                    ; intel_rtile_cxl_top_150              ; c12a23698e83d84c85e5204cf3a9fb39 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_afu_wrapper.sv                                                                                                 ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_afu_wrapper.sv                                                                                                 ; intel_rtile_cxl_top_150              ; 8ab24fad8cc9dec8202557e578aa552b ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/retry_ctrl.sv                                                                                                      ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/retry_ctrl.sv                                                                                                      ; intel_rtile_cxl_top_150              ; 88d6a1314abda906024c8cc032dab198 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/creq_top.sv                                                                                                        ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/creq_top.sv                                                                                                        ; intel_rtile_cxl_top_150              ; 9ef330f61ced8bc2e17ad9d6a4a681f1 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_ingress_fifo.sv                                                                                                ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_ingress_fifo.sv                                                                                                ; intel_rtile_cxl_top_150              ; 2673ffc526f4c36983fa060dbc9d8ead ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_ingress_fifo_ord.sv                                                                                            ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_ingress_fifo_ord.sv                                                                                            ; intel_rtile_cxl_top_150              ; 0e885501f4bc4aa21eb6a3c9e7ad6ad5 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_ingress.sv                                                                                                     ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_ingress.sv                                                                                                     ; intel_rtile_cxl_top_150              ; 653be9355527f96f8dce7e3f4a0f1e7c ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/host_rsp_snp_steer.sv                                                                                              ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/host_rsp_snp_steer.sv                                                                                              ; intel_rtile_cxl_top_150              ; 7c1cc1b0203de41b323044f1db6bc061 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_egress_fifo.sv                                                                                                 ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_egress_fifo.sv                                                                                                 ; intel_rtile_cxl_top_150              ; e3f5b5b0652b6425d601a7d820cd35e4 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_egress.sv                                                                                                      ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_egress.sv                                                                                                      ; intel_rtile_cxl_top_150              ; 5dc1ecf620479c3fcac7c9599a1a0502 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_top.sv                                                                                                         ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_top.sv                                                                                                         ; intel_rtile_cxl_top_150              ; 34c01c916bfc19bcdfa6edf9983f2892 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/pt_pkg.sv                                                                                                          ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/pt_pkg.sv                                                                                                          ; intel_rtile_cxl_top_150              ; 189fc3e89b08a888751f445f8f9061db ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/pt_afuhost.sv                                                                                                      ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/pt_afuhost.sv                                                                                                      ; intel_rtile_cxl_top_150              ; 88eaeeb0adf52fb752ad59d4897d6b83 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/pt_afudev.sv                                                                                                       ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/pt_afudev.sv                                                                                                       ; intel_rtile_cxl_top_150              ; 0516b39920032e7de14d89805c3147fe ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/pt_h2drsp_host.sv                                                                                                  ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/pt_h2drsp_host.sv                                                                                                  ; intel_rtile_cxl_top_150              ; 2656a4993833a7fd4da6916502e7733b ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/pt_h2drequest.sv                                                                                                   ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/pt_h2drequest.sv                                                                                                   ; intel_rtile_cxl_top_150              ; a0fc454f57d59b833b26947dd65e1680 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/pt_m2s_fwd.sv                                                                                                      ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/pt_m2s_fwd.sv                                                                                                      ; intel_rtile_cxl_top_150              ; 7d7305416df09f055792ac446a853552 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/pt_m2sreq.sv                                                                                                       ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/pt_m2sreq.sv                                                                                                       ; intel_rtile_cxl_top_150              ; eec6965b9993dd0df72223d5e39ea795 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/pt_h2drsp_dev.sv                                                                                                   ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/pt_h2drsp_dev.sv                                                                                                   ; intel_rtile_cxl_top_150              ; 2d13f6fda2de0fbe642c54c51c00ec84 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/dcc_top.sv                                                                                                         ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/dcc_top.sv                                                                                                         ; intel_rtile_cxl_top_150              ; b9e7702f1f61e0f1f30ec293c391bf04 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/hcc_top.sv                                                                                                         ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/hcc_top.sv                                                                                                         ; intel_rtile_cxl_top_150              ; 72977679c816da25172685fe0138d6b7 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ucc_top.sv                                                                                                         ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ucc_top.sv                                                                                                         ; intel_rtile_cxl_top_150              ; 35cde97dd18b6999dea71839fd1300cf ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/dfc_pkg.sv                                                                                                         ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/dfc_pkg.sv                                                                                                         ; intel_rtile_cxl_top_150              ; d06377bb02ad453a02efb5f347266d5b ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cache_top.sv                                                                                                       ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cache_top.sv                                                                                                       ; intel_rtile_cxl_top_150              ; 74204c8cd6426a623e5baf41b1fcb47f ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/devmem_top.sv                                                                                                      ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/devmem_top.sv                                                                                                      ; intel_rtile_cxl_top_150              ; 8412a9f20ce59db92df5cb3de44e3365 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/hdfc_ctrl.sv                                                                                                       ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/hdfc_ctrl.sv                                                                                                       ; intel_rtile_cxl_top_150              ; 91689e5226029e08d6c8a0f819eb5941 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ddfc_ctrl.sv                                                                                                       ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ddfc_ctrl.sv                                                                                                       ; intel_rtile_cxl_top_150              ; 4f221718005c073f9c5f17843c13f3a8 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/hdfc_dataflow.sv                                                                                                   ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/hdfc_dataflow.sv                                                                                                   ; intel_rtile_cxl_top_150              ; e207060412480d7b9a95a8d5869868f2 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ddfc_dataflow.sv                                                                                                   ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ddfc_dataflow.sv                                                                                                   ; intel_rtile_cxl_top_150              ; 2d06a37bc3f076c320627dd7ece2bf2a ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/dfc_hostwait.sv                                                                                                    ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/dfc_hostwait.sv                                                                                                    ; intel_rtile_cxl_top_150              ; 4895a3bae909cd221ca0b40e703abfaf ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/hdfc_top.sv                                                                                                        ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/hdfc_top.sv                                                                                                        ; intel_rtile_cxl_top_150              ; a224b0e301e54c47e916a39d4489451c ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ddfc_top.sv                                                                                                        ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ddfc_top.sv                                                                                                        ; intel_rtile_cxl_top_150              ; 3aeac817889579b0435136c32ad351da ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/dfc_top.sv                                                                                                         ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/dfc_top.sv                                                                                                         ; intel_rtile_cxl_top_150              ; e26efd3be359477a5647b3841ee8ffb7 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/snpq_top.sv                                                                                                        ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/snpq_top.sv                                                                                                        ; intel_rtile_cxl_top_150              ; 95f56b80adc5622f7a01bcabafd84bd1 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/m2sq_top.sv                                                                                                        ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/m2sq_top.sv                                                                                                        ; intel_rtile_cxl_top_150              ; f38d52cf58b272b309db18f9d4870189 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/fabric_route.sv                                                                                                    ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/fabric_route.sv                                                                                                    ; intel_rtile_cxl_top_150              ; 291189a377e0be41864c0efd6347cb21 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/fabric_ccip_cap.sv                                                                                                 ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/fabric_ccip_cap.sv                                                                                                 ; intel_rtile_cxl_top_150              ; cccc3b6f7f6480d9caa39aa27584e3af ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/fabric_slice.sv                                                                                                    ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/fabric_slice.sv                                                                                                    ; intel_rtile_cxl_top_150              ; 7ebe3bd4120a4a71cc96fa865ad03eae ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/perfmon_slice.sv                                                                                                   ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/perfmon_slice.sv                                                                                                   ; intel_rtile_cxl_top_150              ; f19bdc8beefe755456e26b69ed12e7ef ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/perfmon_top.sv                                                                                                     ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/perfmon_top.sv                                                                                                     ; intel_rtile_cxl_top_150              ; d5cfab0a83077702c20c1810dc4df17c ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/fabric_top.sv                                                                                                      ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/fabric_top.sv                                                                                                      ; intel_rtile_cxl_top_150              ; 0ee28e5319c222de4e80b36e857c8232 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice.sv                                                                                                       ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice.sv                                                                                                       ; intel_rtile_cxl_top_150              ; 9cc575f4f734f9e904eb3fd03431e1e6 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_fme_top.sv                                                                                                     ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_fme_top.sv                                                                                                     ; intel_rtile_cxl_top_150              ; 36a82b5682adeccba32da8d0d0e10a06 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_avmm_slave.sv                                                                                                  ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_avmm_slave.sv                                                                                                  ; intel_rtile_cxl_top_150              ; eb99243656ac5ffd9cefe4ce4a165212 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_mailbox.sv                                                                                                     ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_mailbox.sv                                                                                                     ; intel_rtile_cxl_top_150              ; 984a8e8e2d13ce35011e3c9272848c38 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_mailbox_cmd.sv                                                                                                 ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_mailbox_cmd.sv                                                                                                 ; intel_rtile_cxl_top_150              ; dd02bb967decc75397ec6ea7e8217703 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_mailbox_elog.sv                                                                                                ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_mailbox_elog.sv                                                                                                ; intel_rtile_cxl_top_150              ; a75ed2a643bc9b5b6d712947377ef2f4 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_fab_memwrap.sv                                                                                                 ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_fab_memwrap.sv                                                                                                 ; intel_rtile_cxl_top_150              ; b6fb6ff8a2e0350825014a800427e565 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_fab_wrap.sv                                                                                                    ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_fab_wrap.sv                                                                                                    ; intel_rtile_cxl_top_150              ; 75ce6321f2d8bf449bf4b1f3103c935c ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_fme_memwrap.sv                                                                                                 ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_fme_memwrap.sv                                                                                                 ; intel_rtile_cxl_top_150              ; c49fc7c173813c9a5140be8f4fb29575 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_fme_wrap.sv                                                                                                    ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_fme_wrap.sv                                                                                                    ; intel_rtile_cxl_top_150              ; 967a0465247a23130c61d0c9dc9ee609 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_memwrap.sv                                                                                               ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_memwrap.sv                                                                                               ; intel_rtile_cxl_top_150              ; b8b38643aac6d5dd3bb30b8c207d81e9 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_wrap.sv                                                                                                  ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_wrap.sv                                                                                                  ; intel_rtile_cxl_top_150              ; f67ce74c95ad15d428cbcda5b5f2036f ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ram_if.sv                                                                                                          ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ram_if.sv                                                                                                          ; intel_rtile_cxl_top_150              ; 1e1aead293632a4df0206ad2ebe3910d ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_fifo.sv                                                                                             ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_fifo.sv                                                                                             ; intel_rtile_cxl_top_150              ; 12791e09a38eca72b12aab969ffce3bb ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_bbs_fifo_vcd.v                                                                                      ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_bbs_fifo_vcd.v                                                                                      ; intel_rtile_cxl_top_150              ; 98866d9897e6d8b9db089c551867b6a9 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_fr_dcd.sv                                                                                                ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_fr_dcd.sv                                                                                                ; intel_rtile_cxl_top_150              ; ae6eacb9146b126aa6c6812ace2a7a72 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_bfe.sv                                                                                                         ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_bfe.sv                                                                                                         ; intel_rtile_cxl_top_150              ; 06ccac21649bb7fd11961c688a23a78b ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_top.sv                                                                                                         ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_top.sv                                                                                                         ; intel_rtile_cxl_top_150              ; 7a0be583fb6e6244c891eefd3dc760c7 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_wrapper.sv                                                                                                     ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_wrapper.sv                                                                                                     ; intel_rtile_cxl_top_150              ; 763d7bf087acfaf2687f67b32e91050d ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_tc_bbs_cfg_pkg.sv                                                                                              ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_tc_bbs_cfg_pkg.sv                                                                                              ; intel_rtile_cxl_top_150              ; 4714a53e0515ec54c8bb02d72d7c0827 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_tc_bbs_cfg.sv                                                                                                  ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_tc_bbs_cfg.sv                                                                                                  ; intel_rtile_cxl_top_150              ; 3adc862bb5cf353eca86ddf4ec08b322 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ctech_or2_gen.v                                                                                             ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ctech_or2_gen.v                                                                                             ; intel_rtile_cxl_top_150              ; 1612feb0f86bddd4e2ee0677fa4fb626 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_bidir.v                                                                                                     ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_bidir.v                                                                                                     ; intel_rtile_cxl_top_150              ; d782d896076118e7f1db60bf9a5be42b ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cxp_flopmacro.vm.iv                                                                                         ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cxp_flopmacro.vm.iv                                                                                         ; intel_rtile_cxl_top_150              ; e25a81666c17e6e7f6347c900a5cffe9 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/dpram_inf.v                                                                                                        ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/dpram_inf.v                                                                                                        ; intel_rtile_cxl_top_150              ; 2493ce944666e47f4d2820d514da0945 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_dpram_vcd.v                                                                                                 ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_dpram_vcd.v                                                                                                 ; intel_rtile_cxl_top_150              ; d575d53c83aad92625f39fe51ec224e3 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_fifo_vcd.v                                                                                                  ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_fifo_vcd.v                                                                                                  ; intel_rtile_cxl_top_150              ; faace45ddcc1536464b3942a5ac2b3e5 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_a_mfc_trans_gate.v                                                                                          ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_a_mfc_trans_gate.v                                                                                          ; intel_rtile_cxl_top_150              ; 4d9d2e2f34e964d75b01d242935afa51 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_a_m_rdy_msk.v                                                                                               ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_a_m_rdy_msk.v                                                                                               ; intel_rtile_cxl_top_150              ; 644a46284ff56b99a22c5bf10a232d92 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_a_tfc_trans_gate.v                                                                                          ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_a_tfc_trans_gate.v                                                                                          ; intel_rtile_cxl_top_150              ; 91c30afe39e78923a78ead99bff3ba45 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_a_t_rdy_msk.v                                                                                               ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_a_t_rdy_msk.v                                                                                               ; intel_rtile_cxl_top_150              ; 942fdbefdd555445740bb6235b4f01ec ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_a_arbiter.v                                                                                                 ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_a_arbiter.v                                                                                                 ; intel_rtile_cxl_top_150              ; 53c217730b4dd306f642b7b2c9198681 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_aunit.v                                                                                                     ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_aunit.v                                                                                                     ; intel_rtile_cxl_top_150              ; cc5f090dac364c1a3df609a9cad53cb3 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_devreset.v                                                                                                  ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_devreset.v                                                                                                  ; intel_rtile_cxl_top_150              ; b2e17b2901b9aae26f325e7aa9e1bb3e ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cxpgst_sharedtimer.sv                                                                                       ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cxpgst_sharedtimer.sv                                                                                       ; intel_rtile_cxl_top_150              ; 8b8317f42f9964c43a8ebaa2c730b2e1 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_strobe_generator.sv                                                                                         ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_strobe_generator.sv                                                                                         ; intel_rtile_cxl_top_150              ; e5ac26aa124ea03be7d3cb7891db9c15 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ckunit.v                                                                                                    ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ckunit.v                                                                                                    ; intel_rtile_cxl_top_150              ; 859f010e32be89da7be0d4a93e37dce0 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ram2r2w144x128.v                                                                                            ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ram2r2w144x128.v                                                                                            ; intel_rtile_cxl_top_150              ; aa79c59576fc234661dbc33bc4e8817f ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtprs.sv                                                                                                    ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtprs.sv                                                                                                    ; intel_rtile_cxl_top_150              ; 7789fcf519485612c86e44904acb6ea4 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_CRC32_D256.v                                                                                                ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_CRC32_D256.v                                                                                                ; intel_rtile_cxl_top_150              ; 1c21759ea25779c0fd4b93274db21fba ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_CRC32_D224.v                                                                                                ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_CRC32_D224.v                                                                                                ; intel_rtile_cxl_top_150              ; cbb2e12088fdfcbfc44e0e118181837f ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_CRC32_D192.v                                                                                                ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_CRC32_D192.v                                                                                                ; intel_rtile_cxl_top_150              ; 583135449d133a7e81e347554db1c554 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_CRC32_D160.v                                                                                                ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_CRC32_D160.v                                                                                                ; intel_rtile_cxl_top_150              ; fed69d347f5038e8175fb63996dea971 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_CRC32_D128.v                                                                                                ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_CRC32_D128.v                                                                                                ; intel_rtile_cxl_top_150              ; 78c7e15ae57d4183772380b475343605 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_CRC32_D96.v                                                                                                 ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_CRC32_D96.v                                                                                                 ; intel_rtile_cxl_top_150              ; 33d5b8c8e7a43d87f81120640e93fe9c ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_CRC32_D64.v                                                                                                 ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_CRC32_D64.v                                                                                                 ; intel_rtile_cxl_top_150              ; c1c1b15be204748848d6359b9ae61077 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_CRC32_D32.v                                                                                                 ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_CRC32_D32.v                                                                                                 ; intel_rtile_cxl_top_150              ; f2107d32b1cd7618d660de0b38ff79be ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gto_ecrc.sv                                                                                                 ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gto_ecrc.sv                                                                                                 ; intel_rtile_cxl_top_150              ; ba0226a2da9d74db737fb498057f1a32 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtoqc.v                                                                                                     ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtoqc.v                                                                                                     ; intel_rtile_cxl_top_150              ; 4d228e22c138b71671a79667c37cdd81 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtmfcmcu.v                                                                                                  ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtmfcmcu.v                                                                                                  ; intel_rtile_cxl_top_150              ; e01196f9fcfd31f7e8bb28188eb56995 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtmfctcu.v                                                                                                  ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtmfctcu.v                                                                                                  ; intel_rtile_cxl_top_150              ; 50ed59b87e1dd1c0c5a84f9033fc754b ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gt_mctp_errtrk.v                                                                                            ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gt_mctp_errtrk.v                                                                                            ; intel_rtile_cxl_top_150              ; d678373b77e5860139a6960b4b1a82db ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gt_mctp_seqtrk.v                                                                                            ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gt_mctp_seqtrk.v                                                                                            ; intel_rtile_cxl_top_150              ; 17677b595e775f2858959dd2b9418a63 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtihdrchk.v                                                                                                 ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtihdrchk.v                                                                                                 ; intel_rtile_cxl_top_150              ; 71b0b48420a59d138f33df5d4ee16668 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gterrlog.v                                                                                                  ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gterrlog.v                                                                                                  ; intel_rtile_cxl_top_150              ; 51f7e4d6157f9bf2a0f37ed5ae78d89e ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtfc.v                                                                                                      ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtfc.v                                                                                                      ; intel_rtile_cxl_top_150              ; 498086c8f7b5b94b5a66bdd383dee18b ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gti.v                                                                                                       ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gti.v                                                                                                       ; intel_rtile_cxl_top_150              ; 7b0949c1bf46f621bbce1aa74fa104bc ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gticpctl.v                                                                                                  ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gticpctl.v                                                                                                  ; intel_rtile_cxl_top_150              ; 95071596aa3223a0212b59a62a401f74 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtidq.v                                                                                                     ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtidq.v                                                                                                     ; intel_rtile_cxl_top_150              ; 505404064e779e6c51276b504cc54934 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtihq.v                                                                                                     ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtihq.v                                                                                                     ; intel_rtile_cxl_top_150              ; feb89b738519268096bbeea35469e750 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtiqc.v                                                                                                     ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtiqc.v                                                                                                     ; intel_rtile_cxl_top_150              ; 7b3f28be31d9defb0dd2022d3b547fb9 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtm.v                                                                                                       ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtm.v                                                                                                       ; intel_rtile_cxl_top_150              ; 5bb96a22d701d840fc805e23267d5a8e ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gto.v                                                                                                       ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gto.v                                                                                                       ; intel_rtile_cxl_top_150              ; a7722d64cf9cf9338c3ce196c35bd851 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtopf.v                                                                                                     ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtopf.v                                                                                                     ; intel_rtile_cxl_top_150              ; 77baa10cbb52f53ba99115ddec135142 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtsideq.v                                                                                                   ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtsideq.v                                                                                                   ; intel_rtile_cxl_top_150              ; 79c3ccaa18744ef20adaa84b44c56665 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtunit.v                                                                                                    ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtunit.v                                                                                                    ; intel_rtile_cxl_top_150              ; 9b1c943607cb2ae1f3c80c4b180365f6 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gt_hiperrlog.sv                                                                                             ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gt_hiperrlog.sv                                                                                             ; intel_rtile_cxl_top_150              ; 2cec8ec79f30247a77e4f383b5a77059 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_data_comp.v                                                                                                 ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_data_comp.v                                                                                                 ; intel_rtile_cxl_top_150              ; f31c927a8fb226e0c3132ab4e95e3660 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_generator1.v                                                                                                ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_generator1.v                                                                                                ; intel_rtile_cxl_top_150              ; 6c59532b6f1951b35442d54278364816 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_generator2.v                                                                                                ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_generator2.v                                                                                                ; intel_rtile_cxl_top_150              ; 422c3b9716b16a0afa39050bef58dafd ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_errorlog.v                                                                                                  ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_errorlog.v                                                                                                  ; intel_rtile_cxl_top_150              ; 8ab7d75ed7dce1a75a60c3dfc938f296 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_target_bytecntrs.v                                                                                          ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_target_bytecntrs.v                                                                                          ; intel_rtile_cxl_top_150              ; 6f2a9f32dcb5d24663651cb3f9e8dec3 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_master_bytecntrs.v                                                                                          ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_master_bytecntrs.v                                                                                          ; intel_rtile_cxl_top_150              ; 47b2d9a4810d65c719cdddb16324bf20 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_errindicator.v                                                                                              ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_errindicator.v                                                                                              ; intel_rtile_cxl_top_150              ; 7f8e0ff852cdbb41a15d5095e6673ee2 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gunit.v                                                                                                     ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gunit.v                                                                                                     ; intel_rtile_cxl_top_150              ; f9e4f5b031b254c57697c7f3933a3bf0 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_new_dualportram.v                                                                                           ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_new_dualportram.v                                                                                           ; intel_rtile_cxl_top_150              ; aa054a7a1c8ea3f1a1348fbbee295098 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_dbgport.v                                                                                                   ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_dbgport.v                                                                                                   ; intel_rtile_cxl_top_150              ; ceff03a82f9352829e650c7437e99644 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_dmi.v                                                                                                       ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_dmi.v                                                                                                       ; intel_rtile_cxl_top_150              ; 5a165cb02815459055740c398d415fc5 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_iointf.v                                                                                                    ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_iointf.v                                                                                                    ; intel_rtile_cxl_top_150              ; 15ae84756044a7d335f790f76f6fec79 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_lunit.v                                                                                                     ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_lunit.v                                                                                                     ; intel_rtile_cxl_top_150              ; 3c8c72e93f294352148a7125df3df067 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pm.v                                                                                                        ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pm.v                                                                                                        ; intel_rtile_cxl_top_150              ; f665211d55545dc49e8ec17f722ad390 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_straps.v                                                                                                    ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_straps.v                                                                                                    ; intel_rtile_cxl_top_150              ; 35769c3454ad4a1e3ab49ffe5ef06389 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_triggers.v                                                                                                  ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_triggers.v                                                                                                  ; intel_rtile_cxl_top_150              ; c1d803e6d90519be88f1d8f1c9a91073 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ltrcomp.v                                                                                                   ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ltrcomp.v                                                                                                   ; intel_rtile_cxl_top_150              ; a2f0c96755a8a9ddbec60d7e6bc55778 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_l1subunit.v                                                                                                 ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_l1subunit.v                                                                                                 ; intel_rtile_cxl_top_150              ; 2e364147e5c0e3c2097f70fa102919c6 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ltr_tc_cntr.v                                                                                               ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ltr_tc_cntr.v                                                                                               ; intel_rtile_cxl_top_150              ; 85acdc9cf4084969ea5771b29be2c934 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ltr_cntr_wr.v                                                                                               ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ltr_cntr_wr.v                                                                                               ; intel_rtile_cxl_top_150              ; cb8bcc6a5b7e5b9d0ba5cd8a1e1588d8 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ltr_reg.v                                                                                                   ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ltr_reg.v                                                                                                   ; intel_rtile_cxl_top_150              ; 2613e1cd683060bf893ac0ad59a66fd7 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ltr.v                                                                                                       ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ltr.v                                                                                                       ; intel_rtile_cxl_top_150              ; 0e2cebdfc25954d2bcca4dbb37ed43de ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tcmon_reg.v                                                                                                 ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tcmon_reg.v                                                                                                 ; intel_rtile_cxl_top_150              ; 136bafb8dfa54b4c4b532c335e7f1e54 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tcmon.v                                                                                                     ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tcmon.v                                                                                                     ; intel_rtile_cxl_top_150              ; a95ca50320ff7b82bbf9d75d55898b34 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ts_comp.v                                                                                                   ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ts_comp.v                                                                                                   ; intel_rtile_cxl_top_150              ; 4eba796ff230344c20ca34b4c09dc697 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_jtimestamp.v                                                                                                ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_jtimestamp.v                                                                                                ; intel_rtile_cxl_top_150              ; a066a58773baaa1756ae47948f89a7bf ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_junit.v                                                                                                     ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_junit.v                                                                                                     ; intel_rtile_cxl_top_150              ; d4cca9d5ee0fa4f93613c2d6bcf51cb8 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_build_version.v                                                                                             ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_build_version.v                                                                                             ; intel_rtile_cxl_top_150              ; 27d78dbf5ea3dcf93fd292a107bb336d ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_glb_regs_2_rdl.sv                                                                                       ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_glb_regs_2_rdl.sv                                                                                       ; intel_rtile_cxl_top_150              ; 1cce0608ba91ea0c524c912425a2fed8 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0.sv                                                                                                  ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0.sv                                                                                                  ; intel_rtile_cxl_top_150              ; 58727f3921bde8ca72625c884e84cb73 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global.sv                                                                                               ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global.sv                                                                                               ; intel_rtile_cxl_top_150              ; 0bbf4c5c13002e614c1047a6c4e4b306 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_regs_2_rdl.sv                                                                                       ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_regs_2_rdl.sv                                                                                       ; intel_rtile_cxl_top_150              ; 4f64baef32081d837ac02cc1385ea093 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1.sv                                                                                                  ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1.sv                                                                                                  ; intel_rtile_cxl_top_150              ; 054a731ab421893c5d788d7b8407c4ca ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_regs_2_rdl.sv                                                                                       ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_regs_2_rdl.sv                                                                                       ; intel_rtile_cxl_top_150              ; d901eb260c752e21b966235aebeb3088 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pptm.sv                                                                                                     ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pptm.sv                                                                                                     ; intel_rtile_cxl_top_150              ; e5bb8785a4d4a5103b12a5f50cc50622 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_psbmpmmsgctrl.sv                                                                                            ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_psbmpmmsgctrl.sv                                                                                            ; intel_rtile_cxl_top_150              ; 741b2bc1b0e4be35f07e114ef94ba85a ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ctrl_stat_regs.sv                                                                                           ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ctrl_stat_regs.sv                                                                                           ; intel_rtile_cxl_top_150              ; 7664e75d79b4faf0d7440b59d18d4e89 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pcfgrdrdy.v                                                                                                 ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pcfgrdrdy.v                                                                                                 ; intel_rtile_cxl_top_150              ; fcabc7eb73215d0bd8389b3cac2ca30d ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pcfgread_rdl.v                                                                                              ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pcfgread_rdl.v                                                                                              ; intel_rtile_cxl_top_150              ; 8f551853a3592a774061a21c3ecefa16 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pcfgwrite_rdl.v                                                                                             ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pcfgwrite_rdl.v                                                                                             ; intel_rtile_cxl_top_150              ; 87bb7014c09d533cbb20a95dce4c6590 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pcorr.v                                                                                                     ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pcorr.v                                                                                                     ; intel_rtile_cxl_top_150              ; 119d012f84a8bf2a34a090e8caee3371 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pdecode.v                                                                                                   ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pdecode.v                                                                                                   ; intel_rtile_cxl_top_150              ; 38d9f215881f287fedd4c95aae113e9e ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_p_mc_multiply.v                                                                                             ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_p_mc_multiply.v                                                                                             ; intel_rtile_cxl_top_150              ; 16861f04155a0c04c842fd9a6146c645 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pexpbyten.v                                                                                                 ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pexpbyten.v                                                                                                 ; intel_rtile_cxl_top_150              ; af09cdad7d9f8bdb453a712996d08e62 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pfatal.v                                                                                                    ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pfatal.v                                                                                                    ; intel_rtile_cxl_top_150              ; db8a307e83a20455ba521630f6f3173b ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pnonfatal.v                                                                                                 ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pnonfatal.v                                                                                                 ; intel_rtile_cxl_top_150              ; 54c35401cc689cc9fb693f4f90f96c1f ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_prdycntrl.v                                                                                                 ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_prdycntrl.v                                                                                                 ; intel_rtile_cxl_top_150              ; cbafe6eba9db82bfe389897c633fdaee ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_psbmstrctrl.sv                                                                                              ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_psbmstrctrl.sv                                                                                              ; intel_rtile_cxl_top_150              ; b71ddbf56e5b2cb4b3e11062e6696ee0 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_psbrspstrl.sv                                                                                               ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_psbrspstrl.sv                                                                                               ; intel_rtile_cxl_top_150              ; 76560b7bf26d2c05ce7bd8b57a962600 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pmirror.sv                                                                                                  ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pmirror.sv                                                                                                  ; intel_rtile_cxl_top_150              ; 2b4f7b9ec6faa1cf53724504e7ad47d6 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pintr.v                                                                                                     ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pintr.v                                                                                                     ; intel_rtile_cxl_top_150              ; 3d5728a8724c9f3e498bec461e36877e ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_punit.v                                                                                                     ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_punit.v                                                                                                     ; intel_rtile_cxl_top_150              ; 26b87f30ed63dcf75d0226f920645124 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_qmgeneralpurpose.v                                                                                          ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_qmgeneralpurpose.v                                                                                          ; intel_rtile_cxl_top_150              ; 2c55b59531446dac41ab44955fe4dee9 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_qmvectormachine.v                                                                                           ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_qmvectormachine.v                                                                                           ; intel_rtile_cxl_top_150              ; d8d68a8bfb0b9b77cccf631ce76ce9b7 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_qmunit.v                                                                                                    ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_qmunit.v                                                                                                    ; intel_rtile_cxl_top_150              ; 5ec6e1dac19ba124a90ff2b6563f8e12 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_qtgpslicer.v                                                                                                ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_qtgpslicer.v                                                                                                ; intel_rtile_cxl_top_150              ; 98807945e740f06f8467bb3f632256b1 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_qtslicer.v                                                                                                  ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_qtslicer.v                                                                                                  ; intel_rtile_cxl_top_150              ; 9ef2bae3a855cdbd1c1b8e0204adce32 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_qtqueues.v                                                                                                  ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_qtqueues.v                                                                                                  ; intel_rtile_cxl_top_150              ; 0cf55a452c2186ee48f2a79b99be8e56 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_qsunit.v                                                                                                    ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_qsunit.v                                                                                                    ; intel_rtile_cxl_top_150              ; 37e120b052c9ad965d3a569ab332f475 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_phub.v                                                                                                      ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_phub.v                                                                                                      ; intel_rtile_cxl_top_150              ; 3c0a4c064e186d3d799dcee1c74adcf0 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ppgtran.v                                                                                                   ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ppgtran.v                                                                                                   ; intel_rtile_cxl_top_150              ; a92338b05726dedf183a2f47c35a05f5 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cmb_avmm_slave.sv                                                                                                  ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cmb_avmm_slave.sv                                                                                                  ; intel_rtile_cxl_top_150              ; a5c915e8818b9de3b823cfa2852e7c54 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cmb_avmm_master.sv                                                                                                 ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cmb_avmm_master.sv                                                                                                 ; intel_rtile_cxl_top_150              ; 42125742d25319d169e17bb3ad254c97 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_core.v                                                                                                  ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_core.v                                                                                                  ; intel_rtile_cxl_top_150              ; ff6b7e383557ba12c29d1f1c09866276 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb2avst_top.sv                                                                                             ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb2avst_top.sv                                                                                             ; intel_rtile_cxl_top_150              ; 9465adf26356a529452d98fee6ad001f ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_side.sv                                                                                                  ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_side.sv                                                                                                  ; intel_rtile_cxl_top_150              ; f9c7bbf632a9f299b0c6af779c15227a ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_hdr_data_fifos.sv                                                                                        ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_hdr_data_fifos.sv                                                                                        ; intel_rtile_cxl_top_150              ; 5ac61b02dbd2deb02f7b1317154f9b58 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_crd_type.sv                                                                                              ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_crd_type.sv                                                                                              ; intel_rtile_cxl_top_150              ; 84c1874af33deceb6127fa95c6d5f63c ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_crd_lmt.sv                                                                                               ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_crd_lmt.sv                                                                                               ; intel_rtile_cxl_top_150              ; ec8daec22552a70fed02dd544d536268 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tx_side.sv                                                                                                  ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tx_side.sv                                                                                                  ; intel_rtile_cxl_top_150              ; c3836eb4ec89f5ca77973730ff30b4a5 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tx_hdr_data_fifos.sv                                                                                        ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tx_hdr_data_fifos.sv                                                                                        ; intel_rtile_cxl_top_150              ; bb320db7a45aaac3a22eae7520db651a ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tx_crd_lmt.sv                                                                                               ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tx_crd_lmt.sv                                                                                               ; intel_rtile_cxl_top_150              ; c32a7a3802293d5501f7d5ad6fdcb2d7 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tlp_hdr_decode.sv                                                                                           ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tlp_hdr_decode.sv                                                                                           ; intel_rtile_cxl_top_150              ; 153937ab981288b54d50b395ad841074 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cmb2avst_avmm_slave.sv                                                                                             ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cmb2avst_avmm_slave.sv                                                                                             ; intel_rtile_cxl_top_150              ; 0b4905948b09fa5b659bdf187d923c4a ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ltssm_logger.sv                                                                                             ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ltssm_logger.sv                                                                                             ; intel_rtile_cxl_top_150              ; 4e708296af89347604bf36b31fd7f9e5 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_crd_check.sv                                                                                             ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_crd_check.sv                                                                                             ; intel_rtile_cxl_top_150              ; 2f97e65a6093566360a5903f19e11cc0 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg.sv                                                                                          ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg.sv                                                                                          ; intel_rtile_cxl_top_150              ; e90020e1496c196ce880dfd37b948c10 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_rdl.sv                                                                                      ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_rdl.sv                                                                                      ; intel_rtile_cxl_top_150              ; 29a48a0fc5f67fc3ff302850000416b7 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_core0_fifo_vcd.v                                                                                            ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_core0_fifo_vcd.v                                                                                            ; intel_rtile_cxl_top_150              ; 2ef9bbf134815eb4d9b476a252c1e9f8 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_core_fifos.sv                                                                                            ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_core_fifos.sv                                                                                            ; intel_rtile_cxl_top_150              ; 342eaf8c5aa34fdde46ca9d0a23c319b ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_data_fifos.sv                                                                                            ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_data_fifos.sv                                                                                            ; intel_rtile_cxl_top_150              ; 31e685923f3a24e9994363447e121a3e ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tx_core_crd.sv                                                                                              ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tx_core_crd.sv                                                                                              ; intel_rtile_cxl_top_150              ; fd135ac99b7ffed44d7c67ce523e60ba ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tx_core_fifos.sv                                                                                            ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tx_core_fifos.sv                                                                                            ; intel_rtile_cxl_top_150              ; db6c8c09568ac10ac647b61627b22c97 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tx_burst_mode.sv                                                                                            ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tx_burst_mode.sv                                                                                            ; intel_rtile_cxl_top_150              ; add7f8122863e5e53a7925b7f7dcceb3 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tx_data_fifos.sv                                                                                            ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tx_data_fifos.sv                                                                                            ; intel_rtile_cxl_top_150              ; 9d848218f02934ca5ee93a281dec7753 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_top.sv                                                                                                      ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_top.sv                                                                                                      ; intel_rtile_cxl_top_150              ; 7cd7e6ca68df4458bbfd66a7eeb2f4ad ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_io_shim_fifo_vcd.v                                                                                  ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_io_shim_fifo_vcd.v                                                                                  ; intel_rtile_cxl_top_150              ; 5319352ede15b284843aaf60043101c4 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_io_shim_cdc.sv                                                                                      ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_io_shim_cdc.sv                                                                                      ; intel_rtile_cxl_top_150              ; ce541dc2d999ecbccf2edbdc7d1cca80 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_io_shim_afifo.sv                                                                                    ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_io_shim_afifo.sv                                                                                    ; intel_rtile_cxl_top_150              ; 678e5d07e4b7f0fb3fd5d8e8666b86d3 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_io_shim_cfifo.sv                                                                                    ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_io_shim_cfifo.sv                                                                                    ; intel_rtile_cxl_top_150              ; 21fec620d83596c6c0f8f7dd4cfea0cc ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_io_shim_dfifo.sv                                                                                    ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_io_shim_dfifo.sv                                                                                    ; intel_rtile_cxl_top_150              ; 2df43fe26b0b930947820a44d7827a85 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_io_shim_delay_data.sv                                                                               ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_io_shim_delay_data.sv                                                                               ; intel_rtile_cxl_top_150              ; d0fec106b0d9011c519861cdc15118c7 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_io_shim_rx_egress.sv                                                                                ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_io_shim_rx_egress.sv                                                                                ; intel_rtile_cxl_top_150              ; cfe9a10ceea98b46eb942f24cbfec5c5 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_io_shim_rx_ingress.sv                                                                               ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_io_shim_rx_ingress.sv                                                                               ; intel_rtile_cxl_top_150              ; d0d4a12e050f50047fd405e302fd4222 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_io_shim_tx.sv                                                                                       ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_io_shim_tx.sv                                                                                       ; intel_rtile_cxl_top_150              ; de4bba0633adf9e295de64346a715042 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_io_shim_top.sv                                                                                      ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_io_shim_top.sv                                                                                      ; intel_rtile_cxl_top_150              ; 7dc65a2aae0d88fa0b8208e434931247 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_wrapper.sv                                                                                                  ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_wrapper.sv                                                                                                  ; intel_rtile_cxl_top_150              ; 40a5e94f49daf27368cb6a34c94231f4 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_aibsw_if_ingress.sv                                                                                    ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_aibsw_if_ingress.sv                                                                                    ; intel_rtile_cxl_top_150              ; e0bcaf4bb95b6b52f46b8e158ad3c7ea ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_dcd.sv                                                                                                   ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_dcd.sv                                                                                                   ; intel_rtile_cxl_top_150              ; 94c986907b296e4b81bc3b3af2f9044f ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_aibsw_if_egress.sv                                                                                     ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_aibsw_if_egress.sv                                                                                     ; intel_rtile_cxl_top_150              ; a34d02efa026d109221d44b95f62e841 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_ready_delay.sv                                                                                      ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_ready_delay.sv                                                                                      ; intel_rtile_cxl_top_150              ; c5cf238902065923f049f4e7f5139a76 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_aibsw_if_top.sv                                                                                        ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_aibsw_if_top.sv                                                                                        ; intel_rtile_cxl_top_150              ; 9dcf8f4344dfeab5d9e087f008fddab5 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_gen_clk2x.sv                                                                                           ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_gen_clk2x.sv                                                                                           ; intel_rtile_cxl_top_150              ; bfd108993b8815b601cdf08fe96122ba ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_clk_rst_ctrl.sv                                                                                     ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_clk_rst_ctrl.sv                                                                                     ; intel_rtile_cxl_top_150              ; bf735a7a02aa938ea313a50128bb272a ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_rst_ctrl.sv                                                                                         ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_rst_ctrl.sv                                                                                         ; intel_rtile_cxl_top_150              ; b4ab97f154fa0341f8ed52f71454ad34 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_avst_parser.sv                                                                                           ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_avst_parser.sv                                                                                           ; intel_rtile_cxl_top_150              ; a046d4f88d734541436dfe8dcbcf9cf7 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_avst_merger.sv                                                                                              ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_avst_merger.sv                                                                                              ; intel_rtile_cxl_top_150              ; 92af5345bde7b89b1dda3231ab1189b7 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_avst_merger_top.sv                                                                                          ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_avst_merger_top.sv                                                                                          ; intel_rtile_cxl_top_150              ; d70df298df127d30ecd2a097671a6545 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_add.sv                                                                                               ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_add.sv                                                                                               ; intel_rtile_cxl_top_150              ; e47fa89e556bcca41c5f76059d1f1680 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_add_top.sv                                                                                           ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_add_top.sv                                                                                           ; intel_rtile_cxl_top_150              ; 2ca0b732524ed4d8e66cb699d8d77441 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_avst_parser_top.sv                                                                                       ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_avst_parser_top.sv                                                                                       ; intel_rtile_cxl_top_150              ; 171459d1acf1ac1c623b5caec8943db4 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_steal.sv                                                                                             ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_steal.sv                                                                                             ; intel_rtile_cxl_top_150              ; 51ec84f7b36fe2d8d3e73f691ba0b1bf ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cfg.sv                                                                                                      ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cfg.sv                                                                                                      ; intel_rtile_cxl_top_150              ; d159c11a2720266b01cd169373f25fc9 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip.sv                                                                                                    ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip.sv                                                                                                    ; intel_rtile_cxl_top_150              ; 57b9783411a459d5e56c551f4b8b9bb7 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip_top.sv                                                                                                ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip_top.sv                                                                                                ; intel_rtile_cxl_top_150              ; 1dc8f7ee08361f76309702eddcbf8b5d ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_top.sv                                                                                                    ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_top.sv                                                                                                    ; intel_rtile_cxl_top_150              ; 2e45d88e70aa32e5cf692fff488f59a8 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_ip_top.sv                                                                                                      ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_ip_top.sv                                                                                                      ; intel_rtile_cxl_top_150              ; c2d0970f124d5c8e1f9599f12a11e9b3 ;
; ../intel_rtile_cxl_top_cxltyp2_ed/synth/intel_rtile_cxl_top_cxltyp2_ed.v                                                                                                           ; User-Specified Verilog HDL File                  ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/synth/intel_rtile_cxl_top_cxltyp2_ed.v                                                                                                           ; intel_rtile_cxl_top_cxltyp2_ed       ; a359648ca3ceff33f1142d71d3f87ab3 ;
; common/intel_reset_release/intel_reset_release.ip                                                                                                                                  ; User-Specified IP File                           ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/intel_reset_release/intel_reset_release.ip                                                                                                          ;                                      ; 2d1b75aba512dc3f885506b2294bc313 ;
; common/intel_reset_release/intel_reset_release/altera_s10_user_rst_clkgate_1941/synth/altera_s10_user_rst_clkgate.sv                                                               ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/intel_reset_release/intel_reset_release/altera_s10_user_rst_clkgate_1941/synth/altera_s10_user_rst_clkgate.sv                                       ; altera_s10_user_rst_clkgate_1941     ; ca6e49fb160a2cb9b4c0f4cb2351bfbc ;
; common/intel_reset_release/intel_reset_release/synth/intel_reset_release.v                                                                                                         ; User-Specified Verilog HDL File                  ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/intel_reset_release/intel_reset_release/synth/intel_reset_release.v                                                                                 ; intel_reset_release                  ; d14e1dce8170294c149843fc6834fabf ;
; cxltyp2_ed.sv                                                                                                                                                                      ; User-Specified SystemVerilog HDL File            ; /home/steve/chipyard-agilex/quartus/hardware_test_design/cxltyp2_ed.sv                                                                                                                                              ;                                      ; b327d8a1ad65214fff2b3f04419cb495 ;
; constraints/cxltyp2_ed.sdc                                                                                                                                                         ; User-Specified Synopsys Design Constraints File  ; /home/steve/chipyard-agilex/quartus/hardware_test_design/constraints/cxltyp2_ed.sdc                                                                                                                                 ;                                      ; 85bba3a1aadc5d363d5e0026272eb498 ;
; /mnt/intelFPGA_pro/22.3/quartus/libraries/megafunctions/rtile_s20_v0.sv                                                                                                            ; Megafunction                                     ; /mnt/intelFPGA_pro/22.3/quartus/libraries/megafunctions/rtile_s20_v0.sv                                                                                                                                             ; altera_work                          ;                                  ;
; /home/steve/chipyard-agilex/quartus/hardware_test_design/ed_top_wrapper_typ2.sv                                                                                                    ; Auto-Found SystemVerilog HDL File                ; /home/steve/chipyard-agilex/quartus/hardware_test_design/ed_top_wrapper_typ2.sv                                                                                                                                     ; altera_work                          ;                                  ;
; /mnt/intelFPGA_pro/22.3/quartus/libraries/megafunctions/altera_debug_master_endpoint.vhd                                                                                           ; Megafunction                                     ; /mnt/intelFPGA_pro/22.3/quartus/libraries/megafunctions/altera_debug_master_endpoint.vhd                                                                                                                            ; altera_work                          ;                                  ;
; /mnt/intelFPGA_pro/22.3/quartus/libraries/megafunctions/altera_agilex_config_reset_release_endpoint.vhd                                                                            ; Megafunction                                     ; /mnt/intelFPGA_pro/22.3/quartus/libraries/megafunctions/altera_agilex_config_reset_release_endpoint.vhd                                                                                                             ; altera_work                          ;                                  ;
; /mnt/intelFPGA_pro/22.3/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                                                                                                 ; Megafunction                                     ; /mnt/intelFPGA_pro/22.3/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                                                                                                                                  ; altera_work                          ;                                  ;
; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv                                                       ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv                                                                                        ;                                      ;                                  ;
; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv                                                          ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv                                                                                           ;                                      ;                                  ;
; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv                                                          ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv                                                                                           ;                                      ;                                  ;
; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pld_if.svh.iv                                                              ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pld_if.svh.iv                                                                                               ;                                      ;                                  ;
; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv                                               ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv                                                                                ;                                      ;                                  ;
; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv                                                  ; Encrypted Altera IP File                         ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv                                                                                   ;                                      ;                                  ;
; common/ccv_afu/ccv_afu_reg_macros.vh.iv                                                                                                                                            ; Auto-Found File                                  ; /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/ccv_afu_reg_macros.vh.iv                                                                                                                    ;                                      ;                                  ;
; ./../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_v12.vh.iv                                                                                         ; Auto-Found File                                  ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_v12.vh.iv                                                                                           ;                                      ;                                  ;
; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_cxl_soft_ip_intf.svh.iv                                                       ; Auto-Found File                                  ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_cxl_soft_ip_intf.svh.iv                                                                                        ;                                      ;                                  ;
; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_tc_bbs_reg_macros.vh.iv                                                       ; Auto-Found File                                  ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_tc_bbs_reg_macros.vh.iv                                                                                        ;                                      ;                                  ;
; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtunit_struct.svh.iv                                                       ; Auto-Found File                                  ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtunit_struct.svh.iv                                                                                        ;                                      ;                                  ;
; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv                                                       ; Auto-Found File                                  ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv                                                                                        ;                                      ;                                  ;
; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_struct_ports.vh.iv                                              ; Auto-Found File                                  ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_struct_ports.vh.iv                                                                               ;                                      ;                                  ;
; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_glb_xtra_logic.svh.iv                                                      ; Auto-Found File                                  ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_glb_xtra_logic.svh.iv                                                                                       ;                                      ;                                  ;
; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_glb_rdl_assigns.svh.iv                                                     ; Auto-Found File                                  ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_glb_rdl_assigns.svh.iv                                                                                      ;                                      ;                                  ;
; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_struct_ports.vh.iv                                                 ; Auto-Found File                                  ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_struct_ports.vh.iv                                                                                  ;                                      ;                                  ;
; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pf0_0_xtra_logic.svh.iv                                                    ; Auto-Found File                                  ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pf0_0_xtra_logic.svh.iv                                                                                     ;                                      ;                                  ;
; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pf0_1_xtra_logic.svh.iv                                                    ; Auto-Found File                                  ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pf0_1_xtra_logic.svh.iv                                                                                     ;                                      ;                                  ;
; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pf0_2_xtra_logic.svh.iv                                                    ; Auto-Found File                                  ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pf0_2_xtra_logic.svh.iv                                                                                     ;                                      ;                                  ;
; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pf0_rdl_assigns.svh.iv                                                     ; Auto-Found File                                  ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pf0_rdl_assigns.svh.iv                                                                                      ;                                      ;                                  ;
; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_struct_ports.vh.iv                                                 ; Auto-Found File                                  ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_struct_ports.vh.iv                                                                                  ;                                      ;                                  ;
; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pf1_rdl_assigns.svh.iv                                                     ; Auto-Found File                                  ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pf1_rdl_assigns.svh.iv                                                                                      ;                                      ;                                  ;
; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_include_cmb_adapter.vh.iv                                           ; Auto-Found File                                  ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_include_cmb_adapter.vh.iv                                                                            ;                                      ;                                  ;
; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tlp_enum.svh.iv                                                            ; Auto-Found File                                  ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tlp_enum.svh.iv                                                                                             ;                                      ;                                  ;
; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv                                         ; Auto-Found File                                  ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv                                                                          ;                                      ;                                  ;
; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_rdl_assigns.svh.iv                                             ; Auto-Found File                                  ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_rdl_assigns.svh.iv                                                                              ;                                      ;                                  ;
; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_straps_core.vh.iv                                                          ; Auto-Found File                                  ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_straps_core.vh.iv                                                                                           ;                                      ;                                  ;
; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv                                                           ; Auto-Found File                                  ; /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv                                                                                            ;                                      ;                                  ;
; ./common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_uenu7qa.sdc                                                                                ; User-Specified Synopsys Design Constraints File  ; ./common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_uenu7qa.sdc                                                                                                                 ;                                      ; 44d8de61486e9159565efbe812b70b94 ;
; ./common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo/fifo_1911/synth/rspfifo_fifo_1911_frih6uy.sdc                                                                                   ; User-Specified Synopsys Design Constraints File  ; ./common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo/fifo_1911/synth/rspfifo_fifo_1911_frih6uy.sdc                                                                                                                    ;                                      ; a8afe8728f6a158a078356aa28b14551 ;
; ./common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo/fifo_1911/synth/reqfifo_fifo_1911_nm47wdi.sdc                                                                                   ; User-Specified Synopsys Design Constraints File  ; ./common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo/fifo_1911/synth/reqfifo_fifo_1911_nm47wdi.sdc                                                                                                                    ;                                      ; 5f7af77812b380b7b2eeecaddd6bade7 ;
; ./../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/intel_rtile_cxl.sdc                                                                                              ; User-Specified Synopsys Design Constraints File  ; ./../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/intel_rtile_cxl.sdc                                                                                                                               ;                                      ; e51d4830586cd46d4f0ad857c0c52eb7 ;
; ./../intel_rtile_cxl_top_cxltyp2_ed/st_dc_fifo_1941/synth/intel_rtile_cxl_top_cxltyp2_ed_st_dc_fifo_1941_t2zlahy.sdc                                                               ; User-Specified Synopsys Design Constraints File  ; ./../intel_rtile_cxl_top_cxltyp2_ed/st_dc_fifo_1941/synth/intel_rtile_cxl_top_cxltyp2_ed_st_dc_fifo_1941_t2zlahy.sdc                                                                                                ;                                      ; 6c577747159348e7a3c5148681ccc780 ;
; ./../intel_rtile_cxl_top_cxltyp2_ed/altera_iopll_1931/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_iopll_1931_lsetw4a.sdc                                                           ; User-Specified Synopsys Design Constraints File  ; ./../intel_rtile_cxl_top_cxltyp2_ed/altera_iopll_1931/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_iopll_1931_lsetw4a.sdc                                                                                            ;                                      ; 83011ccb0570e06e8dab407ddde0754c ;
; ./../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxltyp2.sdc                                                                                                      ; User-Specified Synopsys Design Constraints File  ; ./../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxltyp2.sdc                                                                                                                                       ;                                      ; 59d0209a0e5baa2cfbcf5b7abbb83710 ;
; common/intel_reset_release/intel_reset_release/altera_s10_user_rst_clkgate_1941/synth/altera_s10_user_rst_clkgate_fm.sdc                                                           ; User-Specified Synopsys Design Constraints File  ; common/intel_reset_release/intel_reset_release/altera_s10_user_rst_clkgate_1941/synth/altera_s10_user_rst_clkgate_fm.sdc                                                                                            ;                                      ; d85a70f08ed805db00b529bdd365af2e ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_hdr_data_fifos.sv                             ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                       ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------+
; 16788      ; Warning  ; 1     ; Net "core_pld_if[0].rx_st_passthrough_s0_o" does not have a driver at cxl_io_rx_hdr_data_fifos.sv(0) ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for common/ex_default_csr/ex_default_csr_top.sv                                                                                                    ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                              ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; 16735      ; Warning  ; 1     ; Verilog HDL warning at ex_default_csr_top.sv(55): actual bit length 22 differs from formal bit length 32 for port "address" ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for common/cxl_pio/intel_cxl_pio_ed_top.sv                                                                                                                  ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                       ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; 16788      ; Warning  ; 2     ; Net "default_config_tx_st2_misc_parity" does not have a driver at intel_cxl_pio_ed_top.sv(522)                                       ;
;     16788  ;          ;       ; Net "default_config_tx_st2_misc_parity" does not have a driver at intel_cxl_pio_ed_top.sv(522)                                       ;
;     16788  ;          ;       ; Net "pio_rx_st_ready_i" does not have a driver at intel_cxl_pio_ed_top.sv(627)                                                       ;
; 16735      ; Warning  ; 4     ; Verilog HDL warning at intel_cxl_pio_ed_top.sv(2110): actual bit length 1 differs from formal bit length 2 for port "tx_st_0_pvalid" ;
;     16735  ;          ;       ; Verilog HDL warning at intel_cxl_pio_ed_top.sv(2110): actual bit length 1 differs from formal bit length 2 for port "tx_st_0_pvalid" ;
;     16735  ;          ;       ; Verilog HDL warning at intel_cxl_pio_ed_top.sv(2130): actual bit length 1 differs from formal bit length 2 for port "tx_st_1_pvalid" ;
;     16735  ;          ;       ; Verilog HDL warning at intel_cxl_pio_ed_top.sv(2150): actual bit length 1 differs from formal bit length 2 for port "tx_st_2_pvalid" ;
;     16735  ;          ;       ; Verilog HDL warning at intel_cxl_pio_ed_top.sv(2170): actual bit length 1 differs from formal bit length 2 for port "tx_st_3_pvalid" ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_top.sv                               ;
+------------+----------+-------+--------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                             ;
+------------+----------+-------+--------------------------------------------------------------------------------------------+
; 18457      ; Warning  ; 1     ; Verilog HDL warning at cxl_t2ip_top.sv(0): extra semicolon in $unit (global) scope         ;
; 17526      ; Warning  ; 1     ; Verilog HDL warning at cxl_t2ip_top.sv(0): `include directive not isolated on its own line ;
+------------+----------+-------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for common/ccv_afu/multi_write_algorithms_engine/algorithm_1a/alg_1a_verify_sc_read.sv                                                           ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                            ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at alg_1a_verify_sc_read.sv(215): truncated value with size 10 to match size of target (9) ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_dcd.sv                                                  ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                 ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 2     ; Verilog HDL assignment warning at bbs_slice_dcd.sv(0): truncated value with size 2 to match size of target (1) ;
;     13469  ;          ;       ; Verilog HDL assignment warning at bbs_slice_dcd.sv(0): truncated value with size 2 to match size of target (1) ;
;     13469  ;          ;       ; Verilog HDL assignment warning at bbs_slice_dcd.sv(0): truncated value with size 2 to match size of target (1) ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_top.sv                   ;
+------------+----------+-------+---------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                            ;
+------------+----------+-------+---------------------------------------------------------------------------+
; 16788      ; Warning  ; 2     ; Net "debug_in_connect_bbs[1][48]" does not have a driver at bbs_top.sv(0) ;
;     16788  ;          ;       ; Net "debug_in_connect_bbs[1][48]" does not have a driver at bbs_top.sv(0) ;
;     16788  ;          ;       ; Net "debug_in_connect_bbs[1][48]" does not have a driver at bbs_top.sv(0) ;
+------------+----------+-------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_avst_merger_top.sv                               ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                       ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------+
; 18457      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_avst_merger_top.sv(0): extra semicolon in $unit (global) scope         ;
; 17526      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_avst_merger_top.sv(0): `include directive not isolated on its own line ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for common/ccv_afu/multi_write_algorithms_engine/algorithm_1a/alg_1a_execute_write.sv                                                           ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                           ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at alg_1a_execute_write.sv(259): truncated value with size 10 to match size of target (9) ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_avst_merger.sv                                                                                                                                                                    ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                                                                                        ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 13461      ; Warning  ; 1     ; Verilog HDL Parameter Declaration warning at cxl_io_avst_merger.sv(0): Parameter Declaration 'AVST_READY' in module 'cxl_io_avst_merger' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List ;
; 17526      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_avst_merger.sv(0): `include directive not isolated on its own line                                                                                                                                      ;
; 18457      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_avst_merger.sv(0): extra semicolon in $unit (global) scope                                                                                                                                              ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for common/ccv_afu/multi_write_algorithms_engine/algorithm_1a/alg_1a_calc_error_address.sv                                                           ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at alg_1a_calc_error_address.sv(157): truncated value with size 10 to match size of target (9) ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_ready_delay.sv                                                  ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                              ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at cxl_memexp_sip_ready_delay.sv(0): truncated value with size 6 to match size of target (5) ;
; 16818      ; Warning  ; 1     ; Verilog HDL warning at cxl_memexp_sip_ready_delay.sv(0): block identifier is required on this block                         ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv                                                                                                                                                                                                               ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                                                                                                                                     ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 21442      ; Warning  ; 14    ; Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__home_steve_chipyard_agilex_quartus_intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_150_synth_cxl_io_wrapper_sv' shall be treated as localparam            ;
;     21442  ;          ;       ; Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__home_steve_chipyard_agilex_quartus_intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_150_synth_cxl_io_wrapper_sv' shall be treated as localparam            ;
;     21442  ;          ;       ; Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__home_steve_chipyard_agilex_quartus_intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_150_synth_cxl_io_rx_avst_parser_sv' shall be treated as localparam     ;
;     21442  ;          ;       ; Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__home_steve_chipyard_agilex_quartus_intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_150_synth_cxl_io_avst_merger_sv' shall be treated as localparam        ;
;     21442  ;          ;       ; Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__home_steve_chipyard_agilex_quartus_intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_150_synth_cxl_io_avst_merger_top_sv' shall be treated as localparam    ;
;     21442  ;          ;       ; Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__home_steve_chipyard_agilex_quartus_intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_150_synth_cxl_io_credit_add_sv' shall be treated as localparam         ;
;     21442  ;          ;       ; Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__home_steve_chipyard_agilex_quartus_intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_150_synth_cxl_io_credit_add_top_sv' shall be treated as localparam     ;
;     21442  ;          ;       ; Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__home_steve_chipyard_agilex_quartus_intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_150_synth_cxl_io_rx_avst_parser_top_sv' shall be treated as localparam ;
;     21442  ;          ;       ; Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__home_steve_chipyard_agilex_quartus_intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_150_synth_cxl_io_credit_steal_sv' shall be treated as localparam       ;
;     21442  ;          ;       ; Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__home_steve_chipyard_agilex_quartus_intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_150_synth_cxl_io_cfg_sv' shall be treated as localparam                ;
;     21442  ;          ;       ; Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__home_steve_chipyard_agilex_quartus_intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_150_synth_cxl_t2ip_sip_sv' shall be treated as localparam              ;
;     21442  ;          ;       ; Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__home_steve_chipyard_agilex_quartus_intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_150_synth_cxl_t2ip_sip_top_sv' shall be treated as localparam          ;
;     21442  ;          ;       ; Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__home_steve_chipyard_agilex_quartus_intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_150_synth_cxl_t2ip_top_sv' shall be treated as localparam              ;
;     21442  ;          ;       ; Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__home_steve_chipyard_agilex_quartus_intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_150_synth_cxl_ip_top_sv' shall be treated as localparam                ;
;     21442  ;          ;       ; Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit_cxltyp2_ed_sv' shall be treated as localparam                                                                                                                 ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_top.sv                                                                                                                                                               ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                                                                           ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 16788      ; Warning  ; 1     ; Net "p0_pld_if.rx_st_passthrough_s0_o" does not have a driver at cxl_io_top.sv(0)                                                                                                                                        ;
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at cxl_io_top.sv(0): truncated value with size 6 to match size of target (1)                                                                                                              ;
; 16818      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_top.sv(0): block identifier is required on this block                                                                                                                                      ;
; 13461      ; Warning  ; 1     ; Verilog HDL Parameter Declaration warning at cxl_io_top.sv(0): Parameter Declaration 'pfn_num_array' in module 'cxl_io_top' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for common/cxl_pio/intel_cxl_pio_parameters.sv                                                                                                                                                              ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                                       ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 21442      ; Warning  ; 8     ; Verilog HDL warning at intel_cxl_pio_parameters.sv(15): parameter 'ENABLE_ONLY_DEFAULT_CONFIG' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam     ;
;     21442  ;          ;       ; Verilog HDL warning at intel_cxl_pio_parameters.sv(15): parameter 'ENABLE_ONLY_DEFAULT_CONFIG' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam     ;
;     21442  ;          ;       ; Verilog HDL warning at intel_cxl_pio_parameters.sv(16): parameter 'ENABLE_ONLY_PIO' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam                ;
;     21442  ;          ;       ; Verilog HDL warning at intel_cxl_pio_parameters.sv(17): parameter 'ENABLE_BOTH_DEFAULT_CONFIG_PIO' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam ;
;     21442  ;          ;       ; Verilog HDL warning at intel_cxl_pio_parameters.sv(18): parameter 'PFNUM_WIDTH' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam                    ;
;     21442  ;          ;       ; Verilog HDL warning at intel_cxl_pio_parameters.sv(19): parameter 'VFNUM_WIDTH' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam                    ;
;     21442  ;          ;       ; Verilog HDL warning at intel_cxl_pio_parameters.sv(20): parameter 'DATA_WIDTH' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam                     ;
;     21442  ;          ;       ; Verilog HDL warning at intel_cxl_pio_parameters.sv(21): parameter 'BAM_DATAWIDTH' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam                  ;
;     21442  ;          ;       ; Verilog HDL warning at intel_cxl_pio_parameters.sv(22): parameter 'DEVICE_FAMILY' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam                  ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for common/ccv_afu/packages/ccv_afu_globals.vh.iv                                                                                                 ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                             ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------------+
; 21425      ; Warning  ; 44    ; Verilog HDL warning at ccv_afu_globals.vh.iv(46): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A'      ;
;     21425  ;          ;       ; Verilog HDL warning at ccv_afu_globals.vh.iv(46): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A'      ;
;     21425  ;          ;       ; Verilog HDL warning at ccv_afu_globals.vh.iv(52): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' ;
;     21425  ;          ;       ; Verilog HDL warning at ccv_afu_globals.vh.iv(46): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A'      ;
;     21425  ;          ;       ; Verilog HDL warning at ccv_afu_globals.vh.iv(52): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' ;
;     21425  ;          ;       ; Verilog HDL warning at ccv_afu_globals.vh.iv(46): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A'      ;
;     21425  ;          ;       ; Verilog HDL warning at ccv_afu_globals.vh.iv(52): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' ;
;     21425  ;          ;       ; Verilog HDL warning at ccv_afu_globals.vh.iv(46): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A'      ;
;     21425  ;          ;       ; Verilog HDL warning at ccv_afu_globals.vh.iv(52): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' ;
;     21425  ;          ;       ; Verilog HDL warning at ccv_afu_globals.vh.iv(46): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A'      ;
;     21425  ;          ;       ; Verilog HDL warning at ccv_afu_globals.vh.iv(52): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' ;
;     21425  ;          ;       ; Verilog HDL warning at ccv_afu_globals.vh.iv(46): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A'      ;
;     21425  ;          ;       ; Verilog HDL warning at ccv_afu_globals.vh.iv(52): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' ;
;     21425  ;          ;       ; Verilog HDL warning at ccv_afu_globals.vh.iv(46): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A'      ;
;     21425  ;          ;       ; Verilog HDL warning at ccv_afu_globals.vh.iv(52): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' ;
;     21425  ;          ;       ; Verilog HDL warning at ccv_afu_globals.vh.iv(46): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A'      ;
;     21425  ;          ;       ; Verilog HDL warning at ccv_afu_globals.vh.iv(52): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' ;
;     21425  ;          ;       ; Verilog HDL warning at ccv_afu_globals.vh.iv(46): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A'      ;
;     21425  ;          ;       ; Verilog HDL warning at ccv_afu_globals.vh.iv(52): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' ;
;     21425  ;          ;       ; Verilog HDL warning at ccv_afu_globals.vh.iv(46): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A'      ;
;     21425  ;          ;       ; Verilog HDL warning at ccv_afu_globals.vh.iv(52): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' ;
;     21425  ;          ;       ; Verilog HDL warning at ccv_afu_globals.vh.iv(46): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A'      ;
;     21425  ;          ;       ; Verilog HDL warning at ccv_afu_globals.vh.iv(52): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' ;
;     21425  ;          ;       ; Verilog HDL warning at ccv_afu_globals.vh.iv(46): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A'      ;
;     21425  ;          ;       ; Verilog HDL warning at ccv_afu_globals.vh.iv(52): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' ;
;     21425  ;          ;       ; Verilog HDL warning at ccv_afu_globals.vh.iv(46): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A'      ;
;     21425  ;          ;       ; Verilog HDL warning at ccv_afu_globals.vh.iv(52): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' ;
;     21425  ;          ;       ; Verilog HDL warning at ccv_afu_globals.vh.iv(46): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A'      ;
;     21425  ;          ;       ; Verilog HDL warning at ccv_afu_globals.vh.iv(52): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' ;
;     21425  ;          ;       ; Verilog HDL warning at ccv_afu_globals.vh.iv(46): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A'      ;
;     21425  ;          ;       ; Verilog HDL warning at ccv_afu_globals.vh.iv(52): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' ;
;     21425  ;          ;       ; Verilog HDL warning at ccv_afu_globals.vh.iv(46): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A'      ;
;     21425  ;          ;       ; Verilog HDL warning at ccv_afu_globals.vh.iv(52): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' ;
;     21425  ;          ;       ; Verilog HDL warning at ccv_afu_globals.vh.iv(46): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A'      ;
;     21425  ;          ;       ; Verilog HDL warning at ccv_afu_globals.vh.iv(52): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' ;
;     21425  ;          ;       ; Verilog HDL warning at ccv_afu_globals.vh.iv(46): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A'      ;
;     21425  ;          ;       ; Verilog HDL warning at ccv_afu_globals.vh.iv(52): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' ;
;     21425  ;          ;       ; Verilog HDL warning at ccv_afu_globals.vh.iv(46): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A'      ;
;     21425  ;          ;       ; Verilog HDL warning at ccv_afu_globals.vh.iv(52): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' ;
;     21425  ;          ;       ; Verilog HDL warning at ccv_afu_globals.vh.iv(46): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A'      ;
;     21425  ;          ;       ; Verilog HDL warning at ccv_afu_globals.vh.iv(52): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' ;
;     21425  ;          ;       ; Verilog HDL warning at ccv_afu_globals.vh.iv(46): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A'      ;
;     21425  ;          ;       ; Verilog HDL warning at ccv_afu_globals.vh.iv(52): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' ;
;     21425  ;          ;       ; Verilog HDL warning at ccv_afu_globals.vh.iv(46): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A'      ;
;     21425  ;          ;       ; Verilog HDL warning at ccv_afu_globals.vh.iv(52): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip_top.sv                               ;
+------------+----------+-------+------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                 ;
+------------+----------+-------+------------------------------------------------------------------------------------------------+
; 18457      ; Warning  ; 1     ; Verilog HDL warning at cxl_t2ip_sip_top.sv(0): extra semicolon in $unit (global) scope         ;
; 17526      ; Warning  ; 1     ; Verilog HDL warning at cxl_t2ip_sip_top.sv(0): `include directive not isolated on its own line ;
+------------+----------+-------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pld_if.svh.iv                                             ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------+
; 18455      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_pld_if.svh.iv(0): module pld_if is previously defined, ignoring this definition ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for common/ccv_afu/multi_write_algorithms_engine/mwae_top.sv                                                                       ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                              ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at mwae_top.sv(449): truncated value with size 5 to match size of target (4) ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tx_core_crd.sv                                                                                                                                                                    ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                                                                                        ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 13461      ; Warning  ; 1     ; Verilog HDL Parameter Declaration warning at cxl_io_tx_core_crd.sv(0): Parameter Declaration 'NO_CREDITS' in module 'cxl_io_tx_core_crd' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_core_fifos.sv                                                                                                                                                                     ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                                                                                           ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at cxl_io_rx_core_fifos.sv(0): truncated value with size 32 to match size of target (3)                                                                                                                   ;
; 13461      ; Warning  ; 1     ; Verilog HDL Parameter Declaration warning at cxl_io_rx_core_fifos.sv(0): Parameter Declaration 'CTRL_IDLE' in module 'cxl_io_rx_core_fifos' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg.sv                          ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                  ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------+
; 16818      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_cmb_adapter_cfg.sv(0): block identifier is required on this block ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ucc_top.sv                        ;
+------------+----------+-------+--------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                 ;
+------------+----------+-------+--------------------------------------------------------------------------------+
; 16788      ; Warning  ; 2     ; Net "debug_out_connect_hccCraqRam[48]" does not have a driver at ucc_top.sv(0) ;
;     16788  ;          ;       ; Net "debug_out_connect_hccCraqRam[48]" does not have a driver at ucc_top.sv(0) ;
;     16788  ;          ;       ; Net "debug_out_connect_hccCraqRam[48]" does not have a driver at ucc_top.sv(0) ;
+------------+----------+-------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tx_hdr_data_fifos.sv                                                                                                                                                                         ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                                                                                                   ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 13461      ; Warning  ; 1     ; Verilog HDL Parameter Declaration warning at cxl_io_tx_hdr_data_fifos.sv(0): Parameter Declaration 'CTRL_IDLE' in module 'cxl_io_tx_hdr_data_fifos' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_punit.v                                                                        ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                     ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; 16788      ; Warning  ; 2     ; Net "timer_1ms_expired_M0" does not have a driver at cxl_io_punit.v(0)                                                             ;
;     16788  ;          ;       ; Net "timer_1ms_expired_M0" does not have a driver at cxl_io_punit.v(0)                                                             ;
;     16788  ;          ;       ; Net "timer_1ms_expired_M0" does not have a driver at cxl_io_punit.v(0)                                                             ;
; 16743      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_punit.v(0): empty port in module declaration                                                         ;
; 16735      ; Warning  ; 2     ; Verilog HDL warning at cxl_io_punit.v(0): actual bit length 32 differs from formal bit length 52 for port "pcr_mc_base_addr"       ;
;     16735  ;          ;       ; Verilog HDL warning at cxl_io_punit.v(0): actual bit length 32 differs from formal bit length 52 for port "pcr_mc_base_addr"       ;
;     16735  ;          ;       ; Verilog HDL warning at cxl_io_punit.v(0): actual bit length 32 differs from formal bit length 1 for port "pcr_fn0_vf_bar0_64baddr" ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_tc_bbs_cfg.sv                          ;
+------------+----------+-------+-----------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                          ;
+------------+----------+-------+-----------------------------------------------------------------------------------------+
; 16818      ; Warning  ; 1     ; Verilog HDL warning at ial_tc_bbs_cfg.sv(0): block identifier is required on this block ;
+------------+----------+-------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_qsunit.v                                                        ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                      ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------+
; 16735      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_qsunit.v(0): actual bit length 32 differs from formal bit length 1 for port "TaEmpty" ;
; 16743      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_qsunit.v(0): empty port in module declaration                                         ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for common/ccv_afu/multi_write_algorithms_engine/mwae_debug_logs.sv                                                                         ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                       ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at mwae_debug_logs.sv(427): truncated value with size 64 to match size of target (52) ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv                                                                    ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                      ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; 18455      ; Warning  ; 5     ; Verilog HDL warning at cxl_io_rtlgen_pkg_cmb_adapter.vh.iv(0): module cxl_io_rtlgen_pkg_cmb_adapter is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_rtlgen_pkg_cmb_adapter.vh.iv(0): module cxl_io_rtlgen_pkg_cmb_adapter is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_rtlgen_pkg_cmb_adapter.vh.iv(0): module cxl_io_rtlgen_pkg_cmb_adapter is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_rtlgen_pkg_cmb_adapter.vh.iv(0): module cxl_io_rtlgen_pkg_cmb_adapter is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_rtlgen_pkg_cmb_adapter.vh.iv(0): module cxl_io_rtlgen_pkg_cmb_adapter is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_rtlgen_pkg_cmb_adapter.vh.iv(0): module cxl_io_rtlgen_pkg_cmb_adapter is previously defined, ignoring this definition ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_reset_ctrl.sv                                                                         ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                          ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; 21774      ; Warning  ; 1     ; Verilog HDL warning at rnr_cxl_reset_ctrl.sv(0): non-net output port 'upi_maib_sync_rst_n_o' cannot be initialized at declaration in SystemVerilog mode ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for cxltyp2_ed.sv                                                                                                                                               ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                           ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; 16735      ; Warning  ; 42    ; Verilog HDL warning at cxltyp2_ed.sv(1013): actual bit length 4 differs from formal bit length 2 for port "ip2cafu_aximm0_rresp"         ;
;     16735  ;          ;       ; Verilog HDL warning at cxltyp2_ed.sv(1013): actual bit length 4 differs from formal bit length 2 for port "ip2cafu_aximm0_rresp"         ;
;     16735  ;          ;       ; Verilog HDL warning at cxltyp2_ed.sv(1021): actual bit length 4 differs from formal bit length 2 for port "ip2cafu_aximm1_rresp"         ;
;     16735  ;          ;       ; Verilog HDL warning at cxltyp2_ed.sv(1059): actual bit length 28 differs from formal bit length 32 for port "ccv_afu_conf_base_addr_low" ;
;     16735  ;          ;       ; Verilog HDL warning at cxltyp2_ed.sv(1286): actual bit length 12 differs from formal bit length 16 for port "axi0_awid"                  ;
;     16735  ;          ;       ; Verilog HDL warning at cxltyp2_ed.sv(1287): actual bit length 64 differs from formal bit length 52 for port "axi0_awaddr"                ;
;     16735  ;          ;       ; Verilog HDL warning at cxltyp2_ed.sv(1293): actual bit length 5 differs from formal bit length 4 for port "axi0_awuser"                  ;
;     16735  ;          ;       ; Verilog HDL warning at cxltyp2_ed.sv(1300): actual bit length 12 differs from formal bit length 16 for port "axi1_awid"                  ;
;     16735  ;          ;       ; Verilog HDL warning at cxltyp2_ed.sv(1301): actual bit length 64 differs from formal bit length 52 for port "axi1_awaddr"                ;
;     16735  ;          ;       ; Verilog HDL warning at cxltyp2_ed.sv(1307): actual bit length 5 differs from formal bit length 4 for port "axi1_awuser"                  ;
;     16735  ;          ;       ; Verilog HDL warning at cxltyp2_ed.sv(1320): actual bit length 1 differs from formal bit length 4 for port "axi0_wuser"                   ;
;     16735  ;          ;       ; Verilog HDL warning at cxltyp2_ed.sv(1328): actual bit length 1 differs from formal bit length 4 for port "axi1_wuser"                   ;
;     16735  ;          ;       ; Verilog HDL warning at cxltyp2_ed.sv(1336): actual bit length 12 differs from formal bit length 16 for port "axi0_bid"                   ;
;     16735  ;          ;       ; Verilog HDL warning at cxltyp2_ed.sv(1337): actual bit length 2 differs from formal bit length 4 for port "axi0_bresp"                   ;
;     16735  ;          ;       ; Verilog HDL warning at cxltyp2_ed.sv(1342): actual bit length 12 differs from formal bit length 16 for port "axi1_bid"                   ;
;     16735  ;          ;       ; Verilog HDL warning at cxltyp2_ed.sv(1343): actual bit length 2 differs from formal bit length 4 for port "axi1_bresp"                   ;
;     16735  ;          ;       ; Verilog HDL warning at cxltyp2_ed.sv(1351): actual bit length 12 differs from formal bit length 16 for port "axi0_arid"                  ;
;     16735  ;          ;       ; Verilog HDL warning at cxltyp2_ed.sv(1352): actual bit length 64 differs from formal bit length 52 for port "axi0_araddr"                ;
;     16735  ;          ;       ; Verilog HDL warning at cxltyp2_ed.sv(1358): actual bit length 5 differs from formal bit length 4 for port "axi0_aruser"                  ;
;     16735  ;          ;       ; Verilog HDL warning at cxltyp2_ed.sv(1365): actual bit length 12 differs from formal bit length 16 for port "axi1_arid"                  ;
;     16735  ;          ;       ; Verilog HDL warning at cxltyp2_ed.sv(1366): actual bit length 64 differs from formal bit length 52 for port "axi1_araddr"                ;
;     16735  ;          ;       ; Verilog HDL warning at cxltyp2_ed.sv(1372): actual bit length 5 differs from formal bit length 4 for port "axi1_aruser"                  ;
;     16735  ;          ;       ; Verilog HDL warning at cxltyp2_ed.sv(1383): actual bit length 12 differs from formal bit length 16 for port "axi0_rid"                   ;
;     16735  ;          ;       ; Verilog HDL warning at cxltyp2_ed.sv(1387): actual bit length 1 differs from formal bit length 4 for port "axi0_ruser"                   ;
;     16735  ;          ;       ; Verilog HDL warning at cxltyp2_ed.sv(1391): actual bit length 12 differs from formal bit length 16 for port "axi1_rid"                   ;
;     16735  ;          ;       ; Verilog HDL warning at cxltyp2_ed.sv(1395): actual bit length 1 differs from formal bit length 4 for port "axi1_ruser"                   ;
;     16735  ;          ;       ; Verilog HDL warning at cxltyp2_ed.sv(1466): actual bit length 2 differs from formal bit length 1 for port "ed_rx_st0_pvalid_i"           ;
;     16735  ;          ;       ; Verilog HDL warning at cxltyp2_ed.sv(1467): actual bit length 2 differs from formal bit length 1 for port "ed_rx_st1_pvalid_i"           ;
;     16735  ;          ;       ; Verilog HDL warning at cxltyp2_ed.sv(1468): actual bit length 2 differs from formal bit length 1 for port "ed_rx_st2_pvalid_i"           ;
;     16735  ;          ;       ; Verilog HDL warning at cxltyp2_ed.sv(1469): actual bit length 2 differs from formal bit length 1 for port "ed_rx_st3_pvalid_i"           ;
;     16735  ;          ;       ; Verilog HDL warning at cxltyp2_ed.sv(1474): actual bit length 3 differs from formal bit length 2 for port "ed_rx_st0_pfnum_i"            ;
;     16735  ;          ;       ; Verilog HDL warning at cxltyp2_ed.sv(1475): actual bit length 3 differs from formal bit length 2 for port "ed_rx_st1_pfnum_i"            ;
;     16735  ;          ;       ; Verilog HDL warning at cxltyp2_ed.sv(1476): actual bit length 3 differs from formal bit length 2 for port "ed_rx_st2_pfnum_i"            ;
;     16735  ;          ;       ; Verilog HDL warning at cxltyp2_ed.sv(1477): actual bit length 3 differs from formal bit length 2 for port "ed_rx_st3_pfnum_i"            ;
;     16735  ;          ;       ; Verilog HDL warning at cxltyp2_ed.sv(1489): actual bit length 1 differs from formal bit length 3 for port "ed_rx_st0_chnum_i"            ;
;     16735  ;          ;       ; Verilog HDL warning at cxltyp2_ed.sv(1498): actual bit length 1 differs from formal bit length 3 for port "ed_rx_st1_chnum_i"            ;
;     16735  ;          ;       ; Verilog HDL warning at cxltyp2_ed.sv(1507): actual bit length 1 differs from formal bit length 3 for port "ed_rx_st2_chnum_i"            ;
;     16735  ;          ;       ; Verilog HDL warning at cxltyp2_ed.sv(1516): actual bit length 1 differs from formal bit length 3 for port "ed_rx_st3_chnum_i"            ;
;     16735  ;          ;       ; Verilog HDL warning at cxltyp2_ed.sv(1522): actual bit length 5 differs from formal bit length 1 for port "ed_rx_st_ready_o"             ;
;     16735  ;          ;       ; Verilog HDL warning at cxltyp2_ed.sv(1549): actual bit length 2 differs from formal bit length 1 for port "ed_tx_st0_pvalid_o"           ;
;     16735  ;          ;       ; Verilog HDL warning at cxltyp2_ed.sv(1550): actual bit length 2 differs from formal bit length 1 for port "ed_tx_st1_pvalid_o"           ;
;     16735  ;          ;       ; Verilog HDL warning at cxltyp2_ed.sv(1551): actual bit length 2 differs from formal bit length 1 for port "ed_tx_st2_pvalid_o"           ;
;     16735  ;          ;       ; Verilog HDL warning at cxltyp2_ed.sv(1552): actual bit length 2 differs from formal bit length 1 for port "ed_tx_st3_pvalid_o"           ;
; 17526      ; Warning  ; 1     ; Verilog HDL warning at cxltyp2_ed.sv(38): `include directive not isolated on its own line                                                ;
; 16788      ; Warning  ; 4     ; Net "cam_afu_ext5" does not have a driver at cxltyp2_ed.sv(334)                                                                          ;
;     16788  ;          ;       ; Net "cam_afu_ext5" does not have a driver at cxltyp2_ed.sv(334)                                                                          ;
;     16788  ;          ;       ; Net "cam_afu_ext6" does not have a driver at cxltyp2_ed.sv(335)                                                                          ;
;     16788  ;          ;       ; Net "uio2ip_rx_st_Hcrdt_ch[0]" does not have a driver at cxltyp2_ed.sv(635)                                                              ;
;     16788  ;          ;       ; Net "uio2ip_rx_st_Dcrdt_ch[0]" does not have a driver at cxltyp2_ed.sv(640)                                                              ;
; 18457      ; Warning  ; 1     ; Verilog HDL warning at cxltyp2_ed.sv(38): extra semicolon in $unit (global) scope                                                        ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/mm_ccb_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_mm_ccb_st_dc_fifo_1921_wen3bsa.v                                                                       ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                         ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 16735      ; Warning  ; 4     ; Verilog HDL warning at intel_rtile_cxl_top_cxltyp2_ed_mm_ccb_st_dc_fifo_1921_wen3bsa.v(74): actual bit length 64 differs from formal bit length 32 for port "in_data"  ;
;     16735  ;          ;       ; Verilog HDL warning at intel_rtile_cxl_top_cxltyp2_ed_mm_ccb_st_dc_fifo_1921_wen3bsa.v(74): actual bit length 64 differs from formal bit length 32 for port "in_data"  ;
;     16735  ;          ;       ; Verilog HDL warning at intel_rtile_cxl_top_cxltyp2_ed_mm_ccb_st_dc_fifo_1921_wen3bsa.v(77): actual bit length 64 differs from formal bit length 32 for port "out_data" ;
;     16735  ;          ;       ; Verilog HDL warning at intel_rtile_cxl_top_cxltyp2_ed_mm_ccb_st_dc_fifo_1921_wen3bsa.v(74): actual bit length 64 differs from formal bit length 8 for port "in_data"   ;
;     16735  ;          ;       ; Verilog HDL warning at intel_rtile_cxl_top_cxltyp2_ed_mm_ccb_st_dc_fifo_1921_wen3bsa.v(77): actual bit length 64 differs from formal bit length 8 for port "out_data"  ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_soft_tx_wrapper.sv                      ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                            ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------+
; 17377      ; Warning  ; 1     ; Verilog HDL warning at rnr_cxl_soft_tx_wrapper.sv(0): initial value of parameter TX_BIG_BUFFER is omitted ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_multiplexer_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_multiplexer_1921_wkulxjq.sv                                                                                                   ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                                                                                 ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 13448      ; Warning  ; 1     ; Verilog HDL Case Statement warning at intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_multiplexer_1921_wkulxjq.sv(378): honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/egress_credit_handling_data_fsm.sv                                                                                                                                                                                       ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                                                                                                                        ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 2     ; Verilog HDL assignment warning at egress_credit_handling_data_fsm.sv(0): truncated value with size 32 to match size of target (4)                                                                                                                                     ;
;     13469  ;          ;       ; Verilog HDL assignment warning at egress_credit_handling_data_fsm.sv(0): truncated value with size 32 to match size of target (4)                                                                                                                                     ;
;     13469  ;          ;       ; Verilog HDL assignment warning at egress_credit_handling_data_fsm.sv(0): truncated value with size 32 to match size of target (4)                                                                                                                                     ;
; 13461      ; Warning  ; 1     ; Verilog HDL Parameter Declaration warning at egress_credit_handling_data_fsm.sv(0): Parameter Declaration 'CREDIT_THRESHOLD' in module 'egress_credit_handling_data_fsm' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv                                                         ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; 18455      ; Warning  ; 9     ; Verilog HDL warning at cxl_io_cmb_pf1_pkg.vh.iv(0): module cxl_io_cmb_pf1_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_pf1_pkg.vh.iv(0): module cxl_io_cmb_pf1_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_pf1_pkg.vh.iv(0): module cxl_io_cmb_pf1_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_pf1_pkg.vh.iv(0): module cxl_io_cmb_pf1_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_pf1_pkg.vh.iv(0): module cxl_io_cmb_pf1_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_pf1_pkg.vh.iv(0): module cxl_io_cmb_pf1_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_pf1_pkg.vh.iv(0): module cxl_io_cmb_pf1_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_pf1_pkg.vh.iv(0): module cxl_io_cmb_pf1_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_pf1_pkg.vh.iv(0): module cxl_io_cmb_pf1_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_pf1_pkg.vh.iv(0): module cxl_io_cmb_pf1_pkg is previously defined, ignoring this definition ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/dcc_top.sv                                                   ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                            ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at dcc_top.sv(0): truncated value with size 32 to match size of target (4) ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/egress_credit_handling_fsm.sv                                                                                                                                                                                  ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                                                                                                              ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 2     ; Verilog HDL assignment warning at egress_credit_handling_fsm.sv(0): truncated value with size 32 to match size of target (4)                                                                                                                                ;
;     13469  ;          ;       ; Verilog HDL assignment warning at egress_credit_handling_fsm.sv(0): truncated value with size 32 to match size of target (4)                                                                                                                                ;
;     13469  ;          ;       ; Verilog HDL assignment warning at egress_credit_handling_fsm.sv(0): truncated value with size 32 to match size of target (4)                                                                                                                                ;
; 13461      ; Warning  ; 1     ; Verilog HDL Parameter Declaration warning at egress_credit_handling_fsm.sv(0): Parameter Declaration 'CREDIT_THRESHOLD' in module 'egress_credit_handling_fsm' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/synth/intel_rtile_cxl_top_cxltyp2_ed.v                                                                                                      ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                             ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 16735      ; Warning  ; 1     ; Verilog HDL warning at intel_rtile_cxl_top_cxltyp2_ed.v(575): actual bit length 32 differs from formal bit length 28 for port "ccv_afu_conf_base_addr_low" ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/mm_ccb_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_mm_ccb_1921_lcsq4ni.v                                                                         ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 16735      ; Warning  ; 8     ; Verilog HDL warning at intel_rtile_cxl_top_cxltyp2_ed_mm_ccb_1921_lcsq4ni.v(126): actual bit length 64 differs from formal bit length 108 for port "in_data"  ;
;     16735  ;          ;       ; Verilog HDL warning at intel_rtile_cxl_top_cxltyp2_ed_mm_ccb_1921_lcsq4ni.v(126): actual bit length 64 differs from formal bit length 108 for port "in_data"  ;
;     16735  ;          ;       ; Verilog HDL warning at intel_rtile_cxl_top_cxltyp2_ed_mm_ccb_1921_lcsq4ni.v(130): actual bit length 64 differs from formal bit length 108 for port "out_data" ;
;     16735  ;          ;       ; Verilog HDL warning at intel_rtile_cxl_top_cxltyp2_ed_mm_ccb_1921_lcsq4ni.v(308): actual bit length 32 differs from formal bit length 64 for port "in_data"   ;
;     16735  ;          ;       ; Verilog HDL warning at intel_rtile_cxl_top_cxltyp2_ed_mm_ccb_1921_lcsq4ni.v(317): actual bit length 32 differs from formal bit length 64 for port "out_data"  ;
;     16735  ;          ;       ; Verilog HDL warning at intel_rtile_cxl_top_cxltyp2_ed_mm_ccb_1921_lcsq4ni.v(126): actual bit length 37 differs from formal bit length 108 for port "in_data"  ;
;     16735  ;          ;       ; Verilog HDL warning at intel_rtile_cxl_top_cxltyp2_ed_mm_ccb_1921_lcsq4ni.v(130): actual bit length 37 differs from formal bit length 108 for port "out_data" ;
;     16735  ;          ;       ; Verilog HDL warning at intel_rtile_cxl_top_cxltyp2_ed_mm_ccb_1921_lcsq4ni.v(308): actual bit length 8 differs from formal bit length 64 for port "in_data"    ;
;     16735  ;          ;       ; Verilog HDL warning at intel_rtile_cxl_top_cxltyp2_ed_mm_ccb_1921_lcsq4ni.v(317): actual bit length 8 differs from formal bit length 64 for port "out_data"   ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for common/ccv_afu/multi_write_algorithms_engine/fifo_sync_1.sv                                                                       ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                 ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 8     ; Verilog HDL assignment warning at fifo_sync_1.sv(83): truncated value with size 5 to match size of target (4)  ;
;     13469  ;          ;       ; Verilog HDL assignment warning at fifo_sync_1.sv(83): truncated value with size 5 to match size of target (4)  ;
;     13469  ;          ;       ; Verilog HDL assignment warning at fifo_sync_1.sv(87): truncated value with size 32 to match size of target (4) ;
;     13469  ;          ;       ; Verilog HDL assignment warning at fifo_sync_1.sv(125): truncated value with size 5 to match size of target (4) ;
;     13469  ;          ;       ; Verilog HDL assignment warning at fifo_sync_1.sv(139): truncated value with size 5 to match size of target (4) ;
;     13469  ;          ;       ; Verilog HDL assignment warning at fifo_sync_1.sv(83): truncated value with size 5 to match size of target (4)  ;
;     13469  ;          ;       ; Verilog HDL assignment warning at fifo_sync_1.sv(87): truncated value with size 32 to match size of target (4) ;
;     13469  ;          ;       ; Verilog HDL assignment warning at fifo_sync_1.sv(125): truncated value with size 5 to match size of target (4) ;
;     13469  ;          ;       ; Verilog HDL assignment warning at fifo_sync_1.sv(139): truncated value with size 5 to match size of target (4) ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for common/ccv_afu/packages/ccv_afu_global_pkg.sv                                                                                                 ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                             ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------------+
; 21425      ; Warning  ; 2     ; Verilog HDL warning at ccv_afu_global_pkg.sv(48): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A'      ;
;     21425  ;          ;       ; Verilog HDL warning at ccv_afu_global_pkg.sv(48): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A'      ;
;     21425  ;          ;       ; Verilog HDL warning at ccv_afu_global_pkg.sv(54): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/devmem_top.sv                                                    ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at devmem_top.sv(0): truncated value with size 46 to match size of target (27) ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv                                                             ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                    ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; 18455      ; Warning  ; 39    ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition     ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition     ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition     ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition     ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition     ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition     ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition     ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition     ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition     ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition     ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition     ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition     ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition     ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition     ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition     ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition     ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition     ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition     ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition     ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition     ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition     ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition     ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition     ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition     ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition     ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition     ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition     ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition     ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition     ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition     ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition     ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition     ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition     ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition     ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition     ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition     ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition     ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition     ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition     ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition     ;
; 21425      ; Warning  ; 779   ; Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2'                          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2'                          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK'     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2'                          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK'     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2'                          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK'     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2'                          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK'     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2'                          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK'     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2'                          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK'     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2'                          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK'     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2'                          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK'     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2'                          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK'     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2'                          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK'     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2'                          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK'     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2'                          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK'     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2'                          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK'     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2'                          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK'     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2'                          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK'     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2'                          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK'     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2'                          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK'     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2'                          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK'     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2'                          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK'     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2'                          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK'     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2'                          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK'     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2'                          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK'     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2'                          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK'     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2'                          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK'     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2'                          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK'     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2'                          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK'     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2'                          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK'     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2'                          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK'     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2'                          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK'     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2'                          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK'     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2'                          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK'     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2'                          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK'     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2'                          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK'     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2'                          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK'     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2'                          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK'     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2'                          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK'     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2'                          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK'     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2'                          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK'     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2'                          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK'     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2'                          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK'     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2'                          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD'            ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER'             ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G'                       ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0'                        ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD'                  ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A'          ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK'     ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR'           ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD'                ;
;     21425  ;          ;       ; Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE'                   ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global.sv                          ;
+------------+----------+-------+--------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                             ;
+------------+----------+-------+--------------------------------------------------------------------------------------------+
; 16818      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_cmb_global.sv(0): block identifier is required on this block ;
+------------+----------+-------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_add_top.sv                               ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                      ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------+
; 18457      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_credit_add_top.sv(0): extra semicolon in $unit (global) scope         ;
; 17526      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_credit_add_top.sv(0): `include directive not isolated on its own line ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_v12.sv                                                     ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                     ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------+
; 18455      ; Warning  ; 1     ; Verilog HDL warning at rtlgen_pkg_v12.sv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_struct_ports.vh.iv          ;
+------------+----------+-------+-----------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                          ;
+------------+----------+-------+-----------------------------------------------------------------------------------------+
; 16788      ; Warning  ; 2     ; Net "load_EXPCAP.DPT[0]" does not have a driver at cxl_io_cmb_pf1_struct_ports.vh.iv(0) ;
;     16788  ;          ;       ; Net "load_EXPCAP.DPT[0]" does not have a driver at cxl_io_cmb_pf1_struct_ports.vh.iv(0) ;
;     16788  ;          ;       ; Net "load_EXPCAP.DPT[0]" does not have a driver at cxl_io_cmb_pf1_struct_ports.vh.iv(0) ;
+------------+----------+-------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1.sv                                                                                                                                                                          ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                                                                                          ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 13461      ; Warning  ; 1     ; Verilog HDL Parameter Declaration warning at cxl_io_cmb_pf1.sv(0): Parameter Declaration 'CMB_PF1_CFG_ADDR_MSB' in module 'cxl_io_cmb_pf1' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List ;
; 16818      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_cmb_pf1.sv(0): block identifier is required on this block                                                                                                                                                 ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/egress_credit_handling_pushwrite_data_fsm.sv                                                                                                                                                                                                 ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                                                                                                                                            ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 13461      ; Warning  ; 1     ; Verilog HDL Parameter Declaration warning at egress_credit_handling_pushwrite_data_fsm.sv(0): Parameter Declaration 'CREDIT_THRESHOLD' in module 'egress_credit_handling_pushwrite_data_fsm' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_add.sv                                                   ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                      ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------+
; 17526      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_credit_add.sv(0): `include directive not isolated on its own line                     ;
; 13469      ; Warning  ; 2     ; Verilog HDL assignment warning at cxl_io_credit_add.sv(0): truncated value with size 32 to match size of target (2) ;
;     13469  ;          ;       ; Verilog HDL assignment warning at cxl_io_credit_add.sv(0): truncated value with size 32 to match size of target (2) ;
;     13469  ;          ;       ; Verilog HDL assignment warning at cxl_io_credit_add.sv(0): truncated value with size 32 to match size of target (4) ;
; 18457      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_credit_add.sv(0): extra semicolon in $unit (global) scope                             ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_soft_rx_tx_wrapper.sv               ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                        ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------+
; 17377      ; Warning  ; 1     ; Verilog HDL warning at rnr_cxl_soft_rx_tx_wrapper.sv(0): initial value of parameter REV_B0 is omitted ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tx_core_fifos.sv                                                  ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                        ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at cxl_io_tx_core_fifos.sv(0): truncated value with size 8 to match size of target (4) ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv                                                            ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                      ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; 18455      ; Warning  ; 4     ; Verilog HDL warning at cxl_io_cmb_global_pkg.vh.iv(0): module cxl_io_cmb_global_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_global_pkg.vh.iv(0): module cxl_io_cmb_global_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_global_pkg.vh.iv(0): module cxl_io_cmb_global_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_global_pkg.vh.iv(0): module cxl_io_cmb_global_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_global_pkg.vh.iv(0): module cxl_io_cmb_global_pkg is previously defined, ignoring this definition ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtiqc.v                                                   ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at cxl_io_gtiqc.v(0): truncated value with size 32 to match size of target (7) ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv                                                         ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; 18455      ; Warning  ; 11    ; Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for common/ccv_afu/ccv_afu_avmm_wrapper.sv                                                                                                           ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; 16735      ; Warning  ; 12    ; Verilog HDL warning at ccv_afu_avmm_wrapper.sv(225): actual bit length 16 differs from formal bit length 12 for port "awid"   ;
;     16735  ;          ;       ; Verilog HDL warning at ccv_afu_avmm_wrapper.sv(225): actual bit length 16 differs from formal bit length 12 for port "awid"   ;
;     16735  ;          ;       ; Verilog HDL warning at ccv_afu_avmm_wrapper.sv(226): actual bit length 52 differs from formal bit length 64 for port "awaddr" ;
;     16735  ;          ;       ; Verilog HDL warning at ccv_afu_avmm_wrapper.sv(232): actual bit length 4 differs from formal bit length 5 for port "awuser"   ;
;     16735  ;          ;       ; Verilog HDL warning at ccv_afu_avmm_wrapper.sv(245): actual bit length 4 differs from formal bit length 1 for port "wuser"    ;
;     16735  ;          ;       ; Verilog HDL warning at ccv_afu_avmm_wrapper.sv(253): actual bit length 16 differs from formal bit length 12 for port "bid"    ;
;     16735  ;          ;       ; Verilog HDL warning at ccv_afu_avmm_wrapper.sv(254): actual bit length 4 differs from formal bit length 2 for port "bresp"    ;
;     16735  ;          ;       ; Verilog HDL warning at ccv_afu_avmm_wrapper.sv(262): actual bit length 16 differs from formal bit length 12 for port "arid"   ;
;     16735  ;          ;       ; Verilog HDL warning at ccv_afu_avmm_wrapper.sv(263): actual bit length 52 differs from formal bit length 64 for port "araddr" ;
;     16735  ;          ;       ; Verilog HDL warning at ccv_afu_avmm_wrapper.sv(269): actual bit length 4 differs from formal bit length 5 for port "aruser"   ;
;     16735  ;          ;       ; Verilog HDL warning at ccv_afu_avmm_wrapper.sv(279): actual bit length 16 differs from formal bit length 12 for port "rid"    ;
;     16735  ;          ;       ; Verilog HDL warning at ccv_afu_avmm_wrapper.sv(282): actual bit length 4 differs from formal bit length 2 for port "rresp"    ;
;     16735  ;          ;       ; Verilog HDL warning at ccv_afu_avmm_wrapper.sv(283): actual bit length 4 differs from formal bit length 1 for port "ruser"    ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_avst_parser.sv                                                                                                                                                                           ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                                                                                                  ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 13461      ; Warning  ; 1     ; Verilog HDL Parameter Declaration warning at cxl_io_rx_avst_parser.sv(0): Parameter Declaration 'CONFIG_REQUEST' in module 'cxl_io_rx_avst_parser' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List ;
; 17526      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_rx_avst_parser.sv(0): `include directive not isolated on its own line                                                                                                                                             ;
; 18457      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_rx_avst_parser.sv(0): extra semicolon in $unit (global) scope                                                                                                                                                     ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_qtgpslicer.v                                                                                                            ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                              ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 13475      ; Warning  ; 1     ; Verilog HDL Always Construct warning at cxl_io_qtgpslicer.v(0): variable "force_data" is read inside the Always Construct but isn't in the Always Construct's Event Control ;
; 16743      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_qtgpslicer.v(0): empty port in module declaration                                                                                             ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/aibsw_if_credits.sv                                                   ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                     ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at aibsw_if_credits.sv(0): truncated value with size 32 to match size of target (8) ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_struct_ports.vh.iv          ;
+------------+----------+-------+-----------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                          ;
+------------+----------+-------+-----------------------------------------------------------------------------------------+
; 16788      ; Warning  ; 2     ; Net "load_EXPCAP.DPT[0]" does not have a driver at cxl_io_cmb_pf0_struct_ports.vh.iv(0) ;
;     16788  ;          ;       ; Net "load_EXPCAP.DPT[0]" does not have a driver at cxl_io_cmb_pf0_struct_ports.vh.iv(0) ;
;     16788  ;          ;       ; Net "load_EXPCAP.DPT[0]" does not have a driver at cxl_io_cmb_pf0_struct_ports.vh.iv(0) ;
+------------+----------+-------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv                                                                 ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; 18455      ; Warning  ; 5     ; Verilog HDL warning at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): module cxl_io_cmb_adapter_cfg_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): module cxl_io_cmb_adapter_cfg_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): module cxl_io_cmb_adapter_cfg_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): module cxl_io_cmb_adapter_cfg_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): module cxl_io_cmb_adapter_cfg_pkg is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): module cxl_io_cmb_adapter_cfg_pkg is previously defined, ignoring this definition ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbcasyncfifo_egr.sv                           ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                         ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at rnr_csbcasyncfifo_egr.sv(0): truncated value with size 3 to match size of target (2) ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_egress.sv                                                    ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at ial_egress.sv(0): truncated value with size 32 to match size of target (10) ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/buffer_alloc_minmax.sv               ;
+------------+----------+-------+-----------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                    ;
+------------+----------+-------+-----------------------------------------------------------------------------------+
; 16788      ; Warning  ; 4     ; Net "debug_in_connect[0][48]" does not have a driver at buffer_alloc_minmax.sv(0) ;
;     16788  ;          ;       ; Net "debug_in_connect[0][48]" does not have a driver at buffer_alloc_minmax.sv(0) ;
;     16788  ;          ;       ; Net "debug_in_connect[0][48]" does not have a driver at buffer_alloc_minmax.sv(0) ;
;     16788  ;          ;       ; Net "debug_in_connect[1][48]" does not have a driver at buffer_alloc_minmax.sv(0) ;
;     16788  ;          ;       ; Net "debug_in_connect[1][48]" does not have a driver at buffer_alloc_minmax.sv(0) ;
+------------+----------+-------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_struct_ports.vh.iv                   ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                      ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------+
; 16788      ; Warning  ; 2     ; Net "new_VC0CPLBUFCONSREG.DC[11]" does not have a driver at cxl_io_cmb_global_struct_ports.vh.iv(0) ;
;     16788  ;          ;       ; Net "new_VC0CPLBUFCONSREG.DC[11]" does not have a driver at cxl_io_cmb_global_struct_ports.vh.iv(0) ;
;     16788  ;          ;       ; Net "new_VC0CPLBUFCONSREG.DC[11]" does not have a driver at cxl_io_cmb_global_struct_ports.vh.iv(0) ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_fme_top.sv                                                                             ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                          ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 16735      ; Warning  ; 2     ; Verilog HDL warning at bbs_fme_top.sv(0): actual bit length 22 differs from formal bit length 32 for port "address"                     ;
;     16735  ;          ;       ; Verilog HDL warning at bbs_fme_top.sv(0): actual bit length 22 differs from formal bit length 32 for port "address"                     ;
;     16735  ;          ;       ; Verilog HDL warning at bbs_fme_top.sv(0): actual bit length 32 differs from formal bit length 4 for port "new_CXL_DEV_CAP_EVENT_STATUS" ;
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at bbs_fme_top.sv(0): truncated value with size 33 to match size of target (32)                          ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_steal.sv                                                   ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                        ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------+
; 17526      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_credit_steal.sv(0): `include directive not isolated on its own line                     ;
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at cxl_io_credit_steal.sv(0): truncated value with size 32 to match size of target (2) ;
; 18457      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_credit_steal.sv(0): extra semicolon in $unit (global) scope                             ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip.sv                                                               ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                             ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------------+
; 16788      ; Warning  ; 2     ; Net "bbs_side_ism_fabric" does not have a driver at cxl_t2ip_sip.sv(0)                                                     ;
;     16788  ;          ;       ; Net "bbs_side_ism_fabric" does not have a driver at cxl_t2ip_sip.sv(0)                                                     ;
;     16788  ;          ;       ; Net "bbs_side_ism_fabric" does not have a driver at cxl_t2ip_sip.sv(0)                                                     ;
; 16735      ; Warning  ; 1     ; Verilog HDL warning at cxl_t2ip_sip.sv(0): actual bit length 1 differs from formal bit length 3 for port "side_ism_fabric" ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_bfe.sv                                                                                                                    ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                             ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19637      ; Warning  ; 1     ; Verilog HDL warning at bbs_bfe.sv(0): variable block_afu_q may be used before assigned in always_comb or always @* block : might cause synthesis - simulation differences. ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_width_adapter_1920/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_width_adapter_1920_7r6vdty.sv                                             ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                               ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 16753      ; Warning  ; 2     ; Verilog HDL warning at intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_width_adapter_1920_7r6vdty.sv(477): right shift count is greater than or equal to the width of the value ;
;     16753  ;          ;       ; Verilog HDL warning at intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_width_adapter_1920_7r6vdty.sv(477): right shift count is greater than or equal to the width of the value ;
;     16753  ;          ;       ; Verilog HDL warning at intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_width_adapter_1920_7r6vdty.sv(477): right shift count is greater than or equal to the width of the value ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_mailbox_cmd.sv                                                                  ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                   ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; 16735      ; Warning  ; 4     ; Verilog HDL warning at bbs_mailbox_cmd.sv(0): actual bit length 16 differs from formal bit length 5 for port "elogRcrdCntSmpl_Q" ;
;     16735  ;          ;       ; Verilog HDL warning at bbs_mailbox_cmd.sv(0): actual bit length 16 differs from formal bit length 5 for port "elogRcrdCntSmpl_Q" ;
;     16735  ;          ;       ; Verilog HDL warning at bbs_mailbox_cmd.sv(0): actual bit length 16 differs from formal bit length 5 for port "elogRcrdCntSmpl_Q" ;
;     16735  ;          ;       ; Verilog HDL warning at bbs_mailbox_cmd.sv(0): actual bit length 16 differs from formal bit length 5 for port "elogRcrdCntSmpl_Q" ;
;     16735  ;          ;       ; Verilog HDL warning at bbs_mailbox_cmd.sv(0): actual bit length 16 differs from formal bit length 5 for port "elogRcrdCntSmpl_Q" ;
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at bbs_mailbox_cmd.sv(0): truncated value with size 9 to match size of target (8)                 ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_multiplexer_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_multiplexer_1921_tk6ryqa.sv                                                                                                   ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                                                                                 ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 13448      ; Warning  ; 1     ; Verilog HDL Case Statement warning at intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_multiplexer_1921_tk6ryqa.sv(304): honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_mailbox_elog.sv                                                   ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                     ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 2     ; Verilog HDL assignment warning at bbs_mailbox_elog.sv(0): truncated value with size 9 to match size of target (8)  ;
;     13469  ;          ;       ; Verilog HDL assignment warning at bbs_mailbox_elog.sv(0): truncated value with size 9 to match size of target (8)  ;
;     13469  ;          ;       ; Verilog HDL assignment warning at bbs_mailbox_elog.sv(0): truncated value with size 32 to match size of target (5) ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/axi2cci_shim.sv                                                    ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                  ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 4     ; Verilog HDL assignment warning at axi2cci_shim.sv(0): truncated value with size 17 to match size of target (16) ;
;     13469  ;          ;       ; Verilog HDL assignment warning at axi2cci_shim.sv(0): truncated value with size 17 to match size of target (16) ;
;     13469  ;          ;       ; Verilog HDL assignment warning at axi2cci_shim.sv(0): truncated value with size 16 to match size of target (12) ;
;     13469  ;          ;       ; Verilog HDL assignment warning at axi2cci_shim.sv(0): truncated value with size 17 to match size of target (16) ;
;     13469  ;          ;       ; Verilog HDL assignment warning at axi2cci_shim.sv(0): truncated value with size 16 to match size of target (12) ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_multiplexer_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_multiplexer_1921_ows5xlq.sv                                                                                                   ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                                                                                 ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 13448      ; Warning  ; 1     ; Verilog HDL Case Statement warning at intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_multiplexer_1921_ows5xlq.sv(304): honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_avst_parser_top.sv                               ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                          ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------+
; 18457      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_rx_avst_parser_top.sv(0): extra semicolon in $unit (global) scope         ;
; 17526      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_rx_avst_parser_top.sv(0): `include directive not isolated on its own line ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/mm_ccb_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_mm_ccb_st_dc_fifo_1921_4asniea.v                                                                        ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                          ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 16735      ; Warning  ; 4     ; Verilog HDL warning at intel_rtile_cxl_top_cxltyp2_ed_mm_ccb_st_dc_fifo_1921_4asniea.v(73): actual bit length 108 differs from formal bit length 64 for port "in_data"  ;
;     16735  ;          ;       ; Verilog HDL warning at intel_rtile_cxl_top_cxltyp2_ed_mm_ccb_st_dc_fifo_1921_4asniea.v(73): actual bit length 108 differs from formal bit length 64 for port "in_data"  ;
;     16735  ;          ;       ; Verilog HDL warning at intel_rtile_cxl_top_cxltyp2_ed_mm_ccb_st_dc_fifo_1921_4asniea.v(76): actual bit length 108 differs from formal bit length 64 for port "out_data" ;
;     16735  ;          ;       ; Verilog HDL warning at intel_rtile_cxl_top_cxltyp2_ed_mm_ccb_st_dc_fifo_1921_4asniea.v(73): actual bit length 108 differs from formal bit length 37 for port "in_data"  ;
;     16735  ;          ;       ; Verilog HDL warning at intel_rtile_cxl_top_cxltyp2_ed_mm_ccb_st_dc_fifo_1921_4asniea.v(76): actual bit length 108 differs from formal bit length 37 for port "out_data" ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_multiplexer_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_multiplexer_1921_thssqhi.sv                                                                                                   ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                                                                                 ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 13448      ; Warning  ; 1     ; Verilog HDL Case Statement warning at intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_multiplexer_1921_thssqhi.sv(361): honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cfg.sv                                                                         ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                     ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; 16735      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_cfg.sv(0): actual bit length 32 differs from formal bit length 24 for port "cxl_io_slave_m0_address" ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_a_arbiter.v                                                                                                               ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                                ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 13475      ; Warning  ; 1     ; Verilog HDL Always Construct warning at cxl_io_a_arbiter.v(0): variable "msi_reqid_vm3" is read inside the Always Construct but isn't in the Always Construct's Event Control ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0.sv                                                                                                                                                                          ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                                                                                          ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 13461      ; Warning  ; 1     ; Verilog HDL Parameter Declaration warning at cxl_io_cmb_pf0.sv(0): Parameter Declaration 'CMB_PF0_CFG_ADDR_MSB' in module 'cxl_io_cmb_pf0' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List ;
; 16818      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_cmb_pf0.sv(0): block identifier is required on this block                                                                                                                                                 ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_straps.v                      ;
+------------+----------+-------+-----------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                    ;
+------------+----------+-------+-----------------------------------------------------------------------------------+
; 19651      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_straps.v(0): latch inferred for net LP_legacy_endpt ;
+------------+----------+-------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gbl_pkg.sv                                                   ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                            ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------+
; 21425      ; Warning  ; 1     ; Verilog HDL warning at gbl_pkg.sv(0): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; General Warnings                                                                                                                              ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------+
; 16124      ; Warning  ; 1     ; Can't analyze file common/ccv_afu/multi_write_algorithms_engine/two_stage_multiplier.sv - no such file exists ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_glb_xtra_logic.svh.iv      ;
+------------+----------+-------+--------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                 ;
+------------+----------+-------+--------------------------------------------------------------------------------+
; 16788      ; Warning  ; 2     ; Net "p_crs_cntr_clr" does not have a driver at cxl_io_glb_xtra_logic.svh.iv(0) ;
;     16788  ;          ;       ; Net "p_crs_cntr_clr" does not have a driver at cxl_io_glb_xtra_logic.svh.iv(0) ;
;     16788  ;          ;       ; Net "p_crs_cntr_clr" does not have a driver at cxl_io_glb_xtra_logic.svh.iv(0) ;
+------------+----------+-------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv                                                     ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                           ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------+
; 18455      ; Warning  ; 16    ; Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition ;
;     18455  ;          ;       ; Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ctrl_stat_regs.sv              ;
+------------+----------+-------+------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                     ;
+------------+----------+-------+------------------------------------------------------------------------------------+
; 16788      ; Warning  ; 2     ; Net "pcr_atom0_t0_data[127]" does not have a driver at cxl_io_ctrl_stat_regs.sv(0) ;
;     16788  ;          ;       ; Net "pcr_atom0_t0_data[127]" does not have a driver at cxl_io_ctrl_stat_regs.sv(0) ;
;     16788  ;          ;       ; Net "pcr_atom0_t0_data[127]" does not have a driver at cxl_io_ctrl_stat_regs.sv(0) ;
+------------+----------+-------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtoqc.v                                                   ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at cxl_io_gtoqc.v(0): truncated value with size 10 to match size of target (8) ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_aibsw_if_egress.sv                                                  ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                               ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------------+
; 16788      ; Warning  ; 1     ; Net "cxl_mem_s2m_tx_frame0.S2MDRSHdr1[54]" does not have a driver at rnr_ial_sip_aibsw_if_egress.sv(0)                       ;
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at rnr_ial_sip_aibsw_if_egress.sv(0): truncated value with size 3 to match size of target (2) ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/custom_sb_top.sv          ;
+------------+----------+-------+------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                         ;
+------------+----------+-------+------------------------------------------------------------------------+
; 16788      ; Warning  ; 1     ; Net "count_sb_cdt_hw[1]" does not have a driver at custom_sb_top.sv(0) ;
+------------+----------+-------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pdecode.v                                                             ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                            ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at cxl_io_pdecode.v(0): truncated value with size 8 to match size of target (1)            ;
; 16735      ; Warning  ; 1     ; Verilog HDL warning at cxl_io_pdecode.v(0): actual bit length 32 differs from formal bit length 1 for port "p_PFaaddrld1" ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_csb2pcicfg.sv                                  ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                 ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; 16735      ; Warning  ; 1     ; Verilog HDL warning at intel_rtile_csb2pcicfg.sv(0): actual bit length 2 differs from formal bit length 3 for port "msg_dwcnt" ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_phub.v  ;
+------------+----------+-------+-------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                              ;
+------------+----------+-------+-------------------------------------------------------------+
; 16788      ; Warning  ; 1     ; Net "SA_mgp_blk" does not have a driver at cxl_io_phub.v(0) ;
+------------+----------+-------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_ip_top.sv                                                                  ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                              ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; 16788      ; Warning  ; 2     ; Net "D2H_Data1_CrdRtn[0]" does not have a driver at cxl_ip_top.sv(0)                                                        ;
;     16788  ;          ;       ; Net "D2H_Data1_CrdRtn[0]" does not have a driver at cxl_ip_top.sv(0)                                                        ;
;     16788  ;          ;       ; Net "D2H_Data1_CrdRtn[0]" does not have a driver at cxl_ip_top.sv(0)                                                        ;
; 16735      ; Warning  ; 1     ; Verilog HDL warning at cxl_ip_top.sv(0): actual bit length 1 differs from formal bit length 3 for port "p0_tx_st_hcrd_ch_o" ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Warnings for ../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_wrapper.sv                   ;
+------------+----------+-------+----------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                   ;
+------------+----------+-------+----------------------------------------------------------------------------------+
; 16788      ; Warning  ; 2     ; Net "load[0].iSTRAP_LEGACY_ENDPT" does not have a driver at cxl_io_wrapper.sv(0) ;
;     16788  ;          ;       ; Net "load[0].iSTRAP_LEGACY_ENDPT" does not have a driver at cxl_io_wrapper.sv(0) ;
;     16788  ;          ;       ; Net "load[0].iSTRAP_LEGACY_ENDPT" does not have a driver at cxl_io_wrapper.sv(0) ;
+------------+----------+-------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for common/ccv_afu/multi_write_algorithms_engine/algorithm_1a/alg_1a_verify_sc_response.sv                                                           ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at alg_1a_verify_sc_response.sv(728): truncated value with size 10 to match size of target (9) ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for common/ccv_afu/multi_write_algorithms_engine/verify_sc_extract_error_pattern.sv                                                                         ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                       ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at verify_sc_extract_error_pattern.sv(127): truncated value with size 64 to match size of target (32) ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ed_top_wrapper_typ2.sv                                                                                                                              ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                   ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; 16735      ; Warning  ; 2     ; Verilog HDL warning at ed_top_wrapper_typ2.sv(919): actual bit length 1 differs from formal bit length 2 for port "cam_afu_ext5" ;
;     16735  ;          ;       ; Verilog HDL warning at ed_top_wrapper_typ2.sv(919): actual bit length 1 differs from formal bit length 2 for port "cam_afu_ext5" ;
;     16735  ;          ;       ; Verilog HDL warning at ed_top_wrapper_typ2.sv(920): actual bit length 1 differs from formal bit length 2 for port "cam_afu_ext6" ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for common/cxl_pio/pcie_ed_altera_merlin_demultiplexer_1921_s5kn7vi.sv                                                                                                      ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                       ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; 16753      ; Warning  ; 1     ; Verilog HDL warning at pcie_ed_altera_merlin_demultiplexer_1921_s5kn7vi.sv(95): right shift count is greater than or equal to the width of the value ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------+
; Synthesis Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Synthesis
    Info: Version 22.3.0 Build 104 09/14/2022 Patches 0.24fw SC Pro Edition
    Info: Processing started: Thu Apr 17 15:51:33 2025
    Info: System process ID: 269166
Info: Command: quartus_syn --read_settings_files=on --write_settings_files=off cxltyp2_ed -c cxltyp2_ed --quick_elab
Info: qis_default_flow_script.tcl version: #2
Info: Initializing Synthesis...
Info: Project = "cxltyp2_ed"
Info: Revision = "cxltyp2_ed"
Info: Running Design Analysis
Info: Analyzing source files for Design Analysis mode
Info (16303): Superior Performance with Maximum Placement Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Warning (16124): Can't analyze file common/ccv_afu/multi_write_algorithms_engine/two_stage_multiplier.sv - no such file exists
Warning (21442): Verilog HDL warning at intel_cxl_pio_parameters.sv(15): parameter 'ENABLE_ONLY_DEFAULT_CONFIG' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/cxl_pio/intel_cxl_pio_parameters.sv Line: 15
Warning (21442): Verilog HDL warning at intel_cxl_pio_parameters.sv(16): parameter 'ENABLE_ONLY_PIO' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/cxl_pio/intel_cxl_pio_parameters.sv Line: 16
Warning (21442): Verilog HDL warning at intel_cxl_pio_parameters.sv(17): parameter 'ENABLE_BOTH_DEFAULT_CONFIG_PIO' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/cxl_pio/intel_cxl_pio_parameters.sv Line: 17
Warning (21442): Verilog HDL warning at intel_cxl_pio_parameters.sv(18): parameter 'PFNUM_WIDTH' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/cxl_pio/intel_cxl_pio_parameters.sv Line: 18
Warning (21442): Verilog HDL warning at intel_cxl_pio_parameters.sv(19): parameter 'VFNUM_WIDTH' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/cxl_pio/intel_cxl_pio_parameters.sv Line: 19
Warning (21442): Verilog HDL warning at intel_cxl_pio_parameters.sv(20): parameter 'DATA_WIDTH' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/cxl_pio/intel_cxl_pio_parameters.sv Line: 20
Warning (21442): Verilog HDL warning at intel_cxl_pio_parameters.sv(21): parameter 'BAM_DATAWIDTH' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/cxl_pio/intel_cxl_pio_parameters.sv Line: 21
Warning (21442): Verilog HDL warning at intel_cxl_pio_parameters.sv(22): parameter 'DEVICE_FAMILY' declared inside package 'intel_cxl_pio_parameters' shall be treated as localparam File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/cxl_pio/intel_cxl_pio_parameters.sv Line: 22
Info (16884): Verilog HDL info at cxlip_top_pkg.sv(32): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxlip_top_pkg.sv Line: 32
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 64
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 65
Info (19624): Verilog HDL info at cxlip_top_pkg.sv(32): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxlip_top_pkg.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxlip_top_pkg.sv Line: 32
Warning (21425): Verilog HDL warning at ccv_afu_globals.vh.iv(46): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/packages/ccv_afu_globals.vh.iv Line: 46
Warning (21425): Verilog HDL warning at ccv_afu_globals.vh.iv(52): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/packages/ccv_afu_globals.vh.iv Line: 52
Warning (21425): Verilog HDL warning at ccv_afu_global_pkg.sv(48): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/packages/ccv_afu_global_pkg.sv Line: 48
Warning (21425): Verilog HDL warning at ccv_afu_global_pkg.sv(54): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/packages/ccv_afu_global_pkg.sv Line: 54
Info (16884): Verilog HDL info at ccv_afu_cfg_pkg.sv(71): analyzing included file common/ccv_afu/ccv_afu_reg_macros.vh.iv File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/ccv_afu_cfg_pkg.sv Line: 71
Info (19624): Verilog HDL info at ccv_afu_cfg_pkg.sv(71): back to file 'common/ccv_afu/ccv_afu_cfg_pkg.sv' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/ccv_afu_cfg_pkg.sv Line: 71
Info (16884): Verilog HDL info at ccv_afu_cfg_pkg.sv(72): analyzing included file ./../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_v12.vh.iv File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/ccv_afu_cfg_pkg.sv Line: 72
Info (19624): Verilog HDL info at ccv_afu_cfg_pkg.sv(72): back to file 'common/ccv_afu/ccv_afu_cfg_pkg.sv' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/ccv_afu_cfg_pkg.sv Line: 72
Info (16884): Verilog HDL info at ccv_afu_cfg.sv(70): analyzing included file common/ccv_afu/ccv_afu_reg_macros.vh.iv File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/ccv_afu_cfg.sv Line: 70
Info (19624): Verilog HDL info at ccv_afu_cfg.sv(70): back to file 'common/ccv_afu/ccv_afu_cfg.sv' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/ccv_afu_cfg.sv Line: 70
Info (16884): Verilog HDL info at ccv_afu_cfg.sv(72): analyzing included file ./../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_v12.vh.iv File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/ccv_afu_cfg.sv Line: 72
Info (19624): Verilog HDL info at ccv_afu_cfg.sv(72): back to file 'common/ccv_afu/ccv_afu_cfg.sv' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/ccv_afu_cfg.sv Line: 72
Info (16884): Verilog HDL info at ccv_afu_wrapper.sv(30): analyzing included file ./common/ccv_afu/packages/ccv_afu_globals.vh.iv File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/ccv_afu_wrapper.sv Line: 30
Warning (21425): Verilog HDL warning at ccv_afu_globals.vh.iv(46): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/packages/ccv_afu_globals.vh.iv Line: 46
Warning (21425): Verilog HDL warning at ccv_afu_globals.vh.iv(52): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/packages/ccv_afu_globals.vh.iv Line: 52
Info (19624): Verilog HDL info at ccv_afu_wrapper.sv(30): back to file 'common/ccv_afu/ccv_afu_wrapper.sv' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/ccv_afu_wrapper.sv Line: 30
Info (16884): Verilog HDL info at testing_inject_pattern.sv(15): analyzing included file ./common/ccv_afu/packages/ccv_afu_globals.vh.iv File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/testing_inject_pattern.sv Line: 15
Warning (21425): Verilog HDL warning at ccv_afu_globals.vh.iv(46): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/packages/ccv_afu_globals.vh.iv Line: 46
Warning (21425): Verilog HDL warning at ccv_afu_globals.vh.iv(52): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/packages/ccv_afu_globals.vh.iv Line: 52
Info (19624): Verilog HDL info at testing_inject_pattern.sv(15): back to file 'common/ccv_afu/testing_inject_pattern.sv' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/testing_inject_pattern.sv Line: 15
Info (16884): Verilog HDL info at mwae_error_injection_regs.sv(31): analyzing included file ./common/ccv_afu/packages/ccv_afu_globals.vh.iv File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/mwae_error_injection_regs.sv Line: 31
Warning (21425): Verilog HDL warning at ccv_afu_globals.vh.iv(46): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/packages/ccv_afu_globals.vh.iv Line: 46
Warning (21425): Verilog HDL warning at ccv_afu_globals.vh.iv(52): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/packages/ccv_afu_globals.vh.iv Line: 52
Info (19624): Verilog HDL info at mwae_error_injection_regs.sv(31): back to file 'common/ccv_afu/multi_write_algorithms_engine/mwae_error_injection_regs.sv' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/mwae_error_injection_regs.sv Line: 31
Info (16884): Verilog HDL info at mwae_poison_injection.sv(31): analyzing included file ./common/ccv_afu/packages/ccv_afu_globals.vh.iv File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/mwae_poison_injection.sv Line: 31
Warning (21425): Verilog HDL warning at ccv_afu_globals.vh.iv(46): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/packages/ccv_afu_globals.vh.iv Line: 46
Warning (21425): Verilog HDL warning at ccv_afu_globals.vh.iv(52): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/packages/ccv_afu_globals.vh.iv Line: 52
Info (19624): Verilog HDL info at mwae_poison_injection.sv(31): back to file 'common/ccv_afu/multi_write_algorithms_engine/mwae_poison_injection.sv' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/mwae_poison_injection.sv Line: 31
Info (16884): Verilog HDL info at mwae_top.sv(31): analyzing included file ./common/ccv_afu/packages/ccv_afu_globals.vh.iv File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/mwae_top.sv Line: 31
Warning (21425): Verilog HDL warning at ccv_afu_globals.vh.iv(46): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/packages/ccv_afu_globals.vh.iv Line: 46
Warning (21425): Verilog HDL warning at ccv_afu_globals.vh.iv(52): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/packages/ccv_afu_globals.vh.iv Line: 52
Info (19624): Verilog HDL info at mwae_top.sv(31): back to file 'common/ccv_afu/multi_write_algorithms_engine/mwae_top.sv' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/mwae_top.sv Line: 31
Info (16884): Verilog HDL info at mwae_top.sv(33): analyzing included file ./../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/mwae_top.sv Line: 33
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 64
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 65
Info (19624): Verilog HDL info at mwae_top.sv(33): back to file 'common/ccv_afu/multi_write_algorithms_engine/mwae_top.sv' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/mwae_top.sv Line: 33
Info (16884): Verilog HDL info at mwae_config_and_cxl_errors_reg.sv(30): analyzing included file ./common/ccv_afu/packages/ccv_afu_globals.vh.iv File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/mwae_config_and_cxl_errors_reg.sv Line: 30
Warning (21425): Verilog HDL warning at ccv_afu_globals.vh.iv(46): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/packages/ccv_afu_globals.vh.iv Line: 46
Warning (21425): Verilog HDL warning at ccv_afu_globals.vh.iv(52): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/packages/ccv_afu_globals.vh.iv Line: 52
Info (19624): Verilog HDL info at mwae_config_and_cxl_errors_reg.sv(30): back to file 'common/ccv_afu/multi_write_algorithms_engine/mwae_config_and_cxl_errors_reg.sv' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/mwae_config_and_cxl_errors_reg.sv Line: 30
Info (16884): Verilog HDL info at mwae_afu_status_regs.sv(30): analyzing included file ./common/ccv_afu/packages/ccv_afu_globals.vh.iv File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/mwae_afu_status_regs.sv Line: 30
Warning (21425): Verilog HDL warning at ccv_afu_globals.vh.iv(46): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/packages/ccv_afu_globals.vh.iv Line: 46
Warning (21425): Verilog HDL warning at ccv_afu_globals.vh.iv(52): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/packages/ccv_afu_globals.vh.iv Line: 52
Info (19624): Verilog HDL info at mwae_afu_status_regs.sv(30): back to file 'common/ccv_afu/multi_write_algorithms_engine/mwae_afu_status_regs.sv' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/mwae_afu_status_regs.sv Line: 30
Info (16884): Verilog HDL info at mwae_top_level_fsm.sv(30): analyzing included file ./common/ccv_afu/packages/ccv_afu_globals.vh.iv File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/mwae_top_level_fsm.sv Line: 30
Warning (21425): Verilog HDL warning at ccv_afu_globals.vh.iv(46): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/packages/ccv_afu_globals.vh.iv Line: 46
Warning (21425): Verilog HDL warning at ccv_afu_globals.vh.iv(52): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/packages/ccv_afu_globals.vh.iv Line: 52
Info (19624): Verilog HDL info at mwae_top_level_fsm.sv(30): back to file 'common/ccv_afu/multi_write_algorithms_engine/mwae_top_level_fsm.sv' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/mwae_top_level_fsm.sv Line: 30
Info (16884): Verilog HDL info at mwae_config_check.sv(30): analyzing included file ./common/ccv_afu/packages/ccv_afu_globals.vh.iv File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/mwae_config_check.sv Line: 30
Warning (21425): Verilog HDL warning at ccv_afu_globals.vh.iv(46): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/packages/ccv_afu_globals.vh.iv Line: 46
Warning (21425): Verilog HDL warning at ccv_afu_globals.vh.iv(52): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/packages/ccv_afu_globals.vh.iv Line: 52
Info (19624): Verilog HDL info at mwae_config_check.sv(30): back to file 'common/ccv_afu/multi_write_algorithms_engine/mwae_config_check.sv' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/mwae_config_check.sv Line: 30
Info (16884): Verilog HDL info at mwae_debug_logs.sv(30): analyzing included file ./common/ccv_afu/packages/ccv_afu_globals.vh.iv File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/mwae_debug_logs.sv Line: 30
Warning (21425): Verilog HDL warning at ccv_afu_globals.vh.iv(46): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/packages/ccv_afu_globals.vh.iv Line: 46
Warning (21425): Verilog HDL warning at ccv_afu_globals.vh.iv(52): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/packages/ccv_afu_globals.vh.iv Line: 52
Info (19624): Verilog HDL info at mwae_debug_logs.sv(30): back to file 'common/ccv_afu/multi_write_algorithms_engine/mwae_debug_logs.sv' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/mwae_debug_logs.sv Line: 30
Info (16884): Verilog HDL info at alg_1a_create_packet.sv(30): analyzing included file ./common/ccv_afu/packages/ccv_afu_globals.vh.iv File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/algorithm_1a/alg_1a_create_packet.sv Line: 30
Warning (21425): Verilog HDL warning at ccv_afu_globals.vh.iv(46): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/packages/ccv_afu_globals.vh.iv Line: 46
Warning (21425): Verilog HDL warning at ccv_afu_globals.vh.iv(52): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/packages/ccv_afu_globals.vh.iv Line: 52
Info (19624): Verilog HDL info at alg_1a_create_packet.sv(30): back to file 'common/ccv_afu/multi_write_algorithms_engine/algorithm_1a/alg_1a_create_packet.sv' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/algorithm_1a/alg_1a_create_packet.sv Line: 30
Info (16884): Verilog HDL info at alg_1a_poison_injection.sv(31): analyzing included file ./common/ccv_afu/packages/ccv_afu_globals.vh.iv File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/algorithm_1a/alg_1a_poison_injection.sv Line: 31
Warning (21425): Verilog HDL warning at ccv_afu_globals.vh.iv(46): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/packages/ccv_afu_globals.vh.iv Line: 46
Warning (21425): Verilog HDL warning at ccv_afu_globals.vh.iv(52): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/packages/ccv_afu_globals.vh.iv Line: 52
Info (19624): Verilog HDL info at alg_1a_poison_injection.sv(31): back to file 'common/ccv_afu/multi_write_algorithms_engine/algorithm_1a/alg_1a_poison_injection.sv' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/algorithm_1a/alg_1a_poison_injection.sv Line: 31
Info (16884): Verilog HDL info at alg_1a_execute_response_count.sv(30): analyzing included file ./common/ccv_afu/packages/ccv_afu_globals.vh.iv File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/algorithm_1a/alg_1a_execute_response_count.sv Line: 30
Warning (21425): Verilog HDL warning at ccv_afu_globals.vh.iv(46): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/packages/ccv_afu_globals.vh.iv Line: 46
Warning (21425): Verilog HDL warning at ccv_afu_globals.vh.iv(52): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/packages/ccv_afu_globals.vh.iv Line: 52
Info (19624): Verilog HDL info at alg_1a_execute_response_count.sv(30): back to file 'common/ccv_afu/multi_write_algorithms_engine/algorithm_1a/alg_1a_execute_response_count.sv' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/algorithm_1a/alg_1a_execute_response_count.sv Line: 30
Info (16884): Verilog HDL info at alg_1a_execute_write.sv(30): analyzing included file ./common/ccv_afu/packages/ccv_afu_globals.vh.iv File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/algorithm_1a/alg_1a_execute_write.sv Line: 30
Warning (21425): Verilog HDL warning at ccv_afu_globals.vh.iv(46): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/packages/ccv_afu_globals.vh.iv Line: 46
Warning (21425): Verilog HDL warning at ccv_afu_globals.vh.iv(52): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/packages/ccv_afu_globals.vh.iv Line: 52
Info (19624): Verilog HDL info at alg_1a_execute_write.sv(30): back to file 'common/ccv_afu/multi_write_algorithms_engine/algorithm_1a/alg_1a_execute_write.sv' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/algorithm_1a/alg_1a_execute_write.sv Line: 30
Info (16884): Verilog HDL info at alg_1a_top.sv(30): analyzing included file ./common/ccv_afu/packages/ccv_afu_globals.vh.iv File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/algorithm_1a/alg_1a_top.sv Line: 30
Warning (21425): Verilog HDL warning at ccv_afu_globals.vh.iv(46): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/packages/ccv_afu_globals.vh.iv Line: 46
Warning (21425): Verilog HDL warning at ccv_afu_globals.vh.iv(52): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/packages/ccv_afu_globals.vh.iv Line: 52
Info (19624): Verilog HDL info at alg_1a_top.sv(30): back to file 'common/ccv_afu/multi_write_algorithms_engine/algorithm_1a/alg_1a_top.sv' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/algorithm_1a/alg_1a_top.sv Line: 30
Info (16884): Verilog HDL info at alg_1a_execute_write_axi_fsm.sv(30): analyzing included file ./common/ccv_afu/packages/ccv_afu_globals.vh.iv File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/algorithm_1a/alg_1a_execute_write_axi_fsm.sv Line: 30
Warning (21425): Verilog HDL warning at ccv_afu_globals.vh.iv(46): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/packages/ccv_afu_globals.vh.iv Line: 46
Warning (21425): Verilog HDL warning at ccv_afu_globals.vh.iv(52): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/packages/ccv_afu_globals.vh.iv Line: 52
Info (19624): Verilog HDL info at alg_1a_execute_write_axi_fsm.sv(30): back to file 'common/ccv_afu/multi_write_algorithms_engine/algorithm_1a/alg_1a_execute_write_axi_fsm.sv' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/algorithm_1a/alg_1a_execute_write_axi_fsm.sv Line: 30
Info (16884): Verilog HDL info at alg_1a_verify_sc_read_axi_fsm.sv(30): analyzing included file ./common/ccv_afu/packages/ccv_afu_globals.vh.iv File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/algorithm_1a/alg_1a_verify_sc_read_axi_fsm.sv Line: 30
Warning (21425): Verilog HDL warning at ccv_afu_globals.vh.iv(46): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/packages/ccv_afu_globals.vh.iv Line: 46
Warning (21425): Verilog HDL warning at ccv_afu_globals.vh.iv(52): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/packages/ccv_afu_globals.vh.iv Line: 52
Info (19624): Verilog HDL info at alg_1a_verify_sc_read_axi_fsm.sv(30): back to file 'common/ccv_afu/multi_write_algorithms_engine/algorithm_1a/alg_1a_verify_sc_read_axi_fsm.sv' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/algorithm_1a/alg_1a_verify_sc_read_axi_fsm.sv Line: 30
Info (16884): Verilog HDL info at alg_1a_top_level_fsm_sc_and_nsc.sv(30): analyzing included file ./common/ccv_afu/packages/ccv_afu_globals.vh.iv File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/algorithm_1a/alg_1a_top_level_fsm_sc_and_nsc.sv Line: 30
Warning (21425): Verilog HDL warning at ccv_afu_globals.vh.iv(46): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/packages/ccv_afu_globals.vh.iv Line: 46
Warning (21425): Verilog HDL warning at ccv_afu_globals.vh.iv(52): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/packages/ccv_afu_globals.vh.iv Line: 52
Info (19624): Verilog HDL info at alg_1a_top_level_fsm_sc_and_nsc.sv(30): back to file 'common/ccv_afu/multi_write_algorithms_engine/algorithm_1a/alg_1a_top_level_fsm_sc_and_nsc.sv' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/algorithm_1a/alg_1a_top_level_fsm_sc_and_nsc.sv Line: 30
Info (16884): Verilog HDL info at alg_1a_top_level_fsm_sc_only.sv(30): analyzing included file ./common/ccv_afu/packages/ccv_afu_globals.vh.iv File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/algorithm_1a/alg_1a_top_level_fsm_sc_only.sv Line: 30
Warning (21425): Verilog HDL warning at ccv_afu_globals.vh.iv(46): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/packages/ccv_afu_globals.vh.iv Line: 46
Warning (21425): Verilog HDL warning at ccv_afu_globals.vh.iv(52): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/packages/ccv_afu_globals.vh.iv Line: 52
Info (19624): Verilog HDL info at alg_1a_top_level_fsm_sc_only.sv(30): back to file 'common/ccv_afu/multi_write_algorithms_engine/algorithm_1a/alg_1a_top_level_fsm_sc_only.sv' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/algorithm_1a/alg_1a_top_level_fsm_sc_only.sv Line: 30
Info (16884): Verilog HDL info at alg_1a_verify_sc_read.sv(30): analyzing included file ./common/ccv_afu/packages/ccv_afu_globals.vh.iv File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/algorithm_1a/alg_1a_verify_sc_read.sv Line: 30
Warning (21425): Verilog HDL warning at ccv_afu_globals.vh.iv(46): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/packages/ccv_afu_globals.vh.iv Line: 46
Warning (21425): Verilog HDL warning at ccv_afu_globals.vh.iv(52): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/packages/ccv_afu_globals.vh.iv Line: 52
Info (19624): Verilog HDL info at alg_1a_verify_sc_read.sv(30): back to file 'common/ccv_afu/multi_write_algorithms_engine/algorithm_1a/alg_1a_verify_sc_read.sv' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/algorithm_1a/alg_1a_verify_sc_read.sv Line: 30
Info (16884): Verilog HDL info at alg_1a_verify_sc_response.sv(30): analyzing included file ./common/ccv_afu/packages/ccv_afu_globals.vh.iv File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/algorithm_1a/alg_1a_verify_sc_response.sv Line: 30
Warning (21425): Verilog HDL warning at ccv_afu_globals.vh.iv(46): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/packages/ccv_afu_globals.vh.iv Line: 46
Warning (21425): Verilog HDL warning at ccv_afu_globals.vh.iv(52): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/packages/ccv_afu_globals.vh.iv Line: 52
Info (19624): Verilog HDL info at alg_1a_verify_sc_response.sv(30): back to file 'common/ccv_afu/multi_write_algorithms_engine/algorithm_1a/alg_1a_verify_sc_response.sv' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/algorithm_1a/alg_1a_verify_sc_response.sv Line: 30
Warning (17377): Verilog HDL warning at rnr_cxl_soft_rx_tx_wrapper.sv(0): initial value of parameter REV_B0 is omitted File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_soft_rx_tx_wrapper.sv Line: 0
Warning (17377): Verilog HDL warning at rnr_cxl_soft_tx_wrapper.sv(0): initial value of parameter TX_BIG_BUFFER is omitted File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_soft_tx_wrapper.sv Line: 0
Warning (21774): Verilog HDL warning at rnr_cxl_reset_ctrl.sv(0): non-net output port 'upi_maib_sync_rst_n_o' cannot be initialized at declaration in SystemVerilog mode File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_reset_ctrl.sv Line: 0
Info (16884): Verilog HDL info at custom_sb_top.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cxp_flopmacro.vm.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/custom_sb_top.sv Line: 0
Info (19624): Verilog HDL info at custom_sb_top.sv(557): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/custom_sb_top.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/custom_sb_top.sv Line: 557
Warning (18455): Verilog HDL warning at rtlgen_pkg_v12.sv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_v12.sv Line: 0
Info (18437): Verilog HDL info at rtlgen_pkg_latest.vh.iv(0): previous definition of module rtlgen_pkg_v12 is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Warning (21425): Verilog HDL warning at gbl_pkg.sv(0): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gbl_pkg.sv Line: 0
Info (16884): Verilog HDL info at aibwrap_pkg.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/aibwrap_pkg.sv Line: 0
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 64
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 65
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at aibwrap_pkg.sv(1076): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/aibwrap_pkg.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/aibwrap_pkg.sv Line: 1076
Info (16884): Verilog HDL info at bbs_pkg.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_pkg.sv Line: 0
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 64
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 65
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at bbs_pkg.sv(1810): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_pkg.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_pkg.sv Line: 1810
Info (16884): Verilog HDL info at bbs_pkg.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_pkg.sv Line: 0
Info (19624): Verilog HDL info at bbs_pkg.sv(1810): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_pkg.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_pkg.sv Line: 1810
Warning (13461): Verilog HDL Parameter Declaration warning at egress_credit_handling_data_fsm.sv(0): Parameter Declaration 'CREDIT_THRESHOLD' in module 'egress_credit_handling_data_fsm' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/egress_credit_handling_data_fsm.sv Line: 0
Warning (13461): Verilog HDL Parameter Declaration warning at egress_credit_handling_pushwrite_data_fsm.sv(0): Parameter Declaration 'CREDIT_THRESHOLD' in module 'egress_credit_handling_pushwrite_data_fsm' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/egress_credit_handling_pushwrite_data_fsm.sv Line: 0
Warning (13461): Verilog HDL Parameter Declaration warning at egress_credit_handling_fsm.sv(0): Parameter Declaration 'CREDIT_THRESHOLD' in module 'egress_credit_handling_fsm' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/egress_credit_handling_fsm.sv Line: 0
Info (16884): Verilog HDL info at ial_ingress.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_ingress.sv Line: 0
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 64
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 65
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at ial_ingress.sv(984): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_ingress.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_ingress.sv Line: 984
Info (16884): Verilog HDL info at ial_egress.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_egress.sv Line: 0
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 64
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 65
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at ial_egress.sv(680): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_egress.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_egress.sv Line: 680
Info (16884): Verilog HDL info at ial_top.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_top.sv Line: 0
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 64
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 65
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at ial_top.sv(1078): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_top.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_top.sv Line: 1078
Info (16884): Verilog HDL info at dcc_top.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/dcc_top.sv Line: 0
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 64
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 65
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at dcc_top.sv(4242): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/dcc_top.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/dcc_top.sv Line: 4242
Info (16884): Verilog HDL info at ucc_top.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ucc_top.sv Line: 0
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 64
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 65
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at ucc_top.sv(353): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ucc_top.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ucc_top.sv Line: 353
Info (16884): Verilog HDL info at dfc_pkg.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/dfc_pkg.sv Line: 0
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 64
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 65
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at dfc_pkg.sv(767): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/dfc_pkg.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/dfc_pkg.sv Line: 767
Info (16884): Verilog HDL info at devmem_top.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/devmem_top.sv Line: 0
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 64
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 65
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at devmem_top.sv(1165): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/devmem_top.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/devmem_top.sv Line: 1165
Info (16884): Verilog HDL info at ddfc_ctrl.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ddfc_ctrl.sv Line: 0
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 64
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 65
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at ddfc_ctrl.sv(1607): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ddfc_ctrl.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ddfc_ctrl.sv Line: 1607
Info (16884): Verilog HDL info at ddfc_dataflow.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ddfc_dataflow.sv Line: 0
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 64
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 65
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at ddfc_dataflow.sv(582): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ddfc_dataflow.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ddfc_dataflow.sv Line: 582
Info (16884): Verilog HDL info at ddfc_top.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ddfc_top.sv Line: 0
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 64
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 65
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at ddfc_top.sv(1283): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ddfc_top.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ddfc_top.sv Line: 1283
Info (16884): Verilog HDL info at dfc_top.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/dfc_top.sv Line: 0
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 64
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 65
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at dfc_top.sv(350): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/dfc_top.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/dfc_top.sv Line: 350
Info (16884): Verilog HDL info at m2sq_top.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/m2sq_top.sv Line: 0
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 64
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 65
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at m2sq_top.sv(940): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/m2sq_top.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/m2sq_top.sv Line: 940
Info (16884): Verilog HDL info at bbs_slice.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice.sv Line: 0
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 64
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 65
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at bbs_slice.sv(689): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice.sv Line: 689
Info (16884): Verilog HDL info at bbs_fme_top.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_fme_top.sv Line: 0
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 64
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 65
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at bbs_fme_top.sv(2998): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_fme_top.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_fme_top.sv Line: 2998
Info (16884): Verilog HDL info at bbs_slice_memwrap.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_memwrap.sv Line: 0
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 64
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 65
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at bbs_slice_memwrap.sv(7159): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_memwrap.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_memwrap.sv Line: 7159
Info (16884): Verilog HDL info at bbs_slice_wrap.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_wrap.sv Line: 0
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 64
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 65
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at bbs_slice_wrap.sv(863): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_wrap.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_wrap.sv Line: 863
Info (16884): Verilog HDL info at bbs_slice_fr_dcd.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_fr_dcd.sv Line: 0
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 64
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 65
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at bbs_slice_fr_dcd.sv(832): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_fr_dcd.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_fr_dcd.sv Line: 832
Info (16884): Verilog HDL info at bbs_slice_fr_dcd.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_cxl_soft_ip_intf.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_fr_dcd.sv Line: 0
Info (19624): Verilog HDL info at bbs_slice_fr_dcd.sv(832): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_fr_dcd.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_fr_dcd.sv Line: 832
Info (16884): Verilog HDL info at bbs_bfe.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_bfe.sv Line: 0
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 64
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 65
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at bbs_bfe.sv(2390): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_bfe.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_bfe.sv Line: 2390
Info (16884): Verilog HDL info at bbs_top.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_top.sv Line: 0
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 64
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 65
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at bbs_top.sv(1366): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_top.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_top.sv Line: 1366
Info (16884): Verilog HDL info at bbs_top.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_cxl_soft_ip_intf.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_top.sv Line: 0
Info (19624): Verilog HDL info at bbs_top.sv(1366): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_top.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_top.sv Line: 1366
Info (16884): Verilog HDL info at bbs_wrapper.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_wrapper.sv Line: 0
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 64
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 65
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at bbs_wrapper.sv(877): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_wrapper.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_wrapper.sv Line: 877
Info (16884): Verilog HDL info at bbs_wrapper.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_cxl_soft_ip_intf.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_wrapper.sv Line: 0
Info (19624): Verilog HDL info at bbs_wrapper.sv(877): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_wrapper.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_wrapper.sv Line: 877
Info (16884): Verilog HDL info at ial_tc_bbs_cfg_pkg.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_tc_bbs_reg_macros.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_tc_bbs_cfg_pkg.sv Line: 0
Info (19624): Verilog HDL info at ial_tc_bbs_cfg_pkg.sv(5907): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_tc_bbs_cfg_pkg.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_tc_bbs_cfg_pkg.sv Line: 5907
Info (16884): Verilog HDL info at ial_tc_bbs_cfg_pkg.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_v12.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_tc_bbs_cfg_pkg.sv Line: 0
Info (19624): Verilog HDL info at ial_tc_bbs_cfg_pkg.sv(5907): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_tc_bbs_cfg_pkg.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_tc_bbs_cfg_pkg.sv Line: 5907
Info (16884): Verilog HDL info at ial_tc_bbs_cfg.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_tc_bbs_reg_macros.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_tc_bbs_cfg.sv Line: 0
Info (19624): Verilog HDL info at ial_tc_bbs_cfg.sv(21554): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_tc_bbs_cfg.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_tc_bbs_cfg.sv Line: 21554
Info (16884): Verilog HDL info at ial_tc_bbs_cfg.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_v12.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_tc_bbs_cfg.sv Line: 0
Info (19624): Verilog HDL info at ial_tc_bbs_cfg.sv(21554): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_tc_bbs_cfg.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_tc_bbs_cfg.sv Line: 21554
Warning (16818): Verilog HDL warning at ial_tc_bbs_cfg.sv(0): block identifier is required on this block File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_tc_bbs_cfg.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cxpgst_sharedtimer.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cxp_flopmacro.vm.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cxpgst_sharedtimer.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cxpgst_sharedtimer.sv(85): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cxpgst_sharedtimer.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cxpgst_sharedtimer.sv Line: 85
Info (16884): Verilog HDL info at cxl_io_gtprs.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtunit_struct.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtprs.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_gtprs.sv(167): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtprs.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtprs.sv Line: 167
Info (16884): Verilog HDL info at cxl_io_gti.v(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtunit_struct.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gti.v Line: 0
Info (19624): Verilog HDL info at cxl_io_gti.v(1755): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gti.v' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gti.v Line: 1755
Info (16884): Verilog HDL info at cxl_io_gto.v(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtunit_struct.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gto.v Line: 0
Info (19624): Verilog HDL info at cxl_io_gto.v(1637): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gto.v' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gto.v Line: 1637
Info (16884): Verilog HDL info at cxl_io_gtopf.v(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtunit_struct.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtopf.v Line: 0
Info (19624): Verilog HDL info at cxl_io_gtopf.v(3408): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtopf.v' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtopf.v Line: 3408
Info (16884): Verilog HDL info at cxl_io_gtunit.v(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtunit_struct.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtunit.v Line: 0
Info (19624): Verilog HDL info at cxl_io_gtunit.v(3727): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtunit.v' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtunit.v Line: 3727
Info (16884): Verilog HDL info at cxl_io_cmb_glb_regs_2_rdl.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_glb_regs_2_rdl.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(8293): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 8293
Info (16884): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 0
Warning (18455): Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (18437): Verilog HDL info at rtlgen_pkg_latest.vh.iv(0): previous definition of module rtlgen_pkg_v12 is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(8293): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 8293
Info (19624): Verilog HDL info at cxl_io_cmb_glb_regs_2_rdl.sv(1271): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_glb_regs_2_rdl.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_glb_regs_2_rdl.sv Line: 1271
Info (16884): Verilog HDL info at cxl_io_cmb_glb_regs_2_rdl.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_struct_ports.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_glb_regs_2_rdl.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_glb_regs_2_rdl.sv(1271): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_glb_regs_2_rdl.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_glb_regs_2_rdl.sv Line: 1271
Info (16884): Verilog HDL info at cxl_io_cmb_glb_regs_2_rdl.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_glb_xtra_logic.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_glb_regs_2_rdl.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_glb_xtra_logic.svh.iv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cxp_flopmacro.vm.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_glb_xtra_logic.svh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_glb_xtra_logic.svh.iv(4397): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_glb_xtra_logic.svh.iv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_glb_xtra_logic.svh.iv Line: 4397
Info (19624): Verilog HDL info at cxl_io_cmb_glb_regs_2_rdl.sv(1271): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_glb_regs_2_rdl.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_glb_regs_2_rdl.sv Line: 1271
Info (16884): Verilog HDL info at cxl_io_cmb_glb_regs_2_rdl.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_glb_rdl_assigns.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_glb_regs_2_rdl.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_glb_regs_2_rdl.sv(1271): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_glb_regs_2_rdl.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_glb_regs_2_rdl.sv Line: 1271
Info (16884): Verilog HDL info at cxl_io_cmb_pf0.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0.sv(55504): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0.sv Line: 55504
Info (16884): Verilog HDL info at cxl_io_cmb_pf0.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0.sv Line: 0
Warning (18455): Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (18437): Verilog HDL info at rtlgen_pkg_latest.vh.iv(0): previous definition of module rtlgen_pkg_v12 is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0.sv(55504): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0.sv Line: 55504
Info (16884): Verilog HDL info at cxl_io_cmb_pf0.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12724): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12724
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12724): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12724
Info (19624): Verilog HDL info at cxl_io_cmb_pf0.sv(55504): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0.sv Line: 55504
Warning (16818): Verilog HDL warning at cxl_io_cmb_pf0.sv(0): block identifier is required on this block File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0.sv Line: 0
Warning (13461): Verilog HDL Parameter Declaration warning at cxl_io_cmb_pf0.sv(0): Parameter Declaration 'CMB_PF0_CFG_ADDR_MSB' in module 'cxl_io_cmb_pf0' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_global.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_global.sv(20577): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global.sv Line: 20577
Info (16884): Verilog HDL info at cxl_io_cmb_global.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global.sv Line: 0
Warning (18455): Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (18437): Verilog HDL info at rtlgen_pkg_latest.vh.iv(0): previous definition of module rtlgen_pkg_v12 is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_global.sv(20577): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global.sv Line: 20577
Info (16884): Verilog HDL info at cxl_io_cmb_global.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(8293): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 8293
Info (16884): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(8293): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 8293
Warning (18455): Verilog HDL warning at cxl_io_cmb_global_pkg.vh.iv(0): module cxl_io_cmb_global_pkg is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(0): previous definition of module cxl_io_cmb_global_pkg is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_global.sv(20577): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global.sv Line: 20577
Warning (16818): Verilog HDL warning at cxl_io_cmb_global.sv(0): block identifier is required on this block File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_regs_2_rdl.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_regs_2_rdl.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12724): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12724
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Warning (18455): Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (18437): Verilog HDL info at rtlgen_pkg_latest.vh.iv(0): previous definition of module rtlgen_pkg_v12 is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12724): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12724
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf0_pkg is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_regs_2_rdl.sv(552): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_regs_2_rdl.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_regs_2_rdl.sv Line: 552
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_regs_2_rdl.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_regs_2_rdl.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_regs_2_rdl.sv(552): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_regs_2_rdl.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_regs_2_rdl.sv Line: 552
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_regs_2_rdl.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_struct_ports.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_regs_2_rdl.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_regs_2_rdl.sv(552): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_regs_2_rdl.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_regs_2_rdl.sv Line: 552
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_regs_2_rdl.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pf0_0_xtra_logic.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_regs_2_rdl.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_regs_2_rdl.sv(552): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_regs_2_rdl.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_regs_2_rdl.sv Line: 552
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_regs_2_rdl.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pf0_1_xtra_logic.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_regs_2_rdl.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_regs_2_rdl.sv(552): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_regs_2_rdl.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_regs_2_rdl.sv Line: 552
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_regs_2_rdl.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pf0_2_xtra_logic.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_regs_2_rdl.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_regs_2_rdl.sv(552): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_regs_2_rdl.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_regs_2_rdl.sv Line: 552
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_regs_2_rdl.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pf0_rdl_assigns.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_regs_2_rdl.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_regs_2_rdl.sv(552): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_regs_2_rdl.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_regs_2_rdl.sv Line: 552
Info (16884): Verilog HDL info at cxl_io_cmb_pf1.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1.sv(13785): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1.sv Line: 13785
Info (16884): Verilog HDL info at cxl_io_cmb_pf1.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1.sv Line: 0
Warning (18455): Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (18437): Verilog HDL info at rtlgen_pkg_latest.vh.iv(0): previous definition of module rtlgen_pkg_v12 is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1.sv(13785): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1.sv Line: 13785
Info (16884): Verilog HDL info at cxl_io_cmb_pf1.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3078): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3078
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3078): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3078
Info (19624): Verilog HDL info at cxl_io_cmb_pf1.sv(13785): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1.sv Line: 13785
Warning (16818): Verilog HDL warning at cxl_io_cmb_pf1.sv(0): block identifier is required on this block File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1.sv Line: 0
Warning (13461): Verilog HDL Parameter Declaration warning at cxl_io_cmb_pf1.sv(0): Parameter Declaration 'CMB_PF1_CFG_ADDR_MSB' in module 'cxl_io_cmb_pf1' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_regs_2_rdl.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_regs_2_rdl.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3078): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3078
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Warning (18455): Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (18437): Verilog HDL info at rtlgen_pkg_latest.vh.iv(0): previous definition of module rtlgen_pkg_v12 is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3078): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3078
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf1_pkg.vh.iv(0): module cxl_io_cmb_pf1_pkg is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf1_pkg is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_regs_2_rdl.sv(183): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_regs_2_rdl.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_regs_2_rdl.sv Line: 183
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_regs_2_rdl.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_regs_2_rdl.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_regs_2_rdl.sv(183): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_regs_2_rdl.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_regs_2_rdl.sv Line: 183
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_regs_2_rdl.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_struct_ports.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_regs_2_rdl.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_regs_2_rdl.sv(183): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_regs_2_rdl.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_regs_2_rdl.sv Line: 183
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_regs_2_rdl.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pf1_rdl_assigns.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_regs_2_rdl.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_regs_2_rdl.sv(183): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_regs_2_rdl.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_regs_2_rdl.sv Line: 183
Info (16884): Verilog HDL info at cxl_io_ctrl_stat_regs.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ctrl_stat_regs.sv Line: 0
Warning (18455): Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (18437): Verilog HDL info at rtlgen_pkg_latest.vh.iv(0): previous definition of module rtlgen_pkg_v12 is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_ctrl_stat_regs.sv(4346): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ctrl_stat_regs.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ctrl_stat_regs.sv Line: 4346
Info (16884): Verilog HDL info at cxl_io_ctrl_stat_regs.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ctrl_stat_regs.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12724): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12724
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12724): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12724
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf0_pkg is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_ctrl_stat_regs.sv(4346): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ctrl_stat_regs.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ctrl_stat_regs.sv Line: 4346
Info (16884): Verilog HDL info at cxl_io_ctrl_stat_regs.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ctrl_stat_regs.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3078): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3078
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3078): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3078
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf1_pkg.vh.iv(0): module cxl_io_cmb_pf1_pkg is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf1_pkg is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_ctrl_stat_regs.sv(4346): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ctrl_stat_regs.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ctrl_stat_regs.sv Line: 4346
Info (16884): Verilog HDL info at cxl_io_ctrl_stat_regs.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ctrl_stat_regs.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_ctrl_stat_regs.sv(4346): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ctrl_stat_regs.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ctrl_stat_regs.sv Line: 4346
Info (16884): Verilog HDL info at cxl_io_ctrl_stat_regs.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ctrl_stat_regs.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(8293): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 8293
Info (16884): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(8293): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 8293
Warning (18455): Verilog HDL warning at cxl_io_cmb_global_pkg.vh.iv(0): module cxl_io_cmb_global_pkg is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(0): previous definition of module cxl_io_cmb_global_pkg is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_ctrl_stat_regs.sv(4346): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ctrl_stat_regs.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ctrl_stat_regs.sv Line: 4346
Info (16884): Verilog HDL info at cxl_io_pcfgread_rdl.v(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pcfgread_rdl.v Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12724): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12724
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Warning (18455): Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (18437): Verilog HDL info at rtlgen_pkg_latest.vh.iv(0): previous definition of module rtlgen_pkg_v12 is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12724): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12724
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf0_pkg is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_pcfgread_rdl.v(566): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pcfgread_rdl.v' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pcfgread_rdl.v Line: 566
Info (16884): Verilog HDL info at cxl_io_pcfgread_rdl.v(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cxp_flopmacro.vm.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pcfgread_rdl.v Line: 0
Info (19624): Verilog HDL info at cxl_io_pcfgread_rdl.v(566): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pcfgread_rdl.v' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pcfgread_rdl.v Line: 566
Info (16884): Verilog HDL info at cxl_io_pcfgwrite_rdl.v(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pcfgwrite_rdl.v Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12724): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12724
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Warning (18455): Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (18437): Verilog HDL info at rtlgen_pkg_latest.vh.iv(0): previous definition of module rtlgen_pkg_v12 is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12724): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12724
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf0_pkg is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_pcfgwrite_rdl.v(225): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pcfgwrite_rdl.v' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pcfgwrite_rdl.v Line: 225
Info (16884): Verilog HDL info at cxl_io_pcfgwrite_rdl.v(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cxp_flopmacro.vm.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pcfgwrite_rdl.v Line: 0
Info (19624): Verilog HDL info at cxl_io_pcfgwrite_rdl.v(225): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pcfgwrite_rdl.v' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pcfgwrite_rdl.v Line: 225
Info (16884): Verilog HDL info at cxl_io_pdecode.v(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cxp_flopmacro.vm.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pdecode.v Line: 0
Info (19624): Verilog HDL info at cxl_io_pdecode.v(13870): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pdecode.v' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pdecode.v Line: 13870
Info (16884): Verilog HDL info at cxl_io_pmirror.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pmirror.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12724): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12724
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Warning (18455): Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (18437): Verilog HDL info at rtlgen_pkg_latest.vh.iv(0): previous definition of module rtlgen_pkg_v12 is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12724): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12724
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf0_pkg is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_pmirror.sv(7358): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pmirror.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pmirror.sv Line: 7358
Info (16884): Verilog HDL info at cxl_io_pmirror.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pmirror.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3078): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3078
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3078): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3078
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf1_pkg.vh.iv(0): module cxl_io_cmb_pf1_pkg is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf1_pkg is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_pmirror.sv(7358): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pmirror.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pmirror.sv Line: 7358
Info (16884): Verilog HDL info at cxl_io_pmirror.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pmirror.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(8293): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 8293
Info (16884): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(8293): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 8293
Warning (18455): Verilog HDL warning at cxl_io_cmb_global_pkg.vh.iv(0): module cxl_io_cmb_global_pkg is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(0): previous definition of module cxl_io_cmb_global_pkg is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_pmirror.sv(7358): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pmirror.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pmirror.sv Line: 7358
Info (16884): Verilog HDL info at cxl_io_punit.v(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_punit.v Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12724): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12724
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Warning (18455): Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (18437): Verilog HDL info at rtlgen_pkg_latest.vh.iv(0): previous definition of module rtlgen_pkg_v12 is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12724): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12724
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf0_pkg is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_punit.v(10341): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_punit.v' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_punit.v Line: 10341
Info (16884): Verilog HDL info at cxl_io_punit.v(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_punit.v Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(8293): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 8293
Info (16884): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(8293): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 8293
Warning (18455): Verilog HDL warning at cxl_io_cmb_global_pkg.vh.iv(0): module cxl_io_cmb_global_pkg is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_global_pkg.vh.iv(0): previous definition of module cxl_io_cmb_global_pkg is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_punit.v(10341): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_punit.v' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_punit.v Line: 10341
Info (16884): Verilog HDL info at cxl_io_punit.v(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_punit.v Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3078): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3078
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3078): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3078
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf1_pkg.vh.iv(0): module cxl_io_cmb_pf1_pkg is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf1_pkg is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_punit.v(10341): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_punit.v' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_punit.v Line: 10341
Warning (16743): Verilog HDL warning at cxl_io_punit.v(0): empty port in module declaration File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_punit.v Line: 0
Warning (16743): Verilog HDL warning at cxl_io_qtgpslicer.v(0): empty port in module declaration File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_qtgpslicer.v Line: 0
Warning (16743): Verilog HDL warning at cxl_io_qsunit.v(0): empty port in module declaration File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_qsunit.v Line: 0
Info (16884): Verilog HDL info at cxl_io_ppgtran.v(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ppgtran.v Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12724): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12724
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Warning (18455): Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (18437): Verilog HDL info at rtlgen_pkg_latest.vh.iv(0): previous definition of module rtlgen_pkg_v12 is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12724): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12724
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf0_pkg is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_ppgtran.v(5261): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ppgtran.v' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ppgtran.v Line: 5261
Info (16884): Verilog HDL info at cxl_io_ppgtran.v(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ppgtran.v Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3078): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3078
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3078): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3078
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf1_pkg.vh.iv(0): module cxl_io_cmb_pf1_pkg is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf1_pkg is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_ppgtran.v(5261): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ppgtran.v' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ppgtran.v Line: 5261
Info (16884): Verilog HDL info at cxl_io_cmb_core.v(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cxp_flopmacro.vm.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_core.v Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_core.v(5721): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_core.v' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_core.v Line: 5721
Info (16884): Verilog HDL info at cxl_io_cmb_core.v(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_core.v Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12724): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12724
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Warning (18455): Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (18437): Verilog HDL info at rtlgen_pkg_latest.vh.iv(0): previous definition of module rtlgen_pkg_v12 is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12724): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12724
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf0_pkg is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_core.v(5721): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_core.v' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_core.v Line: 5721
Info (16884): Verilog HDL info at cxl_io_cmb_core.v(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_core.v Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3078): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3078
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3078): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3078
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf1_pkg.vh.iv(0): module cxl_io_cmb_pf1_pkg is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf1_pkg is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_core.v(5721): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_core.v' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_core.v Line: 5721
Info (16884): Verilog HDL info at cxl_io_cmb2avst_top.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pld_if.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb2avst_top.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb2avst_top.sv(422): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb2avst_top.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb2avst_top.sv Line: 422
Info (16884): Verilog HDL info at cxl_io_cmb2avst_top.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb2avst_top.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_include_cmb_adapter.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Info (19624): Verilog HDL info at cxl_io_cmb2avst_top.sv(422): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb2avst_top.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb2avst_top.sv Line: 422
Info (16884): Verilog HDL info at cxl_io_rx_side.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_side.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_include_cmb_adapter.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Warning (18455): Verilog HDL warning at cxl_io_rtlgen_pkg_cmb_adapter.vh.iv(0): module cxl_io_rtlgen_pkg_cmb_adapter is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_rtlgen_pkg_cmb_adapter.vh.iv(0): previous definition of module cxl_io_rtlgen_pkg_cmb_adapter is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Warning (18455): Verilog HDL warning at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): module cxl_io_cmb_adapter_cfg_pkg is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): previous definition of module cxl_io_cmb_adapter_cfg_pkg is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_rx_side.sv(181): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_side.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_side.sv Line: 181
Info (16884): Verilog HDL info at cxl_io_rx_hdr_data_fifos.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tlp_enum.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_hdr_data_fifos.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_rx_hdr_data_fifos.sv(3248): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_hdr_data_fifos.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_hdr_data_fifos.sv Line: 3248
Info (16884): Verilog HDL info at cxl_io_rx_hdr_data_fifos.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_hdr_data_fifos.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_include_cmb_adapter.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Warning (18455): Verilog HDL warning at cxl_io_rtlgen_pkg_cmb_adapter.vh.iv(0): module cxl_io_rtlgen_pkg_cmb_adapter is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_rtlgen_pkg_cmb_adapter.vh.iv(0): previous definition of module cxl_io_rtlgen_pkg_cmb_adapter is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Warning (18455): Verilog HDL warning at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): module cxl_io_cmb_adapter_cfg_pkg is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): previous definition of module cxl_io_cmb_adapter_cfg_pkg is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_rx_hdr_data_fifos.sv(3248): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_hdr_data_fifos.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_hdr_data_fifos.sv Line: 3248
Info (16884): Verilog HDL info at cxl_io_tx_side.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tx_side.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_include_cmb_adapter.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Warning (18455): Verilog HDL warning at cxl_io_rtlgen_pkg_cmb_adapter.vh.iv(0): module cxl_io_rtlgen_pkg_cmb_adapter is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_rtlgen_pkg_cmb_adapter.vh.iv(0): previous definition of module cxl_io_rtlgen_pkg_cmb_adapter is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Warning (18455): Verilog HDL warning at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): module cxl_io_cmb_adapter_cfg_pkg is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): previous definition of module cxl_io_cmb_adapter_cfg_pkg is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_tx_side.sv(214): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tx_side.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tx_side.sv Line: 214
Warning (13461): Verilog HDL Parameter Declaration warning at cxl_io_tx_hdr_data_fifos.sv(0): Parameter Declaration 'CTRL_IDLE' in module 'cxl_io_tx_hdr_data_fifos' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tx_hdr_data_fifos.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_include_cmb_adapter.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg.sv(6279): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg.sv Line: 6279
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_io_rtlgen_pkg_cmb_adapter.vh.iv(0): module cxl_io_rtlgen_pkg_cmb_adapter is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_rtlgen_pkg_cmb_adapter.vh.iv(0): previous definition of module cxl_io_rtlgen_pkg_cmb_adapter is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg.sv(6279): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg.sv Line: 6279
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_include_cmb_adapter.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Warning (18455): Verilog HDL warning at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): module cxl_io_cmb_adapter_cfg_pkg is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): previous definition of module cxl_io_cmb_adapter_cfg_pkg is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg.sv(6279): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg.sv Line: 6279
Warning (16818): Verilog HDL warning at cxl_io_cmb_adapter_cfg.sv(0): block identifier is required on this block File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_rdl.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_rdl.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_include_cmb_adapter.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Warning (18455): Verilog HDL warning at cxl_io_rtlgen_pkg_cmb_adapter.vh.iv(0): module cxl_io_rtlgen_pkg_cmb_adapter is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_rtlgen_pkg_cmb_adapter.vh.iv(0): previous definition of module cxl_io_rtlgen_pkg_cmb_adapter is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(3062): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 3062
Warning (18455): Verilog HDL warning at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): module cxl_io_cmb_adapter_cfg_pkg is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_adapter_cfg_pkg.vh.iv(0): previous definition of module cxl_io_cmb_adapter_cfg_pkg is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_rdl.sv(136): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_rdl.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_rdl.sv Line: 136
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_rdl.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_rdl.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_rdl.sv(136): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_rdl.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_rdl.sv Line: 136
Info (16884): Verilog HDL info at cxl_io_cmb_adapter_cfg_rdl.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_rdl_assigns.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_rdl.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_adapter_cfg_rdl.sv(136): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_rdl.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_adapter_cfg_rdl.sv Line: 136
Info (16884): Verilog HDL info at cxl_io_rx_core_fifos.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tlp_enum.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_core_fifos.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_rx_core_fifos.sv(2392): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_core_fifos.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_core_fifos.sv Line: 2392
Warning (13461): Verilog HDL Parameter Declaration warning at cxl_io_rx_core_fifos.sv(0): Parameter Declaration 'CTRL_IDLE' in module 'cxl_io_rx_core_fifos' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_core_fifos.sv Line: 0
Warning (13461): Verilog HDL Parameter Declaration warning at cxl_io_tx_core_crd.sv(0): Parameter Declaration 'NO_CREDITS' in module 'cxl_io_tx_core_crd' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tx_core_crd.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_top.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pld_if.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_top.sv Line: 0
Warning (18455): Verilog HDL warning at cxl_io_pld_if.svh.iv(0): module pld_if is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pld_if.svh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_pld_if.svh.iv(0): previous definition of module pld_if is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pld_if.svh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_top.sv(1824): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_top.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_top.sv Line: 1824
Info (16884): Verilog HDL info at cxl_io_top.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_straps_core.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_top.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_top.sv(1824): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_top.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_top.sv Line: 1824
Info (16884): Verilog HDL info at cxl_io_top.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_top.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12724): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12724
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Warning (18455): Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (18437): Verilog HDL info at rtlgen_pkg_latest.vh.iv(0): previous definition of module rtlgen_pkg_v12 is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12724): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12724
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf0_pkg is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_top.sv(1824): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_top.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_top.sv Line: 1824
Info (16884): Verilog HDL info at cxl_io_top.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_top.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3078): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3078
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3078): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3078
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf1_pkg.vh.iv(0): module cxl_io_cmb_pf1_pkg is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf1_pkg is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_top.sv(1824): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_top.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_top.sv Line: 1824
Warning (16818): Verilog HDL warning at cxl_io_top.sv(0): block identifier is required on this block File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_top.sv Line: 0
Warning (13461): Verilog HDL Parameter Declaration warning at cxl_io_top.sv(0): Parameter Declaration 'pfn_num_array' in module 'cxl_io_top' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_top.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_wrapper.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_wrapper.sv Line: 0
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 64
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 65
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at cxl_io_wrapper.sv(1361): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_wrapper.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_wrapper.sv Line: 1361
Info (16884): Verilog HDL info at cxl_io_wrapper.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_straps_core.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_wrapper.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_wrapper.sv(1361): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_wrapper.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_wrapper.sv Line: 1361
Info (16884): Verilog HDL info at cxl_io_wrapper.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_wrapper.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_wrapper.sv(1361): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_wrapper.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_wrapper.sv Line: 1361
Info (16884): Verilog HDL info at cxl_io_wrapper.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_wrapper.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12724): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12724
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Warning (18455): Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (18437): Verilog HDL info at rtlgen_pkg_latest.vh.iv(0): previous definition of module rtlgen_pkg_v12 is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12724): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12724
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf0_pkg is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_wrapper.sv(1361): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_wrapper.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_wrapper.sv Line: 1361
Info (16884): Verilog HDL info at cxl_io_wrapper.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_wrapper.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3078): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3078
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3078): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3078
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf1_pkg.vh.iv(0): module cxl_io_cmb_pf1_pkg is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf1_pkg is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_wrapper.sv(1361): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_wrapper.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_wrapper.sv Line: 1361
Warning (21442): Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__home_steve_chipyard_agilex_quartus_intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_150_synth_cxl_io_wrapper_sv' shall be treated as localparam File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv Line: 0
Info (16884): Verilog HDL info at rnr_ial_sip_aibsw_if_ingress.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_aibsw_if_ingress.sv Line: 0
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 64
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 65
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at rnr_ial_sip_aibsw_if_ingress.sv(1026): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_aibsw_if_ingress.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_aibsw_if_ingress.sv Line: 1026
Info (16884): Verilog HDL info at rnr_ial_sip_aibsw_if_ingress.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_cxl_soft_ip_intf.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_aibsw_if_ingress.sv Line: 0
Info (19624): Verilog HDL info at rnr_ial_sip_aibsw_if_ingress.sv(1026): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_aibsw_if_ingress.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_aibsw_if_ingress.sv Line: 1026
Info (16884): Verilog HDL info at bbs_slice_dcd.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_dcd.sv Line: 0
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 64
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 65
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at bbs_slice_dcd.sv(855): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_dcd.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_dcd.sv Line: 855
Info (16884): Verilog HDL info at bbs_slice_dcd.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_cxl_soft_ip_intf.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_dcd.sv Line: 0
Info (19624): Verilog HDL info at bbs_slice_dcd.sv(855): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_dcd.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_dcd.sv Line: 855
Info (16884): Verilog HDL info at rnr_ial_sip_aibsw_if_egress.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_aibsw_if_egress.sv Line: 0
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 64
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 65
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at rnr_ial_sip_aibsw_if_egress.sv(2163): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_aibsw_if_egress.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_aibsw_if_egress.sv Line: 2163
Info (16884): Verilog HDL info at rnr_ial_sip_aibsw_if_egress.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_cxl_soft_ip_intf.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_aibsw_if_egress.sv Line: 0
Info (19624): Verilog HDL info at rnr_ial_sip_aibsw_if_egress.sv(2163): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_aibsw_if_egress.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_aibsw_if_egress.sv Line: 2163
Warning (16818): Verilog HDL warning at cxl_memexp_sip_ready_delay.sv(0): block identifier is required on this block File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_ready_delay.sv Line: 0
Info (16884): Verilog HDL info at rnr_ial_sip_aibsw_if_top.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_aibsw_if_top.sv Line: 0
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 64
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 65
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at rnr_ial_sip_aibsw_if_top.sv(368): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_aibsw_if_top.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_aibsw_if_top.sv Line: 368
Info (16884): Verilog HDL info at rnr_ial_sip_aibsw_if_top.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_cxl_soft_ip_intf.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_aibsw_if_top.sv Line: 0
Info (19624): Verilog HDL info at rnr_ial_sip_aibsw_if_top.sv(368): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_aibsw_if_top.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_aibsw_if_top.sv Line: 368
Info (16884): Verilog HDL info at cxl_io_rx_avst_parser.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_avst_parser.sv Line: 0
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 64
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 65
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at cxl_io_rx_avst_parser.sv(1486): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_avst_parser.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_avst_parser.sv Line: 1486
Info (16884): Verilog HDL info at cxl_io_rx_avst_parser.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_avst_parser.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_rx_avst_parser.sv(1486): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_avst_parser.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_avst_parser.sv Line: 1486
Warning (17526): Verilog HDL warning at cxl_io_rx_avst_parser.sv(0): `include directive not isolated on its own line File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_avst_parser.sv Line: 0
Warning (18457): Verilog HDL warning at cxl_io_rx_avst_parser.sv(0): extra semicolon in $unit (global) scope File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_avst_parser.sv Line: 0
Warning (13461): Verilog HDL Parameter Declaration warning at cxl_io_rx_avst_parser.sv(0): Parameter Declaration 'CONFIG_REQUEST' in module 'cxl_io_rx_avst_parser' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_avst_parser.sv Line: 0
Warning (21442): Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__home_steve_chipyard_agilex_quartus_intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_150_synth_cxl_io_rx_avst_parser_sv' shall be treated as localparam File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv Line: 0
Info (16884): Verilog HDL info at cxl_io_avst_merger.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_avst_merger.sv Line: 0
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 64
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 65
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at cxl_io_avst_merger.sv(1156): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_avst_merger.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_avst_merger.sv Line: 1156
Info (16884): Verilog HDL info at cxl_io_avst_merger.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_avst_merger.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_avst_merger.sv(1156): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_avst_merger.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_avst_merger.sv Line: 1156
Warning (17526): Verilog HDL warning at cxl_io_avst_merger.sv(0): `include directive not isolated on its own line File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_avst_merger.sv Line: 0
Warning (18457): Verilog HDL warning at cxl_io_avst_merger.sv(0): extra semicolon in $unit (global) scope File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_avst_merger.sv Line: 0
Warning (13461): Verilog HDL Parameter Declaration warning at cxl_io_avst_merger.sv(0): Parameter Declaration 'AVST_READY' in module 'cxl_io_avst_merger' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_avst_merger.sv Line: 0
Warning (21442): Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__home_steve_chipyard_agilex_quartus_intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_150_synth_cxl_io_avst_merger_sv' shall be treated as localparam File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv Line: 0
Info (16884): Verilog HDL info at cxl_io_avst_merger_top.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_avst_merger_top.sv Line: 0
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 64
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 65
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at cxl_io_avst_merger_top.sv(1132): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_avst_merger_top.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_avst_merger_top.sv Line: 1132
Info (16884): Verilog HDL info at cxl_io_avst_merger_top.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_avst_merger_top.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_avst_merger_top.sv(1132): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_avst_merger_top.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_avst_merger_top.sv Line: 1132
Warning (17526): Verilog HDL warning at cxl_io_avst_merger_top.sv(0): `include directive not isolated on its own line File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_avst_merger_top.sv Line: 0
Warning (18457): Verilog HDL warning at cxl_io_avst_merger_top.sv(0): extra semicolon in $unit (global) scope File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_avst_merger_top.sv Line: 0
Warning (21442): Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__home_steve_chipyard_agilex_quartus_intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_150_synth_cxl_io_avst_merger_top_sv' shall be treated as localparam File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv Line: 0
Info (16884): Verilog HDL info at cxl_io_credit_add.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_add.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_credit_add.sv(308): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_add.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_add.sv Line: 308
Warning (17526): Verilog HDL warning at cxl_io_credit_add.sv(0): `include directive not isolated on its own line File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_add.sv Line: 0
Warning (18457): Verilog HDL warning at cxl_io_credit_add.sv(0): extra semicolon in $unit (global) scope File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_add.sv Line: 0
Warning (21442): Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__home_steve_chipyard_agilex_quartus_intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_150_synth_cxl_io_credit_add_sv' shall be treated as localparam File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv Line: 0
Info (16884): Verilog HDL info at cxl_io_credit_add_top.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_add_top.sv Line: 0
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 64
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 65
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at cxl_io_credit_add_top.sv(321): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_add_top.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_add_top.sv Line: 321
Info (16884): Verilog HDL info at cxl_io_credit_add_top.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_add_top.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_credit_add_top.sv(321): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_add_top.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_add_top.sv Line: 321
Warning (17526): Verilog HDL warning at cxl_io_credit_add_top.sv(0): `include directive not isolated on its own line File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_add_top.sv Line: 0
Warning (18457): Verilog HDL warning at cxl_io_credit_add_top.sv(0): extra semicolon in $unit (global) scope File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_add_top.sv Line: 0
Warning (21442): Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__home_steve_chipyard_agilex_quartus_intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_150_synth_cxl_io_credit_add_top_sv' shall be treated as localparam File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv Line: 0
Info (16884): Verilog HDL info at cxl_io_rx_avst_parser_top.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_avst_parser_top.sv Line: 0
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 64
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 65
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at cxl_io_rx_avst_parser_top.sv(1296): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_avst_parser_top.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_avst_parser_top.sv Line: 1296
Info (16884): Verilog HDL info at cxl_io_rx_avst_parser_top.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_avst_parser_top.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_rx_avst_parser_top.sv(1296): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_avst_parser_top.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_avst_parser_top.sv Line: 1296
Warning (17526): Verilog HDL warning at cxl_io_rx_avst_parser_top.sv(0): `include directive not isolated on its own line File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_avst_parser_top.sv Line: 0
Warning (18457): Verilog HDL warning at cxl_io_rx_avst_parser_top.sv(0): extra semicolon in $unit (global) scope File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_avst_parser_top.sv Line: 0
Warning (21442): Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__home_steve_chipyard_agilex_quartus_intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_150_synth_cxl_io_rx_avst_parser_top_sv' shall be treated as localparam File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv Line: 0
Info (16884): Verilog HDL info at cxl_io_credit_steal.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_steal.sv Line: 0
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 64
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 65
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at cxl_io_credit_steal.sv(1515): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_steal.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_steal.sv Line: 1515
Info (16884): Verilog HDL info at cxl_io_credit_steal.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_steal.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_credit_steal.sv(1515): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_steal.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_steal.sv Line: 1515
Warning (17526): Verilog HDL warning at cxl_io_credit_steal.sv(0): `include directive not isolated on its own line File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_steal.sv Line: 0
Warning (18457): Verilog HDL warning at cxl_io_credit_steal.sv(0): extra semicolon in $unit (global) scope File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_steal.sv Line: 0
Warning (21442): Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__home_steve_chipyard_agilex_quartus_intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_150_synth_cxl_io_credit_steal_sv' shall be treated as localparam File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv Line: 0
Info (16884): Verilog HDL info at cxl_io_cfg.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cfg.sv Line: 0
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 64
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 65
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at cxl_io_cfg.sv(2557): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cfg.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cfg.sv Line: 2557
Info (16884): Verilog HDL info at cxl_io_cfg.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_cxl_soft_ip_intf.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cfg.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cfg.sv(2557): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cfg.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cfg.sv Line: 2557
Info (16884): Verilog HDL info at cxl_io_cfg.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cfg.sv Line: 0
Info (19624): Verilog HDL info at cxl_io_cfg.sv(2557): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cfg.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cfg.sv Line: 2557
Info (16884): Verilog HDL info at cxl_io_cfg.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cfg.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12724): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12724
Info (16884): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Warning (18455): Verilog HDL warning at rtlgen_pkg_latest.vh.iv(0): module rtlgen_pkg_v12 is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (18437): Verilog HDL info at rtlgen_pkg_latest.vh.iv(0): previous definition of module rtlgen_pkg_v12 is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(12724): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 12724
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf0_pkg.vh.iv(0): module cxl_io_cmb_pf0_pkg is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf0_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf0_pkg is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cfg.sv(2557): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cfg.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cfg.sv Line: 2557
Info (16884): Verilog HDL info at cxl_io_cfg.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cfg.sv Line: 0
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_include_latest.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3078): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3078
Info (16884): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rtlgen_pkg_latest.vh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(3078): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 3078
Warning (18455): Verilog HDL warning at cxl_io_cmb_pf1_pkg.vh.iv(0): module cxl_io_cmb_pf1_pkg is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (18437): Verilog HDL info at cxl_io_cmb_pf1_pkg.vh.iv(0): previous definition of module cxl_io_cmb_pf1_pkg is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_pkg.vh.iv Line: 0
Info (19624): Verilog HDL info at cxl_io_cfg.sv(2557): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cfg.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cfg.sv Line: 2557
Warning (21442): Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__home_steve_chipyard_agilex_quartus_intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_150_synth_cxl_io_cfg_sv' shall be treated as localparam File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv Line: 0
Info (16884): Verilog HDL info at cxl_t2ip_sip.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip.sv Line: 0
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 64
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 65
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at cxl_t2ip_sip.sv(2222): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip.sv Line: 2222
Info (16884): Verilog HDL info at cxl_t2ip_sip.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_cxl_soft_ip_intf.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip.sv Line: 0
Info (19624): Verilog HDL info at cxl_t2ip_sip.sv(2222): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip.sv Line: 2222
Info (16884): Verilog HDL info at cxl_t2ip_sip.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip.sv Line: 0
Info (19624): Verilog HDL info at cxl_t2ip_sip.sv(2222): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip.sv Line: 2222
Warning (21442): Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__home_steve_chipyard_agilex_quartus_intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_150_synth_cxl_t2ip_sip_sv' shall be treated as localparam File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv Line: 0
Info (16884): Verilog HDL info at cxl_t2ip_sip_top.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip_top.sv Line: 0
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 64
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 65
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at cxl_t2ip_sip_top.sv(1924): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip_top.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip_top.sv Line: 1924
Info (16884): Verilog HDL info at cxl_t2ip_sip_top.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_cxl_soft_ip_intf.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip_top.sv Line: 0
Info (19624): Verilog HDL info at cxl_t2ip_sip_top.sv(1924): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip_top.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip_top.sv Line: 1924
Info (16884): Verilog HDL info at cxl_t2ip_sip_top.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip_top.sv Line: 0
Info (19624): Verilog HDL info at cxl_t2ip_sip_top.sv(1924): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip_top.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip_top.sv Line: 1924
Warning (17526): Verilog HDL warning at cxl_t2ip_sip_top.sv(0): `include directive not isolated on its own line File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip_top.sv Line: 0
Warning (18457): Verilog HDL warning at cxl_t2ip_sip_top.sv(0): extra semicolon in $unit (global) scope File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip_top.sv Line: 0
Warning (21442): Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__home_steve_chipyard_agilex_quartus_intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_150_synth_cxl_t2ip_sip_top_sv' shall be treated as localparam File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv Line: 0
Info (16884): Verilog HDL info at cxl_t2ip_top.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_top.sv Line: 0
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 64
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 65
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at cxl_t2ip_top.sv(2618): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_top.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_top.sv Line: 2618
Info (16884): Verilog HDL info at cxl_t2ip_top.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_cxl_soft_ip_intf.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_top.sv Line: 0
Info (19624): Verilog HDL info at cxl_t2ip_top.sv(2618): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_top.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_top.sv Line: 2618
Info (16884): Verilog HDL info at cxl_t2ip_top.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_top.sv Line: 0
Info (19624): Verilog HDL info at cxl_t2ip_top.sv(2618): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_top.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_top.sv Line: 2618
Warning (17526): Verilog HDL warning at cxl_t2ip_top.sv(0): `include directive not isolated on its own line File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_top.sv Line: 0
Warning (18457): Verilog HDL warning at cxl_t2ip_top.sv(0): extra semicolon in $unit (global) scope File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_top.sv Line: 0
Warning (21442): Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__home_steve_chipyard_agilex_quartus_intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_150_synth_cxl_t2ip_top_sv' shall be treated as localparam File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv Line: 0
Info (16884): Verilog HDL info at cxl_ip_top.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_ip_top.sv Line: 0
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 64
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 65
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at cxl_ip_top.sv(4404): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_ip_top.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_ip_top.sv Line: 4404
Info (16884): Verilog HDL info at cxl_ip_top.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_cxl_soft_ip_intf.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_ip_top.sv Line: 0
Info (19624): Verilog HDL info at cxl_ip_top.sv(4404): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_ip_top.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_ip_top.sv Line: 4404
Info (16884): Verilog HDL info at cxl_ip_top.sv(0): analyzing included file /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_ip_top.sv Line: 0
Info (19624): Verilog HDL info at cxl_ip_top.sv(4404): back to file '/home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_ip_top.sv' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_ip_top.sv Line: 4404
Warning (21442): Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit__home_steve_chipyard_agilex_quartus_intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_150_synth_cxl_ip_top_sv' shall be treated as localparam File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv Line: 0
Info (16884): Verilog HDL info at cxltyp2_ed.sv(31): analyzing included file ./../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv File: /home/steve/chipyard-agilex/quartus/hardware_test_design/cxltyp2_ed.sv Line: 31
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(47): ignoring re-definition of command line macro 'LVF2' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 47
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(48): ignoring re-definition of command line macro 'QUARTUS_FPGA_SYNTH' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 48
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(49): ignoring re-definition of command line macro 'RNR_CXL_SOFT_WRAPPER_MODELSIM' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 49
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(50): ignoring re-definition of command line macro 'LVF_CFG_FPGA' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 50
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(51): ignoring re-definition of command line macro 'DEF_ENABLE_PARSER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 51
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(52): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_STEAL' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 52
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(53): ignoring re-definition of command line macro 'DEF_ENABLE_CRD_ADD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 53
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(54): ignoring re-definition of command line macro 'DEF_ENABLE_MERGER' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 54
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(55): ignoring re-definition of command line macro 'HDM_16G' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 55
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(56): ignoring re-definition of command line macro 'SPR_D0' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 56
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(57): ignoring re-definition of command line macro 'INCLUDE_CXLMEM_READY' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 57
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(58): ignoring re-definition of command line macro 'BRDREV_1_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 58
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(59): ignoring re-definition of command line macro 'ENABLE_DDR_DBI_PINS' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 59
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(60): ignoring re-definition of command line macro 'DEVKIT_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 60
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(61): ignoring re-definition of command line macro 'SUPPORT_ALGORITHM_1A' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 61
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(62): ignoring re-definition of command line macro 'ALG_1A_SUPPORT_SELF_CHECK' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 62
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(63): ignoring re-definition of command line macro 'DFC_HDM_CFG_USE_DDR' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 63
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(64): ignoring re-definition of command line macro 'DIEREV_B_BOARD' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 64
Warning (21425): Verilog HDL warning at cxl_type2_defines.svh.iv(65): ignoring re-definition of command line macro 'RNR_B0_TILE' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 65
Warning (18455): Verilog HDL warning at cxl_type2_defines.svh.iv(87): module cxl_type2_defines is previously defined, ignoring this definition File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (18437): Verilog HDL info at cxl_type2_defines.svh.iv(87): previous definition of module cxl_type2_defines is here File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_type2_defines.svh.iv Line: 87
Info (19624): Verilog HDL info at cxltyp2_ed.sv(31): back to file 'cxltyp2_ed.sv' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/cxltyp2_ed.sv Line: 31
Info (16884): Verilog HDL info at cxltyp2_ed.sv(37): analyzing included file ./../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_cxl_soft_ip_intf.svh.iv File: /home/steve/chipyard-agilex/quartus/hardware_test_design/cxltyp2_ed.sv Line: 37
Info (19624): Verilog HDL info at cxltyp2_ed.sv(37): back to file 'cxltyp2_ed.sv' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/cxltyp2_ed.sv Line: 37
Info (16884): Verilog HDL info at cxltyp2_ed.sv(38): analyzing included file ./../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv File: /home/steve/chipyard-agilex/quartus/hardware_test_design/cxltyp2_ed.sv Line: 38
Info (19624): Verilog HDL info at cxltyp2_ed.sv(38): back to file 'cxltyp2_ed.sv' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/cxltyp2_ed.sv Line: 38
Warning (17526): Verilog HDL warning at cxltyp2_ed.sv(38): `include directive not isolated on its own line File: /home/steve/chipyard-agilex/quartus/hardware_test_design/cxltyp2_ed.sv Line: 38
Warning (18457): Verilog HDL warning at cxltyp2_ed.sv(38): extra semicolon in $unit (global) scope File: /home/steve/chipyard-agilex/quartus/hardware_test_design/cxltyp2_ed.sv Line: 38
Warning (21442): Verilog HDL warning at rnr_ial_sip_intf.svh.iv(0): parameter 'CXL_IO_DWIDTH' declared inside compilation unit '$unit_cxltyp2_ed_sv' shall be treated as localparam File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_intf.svh.iv Line: 0
Info: Elaborating for Design Analysis mode from top-level entity "cxltyp2_ed"
Info (18235): Library search order is as follows: "intel_rtile_cxl_top_150; altecc_1910; altecc_enc_latency0; altecc_dec_latency1; altecc_dec_latency2; altera_emif_cal_iossm_261; altera_emif_cal_261; emif_cal_two_ch; altera_emif_arch_fm_191; altera_emif_fm_261; emif; fifo_1911; rspfifo; reqfifo; intel_rtile_cxl_ast_100; altera_avalon_mm_bridge_2001; st_dc_fifo_1941; mm_ccb_1921; altera_merlin_master_translator_191; altera_merlin_slave_translator_191; altera_merlin_master_agent_191; altera_merlin_slave_agent_191; altera_avalon_sc_fifo_1931; altera_merlin_router_1921; altera_merlin_traffic_limiter_191; altera_avalon_st_pipeline_stage_1920; altera_merlin_burst_adapter_1923; altera_merlin_demultiplexer_1921; altera_merlin_multiplexer_1921; altera_merlin_width_adapter_1920; altera_mm_interconnect_1920; cxltyp3ddr_avmm_interconnect_100; altera_iopll_1931; intel_rtile_cxl_top_cxltyp2_ed; altera_s10_user_rst_clkgate_1941; intel_reset_release". Quartus will look for undefined design units in your libraries in that order. To modify the ordering, please specify a semi-colon separated library list using the assignment LIBRARY_SEARCH_ORDER.
Warning (19637): Verilog HDL warning at bbs_bfe.sv(0): variable block_afu_q may be used before assigned in always_comb or always @* block : might cause synthesis - simulation differences. File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_bfe.sv Line: 0
Info (19337): VHDL info at altera_agilex_config_reset_release_endpoint.vhd(120): executing entity "altera_agilex_config_reset_release_endpoint" with architecture "rtl" File: /mnt/intelFPGA_pro/22.3/quartus/libraries/megafunctions/altera_agilex_config_reset_release_endpoint.vhd Line: 120
Info (19337): VHDL info at altera_fabric_endpoint.vhd(126): executing entity "altera_fabric_endpoint(send_width=0,receive_width=1,settings="{fabric agilex_config_reset_release dir agent psig 142e1a3c}")(1,60)" with architecture "rtl" File: /mnt/intelFPGA_pro/22.3/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd Line: 126
Info (19337): VHDL info at altera_debug_master_endpoint.vhd(120): executing entity "altera_debug_master_endpoint(addr_width=24,slave_map="{typeName rtile_debug_toolkit_adme address 0x0 span 67108864 hpath {adme}}",prefer_host="",clock_rate_clk=125000000)(1,74)(1,0)" with architecture "rtl" File: /mnt/intelFPGA_pro/22.3/quartus/libraries/megafunctions/altera_debug_master_endpoint.vhd Line: 120
Info (19337): VHDL info at altera_fabric_endpoint.vhd(126): executing entity "altera_fabric_endpoint(send_width=36,receive_width=58,num_clocks=1,settings="{fabric mapped dir agent addr_width 24 data_width 32 has_rdv 1 slave_map {{typeName rtile_debug_toolkit_adme address 0x0 span 67108864 hpath {adme}}} prefer_host {} clock_rate_clk 125000000 psig b6c1a030}")(1,204)" with architecture "rtl" File: /mnt/intelFPGA_pro/22.3/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd Line: 126
Warning (13469): Verilog HDL assignment warning at bbs_slice_dcd.sv(0): truncated value with size 2 to match size of target (1) File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_dcd.sv Line: 0
Warning (13469): Verilog HDL assignment warning at bbs_slice_dcd.sv(0): truncated value with size 2 to match size of target (1) File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_slice_dcd.sv Line: 0
Warning (13469): Verilog HDL assignment warning at rnr_ial_sip_aibsw_if_egress.sv(0): truncated value with size 3 to match size of target (2) File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_aibsw_if_egress.sv Line: 0
Warning (16788): Net "cxl_mem_s2m_tx_frame0.S2MDRSHdr1[54]" does not have a driver at rnr_ial_sip_aibsw_if_egress.sv(0) File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/rnr_ial_sip_aibsw_if_egress.sv Line: 0
Warning (13469): Verilog HDL assignment warning at aibsw_if_credits.sv(0): truncated value with size 32 to match size of target (8) File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/aibsw_if_credits.sv Line: 0
Warning (13469): Verilog HDL assignment warning at egress_credit_handling_fsm.sv(0): truncated value with size 32 to match size of target (4) File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/egress_credit_handling_fsm.sv Line: 0
Warning (13469): Verilog HDL assignment warning at egress_credit_handling_fsm.sv(0): truncated value with size 32 to match size of target (4) File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/egress_credit_handling_fsm.sv Line: 0
Warning (13469): Verilog HDL assignment warning at egress_credit_handling_data_fsm.sv(0): truncated value with size 32 to match size of target (4) File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/egress_credit_handling_data_fsm.sv Line: 0
Warning (13469): Verilog HDL assignment warning at egress_credit_handling_data_fsm.sv(0): truncated value with size 32 to match size of target (4) File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/egress_credit_handling_data_fsm.sv Line: 0
Warning (13469): Verilog HDL assignment warning at cxl_memexp_sip_ready_delay.sv(0): truncated value with size 6 to match size of target (5) File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_memexp_sip_ready_delay.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp_be.sv(0): extracting RAM for identifier 'ram' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp_be.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp_be.sv(0): extracting RAM for identifier 'ram' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp_be.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp_be.sv(0): extracting RAM for identifier 'ram' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp_be.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp_be.sv(0): extracting RAM for identifier 'ram' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp_be.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp.sv Line: 0
Warning (13469): Verilog HDL assignment warning at ial_egress.sv(0): truncated value with size 32 to match size of target (10) File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ial_egress.sv Line: 0
Warning (16788): Net "debug_in_connect[0][48]" does not have a driver at buffer_alloc_minmax.sv(0) File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/buffer_alloc_minmax.sv Line: 0
Warning (13469): Verilog HDL assignment warning at dcc_top.sv(0): truncated value with size 32 to match size of target (4) File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/dcc_top.sv Line: 0
Warning (16788): Net "debug_in_connect[0][48]" does not have a driver at buffer_alloc_minmax.sv(0) File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/buffer_alloc_minmax.sv Line: 0
Warning (16788): Net "debug_out_connect_hccCraqRam[48]" does not have a driver at ucc_top.sv(0) File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ucc_top.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp.sv Line: 0
Warning (13469): Verilog HDL assignment warning at devmem_top.sv(0): truncated value with size 46 to match size of target (27) File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/devmem_top.sv Line: 0
Warning (16788): Net "debug_in_connect[1][48]" does not have a driver at buffer_alloc_minmax.sv(0) File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/buffer_alloc_minmax.sv Line: 0
Warning (16788): Net "debug_in_connect[1][48]" does not have a driver at buffer_alloc_minmax.sv(0) File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/buffer_alloc_minmax.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp.sv Line: 0
Warning (13469): Verilog HDL assignment warning at bbs_fme_top.sv(0): truncated value with size 33 to match size of target (32) File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_fme_top.sv Line: 0
Warning (16735): Verilog HDL warning at bbs_fme_top.sv(0): actual bit length 22 differs from formal bit length 32 for port "address" File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_fme_top.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp_be.sv(0): extracting RAM for identifier 'ram' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp_be.sv Line: 0
Warning (16735): Verilog HDL warning at bbs_fme_top.sv(0): actual bit length 32 differs from formal bit length 4 for port "new_CXL_DEV_CAP_EVENT_STATUS" File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_fme_top.sv Line: 0
Warning (13469): Verilog HDL assignment warning at bbs_mailbox_cmd.sv(0): truncated value with size 9 to match size of target (8) File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_mailbox_cmd.sv Line: 0
Warning (13469): Verilog HDL assignment warning at bbs_mailbox_elog.sv(0): truncated value with size 9 to match size of target (8) File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_mailbox_elog.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp.sv Line: 0
Warning (13469): Verilog HDL assignment warning at bbs_mailbox_elog.sv(0): truncated value with size 32 to match size of target (5) File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_mailbox_elog.sv Line: 0
Warning (16735): Verilog HDL warning at bbs_mailbox_cmd.sv(0): actual bit length 16 differs from formal bit length 5 for port "elogRcrdCntSmpl_Q" File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_mailbox_cmd.sv Line: 0
Warning (16735): Verilog HDL warning at bbs_mailbox_cmd.sv(0): actual bit length 16 differs from formal bit length 5 for port "elogRcrdCntSmpl_Q" File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_mailbox_cmd.sv Line: 0
Warning (16735): Verilog HDL warning at bbs_mailbox_cmd.sv(0): actual bit length 16 differs from formal bit length 5 for port "elogRcrdCntSmpl_Q" File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_mailbox_cmd.sv Line: 0
Warning (16735): Verilog HDL warning at bbs_mailbox_cmd.sv(0): actual bit length 16 differs from formal bit length 5 for port "elogRcrdCntSmpl_Q" File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_mailbox_cmd.sv Line: 0
Warning (13469): Verilog HDL assignment warning at axi2cci_shim.sv(0): truncated value with size 17 to match size of target (16) File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/axi2cci_shim.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp.sv Line: 0
Warning (13469): Verilog HDL assignment warning at axi2cci_shim.sv(0): truncated value with size 16 to match size of target (12) File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/axi2cci_shim.sv Line: 0
Info (22567): Verilog HDL info at gram_sdp.sv(0): extracting RAM for identifier 'ram' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/gram_sdp.sv Line: 0
Warning (13469): Verilog HDL assignment warning at axi2cci_shim.sv(0): truncated value with size 17 to match size of target (16) File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/axi2cci_shim.sv Line: 0
Warning (13469): Verilog HDL assignment warning at axi2cci_shim.sv(0): truncated value with size 16 to match size of target (12) File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/axi2cci_shim.sv Line: 0
Warning (16788): Net "debug_in_connect_bbs[1][48]" does not have a driver at bbs_top.sv(0) File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_top.sv Line: 0
Warning (16735): Verilog HDL warning at cxl_t2ip_sip.sv(0): actual bit length 1 differs from formal bit length 3 for port "side_ism_fabric" File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip.sv Line: 0
Info (22567): Verilog HDL info at intel_rtile_cxl_top_cxltyp2_ed_st_dc_fifo_1941_t2zlahy.v(164): extracting RAM for identifier 'mem' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/st_dc_fifo_1941/synth/intel_rtile_cxl_top_cxltyp2_ed_st_dc_fifo_1941_t2zlahy.v Line: 164
Info (22567): Verilog HDL info at intel_rtile_cxl_top_cxltyp2_ed_st_dc_fifo_1941_t2zlahy.v(164): extracting RAM for identifier 'mem' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/st_dc_fifo_1941/synth/intel_rtile_cxl_top_cxltyp2_ed_st_dc_fifo_1941_t2zlahy.v Line: 164
Info (22567): Verilog HDL info at intel_rtile_cxl_top_cxltyp2_ed_st_dc_fifo_1941_t2zlahy.v(164): extracting RAM for identifier 'mem' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/st_dc_fifo_1941/synth/intel_rtile_cxl_top_cxltyp2_ed_st_dc_fifo_1941_t2zlahy.v Line: 164
Warning (16735): Verilog HDL warning at intel_rtile_cxl_top_cxltyp2_ed_mm_ccb_st_dc_fifo_1921_4asniea.v(73): actual bit length 108 differs from formal bit length 64 for port "in_data" File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/mm_ccb_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_mm_ccb_st_dc_fifo_1921_4asniea.v Line: 73
Warning (16735): Verilog HDL warning at intel_rtile_cxl_top_cxltyp2_ed_mm_ccb_st_dc_fifo_1921_4asniea.v(76): actual bit length 108 differs from formal bit length 64 for port "out_data" File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/mm_ccb_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_mm_ccb_st_dc_fifo_1921_4asniea.v Line: 76
Warning (16735): Verilog HDL warning at intel_rtile_cxl_top_cxltyp2_ed_mm_ccb_1921_lcsq4ni.v(126): actual bit length 64 differs from formal bit length 108 for port "in_data" File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/mm_ccb_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_mm_ccb_1921_lcsq4ni.v Line: 126
Warning (16735): Verilog HDL warning at intel_rtile_cxl_top_cxltyp2_ed_mm_ccb_1921_lcsq4ni.v(130): actual bit length 64 differs from formal bit length 108 for port "out_data" File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/mm_ccb_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_mm_ccb_1921_lcsq4ni.v Line: 130
Info (22567): Verilog HDL info at intel_rtile_cxl_top_cxltyp2_ed_st_dc_fifo_1941_t2zlahy.v(164): extracting RAM for identifier 'mem' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/st_dc_fifo_1941/synth/intel_rtile_cxl_top_cxltyp2_ed_st_dc_fifo_1941_t2zlahy.v Line: 164
Warning (16735): Verilog HDL warning at intel_rtile_cxl_top_cxltyp2_ed_mm_ccb_st_dc_fifo_1921_wen3bsa.v(74): actual bit length 64 differs from formal bit length 32 for port "in_data" File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/mm_ccb_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_mm_ccb_st_dc_fifo_1921_wen3bsa.v Line: 74
Warning (16735): Verilog HDL warning at intel_rtile_cxl_top_cxltyp2_ed_mm_ccb_st_dc_fifo_1921_wen3bsa.v(77): actual bit length 64 differs from formal bit length 32 for port "out_data" File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/mm_ccb_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_mm_ccb_st_dc_fifo_1921_wen3bsa.v Line: 77
Warning (16735): Verilog HDL warning at intel_rtile_cxl_top_cxltyp2_ed_mm_ccb_1921_lcsq4ni.v(308): actual bit length 32 differs from formal bit length 64 for port "in_data" File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/mm_ccb_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_mm_ccb_1921_lcsq4ni.v Line: 308
Warning (16735): Verilog HDL warning at intel_rtile_cxl_top_cxltyp2_ed_mm_ccb_1921_lcsq4ni.v(317): actual bit length 32 differs from formal bit length 64 for port "out_data" File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/mm_ccb_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_mm_ccb_1921_lcsq4ni.v Line: 317
Info (22567): Verilog HDL info at intel_rtile_cxl_top_cxltyp2_ed_st_dc_fifo_1941_t2zlahy.v(164): extracting RAM for identifier 'mem' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/st_dc_fifo_1941/synth/intel_rtile_cxl_top_cxltyp2_ed_st_dc_fifo_1941_t2zlahy.v Line: 164
Warning (16735): Verilog HDL warning at intel_rtile_cxl_top_cxltyp2_ed_mm_ccb_st_dc_fifo_1921_4asniea.v(73): actual bit length 108 differs from formal bit length 37 for port "in_data" File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/mm_ccb_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_mm_ccb_st_dc_fifo_1921_4asniea.v Line: 73
Warning (16735): Verilog HDL warning at intel_rtile_cxl_top_cxltyp2_ed_mm_ccb_st_dc_fifo_1921_4asniea.v(76): actual bit length 108 differs from formal bit length 37 for port "out_data" File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/mm_ccb_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_mm_ccb_st_dc_fifo_1921_4asniea.v Line: 76
Warning (16735): Verilog HDL warning at intel_rtile_cxl_top_cxltyp2_ed_mm_ccb_1921_lcsq4ni.v(126): actual bit length 37 differs from formal bit length 108 for port "in_data" File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/mm_ccb_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_mm_ccb_1921_lcsq4ni.v Line: 126
Warning (16735): Verilog HDL warning at intel_rtile_cxl_top_cxltyp2_ed_mm_ccb_1921_lcsq4ni.v(130): actual bit length 37 differs from formal bit length 108 for port "out_data" File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/mm_ccb_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_mm_ccb_1921_lcsq4ni.v Line: 130
Info (22567): Verilog HDL info at intel_rtile_cxl_top_cxltyp2_ed_st_dc_fifo_1941_t2zlahy.v(164): extracting RAM for identifier 'mem' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/st_dc_fifo_1941/synth/intel_rtile_cxl_top_cxltyp2_ed_st_dc_fifo_1941_t2zlahy.v Line: 164
Warning (16735): Verilog HDL warning at intel_rtile_cxl_top_cxltyp2_ed_mm_ccb_st_dc_fifo_1921_wen3bsa.v(74): actual bit length 64 differs from formal bit length 8 for port "in_data" File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/mm_ccb_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_mm_ccb_st_dc_fifo_1921_wen3bsa.v Line: 74
Warning (16735): Verilog HDL warning at intel_rtile_cxl_top_cxltyp2_ed_mm_ccb_st_dc_fifo_1921_wen3bsa.v(77): actual bit length 64 differs from formal bit length 8 for port "out_data" File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/mm_ccb_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_mm_ccb_st_dc_fifo_1921_wen3bsa.v Line: 77
Warning (16735): Verilog HDL warning at intel_rtile_cxl_top_cxltyp2_ed_mm_ccb_1921_lcsq4ni.v(308): actual bit length 8 differs from formal bit length 64 for port "in_data" File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/mm_ccb_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_mm_ccb_1921_lcsq4ni.v Line: 308
Warning (16735): Verilog HDL warning at intel_rtile_cxl_top_cxltyp2_ed_mm_ccb_1921_lcsq4ni.v(317): actual bit length 8 differs from formal bit length 64 for port "out_data" File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/mm_ccb_1921/synth/intel_rtile_cxl_top_cxltyp2_ed_mm_ccb_1921_lcsq4ni.v Line: 317
Info (22567): Verilog HDL info at intel_rtile_cxl_top_cxltyp2_ed_altera_avalon_sc_fifo_1931_fzgstwy.v(126): extracting RAM for identifier 'infer_mem' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_avalon_sc_fifo_1931/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_avalon_sc_fifo_1931_fzgstwy.v Line: 126
Info (22567): Verilog HDL info at intel_rtile_cxl_top_cxltyp2_ed_altera_avalon_sc_fifo_1931_fzgstwy.v(125): extracting RAM for identifier 'mem' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_avalon_sc_fifo_1931/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_avalon_sc_fifo_1931_fzgstwy.v Line: 125
Info (22567): Verilog HDL info at intel_rtile_cxl_top_cxltyp2_ed_altera_avalon_sc_fifo_1931_fzgstwy.v(126): extracting RAM for identifier 'infer_mem' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_avalon_sc_fifo_1931/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_avalon_sc_fifo_1931_fzgstwy.v Line: 126
Info (22567): Verilog HDL info at intel_rtile_cxl_top_cxltyp2_ed_altera_avalon_sc_fifo_1931_fzgstwy.v(126): extracting RAM for identifier 'infer_mem' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_avalon_sc_fifo_1931/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_avalon_sc_fifo_1931_fzgstwy.v Line: 126
Info (22567): Verilog HDL info at intel_rtile_cxl_top_cxltyp2_ed_altera_avalon_sc_fifo_1931_fzgstwy.v(126): extracting RAM for identifier 'infer_mem' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_avalon_sc_fifo_1931/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_avalon_sc_fifo_1931_fzgstwy.v Line: 126
Info (22567): Verilog HDL info at intel_rtile_cxl_top_cxltyp2_ed_altera_avalon_sc_fifo_1931_fzgstwy.v(125): extracting RAM for identifier 'mem' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_avalon_sc_fifo_1931/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_avalon_sc_fifo_1931_fzgstwy.v Line: 125
Info (22567): Verilog HDL info at intel_rtile_cxl_top_cxltyp2_ed_altera_avalon_sc_fifo_1931_fzgstwy.v(126): extracting RAM for identifier 'infer_mem' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_avalon_sc_fifo_1931/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_avalon_sc_fifo_1931_fzgstwy.v Line: 126
Info (22567): Verilog HDL info at intel_rtile_cxl_top_cxltyp2_ed_altera_avalon_sc_fifo_1931_fzgstwy.v(126): extracting RAM for identifier 'infer_mem' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_avalon_sc_fifo_1931/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_avalon_sc_fifo_1931_fzgstwy.v Line: 126
Info (22567): Verilog HDL info at intel_rtile_cxl_top_cxltyp2_ed_altera_avalon_sc_fifo_1931_fzgstwy.v(125): extracting RAM for identifier 'mem' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_avalon_sc_fifo_1931/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_avalon_sc_fifo_1931_fzgstwy.v Line: 125
Info (22567): Verilog HDL info at intel_rtile_cxl_top_cxltyp2_ed_altera_avalon_sc_fifo_1931_fzgstwy.v(126): extracting RAM for identifier 'infer_mem' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_avalon_sc_fifo_1931/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_avalon_sc_fifo_1931_fzgstwy.v Line: 126
Info (22567): Verilog HDL info at intel_rtile_cxl_top_cxltyp2_ed_altera_avalon_sc_fifo_1931_fzgstwy.v(126): extracting RAM for identifier 'infer_mem' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_avalon_sc_fifo_1931/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_avalon_sc_fifo_1931_fzgstwy.v Line: 126
Info (22567): Verilog HDL info at intel_rtile_cxl_top_cxltyp2_ed_altera_avalon_sc_fifo_1931_fzgstwy.v(125): extracting RAM for identifier 'mem' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_avalon_sc_fifo_1931/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_avalon_sc_fifo_1931_fzgstwy.v Line: 125
Info (22567): Verilog HDL info at intel_rtile_cxl_top_cxltyp2_ed_altera_avalon_sc_fifo_1931_fzgstwy.v(126): extracting RAM for identifier 'infer_mem' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_avalon_sc_fifo_1931/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_avalon_sc_fifo_1931_fzgstwy.v Line: 126
Info (22567): Verilog HDL info at intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_width_adapter_1920_7r6vdty.sv(317): extracting RAM for identifier 'data_array' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_width_adapter_1920/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_width_adapter_1920_7r6vdty.sv Line: 317
Info (22567): Verilog HDL info at intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_width_adapter_1920_7r6vdty.sv(318): extracting RAM for identifier 'byteen_array' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_width_adapter_1920/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_width_adapter_1920_7r6vdty.sv Line: 318
Warning (16753): Verilog HDL warning at intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_width_adapter_1920_7r6vdty.sv(477): right shift count is greater than or equal to the width of the value File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_width_adapter_1920/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_width_adapter_1920_7r6vdty.sv Line: 477
Info (22567): Verilog HDL info at intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_width_adapter_1920_3f4yqhi.sv(317): extracting RAM for identifier 'data_array' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_width_adapter_1920/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_width_adapter_1920_3f4yqhi.sv Line: 317
Info (22567): Verilog HDL info at intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_width_adapter_1920_3f4yqhi.sv(318): extracting RAM for identifier 'byteen_array' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_width_adapter_1920/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_width_adapter_1920_3f4yqhi.sv Line: 318
Info (22567): Verilog HDL info at intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_width_adapter_1920_q5moxay.sv(317): extracting RAM for identifier 'data_array' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_width_adapter_1920/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_width_adapter_1920_q5moxay.sv Line: 317
Info (22567): Verilog HDL info at intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_width_adapter_1920_q5moxay.sv(318): extracting RAM for identifier 'byteen_array' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_width_adapter_1920/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_width_adapter_1920_q5moxay.sv Line: 318
Info (22567): Verilog HDL info at intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_width_adapter_1920_7d3cali.sv(317): extracting RAM for identifier 'data_array' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_width_adapter_1920/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_width_adapter_1920_7d3cali.sv Line: 317
Info (22567): Verilog HDL info at intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_width_adapter_1920_7d3cali.sv(318): extracting RAM for identifier 'byteen_array' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_width_adapter_1920/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_width_adapter_1920_7d3cali.sv Line: 318
Info (22567): Verilog HDL info at intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_width_adapter_1920_q5moxay.sv(317): extracting RAM for identifier 'data_array' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_width_adapter_1920/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_width_adapter_1920_q5moxay.sv Line: 317
Info (22567): Verilog HDL info at intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_width_adapter_1920_q5moxay.sv(318): extracting RAM for identifier 'byteen_array' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_width_adapter_1920/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_width_adapter_1920_q5moxay.sv Line: 318
Info (22567): Verilog HDL info at intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_width_adapter_1920_7r6vdty.sv(317): extracting RAM for identifier 'data_array' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_width_adapter_1920/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_width_adapter_1920_7r6vdty.sv Line: 317
Info (22567): Verilog HDL info at intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_width_adapter_1920_7r6vdty.sv(318): extracting RAM for identifier 'byteen_array' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_width_adapter_1920/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_width_adapter_1920_7r6vdty.sv Line: 318
Warning (16753): Verilog HDL warning at intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_width_adapter_1920_7r6vdty.sv(477): right shift count is greater than or equal to the width of the value File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_width_adapter_1920/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_width_adapter_1920_7r6vdty.sv Line: 477
Info (22567): Verilog HDL info at intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_width_adapter_1920_dxcqefq.sv(317): extracting RAM for identifier 'data_array' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_width_adapter_1920/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_width_adapter_1920_dxcqefq.sv Line: 317
Info (22567): Verilog HDL info at intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_width_adapter_1920_dxcqefq.sv(318): extracting RAM for identifier 'byteen_array' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_width_adapter_1920/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_width_adapter_1920_dxcqefq.sv Line: 318
Info (22567): Verilog HDL info at intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_width_adapter_1920_4t7ioqa.sv(317): extracting RAM for identifier 'data_array' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_width_adapter_1920/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_width_adapter_1920_4t7ioqa.sv Line: 317
Info (22567): Verilog HDL info at intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_width_adapter_1920_4t7ioqa.sv(318): extracting RAM for identifier 'byteen_array' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/altera_merlin_width_adapter_1920/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_merlin_width_adapter_1920_4t7ioqa.sv Line: 318
Warning (16735): Verilog HDL warning at cxl_io_cfg.sv(0): actual bit length 32 differs from formal bit length 24 for port "cxl_io_slave_m0_address" File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cfg.sv Line: 0
Warning (13469): Verilog HDL assignment warning at cxl_io_credit_steal.sv(0): truncated value with size 32 to match size of target (2) File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_steal.sv Line: 0
Warning (13469): Verilog HDL assignment warning at cxl_io_credit_add.sv(0): truncated value with size 32 to match size of target (2) File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_add.sv Line: 0
Warning (13469): Verilog HDL assignment warning at cxl_io_credit_add.sv(0): truncated value with size 32 to match size of target (4) File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_credit_add.sv Line: 0
Warning (13475): Verilog HDL Always Construct warning at cxl_io_a_arbiter.v(0): variable "msi_reqid_vm3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_a_arbiter.v Line: 0
Warning (16735): Verilog HDL warning at cxl_io_qsunit.v(0): actual bit length 32 differs from formal bit length 1 for port "TaEmpty" File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_qsunit.v Line: 0
Warning (13475): Verilog HDL Always Construct warning at cxl_io_qtgpslicer.v(0): variable "force_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_qtgpslicer.v Line: 0
Warning (19651): Verilog HDL warning at cxl_io_straps.v(0): latch inferred for net LP_legacy_endpt File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_straps.v Line: 0
Warning (16788): Net "SA_mgp_blk" does not have a driver at cxl_io_phub.v(0) File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_phub.v Line: 0
Warning (16788): Net "load_EXPCAP.DPT[0]" does not have a driver at cxl_io_cmb_pf0_struct_ports.vh.iv(0) File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_struct_ports.vh.iv Line: 0
Warning (16788): Net "load_EXPCAP.DPT[0]" does not have a driver at cxl_io_cmb_pf1_struct_ports.vh.iv(0) File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_struct_ports.vh.iv Line: 0
Warning (16788): Net "new_VC0CPLBUFCONSREG.DC[11]" does not have a driver at cxl_io_cmb_global_struct_ports.vh.iv(0) File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_struct_ports.vh.iv Line: 0
Warning (16788): Net "p_crs_cntr_clr" does not have a driver at cxl_io_glb_xtra_logic.svh.iv(0) File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_glb_xtra_logic.svh.iv Line: 0
Warning (16788): Net "pcr_atom0_t0_data[127]" does not have a driver at cxl_io_ctrl_stat_regs.sv(0) File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ctrl_stat_regs.sv Line: 0
Warning (16735): Verilog HDL warning at cxl_io_pdecode.v(0): actual bit length 32 differs from formal bit length 1 for port "p_PFaaddrld1" File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pdecode.v Line: 0
Warning (13469): Verilog HDL assignment warning at cxl_io_pdecode.v(0): truncated value with size 8 to match size of target (1) File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_pdecode.v Line: 0
Warning (16735): Verilog HDL warning at cxl_io_punit.v(0): actual bit length 32 differs from formal bit length 52 for port "pcr_mc_base_addr" File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_punit.v Line: 0
Warning (16735): Verilog HDL warning at cxl_io_punit.v(0): actual bit length 32 differs from formal bit length 1 for port "pcr_fn0_vf_bar0_64baddr" File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_punit.v Line: 0
Warning (16788): Net "timer_1ms_expired_M0" does not have a driver at cxl_io_punit.v(0) File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_punit.v Line: 0
Warning (13469): Verilog HDL assignment warning at cxl_io_gtiqc.v(0): truncated value with size 32 to match size of target (7) File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtiqc.v Line: 0
Info (22567): Verilog HDL info at dpram_inf.v(0): extracting RAM for identifier 'ram' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/dpram_inf.v Line: 0
Info (22567): Verilog HDL info at dpram_inf.v(0): extracting RAM for identifier 'ram' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/dpram_inf.v Line: 0
Info (22567): Verilog HDL info at cxl_io_ram2r2w144x128.v(0): extracting RAM for identifier 'ram' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ram2r2w144x128.v Line: 0
Warning (13469): Verilog HDL assignment warning at cxl_io_gtoqc.v(0): truncated value with size 10 to match size of target (8) File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_gtoqc.v Line: 0
Warning (13469): Verilog HDL assignment warning at cxl_io_rx_core_fifos.sv(0): truncated value with size 32 to match size of target (3) File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_core_fifos.sv Line: 0
Warning (13469): Verilog HDL assignment warning at cxl_io_tx_core_fifos.sv(0): truncated value with size 8 to match size of target (4) File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_tx_core_fifos.sv Line: 0
Warning (16788): Net "count_sb_cdt_hw[1]" does not have a driver at custom_sb_top.sv(0) File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/custom_sb_top.sv Line: 0
Warning (13469): Verilog HDL assignment warning at cxl_io_top.sv(0): truncated value with size 6 to match size of target (1) File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_top.sv Line: 0
Warning (16788): Net "load[0].iSTRAP_LEGACY_ENDPT" does not have a driver at cxl_io_wrapper.sv(0) File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_wrapper.sv Line: 0
Warning (16788): Net "bbs_side_ism_fabric" does not have a driver at cxl_t2ip_sip.sv(0) File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip.sv Line: 0
Info (22567): Verilog HDL info at rnr_cxl_fifo.sv(0): extracting RAM for identifier 'fifo_complex' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_fifo.sv Line: 0
Info (22567): Verilog HDL info at rnr_cxl_fifo.sv(0): extracting RAM for identifier 'fifo_out_reg' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_fifo.sv Line: 0
Info (22567): Verilog HDL info at rnr_cxl_fifo.sv(0): extracting RAM for identifier 'fifo_complex' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_fifo.sv Line: 0
Info (22567): Verilog HDL info at rnr_cxl_fifo.sv(0): extracting RAM for identifier 'fifo_out_reg' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_fifo.sv Line: 0
Info (22567): Verilog HDL info at rnr_cxl_fifo.sv(0): extracting RAM for identifier 'fifo_complex' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_fifo.sv Line: 0
Info (22567): Verilog HDL info at rnr_cxl_fifo.sv(0): extracting RAM for identifier 'fifo_out_reg' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_fifo.sv Line: 0
Info (22567): Verilog HDL info at rnr_cxl_fifo.sv(0): extracting RAM for identifier 'fifo_complex' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_fifo.sv Line: 0
Info (22567): Verilog HDL info at rnr_cxl_fifo.sv(0): extracting RAM for identifier 'fifo_out_reg' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_fifo.sv Line: 0
Info (22567): Verilog HDL info at rnr_cxl_fifo.sv(0): extracting RAM for identifier 'fifo_complex' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_fifo.sv Line: 0
Info (22567): Verilog HDL info at rnr_cxl_fifo.sv(0): extracting RAM for identifier 'fifo_out_reg' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/soft_wrapper/rnr_cxl_fifo.sv Line: 0
Info (22567): Verilog HDL info at rnr_simple_fifo.sv(0): extracting RAM for identifier 'data_fifo' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/rnr_simple_fifo.sv Line: 0
Info (22567): Verilog HDL info at rnr_simple_fifo.sv(0): extracting RAM for identifier 'data_fifo_mlab' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/rnr_simple_fifo.sv Line: 0
Info (22567): Verilog HDL info at rnr_simple_fifo.sv(0): extracting RAM for identifier 'data_fifo' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/rnr_simple_fifo.sv Line: 0
Info (22567): Verilog HDL info at rnr_simple_fifo.sv(0): extracting RAM for identifier 'data_fifo_mlab' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/rnr_simple_fifo.sv Line: 0
Info (22567): Verilog HDL info at rnr_simple_fifo.sv(0): extracting RAM for identifier 'data_fifo' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/rnr_simple_fifo.sv Line: 0
Info (22567): Verilog HDL info at rnr_simple_fifo.sv(0): extracting RAM for identifier 'data_fifo_mlab' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/rnr_simple_fifo.sv Line: 0
Info (22567): Verilog HDL info at rnr_simple_fifo.sv(0): extracting RAM for identifier 'data_fifo' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/rnr_simple_fifo.sv Line: 0
Info (22567): Verilog HDL info at rnr_simple_fifo.sv(0): extracting RAM for identifier 'data_fifo_mlab' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/rnr_simple_fifo.sv Line: 0
Info (22567): Verilog HDL info at rnr_simple_fifo.sv(0): extracting RAM for identifier 'data_fifo' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/rnr_simple_fifo.sv Line: 0
Info (22567): Verilog HDL info at rnr_simple_fifo.sv(0): extracting RAM for identifier 'data_fifo_mlab' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/rnr_simple_fifo.sv Line: 0
Info (22567): Verilog HDL info at rnr_simple_fifo.sv(0): extracting RAM for identifier 'data_fifo' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/rnr_simple_fifo.sv Line: 0
Info (22567): Verilog HDL info at rnr_simple_fifo.sv(0): extracting RAM for identifier 'data_fifo_mlab' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/rnr_simple_fifo.sv Line: 0
Info (22567): Verilog HDL info at rnr_simple_fifo.sv(0): extracting RAM for identifier 'data_fifo' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/rnr_simple_fifo.sv Line: 0
Info (22567): Verilog HDL info at rnr_simple_fifo.sv(0): extracting RAM for identifier 'data_fifo_mlab' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/rnr_simple_fifo.sv Line: 0
Info (22567): Verilog HDL info at rnr_simple_fifo.sv(0): extracting RAM for identifier 'data_fifo' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/rnr_simple_fifo.sv Line: 0
Info (22567): Verilog HDL info at rnr_simple_fifo.sv(0): extracting RAM for identifier 'data_fifo_mlab' File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/rnr_simple_fifo.sv Line: 0
Warning (13469): Verilog HDL assignment warning at rnr_csbcasyncfifo_egr.sv(0): truncated value with size 3 to match size of target (2) File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/rnr_csbcasyncfifo_egr.sv Line: 0
Warning (16735): Verilog HDL warning at intel_rtile_csb2pcicfg.sv(0): actual bit length 2 differs from formal bit length 3 for port "msg_dwcnt" File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_100/synth/common/rtl/csb_adaptor/intel_rtile_csb2pcicfg.sv Line: 0
Warning (16735): Verilog HDL warning at cxl_ip_top.sv(0): actual bit length 1 differs from formal bit length 3 for port "p0_tx_st_hcrd_ch_o" File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_ip_top.sv Line: 0
Warning (16788): Net "D2H_Data1_CrdRtn[0]" does not have a driver at cxl_ip_top.sv(0) File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_ip_top.sv Line: 0
Warning (16735): Verilog HDL warning at intel_rtile_cxl_top_cxltyp2_ed.v(575): actual bit length 32 differs from formal bit length 28 for port "ccv_afu_conf_base_addr_low" File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/synth/intel_rtile_cxl_top_cxltyp2_ed.v Line: 575
Warning (16735): Verilog HDL warning at cxltyp2_ed.sv(1013): actual bit length 4 differs from formal bit length 2 for port "ip2cafu_aximm0_rresp" File: /home/steve/chipyard-agilex/quartus/hardware_test_design/cxltyp2_ed.sv Line: 1013
Warning (16735): Verilog HDL warning at cxltyp2_ed.sv(1021): actual bit length 4 differs from formal bit length 2 for port "ip2cafu_aximm1_rresp" File: /home/steve/chipyard-agilex/quartus/hardware_test_design/cxltyp2_ed.sv Line: 1021
Warning (16735): Verilog HDL warning at cxltyp2_ed.sv(1059): actual bit length 28 differs from formal bit length 32 for port "ccv_afu_conf_base_addr_low" File: /home/steve/chipyard-agilex/quartus/hardware_test_design/cxltyp2_ed.sv Line: 1059
Warning (13469): Verilog HDL assignment warning at mwae_top.sv(449): truncated value with size 5 to match size of target (4) File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/mwae_top.sv Line: 449
Warning (13469): Verilog HDL assignment warning at mwae_debug_logs.sv(427): truncated value with size 64 to match size of target (52) File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/mwae_debug_logs.sv Line: 427
Warning (13469): Verilog HDL assignment warning at alg_1a_execute_write.sv(259): truncated value with size 10 to match size of target (9) File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/algorithm_1a/alg_1a_execute_write.sv Line: 259
Info (22567): Verilog HDL info at fifo_sync_1.sv(55): extracting RAM for identifier 'fifo_ram' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/fifo_sync_1.sv Line: 55
Warning (13469): Verilog HDL assignment warning at fifo_sync_1.sv(83): truncated value with size 5 to match size of target (4) File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/fifo_sync_1.sv Line: 83
Warning (13469): Verilog HDL assignment warning at fifo_sync_1.sv(87): truncated value with size 32 to match size of target (4) File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/fifo_sync_1.sv Line: 87
Warning (13469): Verilog HDL assignment warning at fifo_sync_1.sv(125): truncated value with size 5 to match size of target (4) File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/fifo_sync_1.sv Line: 125
Warning (13469): Verilog HDL assignment warning at fifo_sync_1.sv(139): truncated value with size 5 to match size of target (4) File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/fifo_sync_1.sv Line: 139
Warning (13469): Verilog HDL assignment warning at alg_1a_verify_sc_read.sv(215): truncated value with size 10 to match size of target (9) File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/algorithm_1a/alg_1a_verify_sc_read.sv Line: 215
Info (22567): Verilog HDL info at fifo_sync_1.sv(55): extracting RAM for identifier 'fifo_ram' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/fifo_sync_1.sv Line: 55
Warning (13469): Verilog HDL assignment warning at fifo_sync_1.sv(83): truncated value with size 5 to match size of target (4) File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/fifo_sync_1.sv Line: 83
Warning (13469): Verilog HDL assignment warning at fifo_sync_1.sv(87): truncated value with size 32 to match size of target (4) File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/fifo_sync_1.sv Line: 87
Warning (13469): Verilog HDL assignment warning at fifo_sync_1.sv(125): truncated value with size 5 to match size of target (4) File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/fifo_sync_1.sv Line: 125
Warning (13469): Verilog HDL assignment warning at fifo_sync_1.sv(139): truncated value with size 5 to match size of target (4) File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/fifo_sync_1.sv Line: 139
Warning (13469): Verilog HDL assignment warning at alg_1a_verify_sc_response.sv(728): truncated value with size 10 to match size of target (9) File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/algorithm_1a/alg_1a_verify_sc_response.sv Line: 728
Warning (13469): Verilog HDL assignment warning at verify_sc_extract_error_pattern.sv(127): truncated value with size 64 to match size of target (32) File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/verify_sc_extract_error_pattern.sv Line: 127
Warning (13469): Verilog HDL assignment warning at alg_1a_calc_error_address.sv(157): truncated value with size 10 to match size of target (9) File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/multi_write_algorithms_engine/algorithm_1a/alg_1a_calc_error_address.sv Line: 157
Warning (16735): Verilog HDL warning at ccv_afu_avmm_wrapper.sv(225): actual bit length 16 differs from formal bit length 12 for port "awid" File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/ccv_afu_avmm_wrapper.sv Line: 225
Warning (16735): Verilog HDL warning at ccv_afu_avmm_wrapper.sv(226): actual bit length 52 differs from formal bit length 64 for port "awaddr" File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/ccv_afu_avmm_wrapper.sv Line: 226
Warning (16735): Verilog HDL warning at ccv_afu_avmm_wrapper.sv(232): actual bit length 4 differs from formal bit length 5 for port "awuser" File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/ccv_afu_avmm_wrapper.sv Line: 232
Warning (16735): Verilog HDL warning at ccv_afu_avmm_wrapper.sv(245): actual bit length 4 differs from formal bit length 1 for port "wuser" File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/ccv_afu_avmm_wrapper.sv Line: 245
Warning (16735): Verilog HDL warning at ccv_afu_avmm_wrapper.sv(253): actual bit length 16 differs from formal bit length 12 for port "bid" File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/ccv_afu_avmm_wrapper.sv Line: 253
Warning (16735): Verilog HDL warning at ccv_afu_avmm_wrapper.sv(254): actual bit length 4 differs from formal bit length 2 for port "bresp" File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/ccv_afu_avmm_wrapper.sv Line: 254
Warning (16735): Verilog HDL warning at ccv_afu_avmm_wrapper.sv(262): actual bit length 16 differs from formal bit length 12 for port "arid" File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/ccv_afu_avmm_wrapper.sv Line: 262
Warning (16735): Verilog HDL warning at ccv_afu_avmm_wrapper.sv(263): actual bit length 52 differs from formal bit length 64 for port "araddr" File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/ccv_afu_avmm_wrapper.sv Line: 263
Warning (16735): Verilog HDL warning at ccv_afu_avmm_wrapper.sv(269): actual bit length 4 differs from formal bit length 5 for port "aruser" File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/ccv_afu_avmm_wrapper.sv Line: 269
Warning (16735): Verilog HDL warning at ccv_afu_avmm_wrapper.sv(279): actual bit length 16 differs from formal bit length 12 for port "rid" File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/ccv_afu_avmm_wrapper.sv Line: 279
Warning (16735): Verilog HDL warning at ccv_afu_avmm_wrapper.sv(282): actual bit length 4 differs from formal bit length 2 for port "rresp" File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/ccv_afu_avmm_wrapper.sv Line: 282
Warning (16735): Verilog HDL warning at ccv_afu_avmm_wrapper.sv(283): actual bit length 4 differs from formal bit length 1 for port "ruser" File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ccv_afu/ccv_afu_avmm_wrapper.sv Line: 283
Warning (16735): Verilog HDL warning at ed_top_wrapper_typ2.sv(919): actual bit length 1 differs from formal bit length 2 for port "cam_afu_ext5" File: /home/steve/chipyard-agilex/quartus/hardware_test_design/ed_top_wrapper_typ2.sv Line: 919
Warning (16735): Verilog HDL warning at ed_top_wrapper_typ2.sv(920): actual bit length 1 differs from formal bit length 2 for port "cam_afu_ext6" File: /home/steve/chipyard-agilex/quartus/hardware_test_design/ed_top_wrapper_typ2.sv Line: 920
Info (22567): Verilog HDL info at pcie_ed_altera_avalon_sc_fifo_1931_vhmcgqy.v(139): extracting RAM for identifier 'infer_mem' File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/cxl_pio/pcie_ed_altera_avalon_sc_fifo_1931_vhmcgqy.v Line: 139
Warning (16735): Verilog HDL warning at intel_cxl_pio_ed_top.sv(2110): actual bit length 1 differs from formal bit length 2 for port "tx_st_0_pvalid" File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/cxl_pio/intel_cxl_pio_ed_top.sv Line: 2110
Warning (16735): Verilog HDL warning at intel_cxl_pio_ed_top.sv(2130): actual bit length 1 differs from formal bit length 2 for port "tx_st_1_pvalid" File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/cxl_pio/intel_cxl_pio_ed_top.sv Line: 2130
Warning (16735): Verilog HDL warning at intel_cxl_pio_ed_top.sv(2150): actual bit length 1 differs from formal bit length 2 for port "tx_st_2_pvalid" File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/cxl_pio/intel_cxl_pio_ed_top.sv Line: 2150
Warning (16735): Verilog HDL warning at intel_cxl_pio_ed_top.sv(2170): actual bit length 1 differs from formal bit length 2 for port "tx_st_3_pvalid" File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/cxl_pio/intel_cxl_pio_ed_top.sv Line: 2170
Warning (16788): Net "default_config_tx_st2_misc_parity" does not have a driver at intel_cxl_pio_ed_top.sv(522) File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/cxl_pio/intel_cxl_pio_ed_top.sv Line: 522
Warning (16788): Net "pio_rx_st_ready_i" does not have a driver at intel_cxl_pio_ed_top.sv(627) File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/cxl_pio/intel_cxl_pio_ed_top.sv Line: 627
Warning (16735): Verilog HDL warning at ex_default_csr_top.sv(55): actual bit length 22 differs from formal bit length 32 for port "address" File: /home/steve/chipyard-agilex/quartus/hardware_test_design/common/ex_default_csr/ex_default_csr_top.sv Line: 55
Warning (16735): Verilog HDL warning at cxltyp2_ed.sv(1286): actual bit length 12 differs from formal bit length 16 for port "axi0_awid" File: /home/steve/chipyard-agilex/quartus/hardware_test_design/cxltyp2_ed.sv Line: 1286
Warning (16735): Verilog HDL warning at cxltyp2_ed.sv(1287): actual bit length 64 differs from formal bit length 52 for port "axi0_awaddr" File: /home/steve/chipyard-agilex/quartus/hardware_test_design/cxltyp2_ed.sv Line: 1287
Warning (16735): Verilog HDL warning at cxltyp2_ed.sv(1293): actual bit length 5 differs from formal bit length 4 for port "axi0_awuser" File: /home/steve/chipyard-agilex/quartus/hardware_test_design/cxltyp2_ed.sv Line: 1293
Warning (16735): Verilog HDL warning at cxltyp2_ed.sv(1300): actual bit length 12 differs from formal bit length 16 for port "axi1_awid" File: /home/steve/chipyard-agilex/quartus/hardware_test_design/cxltyp2_ed.sv Line: 1300
Warning (16735): Verilog HDL warning at cxltyp2_ed.sv(1301): actual bit length 64 differs from formal bit length 52 for port "axi1_awaddr" File: /home/steve/chipyard-agilex/quartus/hardware_test_design/cxltyp2_ed.sv Line: 1301
Warning (16735): Verilog HDL warning at cxltyp2_ed.sv(1307): actual bit length 5 differs from formal bit length 4 for port "axi1_awuser" File: /home/steve/chipyard-agilex/quartus/hardware_test_design/cxltyp2_ed.sv Line: 1307
Warning (16735): Verilog HDL warning at cxltyp2_ed.sv(1320): actual bit length 1 differs from formal bit length 4 for port "axi0_wuser" File: /home/steve/chipyard-agilex/quartus/hardware_test_design/cxltyp2_ed.sv Line: 1320
Warning (16735): Verilog HDL warning at cxltyp2_ed.sv(1328): actual bit length 1 differs from formal bit length 4 for port "axi1_wuser" File: /home/steve/chipyard-agilex/quartus/hardware_test_design/cxltyp2_ed.sv Line: 1328
Warning (16735): Verilog HDL warning at cxltyp2_ed.sv(1336): actual bit length 12 differs from formal bit length 16 for port "axi0_bid" File: /home/steve/chipyard-agilex/quartus/hardware_test_design/cxltyp2_ed.sv Line: 1336
Warning (16735): Verilog HDL warning at cxltyp2_ed.sv(1337): actual bit length 2 differs from formal bit length 4 for port "axi0_bresp" File: /home/steve/chipyard-agilex/quartus/hardware_test_design/cxltyp2_ed.sv Line: 1337
Warning (16735): Verilog HDL warning at cxltyp2_ed.sv(1342): actual bit length 12 differs from formal bit length 16 for port "axi1_bid" File: /home/steve/chipyard-agilex/quartus/hardware_test_design/cxltyp2_ed.sv Line: 1342
Warning (16735): Verilog HDL warning at cxltyp2_ed.sv(1343): actual bit length 2 differs from formal bit length 4 for port "axi1_bresp" File: /home/steve/chipyard-agilex/quartus/hardware_test_design/cxltyp2_ed.sv Line: 1343
Warning (16735): Verilog HDL warning at cxltyp2_ed.sv(1351): actual bit length 12 differs from formal bit length 16 for port "axi0_arid" File: /home/steve/chipyard-agilex/quartus/hardware_test_design/cxltyp2_ed.sv Line: 1351
Warning (16735): Verilog HDL warning at cxltyp2_ed.sv(1352): actual bit length 64 differs from formal bit length 52 for port "axi0_araddr" File: /home/steve/chipyard-agilex/quartus/hardware_test_design/cxltyp2_ed.sv Line: 1352
Warning (16735): Verilog HDL warning at cxltyp2_ed.sv(1358): actual bit length 5 differs from formal bit length 4 for port "axi0_aruser" File: /home/steve/chipyard-agilex/quartus/hardware_test_design/cxltyp2_ed.sv Line: 1358
Warning (16735): Verilog HDL warning at cxltyp2_ed.sv(1365): actual bit length 12 differs from formal bit length 16 for port "axi1_arid" File: /home/steve/chipyard-agilex/quartus/hardware_test_design/cxltyp2_ed.sv Line: 1365
Warning (16735): Verilog HDL warning at cxltyp2_ed.sv(1366): actual bit length 64 differs from formal bit length 52 for port "axi1_araddr" File: /home/steve/chipyard-agilex/quartus/hardware_test_design/cxltyp2_ed.sv Line: 1366
Warning (16735): Verilog HDL warning at cxltyp2_ed.sv(1372): actual bit length 5 differs from formal bit length 4 for port "axi1_aruser" File: /home/steve/chipyard-agilex/quartus/hardware_test_design/cxltyp2_ed.sv Line: 1372
Warning (16735): Verilog HDL warning at cxltyp2_ed.sv(1383): actual bit length 12 differs from formal bit length 16 for port "axi0_rid" File: /home/steve/chipyard-agilex/quartus/hardware_test_design/cxltyp2_ed.sv Line: 1383
Warning (16735): Verilog HDL warning at cxltyp2_ed.sv(1387): actual bit length 1 differs from formal bit length 4 for port "axi0_ruser" File: /home/steve/chipyard-agilex/quartus/hardware_test_design/cxltyp2_ed.sv Line: 1387
Warning (16735): Verilog HDL warning at cxltyp2_ed.sv(1391): actual bit length 12 differs from formal bit length 16 for port "axi1_rid" File: /home/steve/chipyard-agilex/quartus/hardware_test_design/cxltyp2_ed.sv Line: 1391
Warning (16735): Verilog HDL warning at cxltyp2_ed.sv(1395): actual bit length 1 differs from formal bit length 4 for port "axi1_ruser" File: /home/steve/chipyard-agilex/quartus/hardware_test_design/cxltyp2_ed.sv Line: 1395
Warning (16735): Verilog HDL warning at cxltyp2_ed.sv(1466): actual bit length 2 differs from formal bit length 1 for port "ed_rx_st0_pvalid_i" File: /home/steve/chipyard-agilex/quartus/hardware_test_design/cxltyp2_ed.sv Line: 1466
Warning (16735): Verilog HDL warning at cxltyp2_ed.sv(1467): actual bit length 2 differs from formal bit length 1 for port "ed_rx_st1_pvalid_i" File: /home/steve/chipyard-agilex/quartus/hardware_test_design/cxltyp2_ed.sv Line: 1467
Warning (16735): Verilog HDL warning at cxltyp2_ed.sv(1468): actual bit length 2 differs from formal bit length 1 for port "ed_rx_st2_pvalid_i" File: /home/steve/chipyard-agilex/quartus/hardware_test_design/cxltyp2_ed.sv Line: 1468
Warning (16735): Verilog HDL warning at cxltyp2_ed.sv(1469): actual bit length 2 differs from formal bit length 1 for port "ed_rx_st3_pvalid_i" File: /home/steve/chipyard-agilex/quartus/hardware_test_design/cxltyp2_ed.sv Line: 1469
Warning (16735): Verilog HDL warning at cxltyp2_ed.sv(1474): actual bit length 3 differs from formal bit length 2 for port "ed_rx_st0_pfnum_i" File: /home/steve/chipyard-agilex/quartus/hardware_test_design/cxltyp2_ed.sv Line: 1474
Warning (16735): Verilog HDL warning at cxltyp2_ed.sv(1475): actual bit length 3 differs from formal bit length 2 for port "ed_rx_st1_pfnum_i" File: /home/steve/chipyard-agilex/quartus/hardware_test_design/cxltyp2_ed.sv Line: 1475
Warning (16735): Verilog HDL warning at cxltyp2_ed.sv(1476): actual bit length 3 differs from formal bit length 2 for port "ed_rx_st2_pfnum_i" File: /home/steve/chipyard-agilex/quartus/hardware_test_design/cxltyp2_ed.sv Line: 1476
Warning (16735): Verilog HDL warning at cxltyp2_ed.sv(1477): actual bit length 3 differs from formal bit length 2 for port "ed_rx_st3_pfnum_i" File: /home/steve/chipyard-agilex/quartus/hardware_test_design/cxltyp2_ed.sv Line: 1477
Warning (16735): Verilog HDL warning at cxltyp2_ed.sv(1489): actual bit length 1 differs from formal bit length 3 for port "ed_rx_st0_chnum_i" File: /home/steve/chipyard-agilex/quartus/hardware_test_design/cxltyp2_ed.sv Line: 1489
Warning (16735): Verilog HDL warning at cxltyp2_ed.sv(1498): actual bit length 1 differs from formal bit length 3 for port "ed_rx_st1_chnum_i" File: /home/steve/chipyard-agilex/quartus/hardware_test_design/cxltyp2_ed.sv Line: 1498
Warning (16735): Verilog HDL warning at cxltyp2_ed.sv(1507): actual bit length 1 differs from formal bit length 3 for port "ed_rx_st2_chnum_i" File: /home/steve/chipyard-agilex/quartus/hardware_test_design/cxltyp2_ed.sv Line: 1507
Warning (16735): Verilog HDL warning at cxltyp2_ed.sv(1516): actual bit length 1 differs from formal bit length 3 for port "ed_rx_st3_chnum_i" File: /home/steve/chipyard-agilex/quartus/hardware_test_design/cxltyp2_ed.sv Line: 1516
Warning (16735): Verilog HDL warning at cxltyp2_ed.sv(1522): actual bit length 5 differs from formal bit length 1 for port "ed_rx_st_ready_o" File: /home/steve/chipyard-agilex/quartus/hardware_test_design/cxltyp2_ed.sv Line: 1522
Warning (16735): Verilog HDL warning at cxltyp2_ed.sv(1549): actual bit length 2 differs from formal bit length 1 for port "ed_tx_st0_pvalid_o" File: /home/steve/chipyard-agilex/quartus/hardware_test_design/cxltyp2_ed.sv Line: 1549
Warning (16735): Verilog HDL warning at cxltyp2_ed.sv(1550): actual bit length 2 differs from formal bit length 1 for port "ed_tx_st1_pvalid_o" File: /home/steve/chipyard-agilex/quartus/hardware_test_design/cxltyp2_ed.sv Line: 1550
Warning (16735): Verilog HDL warning at cxltyp2_ed.sv(1551): actual bit length 2 differs from formal bit length 1 for port "ed_tx_st2_pvalid_o" File: /home/steve/chipyard-agilex/quartus/hardware_test_design/cxltyp2_ed.sv Line: 1551
Warning (16735): Verilog HDL warning at cxltyp2_ed.sv(1552): actual bit length 2 differs from formal bit length 1 for port "ed_tx_st3_pvalid_o" File: /home/steve/chipyard-agilex/quartus/hardware_test_design/cxltyp2_ed.sv Line: 1552
Warning (16788): Net "cam_afu_ext5" does not have a driver at cxltyp2_ed.sv(334) File: /home/steve/chipyard-agilex/quartus/hardware_test_design/cxltyp2_ed.sv Line: 334
Warning (16788): Net "cam_afu_ext6" does not have a driver at cxltyp2_ed.sv(335) File: /home/steve/chipyard-agilex/quartus/hardware_test_design/cxltyp2_ed.sv Line: 335
Warning (16788): Net "uio2ip_rx_st_Hcrdt_ch[0]" does not have a driver at cxltyp2_ed.sv(635) File: /home/steve/chipyard-agilex/quartus/hardware_test_design/cxltyp2_ed.sv Line: 635
Warning (16788): Net "uio2ip_rx_st_Dcrdt_ch[0]" does not have a driver at cxltyp2_ed.sv(640) File: /home/steve/chipyard-agilex/quartus/hardware_test_design/cxltyp2_ed.sv Line: 640
Warning (16788): Net "debug_out_connect_hccCraqRam[48]" does not have a driver at ucc_top.sv(0) File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/ucc_top.sv Line: 0
Warning (16788): Net "debug_in_connect_bbs[1][48]" does not have a driver at bbs_top.sv(0) File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/bbs_top.sv Line: 0
Warning (16788): Net "core_pld_if[0].rx_st_passthrough_s0_o" does not have a driver at cxl_io_rx_hdr_data_fifos.sv(0) File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_rx_hdr_data_fifos.sv Line: 0
Warning (16788): Net "load_EXPCAP.DPT[0]" does not have a driver at cxl_io_cmb_pf0_struct_ports.vh.iv(0) File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf0_struct_ports.vh.iv Line: 0
Warning (16788): Net "load_EXPCAP.DPT[0]" does not have a driver at cxl_io_cmb_pf1_struct_ports.vh.iv(0) File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_pf1_struct_ports.vh.iv Line: 0
Warning (16788): Net "new_VC0CPLBUFCONSREG.DC[11]" does not have a driver at cxl_io_cmb_global_struct_ports.vh.iv(0) File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_cmb_global_struct_ports.vh.iv Line: 0
Warning (16788): Net "p_crs_cntr_clr" does not have a driver at cxl_io_glb_xtra_logic.svh.iv(0) File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_glb_xtra_logic.svh.iv Line: 0
Warning (16788): Net "pcr_atom0_t0_data[127]" does not have a driver at cxl_io_ctrl_stat_regs.sv(0) File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_ctrl_stat_regs.sv Line: 0
Warning (16788): Net "timer_1ms_expired_M0" does not have a driver at cxl_io_punit.v(0) File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_punit.v Line: 0
Warning (16788): Net "p0_pld_if.rx_st_passthrough_s0_o" does not have a driver at cxl_io_top.sv(0) File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_top.sv Line: 0
Warning (16788): Net "load[0].iSTRAP_LEGACY_ENDPT" does not have a driver at cxl_io_wrapper.sv(0) File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_io_wrapper.sv Line: 0
Warning (16788): Net "bbs_side_ism_fabric" does not have a driver at cxl_t2ip_sip.sv(0) File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_t2ip_sip.sv Line: 0
Warning (16788): Net "D2H_Data1_CrdRtn[0]" does not have a driver at cxl_ip_top.sv(0) File: /home/steve/chipyard-agilex/quartus/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_150/synth/cxl_ip_top.sv Line: 0
Info: Quartus Prime Synthesis was successful. 0 errors, 1164 warnings
    Info: Peak virtual memory: 3961 megabytes
    Info: Processing ended: Thu Apr 17 15:52:14 2025
    Info: Elapsed time: 00:00:41
    Info: System process ID: 269166


