Analysis & Synthesis report for clock
Wed Nov 15 15:36:35 2017
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Elapsed Time Per Partition
  6. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Wed Nov 15 15:36:35 2017           ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                      ; clock                                       ;
; Top-level Entity Name              ; clock                                       ;
; Family                             ; Cyclone IV GX                               ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total GXB Receiver Channel PCS     ; N/A until Partition Merge                   ;
; Total GXB Receiver Channel PMA     ; N/A until Partition Merge                   ;
; Total GXB Transmitter Channel PCS  ; N/A until Partition Merge                   ;
; Total GXB Transmitter Channel PMA  ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CGX150DF31C7    ;                    ;
; Top-level entity name                                                      ; clock              ; clock              ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Wed Nov 15 15:36:25 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off clock -c clock
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 5 design units, including 5 entities, in source file /users/piscitellon/documents/fall2017/elec2275-03/lab8_clock/clock.v
    Info (12023): Found entity 1: clock File: C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v Line: 49
    Info (12023): Found entity 2: counter_m File: C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v Line: 79
    Info (12023): Found entity 3: alarm_m File: C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v Line: 101
    Info (12023): Found entity 4: out_m File: C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v Line: 126
    Info (12023): Found entity 5: test_m File: C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v Line: 165
Info (12127): Elaborating entity "clock" for the top level hierarchy
Warning (10755): Verilog HDL warning at clock.v(72): assignments to clock[0] create a combinational loop File: C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v Line: 72
Info (12128): Elaborating entity "counter_m" for hierarchy "counter_m:counter" File: C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v Line: 62
Warning (10230): Verilog HDL assignment warning at clock.v(91): truncated value with size 32 to match size of target (17) File: C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v Line: 91
Info (12128): Elaborating entity "alarm_m" for hierarchy "alarm_m:alarm" File: C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v Line: 63
Warning (10235): Verilog HDL Always Construct warning at clock.v(112): variable "set_flag" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v Line: 112
Warning (10235): Verilog HDL Always Construct warning at clock.v(113): variable "alarm_time" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v Line: 113
Warning (10240): Verilog HDL Always Construct warning at clock.v(110): inferring latch(es) for variable "_alarm_state", which holds its previous value in one or more paths through the always construct File: C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v Line: 110
Info (10041): Inferred latch for "_alarm_state[0]" at clock.v(117) File: C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v Line: 117
Info (12128): Elaborating entity "out_m" for hierarchy "out_m:out" File: C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v Line: 64
Warning (10036): Verilog HDL or VHDL warning at clock.v(132): object "_ampm" assigned a value but never read File: C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v Line: 132
Warning (10036): Verilog HDL or VHDL warning at clock.v(133): object "_alarm_str" assigned a value but never read File: C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v Line: 133
Warning (10230): Verilog HDL assignment warning at clock.v(141): truncated value with size 32 to match size of target (6) File: C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v Line: 141
Warning (10230): Verilog HDL assignment warning at clock.v(142): truncated value with size 32 to match size of target (6) File: C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v Line: 142
Warning (10230): Verilog HDL assignment warning at clock.v(143): truncated value with size 32 to match size of target (6) File: C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v Line: 143
Warning (10230): Verilog HDL assignment warning at clock.v(149): truncated value with size 24 to match size of target (22) File: C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v Line: 149
Warning (10230): Verilog HDL assignment warning at clock.v(151): truncated value with size 24 to match size of target (22) File: C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v Line: 151
Warning (12158): Entity "out_m" contains only dangling pins File: C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v Line: 64
Info (12128): Elaborating entity "test_m" for hierarchy "test_m:test" File: C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v Line: 65
Info (10648): Verilog HDL Display System Task info at clock.v(180): \n[[[ initialization + 11 ticks (5 seconds, stop with clock low) ]]] File: C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v Line: 180
Info (10648): Verilog HDL Display System Task info at clock.v(185): [[[ raising set flag, time set to 34953 (9:42:33 AM); 10 ticks (5 seconds) ]]] File: C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v Line: 185
Info (10648): Verilog HDL Display System Task info at clock.v(190): [[[ releasing set flag; 10 ticks (5 seconds) ]]] File: C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v Line: 190
Info (10648): Verilog HDL Display System Task info at clock.v(195): [[[ raising alarm flag, alarm set to 34961 (9:42:41 AM); 20 ticks (10 seconds) ]]] File: C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v Line: 195
Info (10648): Verilog HDL Display System Task info at clock.v(200): [[[ releasing alarm flag; 10 ticks (5 seconds) ]]] File: C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v Line: 200
Info (10648): Verilog HDL Display System Task info at clock.v(205): [[[ raising alarm flag, time left at previous setpoint; 10 ticks (5 seconds) ]]] File: C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v Line: 205
Info (10648): Verilog HDL Display System Task info at clock.v(210): [[[ raising set flag, time set to 34955 (9:42:35 AM); 4 ticks (2 seconds) ]]] File: C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v Line: 210
Info (10648): Verilog HDL Display System Task info at clock.v(214): [[[ releasing set flag; 20 ticks (10 seconds) ]]] File: C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v Line: 214
Info (10648): Verilog HDL Display System Task info at clock.v(218): [[[ releasing alarm flag; 10 ticks (5 seconds) ]]] File: C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v Line: 218
Info (10648): Verilog HDL Display System Task info at clock.v(229): [[[ raising set flag, time set to 50925 (2:08:45 PM); 10 ticks (5 seconds) ]]] File: C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v Line: 229
Info (10648): Verilog HDL Display System Task info at clock.v(233): [[[ raising alarm flag, time set to 50925 (2:08:45 PM); 10 ticks (5 seconds) ]]] File: C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v Line: 233
Info (10648): Verilog HDL Display System Task info at clock.v(237): [[[ releasing set flag; 10 ticks (5 seconds) ]]] File: C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v Line: 237
Info (10648): Verilog HDL Display System Task info at clock.v(242): [[[ raising set flag, time set to 50924 (2:08:44 PM); 4 ticks (2 seconds) ]]] File: C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v Line: 242
Info (10648): Verilog HDL Display System Task info at clock.v(246): [[[ releasing set flag; 10 ticks (5 seconds) ]]] File: C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v Line: 246
Info (10648): Verilog HDL Display System Task info at clock.v(250): [[[ releasing alarm flag; 10 ticks (5 seconds) ]]] File: C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v Line: 250
Info (10648): Verilog HDL Display System Task info at clock.v(254):  File: C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v Line: 254
Warning (10175): Verilog HDL warning at clock.v(255): ignoring unsupported system task File: C:/Users/piscitellon/Documents/Fall2017/ELEC2275-03/Lab8_Clock/clock.v Line: 255
Error (12061): Can't synthesize current design -- Top partition does not contain any logic
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 15 warnings
    Error: Peak virtual memory: 674 megabytes
    Error: Processing ended: Wed Nov 15 15:36:35 2017
    Error: Elapsed time: 00:00:10
    Error: Total CPU time (on all processors): 00:00:24


