{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616148849163 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616148849175 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 19 15:44:09 2021 " "Processing started: Fri Mar 19 15:44:09 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616148849175 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616148849175 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off traversal -c traversal " "Command: quartus_map --read_settings_files=on --write_settings_files=off traversal -c traversal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616148849175 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1616148849831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm_1280_uart_receiverr.v 1 1 " "Found 1 design units, including 1 entities, in source file sm_1280_uart_receiverr.v" { { "Info" "ISGN_ENTITY_NAME" "1 RECEIVER " "Found entity 1: RECEIVER" {  } { { "SM_1280_uart_receiverr.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_uart_receiverr.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616148861530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616148861530 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "dist SM_1280_traversal.v(286) " "Verilog HDL Declaration warning at SM_1280_traversal.v(286): \"dist\" is SystemVerilog-2005 keyword" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 286 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1616148861530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm_1280_traversal.v 1 1 " "Found 1 design units, including 1 entities, in source file sm_1280_traversal.v" { { "Info" "ISGN_ENTITY_NAME" "1 traversal " "Found entity 1: traversal" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616148861534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616148861534 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SM_1280_ADC_controller.v(80) " "Verilog HDL information at SM_1280_ADC_controller.v(80): always construct contains both blocking and non-blocking assignments" {  } { { "SM_1280_ADC_controller.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_ADC_controller.v" 80 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1616148861534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm_1280_adc_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sm_1280_adc_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_controller " "Found entity 1: ADC_controller" {  } { { "SM_1280_ADC_controller.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_ADC_controller.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616148861534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616148861534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm_1280_uart_transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file sm_1280_uart_transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "SM_1280_uart_transmitter.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_uart_transmitter.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616148861538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616148861538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm_1280_motor.v 1 1 " "Found 1 design units, including 1 entities, in source file sm_1280_motor.v" { { "Info" "ISGN_ENTITY_NAME" "1 motor " "Found entity 1: motor" {  } { { "SM_1280_motor.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_motor.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616148861538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616148861538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm_1280_message.v 1 1 " "Found 1 design units, including 1 entities, in source file sm_1280_message.v" { { "Info" "ISGN_ENTITY_NAME" "1 message " "Found entity 1: message" {  } { { "SM_1280_message.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_message.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616148861542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616148861542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm_1280_colour_sensor.v 1 1 " "Found 1 design units, including 1 entities, in source file sm_1280_colour_sensor.v" { { "Info" "ISGN_ENTITY_NAME" "1 colour_sensor " "Found entity 1: colour_sensor" {  } { { "SM_1280_colour_sensor.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_colour_sensor.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616148861542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616148861542 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reg_addr REG_ADDR SM_1280_I2C_Core_Verilog.v(30) " "Verilog HDL Declaration information at SM_1280_I2C_Core_Verilog.v(30): object \"reg_addr\" differs only in case from object \"REG_ADDR\" in the same scope" {  } { { "SM_1280_I2C_Core_Verilog.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_I2C_Core_Verilog.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616148861546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm_1280_i2c_core_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file sm_1280_i2c_core_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Core_Verilog " "Found entity 1: I2C_Core_Verilog" {  } { { "SM_1280_I2C_Core_Verilog.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_I2C_Core_Verilog.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616148861546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616148861546 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SM_1280_I2C_Controller.v(88) " "Verilog HDL information at SM_1280_I2C_Controller.v(88): always construct contains both blocking and non-blocking assignments" {  } { { "SM_1280_I2C_Controller.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_I2C_Controller.v" 88 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1616148861550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm_1280_i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sm_1280_i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "SM_1280_I2C_Controller.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_I2C_Controller.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616148861550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616148861550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616148861550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616148861550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bot.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bot.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bot " "Found entity 1: bot" {  } { { "bot.bdf" "" { Schematic "C:/Users/Kritik/Desktop/SM_1280_final/bot.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616148861554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616148861554 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bot " "Elaborating entity \"bot\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1616148861702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:inst1 " "Elaborating entity \"pll\" for hierarchy \"pll:inst1\"" {  } { { "bot.bdf" "inst1" { Schematic "C:/Users/Kritik/Desktop/SM_1280_final/bot.bdf" { { 136 48 328 344 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616148861734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:inst1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:inst1\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "C:/Users/Kritik/Desktop/SM_1280_final/pll.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616148861814 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:inst1\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:inst1\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/pll.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616148861943 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:inst1\|altpll:altpll_component " "Instantiated megafunction \"pll:inst1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616148861943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 125 " "Parameter \"clk0_divide_by\" = \"125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616148861943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616148861943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 8 " "Parameter \"clk0_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616148861943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616148861943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 500 " "Parameter \"clk1_divide_by\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616148861943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616148861943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616148861943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616148861943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616148861943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616148861943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616148861943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616148861943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616148861943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616148861943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616148861943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616148861943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616148861943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616148861943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616148861943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616148861943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616148861943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616148861943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616148861943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616148861943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616148861943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616148861943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616148861943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616148861943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616148861943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616148861943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616148861943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616148861943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616148861943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616148861943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616148861943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616148861943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616148861943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616148861943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616148861943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616148861943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616148861943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616148861943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616148861943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616148861943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616148861943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616148861943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616148861943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616148861943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616148861943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616148861943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616148861943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616148861943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616148861943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616148861943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616148861943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616148861943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616148861943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616148861943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616148861943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616148861943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616148861943 ""}  } { { "pll.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/pll.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616148861943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616148862003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616148862003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:inst1\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:inst1\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/quartus_prime/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616148862003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "traversal traversal:inst6 " "Elaborating entity \"traversal\" for hierarchy \"traversal:inst6\"" {  } { { "bot.bdf" "inst6" { Schematic "C:/Users/Kritik/Desktop/SM_1280_final/bot.bdf" { { 168 544 792 440 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616148862031 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "node_ssu SM_1280_traversal.v(247) " "Verilog HDL or VHDL warning at SM_1280_traversal.v(247): object \"node_ssu\" assigned a value but never read" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 247 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616148862035 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "j SM_1280_traversal.v(277) " "Verilog HDL or VHDL warning at SM_1280_traversal.v(277): object \"j\" assigned a value but never read" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 277 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616148862035 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(239) " "Verilog HDL assignment warning at SM_1280_traversal.v(239): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862039 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(240) " "Verilog HDL assignment warning at SM_1280_traversal.v(240): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862039 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(623) " "Verilog HDL assignment warning at SM_1280_traversal.v(623): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862071 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(624) " "Verilog HDL assignment warning at SM_1280_traversal.v(624): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 624 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862071 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(625) " "Verilog HDL assignment warning at SM_1280_traversal.v(625): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 625 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862071 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(626) " "Verilog HDL assignment warning at SM_1280_traversal.v(626): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 626 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862071 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SM_1280_traversal.v(621) " "Verilog HDL assignment warning at SM_1280_traversal.v(621): truncated value with size 32 to match size of target (4)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862071 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(649) " "Verilog HDL assignment warning at SM_1280_traversal.v(649): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 649 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862071 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(651) " "Verilog HDL assignment warning at SM_1280_traversal.v(651): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862071 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(652) " "Verilog HDL assignment warning at SM_1280_traversal.v(652): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 652 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862071 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(653) " "Verilog HDL assignment warning at SM_1280_traversal.v(653): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 653 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862075 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(658) " "Verilog HDL assignment warning at SM_1280_traversal.v(658): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 658 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862075 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(661) " "Verilog HDL assignment warning at SM_1280_traversal.v(661): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 661 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862075 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(662) " "Verilog HDL assignment warning at SM_1280_traversal.v(662): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862075 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(663) " "Verilog HDL assignment warning at SM_1280_traversal.v(663): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862075 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(668) " "Verilog HDL assignment warning at SM_1280_traversal.v(668): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 668 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862075 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(670) " "Verilog HDL assignment warning at SM_1280_traversal.v(670): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862075 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(671) " "Verilog HDL assignment warning at SM_1280_traversal.v(671): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862075 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(676) " "Verilog HDL assignment warning at SM_1280_traversal.v(676): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 676 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862075 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(678) " "Verilog HDL assignment warning at SM_1280_traversal.v(678): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 678 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862075 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(679) " "Verilog HDL assignment warning at SM_1280_traversal.v(679): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 679 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862075 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(684) " "Verilog HDL assignment warning at SM_1280_traversal.v(684): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 684 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862075 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(686) " "Verilog HDL assignment warning at SM_1280_traversal.v(686): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 686 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862075 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(687) " "Verilog HDL assignment warning at SM_1280_traversal.v(687): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 687 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862075 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(692) " "Verilog HDL assignment warning at SM_1280_traversal.v(692): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 692 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862075 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(694) " "Verilog HDL assignment warning at SM_1280_traversal.v(694): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 694 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862075 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(695) " "Verilog HDL assignment warning at SM_1280_traversal.v(695): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 695 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862075 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(696) " "Verilog HDL assignment warning at SM_1280_traversal.v(696): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862075 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(701) " "Verilog HDL assignment warning at SM_1280_traversal.v(701): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 701 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862075 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(703) " "Verilog HDL assignment warning at SM_1280_traversal.v(703): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 703 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862075 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(704) " "Verilog HDL assignment warning at SM_1280_traversal.v(704): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 704 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862075 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(705) " "Verilog HDL assignment warning at SM_1280_traversal.v(705): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 705 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862075 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(726) " "Verilog HDL assignment warning at SM_1280_traversal.v(726): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 726 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862079 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(728) " "Verilog HDL assignment warning at SM_1280_traversal.v(728): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 728 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862079 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(729) " "Verilog HDL assignment warning at SM_1280_traversal.v(729): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 729 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862079 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(730) " "Verilog HDL assignment warning at SM_1280_traversal.v(730): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 730 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862079 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(735) " "Verilog HDL assignment warning at SM_1280_traversal.v(735): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 735 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862079 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(737) " "Verilog HDL assignment warning at SM_1280_traversal.v(737): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 737 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862079 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(738) " "Verilog HDL assignment warning at SM_1280_traversal.v(738): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 738 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862079 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(739) " "Verilog HDL assignment warning at SM_1280_traversal.v(739): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 739 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862079 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(744) " "Verilog HDL assignment warning at SM_1280_traversal.v(744): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 744 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862079 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(746) " "Verilog HDL assignment warning at SM_1280_traversal.v(746): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 746 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862079 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(747) " "Verilog HDL assignment warning at SM_1280_traversal.v(747): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862079 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(752) " "Verilog HDL assignment warning at SM_1280_traversal.v(752): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 752 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862079 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(754) " "Verilog HDL assignment warning at SM_1280_traversal.v(754): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 754 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862079 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(755) " "Verilog HDL assignment warning at SM_1280_traversal.v(755): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 755 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862079 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(760) " "Verilog HDL assignment warning at SM_1280_traversal.v(760): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 760 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862079 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(762) " "Verilog HDL assignment warning at SM_1280_traversal.v(762): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 762 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862079 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(763) " "Verilog HDL assignment warning at SM_1280_traversal.v(763): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 763 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862079 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(768) " "Verilog HDL assignment warning at SM_1280_traversal.v(768): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 768 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862079 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(770) " "Verilog HDL assignment warning at SM_1280_traversal.v(770): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 770 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862079 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(771) " "Verilog HDL assignment warning at SM_1280_traversal.v(771): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 771 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862079 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(772) " "Verilog HDL assignment warning at SM_1280_traversal.v(772): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 772 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862079 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(777) " "Verilog HDL assignment warning at SM_1280_traversal.v(777): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 777 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862079 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(779) " "Verilog HDL assignment warning at SM_1280_traversal.v(779): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 779 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862079 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(780) " "Verilog HDL assignment warning at SM_1280_traversal.v(780): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 780 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862079 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(781) " "Verilog HDL assignment warning at SM_1280_traversal.v(781): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 781 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862079 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(800) " "Verilog HDL assignment warning at SM_1280_traversal.v(800): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 800 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862083 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(803) " "Verilog HDL assignment warning at SM_1280_traversal.v(803): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 803 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862083 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(804) " "Verilog HDL assignment warning at SM_1280_traversal.v(804): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 804 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862083 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(805) " "Verilog HDL assignment warning at SM_1280_traversal.v(805): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 805 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862083 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(811) " "Verilog HDL assignment warning at SM_1280_traversal.v(811): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 811 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862083 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(814) " "Verilog HDL assignment warning at SM_1280_traversal.v(814): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 814 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862083 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(815) " "Verilog HDL assignment warning at SM_1280_traversal.v(815): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 815 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862083 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(820) " "Verilog HDL assignment warning at SM_1280_traversal.v(820): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 820 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862083 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(823) " "Verilog HDL assignment warning at SM_1280_traversal.v(823): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 823 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862083 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(824) " "Verilog HDL assignment warning at SM_1280_traversal.v(824): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 824 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862083 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(844) " "Verilog HDL assignment warning at SM_1280_traversal.v(844): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 844 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862087 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(846) " "Verilog HDL assignment warning at SM_1280_traversal.v(846): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 846 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862087 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(847) " "Verilog HDL assignment warning at SM_1280_traversal.v(847): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 847 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862087 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(848) " "Verilog HDL assignment warning at SM_1280_traversal.v(848): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 848 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862087 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(853) " "Verilog HDL assignment warning at SM_1280_traversal.v(853): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 853 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862087 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(855) " "Verilog HDL assignment warning at SM_1280_traversal.v(855): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 855 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862087 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(856) " "Verilog HDL assignment warning at SM_1280_traversal.v(856): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 856 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862087 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(861) " "Verilog HDL assignment warning at SM_1280_traversal.v(861): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 861 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862087 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(864) " "Verilog HDL assignment warning at SM_1280_traversal.v(864): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 864 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862087 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(865) " "Verilog HDL assignment warning at SM_1280_traversal.v(865): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 865 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862087 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 SM_1280_traversal.v(991) " "Verilog HDL assignment warning at SM_1280_traversal.v(991): truncated value with size 32 to match size of target (24)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 991 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862091 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 SM_1280_traversal.v(1116) " "Verilog HDL assignment warning at SM_1280_traversal.v(1116): truncated value with size 32 to match size of target (24)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 1116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862091 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 SM_1280_traversal.v(1141) " "Verilog HDL assignment warning at SM_1280_traversal.v(1141): truncated value with size 32 to match size of target (24)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 1141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862091 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 SM_1280_traversal.v(1164) " "Verilog HDL assignment warning at SM_1280_traversal.v(1164): truncated value with size 32 to match size of target (24)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 1164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862095 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 SM_1280_traversal.v(1186) " "Verilog HDL assignment warning at SM_1280_traversal.v(1186): truncated value with size 32 to match size of target (24)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 1186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862095 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SM_1280_traversal.v(1196) " "Verilog HDL assignment warning at SM_1280_traversal.v(1196): truncated value with size 32 to match size of target (4)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 1196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862095 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(1208) " "Verilog HDL assignment warning at SM_1280_traversal.v(1208): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 1208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862095 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SM_1280_traversal.v(1205) " "Verilog HDL assignment warning at SM_1280_traversal.v(1205): truncated value with size 32 to match size of target (4)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 1205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862095 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SM_1280_traversal.v(1224) " "Verilog HDL assignment warning at SM_1280_traversal.v(1224): truncated value with size 32 to match size of target (4)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 1224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862099 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SM_1280_traversal.v(1240) " "Verilog HDL assignment warning at SM_1280_traversal.v(1240): truncated value with size 32 to match size of target (4)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 1240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862103 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(1255) " "Verilog HDL assignment warning at SM_1280_traversal.v(1255): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 1255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862111 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 SM_1280_traversal.v(1278) " "Verilog HDL assignment warning at SM_1280_traversal.v(1278): truncated value with size 8 to match size of target (6)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 1278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862111 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SM_1280_traversal.v(1279) " "Verilog HDL assignment warning at SM_1280_traversal.v(1279): truncated value with size 32 to match size of target (4)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 1279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862111 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 SM_1280_traversal.v(1290) " "Verilog HDL assignment warning at SM_1280_traversal.v(1290): truncated value with size 8 to match size of target (6)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 1290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862111 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SM_1280_traversal.v(1291) " "Verilog HDL assignment warning at SM_1280_traversal.v(1291): truncated value with size 32 to match size of target (4)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 1291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862111 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 SM_1280_traversal.v(1302) " "Verilog HDL assignment warning at SM_1280_traversal.v(1302): truncated value with size 8 to match size of target (6)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 1302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862115 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SM_1280_traversal.v(1303) " "Verilog HDL assignment warning at SM_1280_traversal.v(1303): truncated value with size 32 to match size of target (4)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 1303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862115 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SM_1280_traversal.v(1322) " "Verilog HDL assignment warning at SM_1280_traversal.v(1322): truncated value with size 32 to match size of target (4)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 1322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862115 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SM_1280_traversal.v(1431) " "Verilog HDL assignment warning at SM_1280_traversal.v(1431): truncated value with size 32 to match size of target (6)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 1431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862123 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(1458) " "Verilog HDL assignment warning at SM_1280_traversal.v(1458): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 1458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862123 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(1459) " "Verilog HDL assignment warning at SM_1280_traversal.v(1459): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 1459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862123 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(1460) " "Verilog HDL assignment warning at SM_1280_traversal.v(1460): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 1460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862123 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SM_1280_traversal.v(1461) " "Verilog HDL assignment warning at SM_1280_traversal.v(1461): truncated value with size 32 to match size of target (6)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 1461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862123 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(1476) " "Verilog HDL assignment warning at SM_1280_traversal.v(1476): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 1476 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862123 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(1477) " "Verilog HDL assignment warning at SM_1280_traversal.v(1477): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 1477 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862123 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(1500) " "Verilog HDL assignment warning at SM_1280_traversal.v(1500): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 1500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862123 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(1531) " "Verilog HDL assignment warning at SM_1280_traversal.v(1531): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 1531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862127 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(1548) " "Verilog HDL assignment warning at SM_1280_traversal.v(1548): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 1548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862127 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(1563) " "Verilog HDL assignment warning at SM_1280_traversal.v(1563): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 1563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862127 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(1594) " "Verilog HDL assignment warning at SM_1280_traversal.v(1594): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 1594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862131 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(1624) " "Verilog HDL assignment warning at SM_1280_traversal.v(1624): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 1624 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862131 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(1657) " "Verilog HDL assignment warning at SM_1280_traversal.v(1657): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 1657 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862131 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(1687) " "Verilog HDL assignment warning at SM_1280_traversal.v(1687): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 1687 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862135 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(1702) " "Verilog HDL assignment warning at SM_1280_traversal.v(1702): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 1702 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862135 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(1717) " "Verilog HDL assignment warning at SM_1280_traversal.v(1717): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 1717 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862135 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(1748) " "Verilog HDL assignment warning at SM_1280_traversal.v(1748): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 1748 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862139 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(1778) " "Verilog HDL assignment warning at SM_1280_traversal.v(1778): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 1778 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862143 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_traversal.v(1809) " "Verilog HDL assignment warning at SM_1280_traversal.v(1809): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 1809 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862143 "|bot|traversal:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 SM_1280_traversal.v(1831) " "Verilog HDL assignment warning at SM_1280_traversal.v(1831): truncated value with size 32 to match size of target (24)" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 1831 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148862147 "|bot|traversal:inst6"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "adj " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"adj\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1616148862747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_controller traversal:inst6\|ADC_controller:utt1 " "Elaborating entity \"ADC_controller\" for hierarchy \"traversal:inst6\|ADC_controller:utt1\"" {  } { { "SM_1280_traversal.v" "utt1" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616148862959 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "SM_1280_ADC_controller.v(71) " "Verilog HDL warning at SM_1280_ADC_controller.v(71): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "SM_1280_ADC_controller.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_ADC_controller.v" 71 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1616148862963 "|bot|traversal:inst6|ADC_controller:utt1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motor traversal:inst6\|motor:utt2 " "Elaborating entity \"motor\" for hierarchy \"traversal:inst6\|motor:utt2\"" {  } { { "SM_1280_traversal.v" "utt2" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616148863055 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_motor.v(57) " "Verilog HDL assignment warning at SM_1280_motor.v(57): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_motor.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_motor.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863055 "|bot|traversal:inst6|motor:utt2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RECEIVER RECEIVER:inst2 " "Elaborating entity \"RECEIVER\" for hierarchy \"RECEIVER:inst2\"" {  } { { "bot.bdf" "inst2" { Schematic "C:/Users/Kritik/Desktop/SM_1280_final/bot.bdf" { { 336 -248 8 416 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616148863095 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 SM_1280_uart_receiverr.v(80) " "Verilog HDL assignment warning at SM_1280_uart_receiverr.v(80): truncated value with size 32 to match size of target (16)" {  } { { "SM_1280_uart_receiverr.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_uart_receiverr.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863099 "|bot|RECEIVER:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SM_1280_uart_receiverr.v(92) " "Verilog HDL assignment warning at SM_1280_uart_receiverr.v(92): truncated value with size 32 to match size of target (4)" {  } { { "SM_1280_uart_receiverr.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_uart_receiverr.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863099 "|bot|RECEIVER:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 SM_1280_uart_receiverr.v(107) " "Verilog HDL assignment warning at SM_1280_uart_receiverr.v(107): truncated value with size 32 to match size of target (16)" {  } { { "SM_1280_uart_receiverr.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_uart_receiverr.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863099 "|bot|RECEIVER:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 SM_1280_uart_receiverr.v(124) " "Verilog HDL assignment warning at SM_1280_uart_receiverr.v(124): truncated value with size 32 to match size of target (16)" {  } { { "SM_1280_uart_receiverr.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_uart_receiverr.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863099 "|bot|RECEIVER:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SM_1280_uart_receiverr.v(135) " "Verilog HDL assignment warning at SM_1280_uart_receiverr.v(135): truncated value with size 32 to match size of target (3)" {  } { { "SM_1280_uart_receiverr.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_uart_receiverr.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863099 "|bot|RECEIVER:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SM_1280_uart_receiverr.v(141) " "Verilog HDL assignment warning at SM_1280_uart_receiverr.v(141): truncated value with size 32 to match size of target (3)" {  } { { "SM_1280_uart_receiverr.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_uart_receiverr.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863099 "|bot|RECEIVER:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SM_1280_uart_receiverr.v(147) " "Verilog HDL assignment warning at SM_1280_uart_receiverr.v(147): truncated value with size 32 to match size of target (3)" {  } { { "SM_1280_uart_receiverr.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_uart_receiverr.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863099 "|bot|RECEIVER:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SM_1280_uart_receiverr.v(159) " "Verilog HDL assignment warning at SM_1280_uart_receiverr.v(159): truncated value with size 32 to match size of target (3)" {  } { { "SM_1280_uart_receiverr.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_uart_receiverr.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863103 "|bot|RECEIVER:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "message message:inst " "Elaborating entity \"message\" for hierarchy \"message:inst\"" {  } { { "bot.bdf" "inst" { Schematic "C:/Users/Kritik/Desktop/SM_1280_final/bot.bdf" { { 488 904 1128 696 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616148863215 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp SM_1280_message.v(109) " "Verilog HDL or VHDL warning at SM_1280_message.v(109): object \"temp\" assigned a value but never read" {  } { { "SM_1280_message.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_message.v" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616148863215 "|bot|message:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SM_1280_message.v(209) " "Verilog HDL assignment warning at SM_1280_message.v(209): truncated value with size 32 to match size of target (5)" {  } { { "SM_1280_message.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_message.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863219 "|bot|message:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SM_1280_message.v(215) " "Verilog HDL assignment warning at SM_1280_message.v(215): truncated value with size 32 to match size of target (5)" {  } { { "SM_1280_message.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_message.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863219 "|bot|message:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SM_1280_message.v(216) " "Verilog HDL assignment warning at SM_1280_message.v(216): truncated value with size 32 to match size of target (6)" {  } { { "SM_1280_message.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_message.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863219 "|bot|message:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_message.v(301) " "Verilog HDL assignment warning at SM_1280_message.v(301): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_message.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_message.v" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863223 "|bot|message:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SM_1280_message.v(337) " "Verilog HDL assignment warning at SM_1280_message.v(337): truncated value with size 32 to match size of target (5)" {  } { { "SM_1280_message.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_message.v" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863227 "|bot|message:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SM_1280_message.v(343) " "Verilog HDL assignment warning at SM_1280_message.v(343): truncated value with size 32 to match size of target (5)" {  } { { "SM_1280_message.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_message.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863227 "|bot|message:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SM_1280_message.v(344) " "Verilog HDL assignment warning at SM_1280_message.v(344): truncated value with size 32 to match size of target (6)" {  } { { "SM_1280_message.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_message.v" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863227 "|bot|message:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_message.v(422) " "Verilog HDL assignment warning at SM_1280_message.v(422): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_message.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_message.v" 422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863231 "|bot|message:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SM_1280_message.v(456) " "Verilog HDL assignment warning at SM_1280_message.v(456): truncated value with size 32 to match size of target (5)" {  } { { "SM_1280_message.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_message.v" 456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863231 "|bot|message:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SM_1280_message.v(461) " "Verilog HDL assignment warning at SM_1280_message.v(461): truncated value with size 32 to match size of target (5)" {  } { { "SM_1280_message.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_message.v" 461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863231 "|bot|message:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SM_1280_message.v(462) " "Verilog HDL assignment warning at SM_1280_message.v(462): truncated value with size 32 to match size of target (6)" {  } { { "SM_1280_message.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_message.v" 462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863231 "|bot|message:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM_1280_message.v(544) " "Verilog HDL assignment warning at SM_1280_message.v(544): truncated value with size 32 to match size of target (8)" {  } { { "SM_1280_message.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_message.v" 544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863235 "|bot|message:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SM_1280_message.v(604) " "Verilog HDL assignment warning at SM_1280_message.v(604): truncated value with size 32 to match size of target (3)" {  } { { "SM_1280_message.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_message.v" 604 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863239 "|bot|message:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SM_1280_message.v(611) " "Verilog HDL assignment warning at SM_1280_message.v(611): truncated value with size 32 to match size of target (3)" {  } { { "SM_1280_message.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_message.v" 611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863239 "|bot|message:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SM_1280_message.v(618) " "Verilog HDL assignment warning at SM_1280_message.v(618): truncated value with size 32 to match size of target (3)" {  } { { "SM_1280_message.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_message.v" 618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863239 "|bot|message:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 SM_1280_message.v(659) " "Verilog HDL assignment warning at SM_1280_message.v(659): truncated value with size 32 to match size of target (27)" {  } { { "SM_1280_message.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_message.v" 659 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863239 "|bot|message:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 SM_1280_message.v(662) " "Verilog HDL assignment warning at SM_1280_message.v(662): truncated value with size 32 to match size of target (20)" {  } { { "SM_1280_message.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_message.v" 662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863239 "|bot|message:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 SM_1280_message.v(698) " "Verilog HDL assignment warning at SM_1280_message.v(698): truncated value with size 32 to match size of target (27)" {  } { { "SM_1280_message.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_message.v" 698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863243 "|bot|message:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main message:inst\|main:utt " "Elaborating entity \"main\" for hierarchy \"message:inst\|main:utt\"" {  } { { "SM_1280_message.v" "utt" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_message.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616148863459 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 SM_1280_uart_transmitter.v(109) " "Verilog HDL assignment warning at SM_1280_uart_transmitter.v(109): truncated value with size 32 to match size of target (16)" {  } { { "SM_1280_uart_transmitter.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_uart_transmitter.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863463 "|bot|message:inst|main:utt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SM_1280_uart_transmitter.v(130) " "Verilog HDL assignment warning at SM_1280_uart_transmitter.v(130): truncated value with size 32 to match size of target (4)" {  } { { "SM_1280_uart_transmitter.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_uart_transmitter.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863463 "|bot|message:inst|main:utt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 SM_1280_uart_transmitter.v(134) " "Verilog HDL assignment warning at SM_1280_uart_transmitter.v(134): truncated value with size 32 to match size of target (16)" {  } { { "SM_1280_uart_transmitter.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_uart_transmitter.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863463 "|bot|message:inst|main:utt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 SM_1280_uart_transmitter.v(149) " "Verilog HDL assignment warning at SM_1280_uart_transmitter.v(149): truncated value with size 32 to match size of target (16)" {  } { { "SM_1280_uart_transmitter.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_uart_transmitter.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863463 "|bot|message:inst|main:utt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SM_1280_uart_transmitter.v(163) " "Verilog HDL assignment warning at SM_1280_uart_transmitter.v(163): truncated value with size 32 to match size of target (4)" {  } { { "SM_1280_uart_transmitter.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_uart_transmitter.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863463 "|bot|message:inst|main:utt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SM_1280_uart_transmitter.v(173) " "Verilog HDL assignment warning at SM_1280_uart_transmitter.v(173): truncated value with size 32 to match size of target (3)" {  } { { "SM_1280_uart_transmitter.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_uart_transmitter.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863463 "|bot|message:inst|main:utt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 SM_1280_uart_transmitter.v(181) " "Verilog HDL assignment warning at SM_1280_uart_transmitter.v(181): truncated value with size 32 to match size of target (16)" {  } { { "SM_1280_uart_transmitter.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_uart_transmitter.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863463 "|bot|message:inst|main:utt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colour_sensor message:inst\|colour_sensor:utt1 " "Elaborating entity \"colour_sensor\" for hierarchy \"message:inst\|colour_sensor:utt1\"" {  } { { "SM_1280_message.v" "utt1" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_message.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616148863515 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WTH SM_1280_colour_sensor.v(55) " "Verilog HDL or VHDL warning at SM_1280_colour_sensor.v(55): object \"WTH\" assigned a value but never read" {  } { { "SM_1280_colour_sensor.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_colour_sensor.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616148863519 "|bot|message:inst|colour_sensor:utt1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 SM_1280_colour_sensor.v(78) " "Verilog HDL assignment warning at SM_1280_colour_sensor.v(78): truncated value with size 32 to match size of target (20)" {  } { { "SM_1280_colour_sensor.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_colour_sensor.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863519 "|bot|message:inst|colour_sensor:utt1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 SM_1280_colour_sensor.v(82) " "Verilog HDL assignment warning at SM_1280_colour_sensor.v(82): truncated value with size 32 to match size of target (16)" {  } { { "SM_1280_colour_sensor.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_colour_sensor.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863519 "|bot|message:inst|colour_sensor:utt1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 SM_1280_colour_sensor.v(88) " "Verilog HDL assignment warning at SM_1280_colour_sensor.v(88): truncated value with size 32 to match size of target (10)" {  } { { "SM_1280_colour_sensor.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_colour_sensor.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863519 "|bot|message:inst|colour_sensor:utt1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 SM_1280_colour_sensor.v(119) " "Verilog HDL assignment warning at SM_1280_colour_sensor.v(119): truncated value with size 32 to match size of target (20)" {  } { { "SM_1280_colour_sensor.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_colour_sensor.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863519 "|bot|message:inst|colour_sensor:utt1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 SM_1280_colour_sensor.v(123) " "Verilog HDL assignment warning at SM_1280_colour_sensor.v(123): truncated value with size 32 to match size of target (16)" {  } { { "SM_1280_colour_sensor.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_colour_sensor.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863519 "|bot|message:inst|colour_sensor:utt1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 SM_1280_colour_sensor.v(129) " "Verilog HDL assignment warning at SM_1280_colour_sensor.v(129): truncated value with size 32 to match size of target (10)" {  } { { "SM_1280_colour_sensor.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_colour_sensor.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863519 "|bot|message:inst|colour_sensor:utt1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 SM_1280_colour_sensor.v(158) " "Verilog HDL assignment warning at SM_1280_colour_sensor.v(158): truncated value with size 32 to match size of target (20)" {  } { { "SM_1280_colour_sensor.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_colour_sensor.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863519 "|bot|message:inst|colour_sensor:utt1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 SM_1280_colour_sensor.v(162) " "Verilog HDL assignment warning at SM_1280_colour_sensor.v(162): truncated value with size 32 to match size of target (16)" {  } { { "SM_1280_colour_sensor.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_colour_sensor.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863519 "|bot|message:inst|colour_sensor:utt1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 SM_1280_colour_sensor.v(168) " "Verilog HDL assignment warning at SM_1280_colour_sensor.v(168): truncated value with size 32 to match size of target (10)" {  } { { "SM_1280_colour_sensor.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_colour_sensor.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863519 "|bot|message:inst|colour_sensor:utt1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Core_Verilog I2C_Core_Verilog:inst4 " "Elaborating entity \"I2C_Core_Verilog\" for hierarchy \"I2C_Core_Verilog:inst4\"" {  } { { "bot.bdf" "inst4" { Schematic "C:/Users/Kritik/Desktop/SM_1280_final/bot.bdf" { { 760 -104 120 936 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616148863559 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_data SM_1280_I2C_Core_Verilog.v(73) " "Verilog HDL or VHDL warning at SM_1280_I2C_Core_Verilog.v(73): object \"rx_data\" assigned a value but never read" {  } { { "SM_1280_I2C_Core_Verilog.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_I2C_Core_Verilog.v" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616148863563 "|bot|I2C_Core_Verilog:inst4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dvalid SM_1280_I2C_Core_Verilog.v(98) " "Verilog HDL or VHDL warning at SM_1280_I2C_Core_Verilog.v(98): object \"dvalid\" assigned a value but never read" {  } { { "SM_1280_I2C_Core_Verilog.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_I2C_Core_Verilog.v" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616148863563 "|bot|I2C_Core_Verilog:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SM_1280_I2C_Core_Verilog.v(147) " "Verilog HDL assignment warning at SM_1280_I2C_Core_Verilog.v(147): truncated value with size 32 to match size of target (9)" {  } { { "SM_1280_I2C_Core_Verilog.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_I2C_Core_Verilog.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863563 "|bot|I2C_Core_Verilog:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SM_1280_I2C_Core_Verilog.v(165) " "Verilog HDL assignment warning at SM_1280_I2C_Core_Verilog.v(165): truncated value with size 32 to match size of target (9)" {  } { { "SM_1280_I2C_Core_Verilog.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_I2C_Core_Verilog.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863563 "|bot|I2C_Core_Verilog:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SM_1280_I2C_Core_Verilog.v(176) " "Verilog HDL assignment warning at SM_1280_I2C_Core_Verilog.v(176): truncated value with size 32 to match size of target (9)" {  } { { "SM_1280_I2C_Core_Verilog.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_I2C_Core_Verilog.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863563 "|bot|I2C_Core_Verilog:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SM_1280_I2C_Core_Verilog.v(250) " "Verilog HDL assignment warning at SM_1280_I2C_Core_Verilog.v(250): truncated value with size 32 to match size of target (9)" {  } { { "SM_1280_I2C_Core_Verilog.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_I2C_Core_Verilog.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863567 "|bot|I2C_Core_Verilog:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SM_1280_I2C_Core_Verilog.v(273) " "Verilog HDL assignment warning at SM_1280_I2C_Core_Verilog.v(273): truncated value with size 32 to match size of target (4)" {  } { { "SM_1280_I2C_Core_Verilog.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_I2C_Core_Verilog.v" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863567 "|bot|I2C_Core_Verilog:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SM_1280_I2C_Core_Verilog.v(274) " "Verilog HDL assignment warning at SM_1280_I2C_Core_Verilog.v(274): truncated value with size 32 to match size of target (9)" {  } { { "SM_1280_I2C_Core_Verilog.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_I2C_Core_Verilog.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863567 "|bot|I2C_Core_Verilog:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SM_1280_I2C_Core_Verilog.v(280) " "Verilog HDL assignment warning at SM_1280_I2C_Core_Verilog.v(280): truncated value with size 32 to match size of target (9)" {  } { { "SM_1280_I2C_Core_Verilog.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_I2C_Core_Verilog.v" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863567 "|bot|I2C_Core_Verilog:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SM_1280_I2C_Core_Verilog.v(289) " "Verilog HDL assignment warning at SM_1280_I2C_Core_Verilog.v(289): truncated value with size 32 to match size of target (9)" {  } { { "SM_1280_I2C_Core_Verilog.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_I2C_Core_Verilog.v" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863567 "|bot|I2C_Core_Verilog:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SM_1280_I2C_Core_Verilog.v(306) " "Verilog HDL assignment warning at SM_1280_I2C_Core_Verilog.v(306): truncated value with size 32 to match size of target (9)" {  } { { "SM_1280_I2C_Core_Verilog.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_I2C_Core_Verilog.v" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863567 "|bot|I2C_Core_Verilog:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SM_1280_I2C_Core_Verilog.v(316) " "Verilog HDL assignment warning at SM_1280_I2C_Core_Verilog.v(316): truncated value with size 32 to match size of target (9)" {  } { { "SM_1280_I2C_Core_Verilog.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_I2C_Core_Verilog.v" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863567 "|bot|I2C_Core_Verilog:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SM_1280_I2C_Core_Verilog.v(330) " "Verilog HDL assignment warning at SM_1280_I2C_Core_Verilog.v(330): truncated value with size 32 to match size of target (9)" {  } { { "SM_1280_I2C_Core_Verilog.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_I2C_Core_Verilog.v" 330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863567 "|bot|I2C_Core_Verilog:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SM_1280_I2C_Core_Verilog.v(350) " "Verilog HDL assignment warning at SM_1280_I2C_Core_Verilog.v(350): truncated value with size 32 to match size of target (4)" {  } { { "SM_1280_I2C_Core_Verilog.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_I2C_Core_Verilog.v" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863567 "|bot|I2C_Core_Verilog:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SM_1280_I2C_Core_Verilog.v(351) " "Verilog HDL assignment warning at SM_1280_I2C_Core_Verilog.v(351): truncated value with size 32 to match size of target (9)" {  } { { "SM_1280_I2C_Core_Verilog.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_I2C_Core_Verilog.v" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863567 "|bot|I2C_Core_Verilog:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SM_1280_I2C_Core_Verilog.v(357) " "Verilog HDL assignment warning at SM_1280_I2C_Core_Verilog.v(357): truncated value with size 32 to match size of target (9)" {  } { { "SM_1280_I2C_Core_Verilog.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_I2C_Core_Verilog.v" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863567 "|bot|I2C_Core_Verilog:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SM_1280_I2C_Core_Verilog.v(366) " "Verilog HDL assignment warning at SM_1280_I2C_Core_Verilog.v(366): truncated value with size 32 to match size of target (9)" {  } { { "SM_1280_I2C_Core_Verilog.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_I2C_Core_Verilog.v" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863567 "|bot|I2C_Core_Verilog:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SM_1280_I2C_Core_Verilog.v(384) " "Verilog HDL assignment warning at SM_1280_I2C_Core_Verilog.v(384): truncated value with size 32 to match size of target (9)" {  } { { "SM_1280_I2C_Core_Verilog.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_I2C_Core_Verilog.v" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863571 "|bot|I2C_Core_Verilog:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SM_1280_I2C_Core_Verilog.v(394) " "Verilog HDL assignment warning at SM_1280_I2C_Core_Verilog.v(394): truncated value with size 32 to match size of target (9)" {  } { { "SM_1280_I2C_Core_Verilog.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_I2C_Core_Verilog.v" 394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863571 "|bot|I2C_Core_Verilog:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SM_1280_I2C_Core_Verilog.v(408) " "Verilog HDL assignment warning at SM_1280_I2C_Core_Verilog.v(408): truncated value with size 32 to match size of target (9)" {  } { { "SM_1280_I2C_Core_Verilog.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_I2C_Core_Verilog.v" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863571 "|bot|I2C_Core_Verilog:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SM_1280_I2C_Core_Verilog.v(429) " "Verilog HDL assignment warning at SM_1280_I2C_Core_Verilog.v(429): truncated value with size 32 to match size of target (4)" {  } { { "SM_1280_I2C_Core_Verilog.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_I2C_Core_Verilog.v" 429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863571 "|bot|I2C_Core_Verilog:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SM_1280_I2C_Core_Verilog.v(430) " "Verilog HDL assignment warning at SM_1280_I2C_Core_Verilog.v(430): truncated value with size 32 to match size of target (9)" {  } { { "SM_1280_I2C_Core_Verilog.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_I2C_Core_Verilog.v" 430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863571 "|bot|I2C_Core_Verilog:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SM_1280_I2C_Core_Verilog.v(436) " "Verilog HDL assignment warning at SM_1280_I2C_Core_Verilog.v(436): truncated value with size 32 to match size of target (9)" {  } { { "SM_1280_I2C_Core_Verilog.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_I2C_Core_Verilog.v" 436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863571 "|bot|I2C_Core_Verilog:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SM_1280_I2C_Core_Verilog.v(445) " "Verilog HDL assignment warning at SM_1280_I2C_Core_Verilog.v(445): truncated value with size 32 to match size of target (9)" {  } { { "SM_1280_I2C_Core_Verilog.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_I2C_Core_Verilog.v" 445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863571 "|bot|I2C_Core_Verilog:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SM_1280_I2C_Core_Verilog.v(462) " "Verilog HDL assignment warning at SM_1280_I2C_Core_Verilog.v(462): truncated value with size 32 to match size of target (9)" {  } { { "SM_1280_I2C_Core_Verilog.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_I2C_Core_Verilog.v" 462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863571 "|bot|I2C_Core_Verilog:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SM_1280_I2C_Core_Verilog.v(472) " "Verilog HDL assignment warning at SM_1280_I2C_Core_Verilog.v(472): truncated value with size 32 to match size of target (9)" {  } { { "SM_1280_I2C_Core_Verilog.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_I2C_Core_Verilog.v" 472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863571 "|bot|I2C_Core_Verilog:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SM_1280_I2C_Core_Verilog.v(486) " "Verilog HDL assignment warning at SM_1280_I2C_Core_Verilog.v(486): truncated value with size 32 to match size of target (9)" {  } { { "SM_1280_I2C_Core_Verilog.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_I2C_Core_Verilog.v" 486 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863571 "|bot|I2C_Core_Verilog:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SM_1280_I2C_Core_Verilog.v(507) " "Verilog HDL assignment warning at SM_1280_I2C_Core_Verilog.v(507): truncated value with size 32 to match size of target (4)" {  } { { "SM_1280_I2C_Core_Verilog.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_I2C_Core_Verilog.v" 507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863571 "|bot|I2C_Core_Verilog:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SM_1280_I2C_Core_Verilog.v(523) " "Verilog HDL assignment warning at SM_1280_I2C_Core_Verilog.v(523): truncated value with size 32 to match size of target (9)" {  } { { "SM_1280_I2C_Core_Verilog.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_I2C_Core_Verilog.v" 523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863571 "|bot|I2C_Core_Verilog:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SM_1280_I2C_Core_Verilog.v(539) " "Verilog HDL assignment warning at SM_1280_I2C_Core_Verilog.v(539): truncated value with size 32 to match size of target (9)" {  } { { "SM_1280_I2C_Core_Verilog.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_I2C_Core_Verilog.v" 539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863575 "|bot|I2C_Core_Verilog:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SM_1280_I2C_Core_Verilog.v(559) " "Verilog HDL assignment warning at SM_1280_I2C_Core_Verilog.v(559): truncated value with size 32 to match size of target (4)" {  } { { "SM_1280_I2C_Core_Verilog.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_I2C_Core_Verilog.v" 559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863575 "|bot|I2C_Core_Verilog:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SM_1280_I2C_Core_Verilog.v(569) " "Verilog HDL assignment warning at SM_1280_I2C_Core_Verilog.v(569): truncated value with size 32 to match size of target (4)" {  } { { "SM_1280_I2C_Core_Verilog.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_I2C_Core_Verilog.v" 569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863575 "|bot|I2C_Core_Verilog:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 SM_1280_I2C_Core_Verilog.v(573) " "Verilog HDL assignment warning at SM_1280_I2C_Core_Verilog.v(573): truncated value with size 32 to match size of target (16)" {  } { { "SM_1280_I2C_Core_Verilog.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_I2C_Core_Verilog.v" 573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863575 "|bot|I2C_Core_Verilog:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SM_1280_I2C_Core_Verilog.v(588) " "Verilog HDL assignment warning at SM_1280_I2C_Core_Verilog.v(588): truncated value with size 32 to match size of target (9)" {  } { { "SM_1280_I2C_Core_Verilog.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_I2C_Core_Verilog.v" 588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863575 "|bot|I2C_Core_Verilog:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SM_1280_I2C_Core_Verilog.v(605) " "Verilog HDL assignment warning at SM_1280_I2C_Core_Verilog.v(605): truncated value with size 32 to match size of target (9)" {  } { { "SM_1280_I2C_Core_Verilog.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_I2C_Core_Verilog.v" 605 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863575 "|bot|I2C_Core_Verilog:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SM_1280_I2C_Core_Verilog.v(623) " "Verilog HDL assignment warning at SM_1280_I2C_Core_Verilog.v(623): truncated value with size 32 to match size of target (9)" {  } { { "SM_1280_I2C_Core_Verilog.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_I2C_Core_Verilog.v" 623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863575 "|bot|I2C_Core_Verilog:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SM_1280_I2C_Core_Verilog.v(638) " "Verilog HDL assignment warning at SM_1280_I2C_Core_Verilog.v(638): truncated value with size 32 to match size of target (9)" {  } { { "SM_1280_I2C_Core_Verilog.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_I2C_Core_Verilog.v" 638 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863575 "|bot|I2C_Core_Verilog:inst4"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "SM_1280_I2C_Core_Verilog.v(229) " "Verilog HDL Case Statement information at SM_1280_I2C_Core_Verilog.v(229): all case item expressions in this case statement are onehot" {  } { { "SM_1280_I2C_Core_Verilog.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_I2C_Core_Verilog.v" 229 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1616148863575 "|bot|I2C_Core_Verilog:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SM_1280_I2C_Core_Verilog.v(676) " "Verilog HDL assignment warning at SM_1280_I2C_Core_Verilog.v(676): truncated value with size 32 to match size of target (9)" {  } { { "SM_1280_I2C_Core_Verilog.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_I2C_Core_Verilog.v" 676 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863579 "|bot|I2C_Core_Verilog:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SM_1280_I2C_Core_Verilog.v(697) " "Verilog HDL assignment warning at SM_1280_I2C_Core_Verilog.v(697): truncated value with size 32 to match size of target (4)" {  } { { "SM_1280_I2C_Core_Verilog.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_I2C_Core_Verilog.v" 697 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863579 "|bot|I2C_Core_Verilog:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SM_1280_I2C_Core_Verilog.v(698) " "Verilog HDL assignment warning at SM_1280_I2C_Core_Verilog.v(698): truncated value with size 32 to match size of target (9)" {  } { { "SM_1280_I2C_Core_Verilog.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_I2C_Core_Verilog.v" 698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863579 "|bot|I2C_Core_Verilog:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SM_1280_I2C_Core_Verilog.v(704) " "Verilog HDL assignment warning at SM_1280_I2C_Core_Verilog.v(704): truncated value with size 32 to match size of target (9)" {  } { { "SM_1280_I2C_Core_Verilog.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_I2C_Core_Verilog.v" 704 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863579 "|bot|I2C_Core_Verilog:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SM_1280_I2C_Core_Verilog.v(713) " "Verilog HDL assignment warning at SM_1280_I2C_Core_Verilog.v(713): truncated value with size 32 to match size of target (9)" {  } { { "SM_1280_I2C_Core_Verilog.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_I2C_Core_Verilog.v" 713 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863579 "|bot|I2C_Core_Verilog:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SM_1280_I2C_Core_Verilog.v(730) " "Verilog HDL assignment warning at SM_1280_I2C_Core_Verilog.v(730): truncated value with size 32 to match size of target (9)" {  } { { "SM_1280_I2C_Core_Verilog.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_I2C_Core_Verilog.v" 730 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863579 "|bot|I2C_Core_Verilog:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SM_1280_I2C_Core_Verilog.v(740) " "Verilog HDL assignment warning at SM_1280_I2C_Core_Verilog.v(740): truncated value with size 32 to match size of target (9)" {  } { { "SM_1280_I2C_Core_Verilog.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_I2C_Core_Verilog.v" 740 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863579 "|bot|I2C_Core_Verilog:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SM_1280_I2C_Core_Verilog.v(754) " "Verilog HDL assignment warning at SM_1280_I2C_Core_Verilog.v(754): truncated value with size 32 to match size of target (9)" {  } { { "SM_1280_I2C_Core_Verilog.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_I2C_Core_Verilog.v" 754 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863579 "|bot|I2C_Core_Verilog:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SM_1280_I2C_Core_Verilog.v(773) " "Verilog HDL assignment warning at SM_1280_I2C_Core_Verilog.v(773): truncated value with size 32 to match size of target (4)" {  } { { "SM_1280_I2C_Core_Verilog.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_I2C_Core_Verilog.v" 773 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863579 "|bot|I2C_Core_Verilog:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SM_1280_I2C_Core_Verilog.v(774) " "Verilog HDL assignment warning at SM_1280_I2C_Core_Verilog.v(774): truncated value with size 32 to match size of target (9)" {  } { { "SM_1280_I2C_Core_Verilog.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_I2C_Core_Verilog.v" 774 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863579 "|bot|I2C_Core_Verilog:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SM_1280_I2C_Core_Verilog.v(780) " "Verilog HDL assignment warning at SM_1280_I2C_Core_Verilog.v(780): truncated value with size 32 to match size of target (9)" {  } { { "SM_1280_I2C_Core_Verilog.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_I2C_Core_Verilog.v" 780 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863583 "|bot|I2C_Core_Verilog:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SM_1280_I2C_Core_Verilog.v(789) " "Verilog HDL assignment warning at SM_1280_I2C_Core_Verilog.v(789): truncated value with size 32 to match size of target (9)" {  } { { "SM_1280_I2C_Core_Verilog.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_I2C_Core_Verilog.v" 789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863583 "|bot|I2C_Core_Verilog:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SM_1280_I2C_Core_Verilog.v(806) " "Verilog HDL assignment warning at SM_1280_I2C_Core_Verilog.v(806): truncated value with size 32 to match size of target (9)" {  } { { "SM_1280_I2C_Core_Verilog.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_I2C_Core_Verilog.v" 806 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863583 "|bot|I2C_Core_Verilog:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SM_1280_I2C_Core_Verilog.v(816) " "Verilog HDL assignment warning at SM_1280_I2C_Core_Verilog.v(816): truncated value with size 32 to match size of target (9)" {  } { { "SM_1280_I2C_Core_Verilog.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_I2C_Core_Verilog.v" 816 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863583 "|bot|I2C_Core_Verilog:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SM_1280_I2C_Core_Verilog.v(830) " "Verilog HDL assignment warning at SM_1280_I2C_Core_Verilog.v(830): truncated value with size 32 to match size of target (9)" {  } { { "SM_1280_I2C_Core_Verilog.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_I2C_Core_Verilog.v" 830 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863583 "|bot|I2C_Core_Verilog:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SM_1280_I2C_Core_Verilog.v(850) " "Verilog HDL assignment warning at SM_1280_I2C_Core_Verilog.v(850): truncated value with size 32 to match size of target (4)" {  } { { "SM_1280_I2C_Core_Verilog.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_I2C_Core_Verilog.v" 850 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863583 "|bot|I2C_Core_Verilog:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SM_1280_I2C_Core_Verilog.v(851) " "Verilog HDL assignment warning at SM_1280_I2C_Core_Verilog.v(851): truncated value with size 32 to match size of target (9)" {  } { { "SM_1280_I2C_Core_Verilog.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_I2C_Core_Verilog.v" 851 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863583 "|bot|I2C_Core_Verilog:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SM_1280_I2C_Core_Verilog.v(857) " "Verilog HDL assignment warning at SM_1280_I2C_Core_Verilog.v(857): truncated value with size 32 to match size of target (9)" {  } { { "SM_1280_I2C_Core_Verilog.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_I2C_Core_Verilog.v" 857 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863583 "|bot|I2C_Core_Verilog:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SM_1280_I2C_Core_Verilog.v(866) " "Verilog HDL assignment warning at SM_1280_I2C_Core_Verilog.v(866): truncated value with size 32 to match size of target (9)" {  } { { "SM_1280_I2C_Core_Verilog.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_I2C_Core_Verilog.v" 866 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863583 "|bot|I2C_Core_Verilog:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SM_1280_I2C_Core_Verilog.v(885) " "Verilog HDL assignment warning at SM_1280_I2C_Core_Verilog.v(885): truncated value with size 32 to match size of target (9)" {  } { { "SM_1280_I2C_Core_Verilog.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_I2C_Core_Verilog.v" 885 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863583 "|bot|I2C_Core_Verilog:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SM_1280_I2C_Core_Verilog.v(901) " "Verilog HDL assignment warning at SM_1280_I2C_Core_Verilog.v(901): truncated value with size 32 to match size of target (9)" {  } { { "SM_1280_I2C_Core_Verilog.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_I2C_Core_Verilog.v" 901 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616148863583 "|bot|I2C_Core_Verilog:inst4"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "SM_1280_I2C_Core_Verilog.v(657) " "Verilog HDL Case Statement information at SM_1280_I2C_Core_Verilog.v(657): all case item expressions in this case statement are onehot" {  } { { "SM_1280_I2C_Core_Verilog.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_I2C_Core_Verilog.v" 657 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1616148863583 "|bot|I2C_Core_Verilog:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_Controller:inst3 " "Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_Controller:inst3\"" {  } { { "bot.bdf" "inst3" { Schematic "C:/Users/Kritik/Desktop/SM_1280_final/bot.bdf" { { 792 -400 -192 936 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616148863691 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count SM_1280_I2C_Controller.v(83) " "Verilog HDL or VHDL warning at SM_1280_I2C_Controller.v(83): object \"count\" assigned a value but never read" {  } { { "SM_1280_I2C_Controller.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_I2C_Controller.v" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616148863691 "|bot|I2C_Controller:inst3"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0624.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0624.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0624 " "Found entity 1: altsyncram_0624" {  } { { "db/altsyncram_0624.tdf" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/db/altsyncram_0624.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616148867259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616148867259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/db/mux_ssc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616148867639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616148867639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616148867795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616148867795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dhi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_dhi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dhi " "Found entity 1: cntr_dhi" {  } { { "db/cntr_dhi.tdf" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/db/cntr_dhi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616148868031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616148868031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/db/cmpr_tgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616148868107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616148868107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/db/cntr_i6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616148868275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616148868275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sgi " "Found entity 1: cntr_sgi" {  } { { "db/cntr_sgi.tdf" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/db/cntr_sgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616148868527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616148868527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/db/cmpr_qgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616148868611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616148868611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616148868731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616148868731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616148868819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616148868819 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616148869703 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1616148869899 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.03.19.15:44:35 Progress: Loading slde8ad7e6b/alt_sld_fab_wrapper_hw.tcl " "2021.03.19.15:44:35 Progress: Loading slde8ad7e6b/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616148875123 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616148878691 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616148878859 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616148882876 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616148883024 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616148883184 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616148883372 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616148883380 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616148883380 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1616148884103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde8ad7e6b/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde8ad7e6b/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slde8ad7e6b/alt_sld_fab.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/db/ip/slde8ad7e6b/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616148884367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616148884367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde8ad7e6b/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde8ad7e6b/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slde8ad7e6b/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/db/ip/slde8ad7e6b/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616148884467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616148884467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde8ad7e6b/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde8ad7e6b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slde8ad7e6b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/db/ip/slde8ad7e6b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616148884491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616148884491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde8ad7e6b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde8ad7e6b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slde8ad7e6b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/db/ip/slde8ad7e6b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616148884619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616148884619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde8ad7e6b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slde8ad7e6b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slde8ad7e6b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/db/ip/slde8ad7e6b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616148884779 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slde8ad7e6b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/db/ip/slde8ad7e6b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616148884779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616148884779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde8ad7e6b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde8ad7e6b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slde8ad7e6b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/db/ip/slde8ad7e6b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616148884875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616148884875 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "traversal:inst6\|Add8 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"traversal:inst6\|Add8\"" {  } { { "SM_1280_traversal.v" "Add8" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 1043 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1616148894619 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "traversal:inst6\|Add10 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"traversal:inst6\|Add10\"" {  } { { "SM_1280_traversal.v" "Add10" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 1070 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1616148894619 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1616148894619 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "traversal:inst6\|lpm_add_sub:Add8 " "Elaborated megafunction instantiation \"traversal:inst6\|lpm_add_sub:Add8\"" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 1043 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616148894683 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "traversal:inst6\|lpm_add_sub:Add8 " "Instantiated megafunction \"traversal:inst6\|lpm_add_sub:Add8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616148894683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616148894683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616148894683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616148894683 ""}  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 1043 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616148894683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_cui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_cui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_cui " "Found entity 1: add_sub_cui" {  } { { "db/add_sub_cui.tdf" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/db/add_sub_cui.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616148894735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616148894735 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "traversal:inst6\|lpm_add_sub:Add10 " "Elaborated megafunction instantiation \"traversal:inst6\|lpm_add_sub:Add10\"" {  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 1070 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616148894787 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "traversal:inst6\|lpm_add_sub:Add10 " "Instantiated megafunction \"traversal:inst6\|lpm_add_sub:Add10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616148894787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616148894787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616148894787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616148894787 ""}  } { { "SM_1280_traversal.v" "" { Text "C:/Users/Kritik/Desktop/SM_1280_final/SM_1280_traversal.v" 1070 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616148894787 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1616148897234 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cs GND " "Pin \"cs\" is stuck at GND" {  } { { "bot.bdf" "" { Schematic "C:/Users/Kritik/Desktop/SM_1280_final/bot.bdf" { { 192 904 1080 208 "cs" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616148901878 "|bot|cs"} { "Warning" "WMLS_MLS_STUCK_PIN" "motor_3v VCC " "Pin \"motor_3v\" is stuck at VCC" {  } { { "bot.bdf" "" { Schematic "C:/Users/Kritik/Desktop/SM_1280_final/bot.bdf" { { 288 904 1080 304 "motor_3v" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616148901878 "|bot|motor_3v"} { "Warning" "WMLS_MLS_STUCK_PIN" "CS3 VCC " "Pin \"CS3\" is stuck at VCC" {  } { { "bot.bdf" "" { Schematic "C:/Users/Kritik/Desktop/SM_1280_final/bot.bdf" { { 848 272 448 864 "CS3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616148901878 "|bot|CS3"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1616148901878 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616148902110 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "44 " "44 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1616148907462 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/quartus_prime/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1616148907646 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1616148907646 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616148908142 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/quartus_prime/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1616148909768 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1616148909768 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616148909936 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Kritik/Desktop/SM_1280_final/output_files/traversal.map.smsg " "Generated suppressed messages file C:/Users/Kritik/Desktop/SM_1280_final/output_files/traversal.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616148910756 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 209 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 209 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1616148912456 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1616148912544 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616148912544 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6208 " "Implemented 6208 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1616148913196 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1616148913196 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1616148913196 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6085 " "Implemented 6085 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1616148913196 ""} { "Info" "ICUT_CUT_TM_RAMS" "88 " "Implemented 88 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1616148913196 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1616148913196 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1616148913196 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 229 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 229 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4898 " "Peak virtual memory: 4898 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616148913308 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 19 15:45:13 2021 " "Processing ended: Fri Mar 19 15:45:13 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616148913308 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:04 " "Elapsed time: 00:01:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616148913308 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:39 " "Total CPU time (on all processors): 00:01:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616148913308 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616148913308 ""}
