{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 25 11:06:16 2014 " "Info: Processing started: Sun May 25 11:06:16 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Dflipflop -c Dflipflop --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Dflipflop -c Dflipflop --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Dflipflop:u0\|WideNand4 " "Warning: Node \"Dflipflop:u0\|WideNand4\" is a latch" {  } { { "Dflipflop.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/Dflipflop.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Dflipflop:u1\|WideNand4 " "Warning: Node \"Dflipflop:u1\|WideNand4\" is a latch" {  } { { "Dflipflop.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/Dflipflop.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Dflipflop:u2\|WideNand4 " "Warning: Node \"Dflipflop:u2\|WideNand4\" is a latch" {  } { { "Dflipflop.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/Dflipflop.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Dflipflop:u3\|WideNand4 " "Warning: Node \"Dflipflop:u3\|WideNand4\" is a latch" {  } { { "Dflipflop.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/Dflipflop.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "Dflipflop:u3\|WideNand2~14 " "Warning: Node \"Dflipflop:u3\|WideNand2~14\"" {  } { { "Dflipflop.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/Dflipflop.v" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "Dflipflop:u3\|WideNand1~15 " "Warning: Node \"Dflipflop:u3\|WideNand1~15\"" {  } { { "Dflipflop.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/Dflipflop.v" 5 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } { { "Dflipflop.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/Dflipflop.v" 6 -1 0 } } { "Dflipflop.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/Dflipflop.v" 5 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "Dflipflop:u2\|WideNand1~15 " "Warning: Node \"Dflipflop:u2\|WideNand1~15\"" {  } { { "Dflipflop.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/Dflipflop.v" 5 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "Dflipflop:u2\|WideNand2~14 " "Warning: Node \"Dflipflop:u2\|WideNand2~14\"" {  } { { "Dflipflop.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/Dflipflop.v" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } { { "Dflipflop.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/Dflipflop.v" 5 -1 0 } } { "Dflipflop.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/Dflipflop.v" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "Dflipflop:u1\|WideNand1~15 " "Warning: Node \"Dflipflop:u1\|WideNand1~15\"" {  } { { "Dflipflop.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/Dflipflop.v" 5 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "Dflipflop:u1\|WideNand2~14 " "Warning: Node \"Dflipflop:u1\|WideNand2~14\"" {  } { { "Dflipflop.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/Dflipflop.v" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } { { "Dflipflop.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/Dflipflop.v" 5 -1 0 } } { "Dflipflop.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/Dflipflop.v" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "Dflipflop:u0\|WideNand1~16 " "Warning: Node \"Dflipflop:u0\|WideNand1~16\"" {  } { { "Dflipflop.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/Dflipflop.v" 5 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "Dflipflop:u0\|WideNand2~14 " "Warning: Node \"Dflipflop:u0\|WideNand2~14\"" {  } { { "Dflipflop.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/Dflipflop.v" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } { { "Dflipflop.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/Dflipflop.v" 5 -1 0 } } { "Dflipflop.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/Dflipflop.v" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0}
{ "Warning" "WTAN_NOTHING_TO_TIMING_ANALYZE" "" "Warning: No paths found for timing analysis" {  } {  } 0 0 "No paths found for timing analysis" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 18 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Allocated 177 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 25 11:06:17 2014 " "Info: Processing ended: Sun May 25 11:06:17 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
