Checking license file </opt/Conpro2/license/license.dat> for host with hostid=<83f2ea7a> and feature <CONPRO2>...
Global block constraints:
  <default>
  >> Expression type: flat
  >> ALU data width threshold: 8
  >> Temporary register: shared
  Include paths: 
    Source:  /home/sbosse/proj/conpro2/test/port/src/cp
    Source:  /home/sbosse/proj/conpro2/test/port/src/vhdl
    Source:  /opt/Conpro2/incl
    Library: /opt/Conpro2/lib
TDI: Opening tools file <tools>...
  Searching tools file <tools.def>...
  Opening tools file </opt/Conpro2/toolset/tools.def>...
  Opening tool library file </opt/Conpro2/toolset/generic.lib>...
  Info [file <tools.def>, line 7]: Added synthesis tool defintion <generic>, version 1.05.
  Opening tool library file </opt/Conpro2/toolset/xilinx6.lib>...
  Info [file <tools.def>, line 27]: Added synthesis tool defintion <xilinx6>, version 1.05.
  Opening tool library file </opt/Conpro2/toolset/xilinx9.lib>...
  Info [file <tools.def>, line 173]: Added synthesis tool defintion <xilinx9>, version 1.05.
  Opening tool library file </opt/Conpro2/toolset/alliance.lib>...
  Info [file <tools.def>, line 319]: Added synthesis tool defintion <alliance>, version 1.05.
  Opening tool library file </opt/Conpro2/toolset/leonardo.lib>...
  Info [file <tools.def>, line 342]: Added synthesis tool defintion <leonardo>, version 1.05.
  Opening tool library file </opt/Conpro2/toolset/actel.lib>...
  Info [file <tools.def>, line 366]: Added synthesis tool defintion <actel>, version 1.05.
  Opening tool library file </opt/Conpro2/toolset/synplicity89.lib>...
  Info [file <tools.def>, line 389]: Added synthesis tool defintion <synplicity89>, version 1.05.
  Opening tool library file </opt/Conpro2/toolset/synplicity89_xilinx6.lib>...
  Info [file <tools.def>, line 412]: Added synthesis tool defintion <synplicity89_xilinx6>, version 1.05.
TDI: Opening tool <xilinx6>...
  Searching tool file <xilinx6.tool>...
  Opening tool file </opt/Conpro2/toolset/xilinx6.tool>...
Searching Conpro file <p.cp>...
Opening file <p.cp>...
Compiling module <p>...
  Searching toplevel objects and expanding toplevel loops and evaluating conditionals...
    Added module <Core>.
    Added module <Process>.
    Opening module <Ioport>...
      Searching module file <ioport.mod>...
      Opening module file </opt/Conpro2/lib/ioport.mod>...
      EMI [Object Ioport.ioport.root]#init: Initializing module ...
      EMI <Object Ioport.ioport.root>: creating rules for module...
      Added module <Ioport>.
        EMI <Ioport>: adding object type <ioport>...
    EMI <Object Ioport.ioport.root>: creating object <pt1>...
      EMI [Object Ioport.ioport.pt1]: added method <init>.
      EMI [Object Ioport.ioport.pt1]: added method <read>.
      EMI [Object Ioport.ioport.pt1]: added method <write>.
      EMI [Object Ioport.ioport.pt1]: added method <dir>.
      EMI [Object Ioport.ioport.pt1]: added method <interface>.
    EMI <Object Ioport.ioport.pt1>: creating rules for module...
    EMI <Object Ioport.ioport.root>: creating object <pt2>...
      EMI [Object Ioport.ioport.pt2]: added method <init>.
      EMI [Object Ioport.ioport.pt2]: added method <read>.
      EMI [Object Ioport.ioport.pt2]: added method <write>.
      EMI [Object Ioport.ioport.pt2]: added method <dir>.
      EMI [Object Ioport.ioport.pt2]: added method <interface>.
    EMI <Object Ioport.ioport.pt2>: creating rules for module...
  Analyzing function blocks...
  Analyzing processes...
    Info [file <p.cp>, line 13]: EMI#fun_compile <Object Ioport.ioport.pt1>: importing signal <top_p_io1> and assigning it to parameter <port_db>.
    Info [file <p.cp>, line 14]: EMI#fun_compile <Object Ioport.ioport.pt2>: importing signal <top_p_io2> and assigning it to parameter <port_db>.
    Info [file <p.cp>, line 16]: Analyzing process <p1>...
      Analyzing process <p1>...
    Info [file <p.cp>, line 41]: Analyzing process <main>...
      Analyzing process <main>...
  Performing program graph transformations and optimization for module <P>...
    in process <p1>...
      Performing program transformations for process <p1>...
      Resolving object dependencies for process <p1>...
    in process <main>...
      Performing program transformations for process <main>...
      Resolving object dependencies for process <main>...
  Resolving object dependencies for process <MOD_P>...
  Found 14 primary toplevel symbols.
  Found 2 processes.
  Found 0 shared function blocks.
Synthesizing main module <P>...
  Optimizing and pre-scheduling, pass 1...
    Reference Stack Scheduler: Performing expression expansions...
      in process <P.p1>
        Removed 0 instructions(s).
      in process <P.main>
        Removed 0 instructions(s).
    Optimizer: removing dead objects and instructions...
      [P.MOD_P]: Removing Register <P.PRO_p1_EXCEPTION> with 0 reader(s) and 0 writer(s).
      ... in process <main> ...
      ... in process <p1> ...
      [P.MOD_P]: Removing Register <P.PRO_main_EXCEPTION> with 0 reader(s) and 0 writer(s).
      Removed 2 object(s).
    Optimizer: folding constants in expressions...
      in process <P.p1>
        Removed 0 operand(s).
      in process <P.main>
        Removed 0 operand(s).
    ... Progress of pass 1: 2.
  Optimizing and pre-scheduling, pass 2...
    Reference Stack Scheduler: Performing expression expansions...
      in process <P.p1>
        Removed 0 instructions(s).
      in process <P.main>
        Removed 0 instructions(s).
    Optimizer: removing dead objects and instructions...
      ... in process <main> ...
      ... in process <p1> ...
      Removed 0 object(s).
    Optimizer: folding constants in expressions...
      in process <P.p1>
        Removed 0 operand(s).
      in process <P.main>
        Removed 0 operand(s).
    ... Progress of pass 2: 0.
  Resolving object guards...
    Found 0 guard(s).
  Resolving RAM blocks...
    Found 0 RAM block(s).
    Performing post-analysis transformations for process <p1>...
    Performing post-analysis transformations for process <main>...
  EMI [Object Ioport.ioport.pt1]: compiling external module interface...
  EMI [Object Ioport.ioport.pt1]: Environment is:
    NAME(s)=["IOPORT"],
    width(i)=[8;8],
    dir(i)=[0],
    port_db(U)=["top_p_io1"],
    O(s)=["pt1"],
    P(s)=["main";"p1";"MOD_P"],
    P.init(s)=["main"],
    P.read(s)=["p1"],
    P.write(s)=["p1"],
    P.dir(s)=["p1"],
    P.interface(s)=["MOD_P"],
    CLK(b)=[(§conpro_system_clk'event) and ((§conpro_system_clk) = (0b1))],
    RES(b)=[(§conpro_system_reset) = (0b1)],
    ACC(b)=[true],
    clock(i)=[10000000],
    clock_level(i)=[1],
    reset_level(i)=[1],
    reset_internal(i)=[0],
    state_enc(s)=["binary"],
    targets(?)=[],
    simu_cycles(i)=[50],
    simu_res(i)=[0],
    expr_type(s)=["flat"],
    synth_tool(?)=[],
    logic_type(s)=["std_logic"],
    alu_top_expr(i)=[1],
    alu_thres(i)=[8]
  EMI [Object Ioport.ioport.pt2]: compiling external module interface...
  EMI [Object Ioport.ioport.pt2]: Environment is:
    NAME(s)=["IOPORT"],
    width(i)=[8;8],
    dir(i)=[0],
    port_db(U)=["top_p_io2"],
    O(s)=["pt2"],
    P(s)=["main";"p1";"MOD_P"],
    P.init(s)=["main"],
    P.read(s)=["p1"],
    P.write(s)=["p1"],
    P.dir(s)=["p1"],
    P.interface(s)=["MOD_P"],
    CLK(b)=[(§conpro_system_clk'event) and ((§conpro_system_clk) = (0b1))],
    RES(b)=[(§conpro_system_reset) = (0b1)],
    ACC(b)=[true],
    clock(i)=[10000000],
    clock_level(i)=[1],
    reset_level(i)=[1],
    reset_internal(i)=[0],
    state_enc(s)=["binary"],
    targets(?)=[],
    simu_cycles(i)=[50],
    simu_res(i)=[0],
    expr_type(s)=["flat"],
    synth_tool(?)=[],
    logic_type(s)=["std_logic"],
    alu_top_expr(i)=[1],
    alu_thres(i)=[8]
  Synthesizing process instructions...
    in process <P.p1>...
      Compacting MicroCode instructions...
      Resolving boolean expressions for process <p1>...
      Binding MicroCode instructions...
      Extracting ALU for process <p1>...
      Post type alignment of expressions for process <p1>...
        0 object references aligned.
      Expression Scheduler: Performing ASAP time constrained scheduling for process <p1>...
        Scheduled 0 expression(s), expanded 0 time step(s).
      Resolving temporary registers for process <p1>...
        Created 0 register(s):
      Block Scheduler: Exploring concurrency in basic blocks for process <p1>...
        Parititioning major blocks...
        Parititioning minor blocks...
        Merging unconditional jumps...
        Found 1 major (0 splitted, CDF=0,0,1) and 1 minor block(s) with 4 jump(s).
        Created 0 bounded block(s).
      Translating MicroCode to RTL in process <p1>...
        [P.p1] [file <p.cp>, line 32]: Bounded instruction block contains more than one control statement.

        [P.p1] [file <p.cp>, line 34]: Bounded instruction block contains more than one control statement.

        19 states created.
      Calculating block frame time estimations for process <p1>...
    in process <P.main>...
      Compacting MicroCode instructions...
      Resolving boolean expressions for process <main>...
      Binding MicroCode instructions...
      Extracting ALU for process <main>...
      Post type alignment of expressions for process <main>...
        0 object references aligned.
      Expression Scheduler: Performing ASAP time constrained scheduling for process <main>...
        Scheduled 0 expression(s), expanded 0 time step(s).
      Resolving temporary registers for process <main>...
        Created 0 register(s):
      Block Scheduler: Exploring concurrency in basic blocks for process <main>...
        Parititioning major blocks...
        Parititioning minor blocks...
        Merging unconditional jumps...
        Found 1 major (0 splitted, CDF=0,0,1) and 1 minor block(s) with 0 jump(s).
        Created 0 bounded block(s).
      Translating MicroCode to RTL in process <main>...
        5 states created.
      Calculating block frame time estimations for process <main>...
  Creating entity <p_p1>...
    Emitting state list for process <p1>...
    Emitting state machine for process <p1>...
    Port width: 59 bits
  Creating entity <p_main>...
    Emitting state list for process <main>...
    Emitting state machine for process <main>...
    Port width: 9 bits
  Creating entity <p>...
    EMI [Object Ioport.ioport.pt1]: compiling process <PORT_pt1_SCHED> ...
    EMI [Object Ioport.ioport.pt1]: compiling process <PORT_pt1_IO> ...
    EMI [Object Ioport.ioport.pt1]: compiling #assert section [NAME(s)=["IOPORT"],
    width(i)=[8;8],
    dir(i)=[0],
    port_db(U)=["top_p_io1"],
    O(s)=["pt1"],
    P(s)=["main";"p1";"MOD_P"],
    P.init(s)=["main"],
    P.read(s)=["p1"],
    P.write(s)=["p1"],
    P.dir(s)=["p1"],
    P.interface(s)=["MOD_P"],
    CLK(b)=[(§conpro_system_clk'event) and ((§conpro_system_clk) = (0b1))],
    RES(b)=[(§conpro_system_reset) = (0b1)],
    ACC(b)=[true],
    clock(i)=[10000000],
    clock_level(i)=[1],
    reset_level(i)=[1],
    reset_internal(i)=[0],
    state_enc(s)=["binary"],
    targets(?)=[],
    simu_cycles(i)=[50],
    simu_res(i)=[0],
    expr_type(s)=["flat"],
    synth_tool(?)=[],
    logic_type(s)=["std_logic"],
    alu_top_expr(i)=[1],
    alu_thres(i)=[8]] with 2 conditions...
    EMI [Object Ioport.ioport.pt2]: compiling process <PORT_pt2_SCHED> ...
    EMI [Object Ioport.ioport.pt2]: compiling process <PORT_pt2_IO> ...
    EMI [Object Ioport.ioport.pt2]: compiling #assert section [NAME(s)=["IOPORT"],
    width(i)=[8;8],
    dir(i)=[0],
    port_db(U)=["top_p_io2"],
    O(s)=["pt2"],
    P(s)=["main";"p1";"MOD_P"],
    P.init(s)=["main"],
    P.read(s)=["p1"],
    P.write(s)=["p1"],
    P.dir(s)=["p1"],
    P.interface(s)=["MOD_P"],
    CLK(b)=[(§conpro_system_clk'event) and ((§conpro_system_clk) = (0b1))],
    RES(b)=[(§conpro_system_reset) = (0b1)],
    ACC(b)=[true],
    clock(i)=[10000000],
    clock_level(i)=[1],
    reset_level(i)=[1],
    reset_internal(i)=[0],
    state_enc(s)=["binary"],
    targets(?)=[],
    simu_cycles(i)=[50],
    simu_res(i)=[0],
    expr_type(s)=["flat"],
    synth_tool(?)=[],
    logic_type(s)=["std_logic"],
    alu_top_expr(i)=[1],
    alu_thres(i)=[8]] with 2 conditions...
  Emitting MicroCode for module P...
  Emitting object file for module P...
  Emitting MicroCode for process p1...
  Emitting MicroCode for process main...
  UCI <ucode.uci_out.p1>: emitting MicroCode for process <p1>.
  UCI <ucode.uci_out.main>: emitting MicroCode for process <main>.
Info : Emitting block frame informations in file <p.ft>...
TDI [Tool xilinx6.root]#new_obj: creating object <p>...
TDI [Tool xilinx6.p]#compile_all: Initializing tool ...
  TDI [Tool xilinx6.p]: found #version 2.05...
  TDI [Tool xilinx6.p]: compiling #parameter section...
    TDI [Tool xilinx6.p]: Parameter <target> not found. Using default value.
    TDI [Tool xilinx6.p]: Parameter <target_speed> not found. Using default value.
    TDI [Tool xilinx6.p]: Parameter <target> not found. Using default value.
  TDI [Tool xilinx6.p]: compiling #parameter section...
  TDI [Tool xilinx6.p]: compiling #parameter section...
    TDI [Tool xilinx6.p]: Parameter <bitgen_conf> not found. Using default value.
  TDI [Tool xilinx6.p]: compiling function <check>...
  TDI [Tool xilinx6.p]: compiling function <init>...
  TDI [Tool xilinx6.p]: compiling function <finish>...
  TDI [Tool xilinx6.p]: compiling function <make_xst_runscript>...
    TDI [Tool xilinx6.p]: Parameter <target> not found. Using default value.
  TDI [Tool xilinx6.p]: compiling function <make_proj>...
  TDI [Tool xilinx6.p]: compiling function <do_synth>...
  TDI [Tool xilinx6.p]: compiling function <do_scram>...
  TDI [Tool xilinx6.p]: compiling function <do_trans>...
    TDI [Tool xilinx6.p]: Parameter <target> not found. Using default value.
  TDI [Tool xilinx6.p]: compiling function <do_map>...
    TDI [Tool xilinx6.p]: Parameter <target> not found. Using default value.
  TDI [Tool xilinx6.p]: compiling function <do_place>...
  TDI [Tool xilinx6.p]: compiling function <do_bitgen>...
    TDI [Tool xilinx6.p]: Parameter <bitgen_conf> not found. Using default value.
  TDI [Tool xilinx6.p]: compiling function <do_ucf>...
  TDI [Tool xilinx6.p]: compiling function <do_prom>...
    TDI [Tool xilinx6.p]: Parameter <target> not found. Using default value.
    TDI [Tool xilinx6.p]: Parameter <target> not found. Using default value.
    TDI [Tool xilinx6.p]: Parameter <target> not found. Using default value.
    TDI [Tool xilinx6.p]: Parameter <target> not found. Using default value.
    TDI [Tool xilinx6.p]: Parameter <target> not found. Using default value.
    TDI [Tool xilinx6.p]: Parameter <target> not found. Using default value.
    TDI [Tool xilinx6.p]: Parameter <target> not found. Using default value.
    TDI [Tool xilinx6.p]: Parameter <target> not found. Using default value.
  TDI [Tool xilinx6.p]: compiling function <do_fpga>...
    TDI [Tool xilinx6.p]: Parameter <target> not found. Using default value.
    TDI [Tool xilinx6.p]: Parameter <target> not found. Using default value.
    TDI [Tool xilinx6.p]: Parameter <target> not found. Using default value.
    TDI [Tool xilinx6.p]: Parameter <target> not found. Using default value.
    TDI [Tool xilinx6.p]: Parameter <target> not found. Using default value.
    TDI [Tool xilinx6.p]: Parameter <target> not found. Using default value.
    TDI [Tool xilinx6.p]: Parameter <target> not found. Using default value.
  TDI [Tool xilinx6.p]: compiling target <init>...
  TDI [Tool xilinx6.p]: compiling target <vhdl>...
  TDI [Tool xilinx6.p]: compiling target <synth>...
  TDI [Tool xilinx6.p]: compiling target <tech>...
  TDI [Tool xilinx6.p]: compiling target <svf>...
  TDI [Tool xilinx6.p]: compiling target <ucf>...
TDI [Tool xilinx6.p]#compiler_all: Compiling tool ...
  TDI [Tool xilinx6.p]#emit: Creating build script <p.xilinx6.tool.sh>...
    TDI [Tool xilinx6.p]: Environment is:
      PROM=[get_opt()],
      TOP=[("MOD_") + ($proj)],
      LOG=[($proj) + (".log")],
      SRCDIR=["."],
      SCRAM=[$],
      clock=["10000000"],
      vhdl=[|"p",
             "p_p1",
             "p_main"|],
      syn_synth_set=[|"fsm_extract YES",
                      "fsm_encoding Sequential",
                      "fsm_style lut",
                      "mux_extract YES",
                      "mux_style Auto",
                      "ram_extract Yes",
                      "ram_style Block",
                      "rom_extract Yes",
                      "rom_style Auto",
                      "mult_style lut",
                      "priority_extract Yes",
                      "shreg_extract Yes",
                      "decoder_extract Yes",
                      "shift_extract Yes",
                      "opt_mode speed",
                      "opt_level 1",
                      "iobuf YES",
                      "iob Auto",
                      "max_fanout 100",
                      "xor_collapse Yes",
                      "resource_sharing Yes",
                      "slice_packing Yes",
                      "slice_utilization_ratio 100",
                      "slice_utilization_ratio_maxmargin 5",
                      "bufg 4",
                      "register_duplication Yes",
                      "register_balancing No",
                      "equivalent_register_removal Yes",
                      "optimize_primitives No",
                      "tristate2logic No",
                      "glob_opt AllClockNets",
                      "iuc NO"|],
      VHDL=[|$|],
      syn_tech_set_par=[|"t 1"|],
      BITGEN_CONF=[get_opt()],
      DUP=["tee"],
      RECLEN=[get_opt()],
      SYNSET=[$],
      period=["100"],
      DEVICE=[get_opt()],
      SPEED=[get_opt()],
      XILINX=[$],
      syn_tech_set_map=[|"pr b",
                         "k 4",
                         "c 100",
                         "tx off"|],
      DESIGN=[$proj],
      port=[|"top_p_io1:inout:std_logic_vector:7 downto 0",
             "top_p_io2:inout:std_logic_vector:7 downto 0",
             "CLK:in:std_logic",
             "RESET:in:std_logic"|],
      reclen=["1024"],
      MAPSET=[$],
      proj=["p"],
      PARSET=[$],
      res=[$],
      OBJDIR=["obj"],
      simu_cycles=["50"]
Total CPU time consumed: 1.4 seconds.
Total time elapsed: 1.0 seconds.
  
  +------------------------ SYNTHESIS RESULT SUMMARY -------------------------+
  +---------------------------------------------------------------------------+
  | DESCRIPTION                                  VALUE                        |
  +---------------------------------------------------------------------------+
  | arithmetic unit                              4                            |
  |  -> adder                                    (1)                          |
  |  -> comparator                               (2)                          |
  |  -> misc.                                    (1)                          |
  | object                                       2                            |
  |  -> ioport                                   (2)                          |
  | process                                      2                            |
  | process.main                                                              |
  |  -> port-width [bit]                         9                            |
  |  -> states                                   5                            |
  | process.p1                                                                |
  |  -> port-width [bit]                         59                           |
  |  -> register                                 3                            |
  |  -> states                                   19                           |
  | register-local                               3                            |
  |  -> signed(4 downto 0)                       (1)                          |
  |  -> std_logic_vector(7 downto 0)             (2)                          |
  | synthesis time [sec]                         1                            |
  +---------------------------------------------------------------------------+
  
