# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 2000 3.2e-05 4096 0.2 8980 554496 237.787 138.592 23182.2 4104.23 27663.2 27663.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 2000 3.2e-05 4096 0.2 8980 554112 238.933 138.853 27820.7 4107.22 32306.2 32306.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 2000 3.2e-05 4096 0.2 8980 554240 237.92 138.922 29039.8 4111.28 33528.3 33528.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 2000 3.2e-05 4096 0.2 8980 553728 238.169 138.82 27050.7 4116.65 31544.9 31545.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 2000 3.2e-05 4096 0.2 8980 554400 239.449 139.164 27521.4 4114.33 32014.8 32015.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 2000 3.2e-05 4096 0.2 8980 553728 238.404 139.022 27928.2 4151.26 32457.3 32457.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 2000 3.2e-05 4096 0.2 8980 553920 238.362 138.663 28299.3 4100.96 32777.7 32778.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 2000 3.2e-05 4096 0.2 8980 553984 269.698 151.698 27343.5 4499.28 32264.7 32265.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 2000 3.2e-05 4096 0.2 8980 552960 238.112 138.869 27583.2 4120.47 32081.1 32081.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 2000 3.2e-05 4096 0.2 8980 553600 270.228 151.532 29459.9 4499.18 34381.5 34381.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 2000 3.2e-05 4096 0.2 8980 552960 270.826 151.949 34010.5 4530.35 38964.2 38964.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 2000 3.2e-05 4096 0.2 8985 554752 237.784 138.689 24079.9 4109.91 28566.8 28567.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 2000 3.2e-05 4096 0.2 8985 554880 239.043 138.929 24263.1 4111.09 28752.6 28753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 2000 3.2e-05 4096 0.2 8985 554496 238.18 138.844 24205.4 4108.98 28691.8 28692.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 2000 3.2e-05 4096 0.2 8985 554176 238.961 138.92 24575.4 4113.58 29067.3 29067.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 2000 3.2e-05 4096 0.2 8985 554496 237.823 138.593 24259.3 4103.56 28739.7 28740
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 2000 3.2e-05 4096 0.2 8985 554112 238.644 138.915 28305.3 4111.08 32794.4 32794.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 2000 3.2e-05 4096 0.2 8985 554240 237.982 138.899 27622.8 4115.52 32115.7 32116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 2000 3.2e-05 4096 0.2 8985 553728 269.197 151.58 29285.7 4498.41 34205.4 34205.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 2000 3.2e-05 4096 0.2 8985 554400 239.265 139.215 29287.2 4117.11 33783.2 33783.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 2000 3.2e-05 4096 0.2 8985 553728 238.313 139.017 29415.6 4152.82 33946.2 33946.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 2000 3.2e-05 4096 0.2 8985 553920 238.26 138.662 29192.8 4106.36 33676.5 33676.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 2000 3.2e-05 4096 0.2 8985 553984 269.72 151.689 27931.6 4496.17 32849.8 32850.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 2000 3.2e-05 4096 0.2 8985 552960 237.907 138.833 31941.3 4109.22 36427.8 36428.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 2000 3.2e-05 4096 0.2 8985 553600 270.073 151.505 32592.4 4493.12 37507.7 37508.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 2000 3.2e-05 4096 0.2 8985 552960 270.981 151.988 29619.2 4509.76 34552.6 34553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 2000 3.2e-05 4096 0.2 8980 554752 238.021 138.683 22695.4 4107.68 27180.2 27180.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 2000 3.2e-05 4096 0.2 8980 554560 239.246 139.063 25517.5 4154.32 30050.6 30051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 2000 3.2e-05 4096 0.2 8980 554496 238.488 138.789 23712.6 4147.62 28237.9 28238.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 2000 3.2e-05 4096 0.2 8980 554176 238.845 138.929 24042.5 4107.71 28528.5 28528.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 2000 3.2e-05 4096 0.2 8980 554496 237.82 138.573 23491.7 4104.19 27972.8 27973.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 2000 3.2e-05 4096 0.2 8980 554112 238.709 138.812 29628.4 4111.02 34117.4 34117.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 2000 3.2e-05 4096 0.2 8980 554112 268.873 151.425 20431.3 4483.47 25335.6 25336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 2000 3.2e-05 4096 0.2 8980 554240 237.875 138.9 28999.1 4147.69 33524 33524.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 2000 3.2e-05 4096 0.2 8980 554240 268.698 151.54 20008.3 4487.64 24916.7 24917.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 2000 3.2e-05 4096 0.2 8980 553728 238.018 138.821 27044.2 4111.7 31533.2 31533.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 2000 3.2e-05 4096 0.2 8980 552960 237.911 138.886 19035.1 4106.82 23519.2 23519.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 2000 3.2e-05 4096 0.2 8980 554400 239.32 139.247 28065.2 4112.19 32556.4 32556.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 2000 3.2e-05 4096 0.2 8980 553600 270.138 151.511 19466.9 4537.24 24426.4 24426.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 2000 3.2e-05 4096 0.2 8980 553728 238.177 139.039 35175.2 4128.48 39681.3 39681.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 2000 3.2e-05 4096 0.2 8980 551936 270.67 151.967 23433.7 4507.48 28364.4 28364.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 2000 3.2e-05 4096 0.2 8980 552960 239.116 139.151 34030 4165.65 38574.4 38574.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 2000 3.2e-05 4096 0.2 8980 552960 238.456 139.111 22927.2 4156.78 27462 27462.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 2000 3.2e-05 4096 0.2 8980 553984 269.438 151.675 33410.8 4511.1 38343.6 38344.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 2000 3.2e-05 4096 0.2 8980 552960 270.895 151.924 22248.7 4508.59 27180.7 27181.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 2000 3.2e-05 4096 0.2 8980 552960 237.931 138.81 29183.3 4112.82 33673.4 33673.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 2000 3.2e-05 4096 0.2 8980 552960 238.101 138.923 20120.7 4111.52 24609.7 24610.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 2000 3.2e-05 4096 0.2 8980 553600 270.164 151.519 29824.8 4485.75 34732.8 34733.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 2000 3.2e-05 4096 0.2 8980 553600 269.446 151.153 21562.6 4492.03 26475.8 26476.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 2000 3.2e-05 4096 0.2 9000 554752 237.793 138.723 22535.2 4104.88 27017.1 27017.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 2000 3.2e-05 4096 0.2 9000 554560 270.878 151.786 23623.6 4492.61 28539.4 28539.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 2000 3.2e-05 4096 0.2 9000 554496 269.492 151.502 23335.9 4528.38 28285.8 28286.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 2000 3.2e-05 4096 0.2 9000 553728 269.28 151.588 15105.1 4490.16 20016.7 20017.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 2000 3.2e-05 4096 0.2 9000 554176 270.044 151.694 26751.4 4490.71 31664.5 31664.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 2000 3.2e-05 4096 0.2 9000 553728 269.8 151.598 16937.8 4535.55 21895.3 21895.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 2000 3.2e-05 4096 0.2 9000 554496 237.858 138.768 25208.9 4119.68 29705.6 29706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 2000 3.2e-05 4096 0.2 9000 553984 269.552 151.683 16038.4 4494.76 20954.9 20955.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 2000 3.2e-05 4096 0.2 9000 554112 238.544 138.917 28562.6 4127.96 33068.6 33068.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 2000 3.2e-05 4096 0.2 9000 554112 268.897 151.43 19962.8 4528.32 24912 24912.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 2000 3.2e-05 4096 0.2 9000 554240 269.137 151.586 27290 4492.61 32203.9 32204.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 2000 3.2e-05 4096 0.2 9000 554240 268.658 151.545 19281 4487.44 24189.2 24189.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 2000 3.2e-05 4096 0.2 9000 553728 269.028 151.56 34029.1 4495.09 38945.4 38945.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 2000 3.2e-05 4096 0.2 9000 552960 237.846 138.847 22416.4 4112.84 26906.4 26906.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 2000 3.2e-05 4096 0.2 9000 554400 239.135 139.195 33958.8 4126.45 38464.1 38464.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 2000 3.2e-05 4096 0.2 9000 553600 270.035 151.48 22861 4485.51 27768.6 27769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 2000 3.2e-05 4096 0.2 9000 553728 269.697 151.623 33285 4552.78 38259.6 38260.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 2000 3.2e-05 4096 0.2 9000 551936 270.676 151.98 21725.8 4510.57 26659.6 26660
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 2000 3.2e-05 4096 0.2 9000 552960 270.697 151.715 31955.3 4509 36887.2 36887.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 2000 3.2e-05 4096 0.2 9000 552960 270.123 151.469 20849.5 4500.64 25772.2 25772.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 2000 3.2e-05 4096 0.2 9000 553984 269.449 151.647 30546.4 4494.34 35462.5 35462.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 2000 3.2e-05 4096 0.2 9000 552960 270.833 151.979 21092.1 4528.2 26043.6 26044.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 2000 3.2e-05 4096 0.2 9000 554496 237.865 138.805 25433.5 4106.76 29917.3 29917.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 2000 3.2e-05 4096 0.2 9000 554560 270.855 151.814 22743.8 4486.19 27653.2 27653.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 2000 3.2e-05 4096 0.2 9000 554240 269.328 151.575 14631.4 4486.39 19539.3 19539.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 2000 3.2e-05 4096 0.2 9000 554112 269.992 151.745 24304.4 4490.54 29217.3 29217.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 2000 3.2e-05 4096 0.2 9000 553728 269.247 151.585 15783 4488.12 20692.5 20693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 2000 3.2e-05 4096 0.2 9000 554176 270.085 151.682 25710.3 4494.04 30626.7 30627.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 2000 3.2e-05 4096 0.2 9000 553728 269.748 151.626 16294.5 4491.26 21207.7 21208.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 2000 3.2e-05 4096 0.2 9000 553984 269.682 151.606 26193.5 4492.6 31108 31108.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 2000 3.2e-05 4096 0.2 9000 553984 269.502 151.698 16826.2 4496.71 21744.6 21745.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 2000 3.2e-05 4096 0.2 9000 553536 270.587 151.813 28757.9 4497.56 33678.4 33678.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 2000 3.2e-05 4096 0.2 9000 552960 270.561 152.045 20353.9 4514.14 25291.2 25291.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 2000 3.2e-05 4096 0.2 9000 554240 269.144 151.591 27789.2 4498.55 32709 32709.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 2000 3.2e-05 4096 0.2 9000 554240 268.624 151.534 19300.5 4499.81 24221 24221.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 2000 3.2e-05 4096 0.2 9000 553728 269.117 151.57 33433.4 4533.61 38388.3 38388.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 2000 3.2e-05 4096 0.2 9000 552960 237.827 138.836 22502 4110.18 26989.2 26989.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 2000 3.2e-05 4096 0.2 9000 554400 239.128 139.19 33915.6 4113.14 38407.5 38407.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 2000 3.2e-05 4096 0.2 9000 553600 270.096 151.504 22566.7 4483.28 27472.1 27472.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 2000 3.2e-05 4096 0.2 9000 553728 269.741 151.604 32386.5 4491.53 37299.9 37300.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 2000 3.2e-05 4096 0.2 9000 551936 270.617 151.926 20902 4507.33 25832.4 25832.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 2000 3.2e-05 4096 0.2 9000 552960 270.689 151.719 31170.4 4497.67 36091.1 36091.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 2000 3.2e-05 4096 0.2 9000 552960 270.14 151.504 21029.9 4499.5 25951.6 25952.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 2000 3.2e-05 4096 0.2 9000 553984 269.465 151.654 30186.9 4496.16 35104.8 35105.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 2000 3.2e-05 4096 0.2 9000 552960 270.844 151.982 21489.6 4518.36 26431.4 26431.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 2000 3.2e-05 4096 0.2 8992 554496 237.768 138.78 22094.1 4113.06 26584.1 26584.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 2000 3.2e-05 4096 0.2 8992 553984 238.298 138.859 14195.7 4149.91 18723.2 18723.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 2000 3.2e-05 4096 0.2 8992 554560 239.101 139.076 22729.3 4112.41 27220.3 27220.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 2000 3.2e-05 4096 0.2 8992 554240 237.892 138.953 14702 4146.51 19225.8 19226.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 2000 3.2e-05 4096 0.2 8992 554112 238.28 138.988 24550.8 4112.98 29041.5 29041.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 2000 3.2e-05 4096 0.2 8992 553728 269.175 151.561 15497.3 4491.64 20410.2 20410.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 2000 3.2e-05 4096 0.2 8992 553728 239.3 139.172 23795.2 4154.46 28328.6 28328.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 2000 3.2e-05 4096 0.2 8992 553728 238.292 139.07 15377.7 4152.37 19907.8 19908.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 2000 3.2e-05 4096 0.2 8992 552384 239.124 139.175 12627.7 4112.49 17118.9 17119.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 2000 3.2e-05 4096 0.2 8992 553984 238.139 138.883 23490.2 4114.48 27982.1 27982.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 2000 3.2e-05 4096 0.2 8992 553984 269.618 151.696 15339.2 4490.1 20251.2 20251.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 2000 3.2e-05 4096 0.2 8992 552960 237.92 138.818 12621.3 4110.73 17109.2 17109.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 2000 3.2e-05 4096 0.2 8992 553536 270.43 151.836 33956.7 4494.22 38873.7 38874.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 2000 3.2e-05 4096 0.2 8992 552960 270.45 152.013 22394.7 4502.34 27320 27320.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 2000 3.2e-05 4096 0.2 8992 552960 270.517 151.618 18345.6 4493.89 23262.1 23262.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 2000 3.2e-05 4096 0.2 8992 554240 237.681 138.908 32306 4107.18 36790.2 36790.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 2000 3.2e-05 4096 0.2 8992 554240 268.662 151.579 21592.3 4492.35 26505.5 26506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 2000 3.2e-05 4096 0.2 8992 552960 270.103 151.5 18181.2 4499.81 23103.1 23103.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 2000 3.2e-05 4096 0.2 8992 553728 269.077 151.564 30231.5 4493.18 35145.9 35146.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 2000 3.2e-05 4096 0.2 8992 552960 237.908 138.806 19961 4106.86 24444.9 24445.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 2000 3.2e-05 4096 0.2 8992 552960 270.406 151.616 16920.3 4504.9 21847.8 21848.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 2000 3.2e-05 4096 0.2 8992 554400 239.134 139.177 30015.8 4114.55 34509.1 34509.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 2000 3.2e-05 4096 0.2 8992 553600 270.074 151.488 21259.8 4527.27 26209.2 26209.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 2000 3.2e-05 4096 0.2 8992 552000 273.235 152.605 17482.3 4512.37 22421 22421.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 2000 3.2e-05 4096 0.2 8992 553728 238.188 139.023 29414.4 4132.79 33924.8 33925.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 2000 3.2e-05 4096 0.2 8992 551936 270.622 151.939 20654.6 4507.92 25585.6 25586.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 2000 3.2e-05 4096 0.2 8992 551040 272.305 152.295 16852.4 4519.31 21796.9 21797.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 2000 3.2e-05 4096 0.2 8992 552960 239.155 139.135 29177 4133.77 33689.5 33689.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 2000 3.2e-05 4096 0.2 8992 552960 270.112 151.545 20276 4495.61 25193.8 25194.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 2000 3.2e-05 4096 0.2 8992 550080 272.159 151.92 17414.8 4503.54 22342.9 22343.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 2000 3.2e-05 4096 0.2 8992 553984 269.494 151.678 28563.6 4504.09 33489.4 33489.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 2000 3.2e-05 4096 0.2 8992 552960 270.846 151.966 19545 4511.14 24479.5 24480
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 2000 3.2e-05 4096 0.2 8992 552960 238.005 138.863 17908.6 4112.7 22398.6 22398.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 2000 3.2e-05 4096 0.2 9000 554240 269.228 151.553 22534.1 4495.57 27451 27451.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 2000 3.2e-05 4096 0.2 9000 553984 269.629 151.577 14574.3 4495.53 19491.6 19492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 2000 3.2e-05 4096 0.2 9000 554240 270.722 152.012 25811 4509.71 30744 30744.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 2000 3.2e-05 4096 0.2 9000 553600 269.955 151.948 16268.8 4498.18 21189.4 21189.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 2000 3.2e-05 4096 0.2 9000 552960 270.711 151.762 13212.7 4496.77 18132.5 18132.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 2000 3.2e-05 4096 0.2 9000 554112 269.797 151.767 23561.8 4496.35 28480.3 28480.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 2000 3.2e-05 4096 0.2 9000 553728 269.143 151.55 15208.3 4532.65 20162.2 20162.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 2000 3.2e-05 4096 0.2 9000 552960 270.566 152.042 12669.1 4511.15 17603.4 17603.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 2000 3.2e-05 4096 0.2 9000 553728 270.414 151.906 33312.6 4541.64 38277.2 38277.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 2000 3.2e-05 4096 0.2 9000 553728 269.712 151.627 20875.4 4495.39 25792.7 25793.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 2000 3.2e-05 4096 0.2 9000 552384 270.928 151.809 17008.4 4501.91 21933.6 21934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 2000 3.2e-05 4096 0.2 9000 553984 269.37 151.597 30494.1 4495.63 35411.3 35411.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 2000 3.2e-05 4096 0.2 9000 553984 269.433 151.717 18913.1 4495.85 23830.6 23831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 2000 3.2e-05 4096 0.2 9000 552960 237.793 138.84 15371.2 4110.47 19858.7 19859.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 2000 3.2e-05 4096 0.2 9000 553536 270.411 151.822 31688.2 4496.56 36607.5 36608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 2000 3.2e-05 4096 0.2 9000 552960 270.527 152.048 20459.7 4508.97 25391.7 25392.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 2000 3.2e-05 4096 0.2 9000 552960 270.509 151.589 18039.6 4498.26 22960.5 22961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 2000 3.2e-05 4096 0.2 9000 552960 270.376 151.649 16250 4504.77 21177.4 21177.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 2000 3.2e-05 4096 0.2 9000 553600 269.869 151.933 29613.5 4495.62 34531.5 34532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 2000 3.2e-05 4096 0.2 9000 552960 270.631 152.233 20664.3 4520.59 25608.3 25608.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 2000 3.2e-05 4096 0.2 9000 552960 270.073 151.494 17196.3 4498.94 22117.3 22117.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 2000 3.2e-05 4096 0.2 9000 552960 271.052 151.837 17158.3 4510.47 22092.2 22092.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 2000 3.2e-05 4096 0.2 9000 553728 269.04 151.592 28570.8 4506.92 33498.9 33499.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 2000 3.2e-05 4096 0.2 9000 552960 237.906 138.818 20051.7 4107.18 24536 24536.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 2000 3.2e-05 4096 0.2 9000 552960 270.35 151.625 16518.8 4505.69 21447 21447.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 2000 3.2e-05 4096 0.2 9000 552960 238 138.875 15274.1 4109.18 19760.6 19760.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 2000 3.2e-05 4096 0.2 9000 553600 271.707 152.301 29171.5 4515.35 34111.4 34111.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 2000 3.2e-05 4096 0.2 9000 552000 272.592 152.465 19869.7 4514.11 24809.4 24809.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 2000 3.2e-05 4096 0.2 9000 552000 273.152 152.615 17950.5 4515.92 22892.8 22893.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 2000 3.2e-05 4096 0.2 9000 550400 274.184 152.914 15737.5 4540.22 20705.3 20705.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 2000 3.2e-05 4096 0.2 9024 554752 268.419 151.295 24332.4 4492 29244.7 29245.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 2000 3.2e-05 4096 0.2 9024 554496 268.704 151.03 15383.6 4480.59 20284.5 20284.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 2000 3.2e-05 4096 0.2 9024 553728 268.936 151.301 12679.4 4491.59 17591.8 17592.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 2000 3.2e-05 4096 0.2 9024 554560 270.198 151.74 23544.1 4488.94 28455.5 28455.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 2000 3.2e-05 4096 0.2 9024 554240 269.036 151.567 15213.7 4487.27 20122.1 20122.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 2000 3.2e-05 4096 0.2 9024 552960 270.707 151.757 12590 4501.87 17514.8 17515.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 2000 3.2e-05 4096 0.2 9024 554496 268.908 151.35 32306.3 4486.52 37213.7 37214.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 2000 3.2e-05 4096 0.2 9024 553728 268.886 151.334 20252 4491.12 25163.9 25164.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 2000 3.2e-05 4096 0.2 9024 554112 268.774 151.425 16511 4485.8 21417.5 21418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 2000 3.2e-05 4096 0.2 9024 552960 269.171 151.03 13874.9 4485.85 18781.5 18782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 2000 3.2e-05 4096 0.2 9024 554176 269.781 151.384 29799.5 4533.32 34754.5 34755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 2000 3.2e-05 4096 0.2 9024 553728 269.652 151.545 18939.6 4535.35 23896.7 23897.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 2000 3.2e-05 4096 0.2 9024 552384 270.985 151.77 15528.7 4496.6 20448.7 20449.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 2000 3.2e-05 4096 0.2 9024 551936 270.573 151.949 14033.9 4506.66 18963.7 18964.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 2000 3.2e-05 4096 0.2 9024 554496 268.555 151.041 28306.7 4523.86 33250.7 33251.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 2000 3.2e-05 4096 0.2 9024 553984 269.284 151.381 18194.4 4494.92 23110.5 23111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 2000 3.2e-05 4096 0.2 9024 552960 269.174 151.016 14890.1 4487.39 19798.2 19798.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 2000 3.2e-05 4096 0.2 9024 552960 270.752 151.972 13002.6 4555.63 17981.5 17981.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 2000 3.2e-05 4096 0.2 9024 554112 269.928 151.49 28988.3 4484.87 33895.2 33895.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 2000 3.2e-05 4096 0.2 9024 554112 268.773 151.402 20103.5 4489.14 25013.4 25013.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 2000 3.2e-05 4096 0.2 9024 552960 270.521 151.611 16872.9 4492.07 21787.6 21788.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 2000 3.2e-05 4096 0.2 9024 552960 270.35 151.713 16781.3 4516.27 21720.1 21720.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 2000 3.2e-05 4096 0.2 9024 554240 269.053 151.558 28688.1 4492.13 33601.4 33601.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 2000 3.2e-05 4096 0.2 9024 554240 268.624 151.017 20239.2 4489.32 25148.7 25149.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 2000 3.2e-05 4096 0.2 9024 552960 269.979 151.477 16726.7 4499.85 21648.6 21649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 2000 3.2e-05 4096 0.2 9024 552960 271.002 151.818 15318.7 4512.46 20254.5 20254.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 2000 3.2e-05 4096 0.2 9000 553984 269.386 151.708 25579.6 4503.47 30504.8 30505.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 2000 3.2e-05 4096 0.2 9000 553472 270.418 151.843 16161.3 4508.15 21092.3 21092.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 2000 3.2e-05 4096 0.2 9000 552960 270.233 151.965 13183.7 4500.62 18107.1 18107.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 2000 3.2e-05 4096 0.2 9000 553920 271.514 152.205 23551.1 4513.91 28489.3 28489.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 2000 3.2e-05 4096 0.2 9000 553600 270.018 151.905 15100.2 4538.72 20061.4 20061.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 2000 3.2e-05 4096 0.2 9000 552960 270.72 151.727 12597.2 4498.86 17519 17519.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 2000 3.2e-05 4096 0.2 9000 552960 270.727 152.239 10885.2 4507.03 15815.8 15816.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 2000 3.2e-05 4096 0.2 9000 553728 270.19 151.999 31782.4 4501.93 36707.1 36707.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 2000 3.2e-05 4096 0.2 9000 552960 270.123 151.986 19560.1 4504.48 24487.3 24487.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 2000 3.2e-05 4096 0.2 9000 552960 270.441 152.015 16121.5 4501.71 21046.2 21046.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 2000 3.2e-05 4096 0.2 9000 551424 271.868 152.309 13742 4511.09 18677.8 18678.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 2000 3.2e-05 4096 0.2 9000 553280 271.275 152.23 29178.6 4498.87 34101.6 34102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 2000 3.2e-05 4096 0.2 9000 552832 271.099 152.078 18592.1 4508.58 23524.4 23524.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 2000 3.2e-05 4096 0.2 9000 552384 270.954 151.785 15184.2 4495.43 20102.9 20103.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 2000 3.2e-05 4096 0.2 9000 551936 270.589 151.908 13703.2 4550.9 18677.2 18677.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 2000 3.2e-05 4096 0.2 9000 553472 270.308 151.869 28337.7 4508.13 33268.6 33269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 2000 3.2e-05 4096 0.2 9000 552960 271.132 152.241 18367.2 4514.34 23305.4 23305.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 2000 3.2e-05 4096 0.2 9000 551424 271.913 152.315 15244.6 4510.82 20180.2 20180.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 2000 3.2e-05 4096 0.2 9000 552960 270.738 151.964 13378 4510.89 18312.1 18312.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 2000 3.2e-05 4096 0.2 9000 553536 270.431 151.852 29853.9 4534.6 34811.3 34811.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 2000 3.2e-05 4096 0.2 9000 552960 270.494 152.052 21224.9 4502.3 26150.3 26150.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 2000 3.2e-05 4096 0.2 9000 552960 270.589 151.63 17388.4 4497.57 22308.7 22309.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 2000 3.2e-05 4096 0.2 9000 552960 270.329 151.676 16277.6 4506.88 21207 21207.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 2000 3.2e-05 4096 0.2 9000 550080 272.026 151.917 15002.5 4547.1 19974.1 19974.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 2000 3.2e-05 4096 0.2 9000 553600 269.841 151.904 28865.9 4515.03 33803.2 33803.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 2000 3.2e-05 4096 0.2 9000 552960 270.648 152.192 19619.4 4510.01 24552.8 24553.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 2000 3.2e-05 4096 0.2 9000 552960 270.15 151.464 17338.3 4512.05 22272.5 22273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 2000 3.2e-05 4096 0.2 9000 552960 271.09 151.825 15500.8 4517.85 20442.1 20442.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 2000 3.2e-05 4096 0.2 9000 550400 274.259 152.952 14966 4540.17 19933.9 19934.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 2000 3.2e-05 4096 0.2 9000 553984 269.457 151.718 23400.9 4501.32 28323.9 28324.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 2000 3.2e-05 4096 0.2 9000 553472 270.38 151.872 15129.5 4542.42 20094.8 20095.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 2000 3.2e-05 4096 0.2 9000 552960 270.185 151.993 12420.2 4501.58 17344.5 17345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 2000 3.2e-05 4096 0.2 9000 552960 271.216 152.212 10715.3 4515.31 15654.6 15655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 2000 3.2e-05 4096 0.2 9000 553920 271.135 152.208 31775.8 4499.68 36699.4 36699.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 2000 3.2e-05 4096 0.2 9000 553600 269.806 151.897 19590 4495.02 24507.3 24507.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 2000 3.2e-05 4096 0.2 9000 552960 270.602 151.776 16114 4497.1 21034.1 21034.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 2000 3.2e-05 4096 0.2 9000 552960 270.638 152.243 13703.6 4507.07 18634.1 18634.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 2000 3.2e-05 4096 0.2 9000 553728 270.191 152.032 29245.9 4494.96 34163.6 34164.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 2000 3.2e-05 4096 0.2 9000 552960 270.149 151.991 18336.1 4503.93 23262.8 23263.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 2000 3.2e-05 4096 0.2 9000 552960 270.492 152.014 15103.2 4505.9 20032.2 20032.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 2000 3.2e-05 4096 0.2 9000 551424 271.849 152.295 13499.5 4512.41 18436.6 18437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 2000 3.2e-05 4096 0.2 9000 552960 269.976 151.462 11794.1 4495.62 16711.7 16712.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 2000 3.2e-05 4096 0.2 9000 553728 270.366 151.921 27847.4 4494.12 32764.4 32764.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 2000 3.2e-05 4096 0.2 9000 553728 269.722 151.579 17729.9 4495.97 22647.7 22648.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 2000 3.2e-05 4096 0.2 9000 552384 270.963 151.845 14945.3 4496.16 19864.9 19865.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 2000 3.2e-05 4096 0.2 9000 551936 270.603 151.926 13040.9 4507.76 17971.7 17972.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 2000 3.2e-05 4096 0.2 9000 551040 271.577 151.549 11522.7 4503.02 16449.4 16449.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 2000 3.2e-05 4096 0.2 9000 553472 270.347 151.894 25872 4508.59 30803.4 30803.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 2000 3.2e-05 4096 0.2 9000 552960 271.175 152.244 17315.5 4513.57 22253.1 22253.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 2000 3.2e-05 4096 0.2 9000 551424 271.866 152.295 14279.5 4514.99 19219.2 19219.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 2000 3.2e-05 4096 0.2 9000 552960 270.802 151.932 12876.8 4513.44 17813.5 17813.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 2000 3.2e-05 4096 0.2 9000 552960 271.03 151.846 11782 4513.79 16719.2 16719.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 2000 3.2e-05 4096 0.2 9024 554240 269.063 151.585 22980.9 4493.27 27895.4 27895.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 2000 3.2e-05 4096 0.2 9024 553984 269.372 151.349 14704.1 4532.61 19658 19658.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 2000 3.2e-05 4096 0.2 9024 553728 268.88 151.278 12223.7 4488.29 17132.7 17133.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 2000 3.2e-05 4096 0.2 9024 553984 269.308 151.319 10544.6 4513.67 15479.5 15479.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 2000 3.2e-05 4096 0.2 9024 554240 270.369 152.009 30540.4 4496.53 35459.9 35460.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 2000 3.2e-05 4096 0.2 9024 553600 269.816 151.929 18437.8 4499.88 23359.9 23360.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 2000 3.2e-05 4096 0.2 9024 552960 270.567 151.729 15278.9 4498.72 20200.4 20200.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 2000 3.2e-05 4096 0.2 9024 552960 270.515 151.656 13149.5 4515.5 18087.8 18088.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 2000 3.2e-05 4096 0.2 9024 552000 272.49 152.417 12086.6 4513.85 17025.9 17026.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 2000 3.2e-05 4096 0.2 9024 554112 269.538 151.688 28167.5 4492.58 33081.9 33082.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 2000 3.2e-05 4096 0.2 9024 553728 268.926 151.319 17705.5 4488.01 22614.4 22614.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 2000 3.2e-05 4096 0.2 9024 552960 270.397 152.052 14505.8 4506.45 19435.3 19435.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 2000 3.2e-05 4096 0.2 9024 552960 269.155 150.971 12731.5 4485.15 17637.4 17637.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 2000 3.2e-05 4096 0.2 9024 552960 270.029 151.466 11363.5 4498.69 16284.3 16284.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 2000 3.2e-05 4096 0.2 9024 553728 270.405 151.669 26264.6 4500.58 31187.9 31188.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 2000 3.2e-05 4096 0.2 9024 553728 269.693 151.599 16941.3 4500.25 21863.4 21863.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 2000 3.2e-05 4096 0.2 9024 552384 270.935 151.777 14292 4499.37 19214.7 19215.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 2000 3.2e-05 4096 0.2 9024 551936 270.557 151.958 12505.4 4506.85 17435.3 17435.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 2000 3.2e-05 4096 0.2 9024 551040 271.593 151.552 11078.2 4502.74 16004.6 16005.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 2000 3.2e-05 4096 0.2 9024 553984 269.198 151.375 25573.2 4489.22 30483.6 30484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 2000 3.2e-05 4096 0.2 9024 553984 269.303 151.297 16832.3 4491.03 21744.5 21744.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 2000 3.2e-05 4096 0.2 9024 552960 269.14 151.061 13887.3 4493.32 18801.3 18801.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 2000 3.2e-05 4096 0.2 9024 552960 270.705 151.995 12529.2 4555.07 17507.5 17507.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 2000 3.2e-05 4096 0.2 9024 552960 271.039 151.826 11453.6 4518.08 16395.1 16395.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 2000 3.2e-05 4096 0.2 9024 552960 269.362 150.838 10658.7 4490.37 15569.8 15570.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 2000 3.2e-05 4096 0.2 9088 552448 271.968 152.096 22951.3 4525.31 27901.2 27901.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 2000 3.2e-05 4096 0.2 9088 552448 271.469 152.017 25623.7 4525.41 30573.2 30573.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 2000 3.2e-05 4096 0.2 9088 551936 272.067 152.184 16543.1 4569.35 21537.3 21537.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 2000 3.2e-05 4096 0.2 9088 551424 272.183 152.263 13519.8 4569.04 18513.8 18514.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 2000 3.2e-05 4096 0.2 9088 551936 272.069 152.328 12076.5 4523.74 17025.2 17025.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 2000 3.2e-05 4096 0.2 9088 551680 272.338 152.231 11058.5 4534.71 16018.4 16018.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 2000 3.2e-05 4096 0.2 9088 549888 273.666 152.456 10171.3 4539.15 15137.1 15137.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 2000 3.2e-05 4096 0.2 9088 550144 273.134 152.545 9553.31 4580.14 14559.7 14560.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 2000 3.2e-05 4096 0.2 9088 550912 273.786 152.61 9076.89 4545.94 14049.8 14050.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 2000 3.2e-05 4096 0.2 9000 551936 270.602 151.963 8783.6 4506.81 13713.5 13714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 2000 3.2e-05 4096 0.2 9024 551936 270.573 151.96 8647.18 4509.69 13580 13580.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 2000 3.2e-05 4096 0.2 9000 551040 271.637 151.535 8878.93 4549 13851.6 13852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 2000 3.2e-05 4096 0.2 9024 551040 271.64 151.551 8808.56 4504.18 13736.5 13736.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 2000 3.2e-05 4096 0.2 8992 553984 269.519 151.656 10237.7 4490.28 15149.7 15150.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 2000 3.2e-05 4096 0.2 8992 549120 272.25 152.252 15069.1 4524.43 20018.6 20019.1
