// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module sw_pe_array_task_parse (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        partInp_address0,
        partInp_ce0,
        partInp_q0,
        seeds_0_V_din,
        seeds_0_V_full_n,
        seeds_0_V_write,
        seeds_1_V_din,
        seeds_1_V_full_n,
        seeds_1_V_write,
        seeds_2_V_din,
        seeds_2_V_full_n,
        seeds_2_V_write,
        seeds_3_V_din,
        seeds_3_V_full_n,
        seeds_3_V_write,
        seeds_4_V_din,
        seeds_4_V_full_n,
        seeds_4_V_write,
        seeds_5_V_din,
        seeds_5_V_full_n,
        seeds_5_V_write,
        seeds_6_V_din,
        seeds_6_V_full_n,
        seeds_6_V_write,
        seeds_7_V_din,
        seeds_7_V_full_n,
        seeds_7_V_write,
        seeds_8_V_din,
        seeds_8_V_full_n,
        seeds_8_V_write,
        seeds_9_V_din,
        seeds_9_V_full_n,
        seeds_9_V_write,
        seeds_10_V_din,
        seeds_10_V_full_n,
        seeds_10_V_write,
        seeds_11_V_din,
        seeds_11_V_full_n,
        seeds_11_V_write,
        seeds_12_V_din,
        seeds_12_V_full_n,
        seeds_12_V_write,
        seeds_13_V_din,
        seeds_13_V_full_n,
        seeds_13_V_write,
        seeds_14_V_din,
        seeds_14_V_full_n,
        seeds_14_V_write,
        seeds_ctrl_0_V_V_din,
        seeds_ctrl_0_V_V_full_n,
        seeds_ctrl_0_V_V_write,
        seeds_ctrl_1_V_V_din,
        seeds_ctrl_1_V_V_full_n,
        seeds_ctrl_1_V_V_write,
        seeds_ctrl_2_V_V_din,
        seeds_ctrl_2_V_V_full_n,
        seeds_ctrl_2_V_V_write,
        seeds_ctrl_3_V_V_din,
        seeds_ctrl_3_V_V_full_n,
        seeds_ctrl_3_V_V_write,
        seeds_ctrl_4_V_V_din,
        seeds_ctrl_4_V_V_full_n,
        seeds_ctrl_4_V_V_write,
        seeds_ctrl_5_V_V_din,
        seeds_ctrl_5_V_V_full_n,
        seeds_ctrl_5_V_V_write,
        seeds_ctrl_6_V_V_din,
        seeds_ctrl_6_V_V_full_n,
        seeds_ctrl_6_V_V_write,
        seeds_ctrl_7_V_V_din,
        seeds_ctrl_7_V_V_full_n,
        seeds_ctrl_7_V_V_write,
        seeds_ctrl_8_V_V_din,
        seeds_ctrl_8_V_V_full_n,
        seeds_ctrl_8_V_V_write,
        seeds_ctrl_9_V_V_din,
        seeds_ctrl_9_V_V_full_n,
        seeds_ctrl_9_V_V_write,
        seeds_ctrl_10_V_V_din,
        seeds_ctrl_10_V_V_full_n,
        seeds_ctrl_10_V_V_write,
        seeds_ctrl_11_V_V_din,
        seeds_ctrl_11_V_V_full_n,
        seeds_ctrl_11_V_V_write,
        seeds_ctrl_12_V_V_din,
        seeds_ctrl_12_V_V_full_n,
        seeds_ctrl_12_V_V_write,
        seeds_ctrl_13_V_V_din,
        seeds_ctrl_13_V_V_full_n,
        seeds_ctrl_13_V_V_write,
        seeds_ctrl_14_V_V_din,
        seeds_ctrl_14_V_V_full_n,
        seeds_ctrl_14_V_V_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 15'b1;
parameter    ap_ST_st2_fsm_1 = 15'b10;
parameter    ap_ST_st3_fsm_2 = 15'b100;
parameter    ap_ST_st4_fsm_3 = 15'b1000;
parameter    ap_ST_st5_fsm_4 = 15'b10000;
parameter    ap_ST_st6_fsm_5 = 15'b100000;
parameter    ap_ST_st7_fsm_6 = 15'b1000000;
parameter    ap_ST_st8_fsm_7 = 15'b10000000;
parameter    ap_ST_st9_fsm_8 = 15'b100000000;
parameter    ap_ST_st10_fsm_9 = 15'b1000000000;
parameter    ap_ST_pp0_stg0_fsm_10 = 15'b10000000000;
parameter    ap_ST_st13_fsm_11 = 15'b100000000000;
parameter    ap_ST_pp1_stg0_fsm_12 = 15'b1000000000000;
parameter    ap_ST_st16_fsm_13 = 15'b10000000000000;
parameter    ap_ST_st17_fsm_14 = 15'b100000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv4_D = 4'b1101;
parameter    ap_const_lv4_C = 4'b1100;
parameter    ap_const_lv4_B = 4'b1011;
parameter    ap_const_lv4_A = 4'b1010;
parameter    ap_const_lv4_9 = 4'b1001;
parameter    ap_const_lv4_8 = 4'b1000;
parameter    ap_const_lv4_7 = 4'b111;
parameter    ap_const_lv4_6 = 4'b110;
parameter    ap_const_lv4_5 = 4'b101;
parameter    ap_const_lv4_4 = 4'b100;
parameter    ap_const_lv4_3 = 4'b11;
parameter    ap_const_lv4_2 = 4'b10;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv31_0 = 31'b0000000000000000000000000000000;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv64_2 = 64'b10;
parameter    ap_const_lv64_A = 64'b1010;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv64_1 = 64'b1;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_1A = 32'b11010;
parameter    ap_const_lv31_1 = 31'b1;
parameter    ap_const_lv8_E = 8'b1110;
parameter    ap_const_lv8_1 = 8'b1;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv9_1 = 9'b1;
parameter    ap_const_lv4_F = 4'b1111;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [15:0] partInp_address0;
output   partInp_ce0;
input  [31:0] partInp_q0;
output  [31:0] seeds_0_V_din;
input   seeds_0_V_full_n;
output   seeds_0_V_write;
output  [31:0] seeds_1_V_din;
input   seeds_1_V_full_n;
output   seeds_1_V_write;
output  [31:0] seeds_2_V_din;
input   seeds_2_V_full_n;
output   seeds_2_V_write;
output  [31:0] seeds_3_V_din;
input   seeds_3_V_full_n;
output   seeds_3_V_write;
output  [31:0] seeds_4_V_din;
input   seeds_4_V_full_n;
output   seeds_4_V_write;
output  [31:0] seeds_5_V_din;
input   seeds_5_V_full_n;
output   seeds_5_V_write;
output  [31:0] seeds_6_V_din;
input   seeds_6_V_full_n;
output   seeds_6_V_write;
output  [31:0] seeds_7_V_din;
input   seeds_7_V_full_n;
output   seeds_7_V_write;
output  [31:0] seeds_8_V_din;
input   seeds_8_V_full_n;
output   seeds_8_V_write;
output  [31:0] seeds_9_V_din;
input   seeds_9_V_full_n;
output   seeds_9_V_write;
output  [31:0] seeds_10_V_din;
input   seeds_10_V_full_n;
output   seeds_10_V_write;
output  [31:0] seeds_11_V_din;
input   seeds_11_V_full_n;
output   seeds_11_V_write;
output  [31:0] seeds_12_V_din;
input   seeds_12_V_full_n;
output   seeds_12_V_write;
output  [31:0] seeds_13_V_din;
input   seeds_13_V_full_n;
output   seeds_13_V_write;
output  [31:0] seeds_14_V_din;
input   seeds_14_V_full_n;
output   seeds_14_V_write;
output  [1:0] seeds_ctrl_0_V_V_din;
input   seeds_ctrl_0_V_V_full_n;
output   seeds_ctrl_0_V_V_write;
output  [1:0] seeds_ctrl_1_V_V_din;
input   seeds_ctrl_1_V_V_full_n;
output   seeds_ctrl_1_V_V_write;
output  [1:0] seeds_ctrl_2_V_V_din;
input   seeds_ctrl_2_V_V_full_n;
output   seeds_ctrl_2_V_V_write;
output  [1:0] seeds_ctrl_3_V_V_din;
input   seeds_ctrl_3_V_V_full_n;
output   seeds_ctrl_3_V_V_write;
output  [1:0] seeds_ctrl_4_V_V_din;
input   seeds_ctrl_4_V_V_full_n;
output   seeds_ctrl_4_V_V_write;
output  [1:0] seeds_ctrl_5_V_V_din;
input   seeds_ctrl_5_V_V_full_n;
output   seeds_ctrl_5_V_V_write;
output  [1:0] seeds_ctrl_6_V_V_din;
input   seeds_ctrl_6_V_V_full_n;
output   seeds_ctrl_6_V_V_write;
output  [1:0] seeds_ctrl_7_V_V_din;
input   seeds_ctrl_7_V_V_full_n;
output   seeds_ctrl_7_V_V_write;
output  [1:0] seeds_ctrl_8_V_V_din;
input   seeds_ctrl_8_V_V_full_n;
output   seeds_ctrl_8_V_V_write;
output  [1:0] seeds_ctrl_9_V_V_din;
input   seeds_ctrl_9_V_V_full_n;
output   seeds_ctrl_9_V_V_write;
output  [1:0] seeds_ctrl_10_V_V_din;
input   seeds_ctrl_10_V_V_full_n;
output   seeds_ctrl_10_V_V_write;
output  [1:0] seeds_ctrl_11_V_V_din;
input   seeds_ctrl_11_V_V_full_n;
output   seeds_ctrl_11_V_V_write;
output  [1:0] seeds_ctrl_12_V_V_din;
input   seeds_ctrl_12_V_V_full_n;
output   seeds_ctrl_12_V_V_write;
output  [1:0] seeds_ctrl_13_V_V_din;
input   seeds_ctrl_13_V_V_full_n;
output   seeds_ctrl_13_V_V_write;
output  [1:0] seeds_ctrl_14_V_V_din;
input   seeds_ctrl_14_V_V_full_n;
output   seeds_ctrl_14_V_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[15:0] partInp_address0;
reg partInp_ce0;
reg seeds_0_V_write;
reg seeds_1_V_write;
reg seeds_2_V_write;
reg seeds_3_V_write;
reg seeds_4_V_write;
reg seeds_5_V_write;
reg seeds_6_V_write;
reg seeds_7_V_write;
reg seeds_8_V_write;
reg seeds_9_V_write;
reg seeds_10_V_write;
reg seeds_11_V_write;
reg seeds_12_V_write;
reg seeds_13_V_write;
reg seeds_14_V_write;
reg[1:0] seeds_ctrl_0_V_V_din;
reg seeds_ctrl_0_V_V_write;
reg[1:0] seeds_ctrl_1_V_V_din;
reg seeds_ctrl_1_V_V_write;
reg[1:0] seeds_ctrl_2_V_V_din;
reg seeds_ctrl_2_V_V_write;
reg[1:0] seeds_ctrl_3_V_V_din;
reg seeds_ctrl_3_V_V_write;
reg[1:0] seeds_ctrl_4_V_V_din;
reg seeds_ctrl_4_V_V_write;
reg[1:0] seeds_ctrl_5_V_V_din;
reg seeds_ctrl_5_V_V_write;
reg[1:0] seeds_ctrl_6_V_V_din;
reg seeds_ctrl_6_V_V_write;
reg[1:0] seeds_ctrl_7_V_V_din;
reg seeds_ctrl_7_V_V_write;
reg[1:0] seeds_ctrl_8_V_V_din;
reg seeds_ctrl_8_V_V_write;
reg[1:0] seeds_ctrl_9_V_V_din;
reg seeds_ctrl_9_V_V_write;
reg[1:0] seeds_ctrl_10_V_V_din;
reg seeds_ctrl_10_V_V_write;
reg[1:0] seeds_ctrl_11_V_V_din;
reg seeds_ctrl_11_V_V_write;
reg[1:0] seeds_ctrl_12_V_V_din;
reg seeds_ctrl_12_V_V_write;
reg[1:0] seeds_ctrl_13_V_V_din;
reg seeds_ctrl_13_V_V_write;
reg[1:0] seeds_ctrl_14_V_V_din;
reg seeds_ctrl_14_V_V_write;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [14:0] ap_CS_fsm = 15'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_34;
reg   [3:0] k_0_i_reg_819;
reg   [8:0] p_0_0_i_reg_830;
reg    ap_sig_bdd_175;
reg   [31:0] partTaskNums_reg_1130;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_184;
wire   [15:0] partInp_addr_gep_fu_686_p3;
reg   [15:0] partInp_addr_reg_1141;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_bdd_195;
wire   [15:0] partInp_addr_3_gep_fu_694_p3;
reg   [15:0] partInp_addr_3_reg_1146;
wire   [31:0] tmp_26_fu_879_p2;
reg   [31:0] tmp_26_reg_1151;
wire   [30:0] i_fu_894_p2;
reg   [30:0] i_reg_1159;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_bdd_208;
wire   [3:0] tmp_66_fu_903_p1;
reg   [3:0] tmp_66_reg_1164;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_bdd_217;
wire   [31:0] tmp_42_fu_936_p3;
reg   [31:0] tmp_42_reg_1168;
reg    ap_sig_cseq_ST_st7_fsm_6;
reg    ap_sig_bdd_226;
reg    ap_sig_bdd_327;
wire   [31:0] tmp_43_fu_944_p2;
reg   [31:0] tmp_43_reg_1174;
wire   [7:0] tmp_70_fu_955_p1;
reg   [7:0] tmp_70_reg_1184;
reg    ap_sig_cseq_ST_st8_fsm_7;
reg    ap_sig_bdd_341;
wire   [10:0] grp_fu_853_p4;
reg   [10:0] tmp_45_reg_1189;
reg    ap_sig_cseq_ST_st9_fsm_8;
reg    ap_sig_bdd_354;
wire   [0:0] tmp_51_fu_1015_p2;
reg   [0:0] tmp_51_reg_1204;
reg   [7:0] tmp_19_reg_1209;
wire   [8:0] p_0207_0_i_fu_1040_p3;
reg   [8:0] p_0207_0_i_reg_1214;
reg    ap_sig_cseq_ST_st10_fsm_9;
reg    ap_sig_bdd_367;
wire   [31:0] taskDataPos_fu_1047_p2;
reg   [31:0] taskDataPos_reg_1219;
wire   [0:0] exitcond313_i_fu_1052_p2;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_10;
reg    ap_sig_bdd_378;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
wire   [3:0] k_fu_1058_p2;
wire  signed [32:0] lhs_V_fu_1078_p1;
reg  signed [32:0] lhs_V_reg_1238;
reg    ap_sig_cseq_ST_st13_fsm_11;
reg    ap_sig_bdd_403;
reg    ap_sig_bdd_449;
wire   [0:0] exitcond_i_fu_1081_p2;
reg    ap_sig_cseq_ST_pp1_stg0_fsm_12;
reg    ap_sig_bdd_459;
reg    ap_reg_ppiten_pp1_it0 = 1'b0;
reg    ap_reg_ppiten_pp1_it1 = 1'b0;
wire   [8:0] l_V_fu_1086_p2;
wire   [3:0] m_1_fu_1112_p2;
reg   [3:0] m_1_reg_1260;
reg    ap_sig_cseq_ST_st16_fsm_13;
reg    ap_sig_bdd_483;
wire   [0:0] exitcond_fu_1106_p2;
reg    ap_sig_bdd_573;
reg   [30:0] i_assign_reg_757;
reg   [0:0] tmp_10_phi_fu_772_p30;
reg   [3:0] m_reg_841;
reg    ap_sig_cseq_ST_st17_fsm_14;
reg    ap_sig_bdd_670;
wire   [0:0] tmp_fu_889_p2;
wire  signed [63:0] tmp_44_fu_950_p1;
wire  signed [63:0] tmp_47_fu_964_p1;
wire  signed [63:0] tmp_50_fu_978_p1;
wire  signed [63:0] tmp_55_fu_1073_p1;
wire  signed [63:0] tmp_57_fu_1101_p1;
reg    ap_sig_cseq_ST_st6_fsm_5;
reg    ap_sig_bdd_692;
reg   [7:0] j_fu_300;
wire   [7:0] j_2_fu_919_p3;
wire   [31:0] tmp_65_fu_868_p2;
wire   [31:0] tmp_25_fu_873_p2;
wire   [31:0] i_assign_cast_fu_885_p1;
wire   [0:0] tmp_41_fu_907_p2;
wire   [7:0] j_3_fu_913_p2;
wire   [28:0] tmp_69_fu_932_p1;
wire   [31:0] tmp_46_fu_959_p2;
wire   [31:0] tmp_49_fu_973_p2;
wire   [7:0] tmp_71_fu_969_p1;
wire   [8:0] tmp_72_cast_fu_986_p1;
wire   [8:0] tmp_71_cast_fu_983_p1;
wire   [8:0] tmp3_fu_995_p2;
wire   [10:0] tmp2_fu_990_p2;
wire   [10:0] tmp3_cast_fu_1001_p1;
wire   [10:0] qrLen_div8_V_fu_1005_p2;
wire   [2:0] tmp_72_fu_1011_p1;
wire   [8:0] r_V_6_cast_fu_1031_p1;
wire   [8:0] qrLen_div8_V_1_fu_1034_p2;
wire   [31:0] tmp_53_fu_1064_p1;
wire   [31:0] tmp_54_fu_1068_p2;
wire   [32:0] rhs_V_fu_1092_p1;
wire  signed [32:0] r_V_fu_1096_p2;
reg   [14:0] ap_NS_fsm;
reg    ap_sig_bdd_658;




/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_13) & ~ap_sig_bdd_573 & ~(ap_const_lv1_0 == exitcond_fu_1106_p2))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_10) & ~(ap_sig_bdd_327 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(exitcond313_i_fu_1052_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9)) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_10) & ~(ap_sig_bdd_327 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & (exitcond313_i_fu_1052_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_10) & ~(ap_sig_bdd_327 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(exitcond313_i_fu_1052_p2 == ap_const_lv1_0)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp1_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & ~(ap_sig_bdd_327 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & ~(ap_const_lv1_0 == exitcond_i_fu_1081_p2))) begin
            ap_reg_ppiten_pp1_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_11) & ~ap_sig_bdd_449)) begin
            ap_reg_ppiten_pp1_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp1_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & ~(ap_sig_bdd_327 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & (ap_const_lv1_0 == exitcond_i_fu_1081_p2))) begin
            ap_reg_ppiten_pp1_it1 <= ap_const_logic_1;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_11) & ~ap_sig_bdd_449) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & ~(ap_sig_bdd_327 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & ~(ap_const_lv1_0 == exitcond_i_fu_1081_p2)))) begin
            ap_reg_ppiten_pp1_it1 <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_sig_bdd_327 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & ~(ap_const_lv1_0 == exitcond_i_fu_1081_p2))) begin
        i_assign_reg_757 <= i_reg_1159;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        i_assign_reg_757 <= ap_const_lv31_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & (ap_const_lv1_0 == tmp_10_phi_fu_772_p30))) begin
        j_fu_300 <= j_2_fu_919_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_175)) begin
        j_fu_300 <= ap_const_lv8_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_10) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_327 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & (exitcond313_i_fu_1052_p2 == ap_const_lv1_0))) begin
        k_0_i_reg_819 <= k_fu_1058_p2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        k_0_i_reg_819 <= ap_const_lv4_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (ap_const_lv1_0 == tmp_fu_889_p2))) begin
        m_reg_841 <= ap_const_lv4_0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_14)) begin
        m_reg_841 <= m_1_reg_1260;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_sig_bdd_327 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & (ap_const_lv1_0 == exitcond_i_fu_1081_p2))) begin
        p_0_0_i_reg_830 <= l_V_fu_1086_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_11) & ~ap_sig_bdd_449)) begin
        p_0_0_i_reg_830 <= ap_const_lv9_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        i_reg_1159 <= i_fu_894_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_11) & ~ap_sig_bdd_449)) begin
        lhs_V_reg_1238 <= lhs_V_fu_1078_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_13) & ~ap_sig_bdd_573)) begin
        m_1_reg_1260 <= m_1_fu_1112_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        p_0207_0_i_reg_1214 <= p_0207_0_i_fu_1040_p3;
        taskDataPos_reg_1219 <= taskDataPos_fu_1047_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        partTaskNums_reg_1130 <= partInp_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        tmp_19_reg_1209 <= {{qrLen_div8_V_fu_1005_p2[ap_const_lv32_A : ap_const_lv32_3]}};
        tmp_51_reg_1204 <= tmp_51_fu_1015_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        tmp_26_reg_1151 <= tmp_26_fu_879_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & ~ap_sig_bdd_327)) begin
        tmp_42_reg_1168[31 : 3] <= tmp_42_fu_936_p3[31 : 3];
        tmp_43_reg_1174[31 : 3] <= tmp_43_fu_944_p2[31 : 3];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        tmp_45_reg_1189 <= {{partInp_q0[ap_const_lv32_1A : ap_const_lv32_10]}};
        tmp_70_reg_1184 <= tmp_70_fu_955_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        tmp_66_reg_1164 <= tmp_66_fu_903_p1;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st16_fsm_13 or exitcond_fu_1106_p2 or ap_sig_bdd_573)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_13) & ~ap_sig_bdd_573 & ~(ap_const_lv1_0 == exitcond_fu_1106_p2)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_sig_cseq_ST_st16_fsm_13 or exitcond_fu_1106_p2 or ap_sig_bdd_573)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_13) & ~ap_sig_bdd_573 & ~(ap_const_lv1_0 == exitcond_fu_1106_p2))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg0_fsm_10 assign process. ///
always @ (ap_sig_bdd_378)
begin
    if (ap_sig_bdd_378) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_10 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_10 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp1_stg0_fsm_12 assign process. ///
always @ (ap_sig_bdd_459)
begin
    if (ap_sig_bdd_459) begin
        ap_sig_cseq_ST_pp1_stg0_fsm_12 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg0_fsm_12 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st10_fsm_9 assign process. ///
always @ (ap_sig_bdd_367)
begin
    if (ap_sig_bdd_367) begin
        ap_sig_cseq_ST_st10_fsm_9 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st10_fsm_9 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st13_fsm_11 assign process. ///
always @ (ap_sig_bdd_403)
begin
    if (ap_sig_bdd_403) begin
        ap_sig_cseq_ST_st13_fsm_11 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st13_fsm_11 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st16_fsm_13 assign process. ///
always @ (ap_sig_bdd_483)
begin
    if (ap_sig_bdd_483) begin
        ap_sig_cseq_ST_st16_fsm_13 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st16_fsm_13 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st17_fsm_14 assign process. ///
always @ (ap_sig_bdd_670)
begin
    if (ap_sig_bdd_670) begin
        ap_sig_cseq_ST_st17_fsm_14 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st17_fsm_14 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm_0 assign process. ///
always @ (ap_sig_bdd_34)
begin
    if (ap_sig_bdd_34) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st2_fsm_1 assign process. ///
always @ (ap_sig_bdd_184)
begin
    if (ap_sig_bdd_184) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st3_fsm_2 assign process. ///
always @ (ap_sig_bdd_195)
begin
    if (ap_sig_bdd_195) begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st4_fsm_3 assign process. ///
always @ (ap_sig_bdd_208)
begin
    if (ap_sig_bdd_208) begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st5_fsm_4 assign process. ///
always @ (ap_sig_bdd_217)
begin
    if (ap_sig_bdd_217) begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st6_fsm_5 assign process. ///
always @ (ap_sig_bdd_692)
begin
    if (ap_sig_bdd_692) begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st7_fsm_6 assign process. ///
always @ (ap_sig_bdd_226)
begin
    if (ap_sig_bdd_226) begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st8_fsm_7 assign process. ///
always @ (ap_sig_bdd_341)
begin
    if (ap_sig_bdd_341) begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st9_fsm_8 assign process. ///
always @ (ap_sig_bdd_354)
begin
    if (ap_sig_bdd_354) begin
        ap_sig_cseq_ST_st9_fsm_8 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st9_fsm_8 = ap_const_logic_0;
    end
end

/// partInp_address0 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_cseq_ST_st2_fsm_1 or partInp_addr_reg_1141 or partInp_addr_3_reg_1146 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st8_fsm_7 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_pp0_stg0_fsm_10 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp1_stg0_fsm_12 or ap_reg_ppiten_pp1_it0 or tmp_44_fu_950_p1 or tmp_47_fu_964_p1 or tmp_50_fu_978_p1 or tmp_55_fu_1073_p1 or tmp_57_fu_1101_p1 or ap_sig_cseq_ST_st6_fsm_5)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0))) begin
        partInp_address0 = tmp_57_fu_1101_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_10) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        partInp_address0 = tmp_55_fu_1073_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        partInp_address0 = tmp_50_fu_978_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        partInp_address0 = tmp_47_fu_964_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        partInp_address0 = tmp_44_fu_950_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        partInp_address0 = partInp_addr_3_reg_1146;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        partInp_address0 = partInp_addr_reg_1141;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        partInp_address0 = ap_const_lv64_A;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) begin
        partInp_address0 = ap_const_lv64_2;
    end else begin
        partInp_address0 = 'bx;
    end
end

/// partInp_ce0 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_175 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_bdd_327 or ap_sig_cseq_ST_st8_fsm_7 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_pp0_stg0_fsm_10 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp1_stg0_fsm_12 or ap_reg_ppiten_pp1_it0 or ap_reg_ppiten_pp1_it1 or ap_sig_cseq_ST_st6_fsm_5)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_175) | (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) | (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & ~ap_sig_bdd_327) | (ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_10) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_327 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_sig_bdd_327 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))) | (~ap_sig_bdd_327 & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)))) begin
        partInp_ce0 = ap_const_logic_1;
    end else begin
        partInp_ce0 = ap_const_logic_0;
    end
end

/// seeds_0_V_write assign process. ///
always @ (tmp_66_reg_1164 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_bdd_327 or ap_sig_cseq_ST_pp0_stg0_fsm_10 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp1_stg0_fsm_12 or ap_reg_ppiten_pp1_it1 or ap_sig_cseq_ST_st6_fsm_5)
begin
    if ((((tmp_66_reg_1164 == ap_const_lv4_0) & ~ap_sig_bdd_327 & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & (tmp_66_reg_1164 == ap_const_lv4_0) & ~ap_sig_bdd_327) | ((tmp_66_reg_1164 == ap_const_lv4_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_10) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_327 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) | ((tmp_66_reg_1164 == ap_const_lv4_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_327 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))))) begin
        seeds_0_V_write = ap_const_logic_1;
    end else begin
        seeds_0_V_write = ap_const_logic_0;
    end
end

/// seeds_10_V_write assign process. ///
always @ (tmp_66_reg_1164 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_bdd_327 or ap_sig_cseq_ST_pp0_stg0_fsm_10 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp1_stg0_fsm_12 or ap_reg_ppiten_pp1_it1 or ap_sig_cseq_ST_st6_fsm_5)
begin
    if ((((tmp_66_reg_1164 == ap_const_lv4_A) & ~ap_sig_bdd_327 & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & (tmp_66_reg_1164 == ap_const_lv4_A) & ~ap_sig_bdd_327) | ((tmp_66_reg_1164 == ap_const_lv4_A) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_10) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_327 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) | ((tmp_66_reg_1164 == ap_const_lv4_A) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_327 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))))) begin
        seeds_10_V_write = ap_const_logic_1;
    end else begin
        seeds_10_V_write = ap_const_logic_0;
    end
end

/// seeds_11_V_write assign process. ///
always @ (tmp_66_reg_1164 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_bdd_327 or ap_sig_cseq_ST_pp0_stg0_fsm_10 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp1_stg0_fsm_12 or ap_reg_ppiten_pp1_it1 or ap_sig_cseq_ST_st6_fsm_5)
begin
    if ((((tmp_66_reg_1164 == ap_const_lv4_B) & ~ap_sig_bdd_327 & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & (tmp_66_reg_1164 == ap_const_lv4_B) & ~ap_sig_bdd_327) | ((tmp_66_reg_1164 == ap_const_lv4_B) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_10) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_327 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) | ((tmp_66_reg_1164 == ap_const_lv4_B) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_327 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))))) begin
        seeds_11_V_write = ap_const_logic_1;
    end else begin
        seeds_11_V_write = ap_const_logic_0;
    end
end

/// seeds_12_V_write assign process. ///
always @ (tmp_66_reg_1164 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_bdd_327 or ap_sig_cseq_ST_pp0_stg0_fsm_10 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp1_stg0_fsm_12 or ap_reg_ppiten_pp1_it1 or ap_sig_cseq_ST_st6_fsm_5)
begin
    if ((((tmp_66_reg_1164 == ap_const_lv4_C) & ~ap_sig_bdd_327 & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & (tmp_66_reg_1164 == ap_const_lv4_C) & ~ap_sig_bdd_327) | ((tmp_66_reg_1164 == ap_const_lv4_C) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_10) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_327 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) | ((tmp_66_reg_1164 == ap_const_lv4_C) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_327 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))))) begin
        seeds_12_V_write = ap_const_logic_1;
    end else begin
        seeds_12_V_write = ap_const_logic_0;
    end
end

/// seeds_13_V_write assign process. ///
always @ (tmp_66_reg_1164 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_bdd_327 or ap_sig_cseq_ST_pp0_stg0_fsm_10 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp1_stg0_fsm_12 or ap_reg_ppiten_pp1_it1 or ap_sig_cseq_ST_st6_fsm_5)
begin
    if ((((tmp_66_reg_1164 == ap_const_lv4_D) & ~ap_sig_bdd_327 & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & (tmp_66_reg_1164 == ap_const_lv4_D) & ~ap_sig_bdd_327) | ((tmp_66_reg_1164 == ap_const_lv4_D) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_10) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_327 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) | ((tmp_66_reg_1164 == ap_const_lv4_D) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_327 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))))) begin
        seeds_13_V_write = ap_const_logic_1;
    end else begin
        seeds_13_V_write = ap_const_logic_0;
    end
end

/// seeds_14_V_write assign process. ///
always @ (tmp_66_reg_1164 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_bdd_327 or ap_sig_cseq_ST_pp0_stg0_fsm_10 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp1_stg0_fsm_12 or ap_reg_ppiten_pp1_it1 or ap_sig_cseq_ST_st6_fsm_5)
begin
    if (((~(tmp_66_reg_1164 == ap_const_lv4_D) & ~(tmp_66_reg_1164 == ap_const_lv4_C) & ~(tmp_66_reg_1164 == ap_const_lv4_B) & ~(tmp_66_reg_1164 == ap_const_lv4_A) & ~(tmp_66_reg_1164 == ap_const_lv4_9) & ~(tmp_66_reg_1164 == ap_const_lv4_8) & ~(tmp_66_reg_1164 == ap_const_lv4_7) & ~(tmp_66_reg_1164 == ap_const_lv4_6) & ~(tmp_66_reg_1164 == ap_const_lv4_5) & ~(tmp_66_reg_1164 == ap_const_lv4_4) & ~(tmp_66_reg_1164 == ap_const_lv4_3) & ~(tmp_66_reg_1164 == ap_const_lv4_2) & ~(tmp_66_reg_1164 == ap_const_lv4_1) & ~(tmp_66_reg_1164 == ap_const_lv4_0) & ~ap_sig_bdd_327 & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & ~(tmp_66_reg_1164 == ap_const_lv4_D) & ~(tmp_66_reg_1164 == ap_const_lv4_C) & ~(tmp_66_reg_1164 == ap_const_lv4_B) & ~(tmp_66_reg_1164 == ap_const_lv4_A) & ~(tmp_66_reg_1164 == ap_const_lv4_9) & ~(tmp_66_reg_1164 == ap_const_lv4_8) & ~(tmp_66_reg_1164 == ap_const_lv4_7) & ~(tmp_66_reg_1164 == ap_const_lv4_6) & ~(tmp_66_reg_1164 == ap_const_lv4_5) & ~(tmp_66_reg_1164 == ap_const_lv4_4) & ~(tmp_66_reg_1164 == ap_const_lv4_3) & ~(tmp_66_reg_1164 == ap_const_lv4_2) & ~(tmp_66_reg_1164 == ap_const_lv4_1) & ~(tmp_66_reg_1164 == ap_const_lv4_0) & ~ap_sig_bdd_327) | (~(tmp_66_reg_1164 == ap_const_lv4_D) & ~(tmp_66_reg_1164 == ap_const_lv4_C) & ~(tmp_66_reg_1164 == ap_const_lv4_B) & ~(tmp_66_reg_1164 == ap_const_lv4_A) & ~(tmp_66_reg_1164 == ap_const_lv4_9) & ~(tmp_66_reg_1164 == ap_const_lv4_8) & ~(tmp_66_reg_1164 == ap_const_lv4_7) & ~(tmp_66_reg_1164 == ap_const_lv4_6) & ~(tmp_66_reg_1164 == ap_const_lv4_5) & ~(tmp_66_reg_1164 == ap_const_lv4_4) & ~(tmp_66_reg_1164 == ap_const_lv4_3) & ~(tmp_66_reg_1164 == ap_const_lv4_2) & ~(tmp_66_reg_1164 == ap_const_lv4_1) & ~(tmp_66_reg_1164 == ap_const_lv4_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_10) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_327 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) | (~(tmp_66_reg_1164 == ap_const_lv4_D) & ~(tmp_66_reg_1164 == ap_const_lv4_C) & ~(tmp_66_reg_1164 == ap_const_lv4_B) & ~(tmp_66_reg_1164 == ap_const_lv4_A) & ~(tmp_66_reg_1164 == ap_const_lv4_9) & ~(tmp_66_reg_1164 == ap_const_lv4_8) & ~(tmp_66_reg_1164 == ap_const_lv4_7) & ~(tmp_66_reg_1164 == ap_const_lv4_6) & ~(tmp_66_reg_1164 == ap_const_lv4_5) & ~(tmp_66_reg_1164 == ap_const_lv4_4) & ~(tmp_66_reg_1164 == ap_const_lv4_3) & ~(tmp_66_reg_1164 == ap_const_lv4_2) & ~(tmp_66_reg_1164 == ap_const_lv4_1) & ~(tmp_66_reg_1164 == ap_const_lv4_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_327 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))))) begin
        seeds_14_V_write = ap_const_logic_1;
    end else begin
        seeds_14_V_write = ap_const_logic_0;
    end
end

/// seeds_1_V_write assign process. ///
always @ (tmp_66_reg_1164 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_bdd_327 or ap_sig_cseq_ST_pp0_stg0_fsm_10 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp1_stg0_fsm_12 or ap_reg_ppiten_pp1_it1 or ap_sig_cseq_ST_st6_fsm_5)
begin
    if ((((tmp_66_reg_1164 == ap_const_lv4_1) & ~ap_sig_bdd_327 & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & (tmp_66_reg_1164 == ap_const_lv4_1) & ~ap_sig_bdd_327) | ((tmp_66_reg_1164 == ap_const_lv4_1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_10) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_327 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) | ((tmp_66_reg_1164 == ap_const_lv4_1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_327 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))))) begin
        seeds_1_V_write = ap_const_logic_1;
    end else begin
        seeds_1_V_write = ap_const_logic_0;
    end
end

/// seeds_2_V_write assign process. ///
always @ (tmp_66_reg_1164 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_bdd_327 or ap_sig_cseq_ST_pp0_stg0_fsm_10 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp1_stg0_fsm_12 or ap_reg_ppiten_pp1_it1 or ap_sig_cseq_ST_st6_fsm_5)
begin
    if ((((tmp_66_reg_1164 == ap_const_lv4_2) & ~ap_sig_bdd_327 & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & (tmp_66_reg_1164 == ap_const_lv4_2) & ~ap_sig_bdd_327) | ((tmp_66_reg_1164 == ap_const_lv4_2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_10) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_327 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) | ((tmp_66_reg_1164 == ap_const_lv4_2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_327 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))))) begin
        seeds_2_V_write = ap_const_logic_1;
    end else begin
        seeds_2_V_write = ap_const_logic_0;
    end
end

/// seeds_3_V_write assign process. ///
always @ (tmp_66_reg_1164 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_bdd_327 or ap_sig_cseq_ST_pp0_stg0_fsm_10 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp1_stg0_fsm_12 or ap_reg_ppiten_pp1_it1 or ap_sig_cseq_ST_st6_fsm_5)
begin
    if ((((tmp_66_reg_1164 == ap_const_lv4_3) & ~ap_sig_bdd_327 & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & (tmp_66_reg_1164 == ap_const_lv4_3) & ~ap_sig_bdd_327) | ((tmp_66_reg_1164 == ap_const_lv4_3) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_10) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_327 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) | ((tmp_66_reg_1164 == ap_const_lv4_3) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_327 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))))) begin
        seeds_3_V_write = ap_const_logic_1;
    end else begin
        seeds_3_V_write = ap_const_logic_0;
    end
end

/// seeds_4_V_write assign process. ///
always @ (tmp_66_reg_1164 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_bdd_327 or ap_sig_cseq_ST_pp0_stg0_fsm_10 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp1_stg0_fsm_12 or ap_reg_ppiten_pp1_it1 or ap_sig_cseq_ST_st6_fsm_5)
begin
    if ((((tmp_66_reg_1164 == ap_const_lv4_4) & ~ap_sig_bdd_327 & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & (tmp_66_reg_1164 == ap_const_lv4_4) & ~ap_sig_bdd_327) | ((tmp_66_reg_1164 == ap_const_lv4_4) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_10) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_327 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) | ((tmp_66_reg_1164 == ap_const_lv4_4) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_327 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))))) begin
        seeds_4_V_write = ap_const_logic_1;
    end else begin
        seeds_4_V_write = ap_const_logic_0;
    end
end

/// seeds_5_V_write assign process. ///
always @ (tmp_66_reg_1164 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_bdd_327 or ap_sig_cseq_ST_pp0_stg0_fsm_10 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp1_stg0_fsm_12 or ap_reg_ppiten_pp1_it1 or ap_sig_cseq_ST_st6_fsm_5)
begin
    if ((((tmp_66_reg_1164 == ap_const_lv4_5) & ~ap_sig_bdd_327 & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & (tmp_66_reg_1164 == ap_const_lv4_5) & ~ap_sig_bdd_327) | ((tmp_66_reg_1164 == ap_const_lv4_5) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_10) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_327 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) | ((tmp_66_reg_1164 == ap_const_lv4_5) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_327 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))))) begin
        seeds_5_V_write = ap_const_logic_1;
    end else begin
        seeds_5_V_write = ap_const_logic_0;
    end
end

/// seeds_6_V_write assign process. ///
always @ (tmp_66_reg_1164 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_bdd_327 or ap_sig_cseq_ST_pp0_stg0_fsm_10 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp1_stg0_fsm_12 or ap_reg_ppiten_pp1_it1 or ap_sig_cseq_ST_st6_fsm_5)
begin
    if ((((tmp_66_reg_1164 == ap_const_lv4_6) & ~ap_sig_bdd_327 & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & (tmp_66_reg_1164 == ap_const_lv4_6) & ~ap_sig_bdd_327) | ((tmp_66_reg_1164 == ap_const_lv4_6) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_10) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_327 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) | ((tmp_66_reg_1164 == ap_const_lv4_6) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_327 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))))) begin
        seeds_6_V_write = ap_const_logic_1;
    end else begin
        seeds_6_V_write = ap_const_logic_0;
    end
end

/// seeds_7_V_write assign process. ///
always @ (tmp_66_reg_1164 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_bdd_327 or ap_sig_cseq_ST_pp0_stg0_fsm_10 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp1_stg0_fsm_12 or ap_reg_ppiten_pp1_it1 or ap_sig_cseq_ST_st6_fsm_5)
begin
    if ((((tmp_66_reg_1164 == ap_const_lv4_7) & ~ap_sig_bdd_327 & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & (tmp_66_reg_1164 == ap_const_lv4_7) & ~ap_sig_bdd_327) | ((tmp_66_reg_1164 == ap_const_lv4_7) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_10) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_327 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) | ((tmp_66_reg_1164 == ap_const_lv4_7) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_327 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))))) begin
        seeds_7_V_write = ap_const_logic_1;
    end else begin
        seeds_7_V_write = ap_const_logic_0;
    end
end

/// seeds_8_V_write assign process. ///
always @ (tmp_66_reg_1164 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_bdd_327 or ap_sig_cseq_ST_pp0_stg0_fsm_10 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp1_stg0_fsm_12 or ap_reg_ppiten_pp1_it1 or ap_sig_cseq_ST_st6_fsm_5)
begin
    if ((((tmp_66_reg_1164 == ap_const_lv4_8) & ~ap_sig_bdd_327 & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & (tmp_66_reg_1164 == ap_const_lv4_8) & ~ap_sig_bdd_327) | ((tmp_66_reg_1164 == ap_const_lv4_8) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_10) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_327 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) | ((tmp_66_reg_1164 == ap_const_lv4_8) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_327 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))))) begin
        seeds_8_V_write = ap_const_logic_1;
    end else begin
        seeds_8_V_write = ap_const_logic_0;
    end
end

/// seeds_9_V_write assign process. ///
always @ (tmp_66_reg_1164 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_bdd_327 or ap_sig_cseq_ST_pp0_stg0_fsm_10 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp1_stg0_fsm_12 or ap_reg_ppiten_pp1_it1 or ap_sig_cseq_ST_st6_fsm_5)
begin
    if ((((tmp_66_reg_1164 == ap_const_lv4_9) & ~ap_sig_bdd_327 & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & (tmp_66_reg_1164 == ap_const_lv4_9) & ~ap_sig_bdd_327) | ((tmp_66_reg_1164 == ap_const_lv4_9) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_10) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_327 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) | ((tmp_66_reg_1164 == ap_const_lv4_9) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_12) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_327 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))))) begin
        seeds_9_V_write = ap_const_logic_1;
    end else begin
        seeds_9_V_write = ap_const_logic_0;
    end
end

/// seeds_ctrl_0_V_V_din assign process. ///
always @ (tmp_66_reg_1164 or ap_sig_cseq_ST_st13_fsm_11 or ap_sig_bdd_449 or ap_sig_cseq_ST_st16_fsm_13 or exitcond_fu_1106_p2 or ap_sig_bdd_573 or m_reg_841)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_13) & (ap_const_lv1_0 == exitcond_fu_1106_p2) & (ap_const_lv4_0 == m_reg_841) & ~ap_sig_bdd_573)) begin
        seeds_ctrl_0_V_V_din = ap_const_lv2_3;
    end else if (((tmp_66_reg_1164 == ap_const_lv4_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_11) & ~ap_sig_bdd_449)) begin
        seeds_ctrl_0_V_V_din = ap_const_lv2_1;
    end else begin
        seeds_ctrl_0_V_V_din = 'bx;
    end
end

/// seeds_ctrl_0_V_V_write assign process. ///
always @ (tmp_66_reg_1164 or ap_sig_cseq_ST_st13_fsm_11 or ap_sig_bdd_449 or ap_sig_cseq_ST_st16_fsm_13 or exitcond_fu_1106_p2 or ap_sig_bdd_573 or m_reg_841)
begin
    if ((((tmp_66_reg_1164 == ap_const_lv4_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_11) & ~ap_sig_bdd_449) | ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_13) & (ap_const_lv1_0 == exitcond_fu_1106_p2) & (ap_const_lv4_0 == m_reg_841) & ~ap_sig_bdd_573))) begin
        seeds_ctrl_0_V_V_write = ap_const_logic_1;
    end else begin
        seeds_ctrl_0_V_V_write = ap_const_logic_0;
    end
end

/// seeds_ctrl_10_V_V_din assign process. ///
always @ (tmp_66_reg_1164 or ap_sig_cseq_ST_st13_fsm_11 or ap_sig_bdd_449 or ap_sig_cseq_ST_st16_fsm_13 or exitcond_fu_1106_p2 or ap_sig_bdd_573 or m_reg_841)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_13) & (ap_const_lv1_0 == exitcond_fu_1106_p2) & (ap_const_lv4_A == m_reg_841) & ~ap_sig_bdd_573)) begin
        seeds_ctrl_10_V_V_din = ap_const_lv2_3;
    end else if (((tmp_66_reg_1164 == ap_const_lv4_A) & (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_11) & ~ap_sig_bdd_449)) begin
        seeds_ctrl_10_V_V_din = ap_const_lv2_1;
    end else begin
        seeds_ctrl_10_V_V_din = 'bx;
    end
end

/// seeds_ctrl_10_V_V_write assign process. ///
always @ (tmp_66_reg_1164 or ap_sig_cseq_ST_st13_fsm_11 or ap_sig_bdd_449 or ap_sig_cseq_ST_st16_fsm_13 or exitcond_fu_1106_p2 or ap_sig_bdd_573 or m_reg_841)
begin
    if ((((tmp_66_reg_1164 == ap_const_lv4_A) & (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_11) & ~ap_sig_bdd_449) | ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_13) & (ap_const_lv1_0 == exitcond_fu_1106_p2) & (ap_const_lv4_A == m_reg_841) & ~ap_sig_bdd_573))) begin
        seeds_ctrl_10_V_V_write = ap_const_logic_1;
    end else begin
        seeds_ctrl_10_V_V_write = ap_const_logic_0;
    end
end

/// seeds_ctrl_11_V_V_din assign process. ///
always @ (tmp_66_reg_1164 or ap_sig_cseq_ST_st13_fsm_11 or ap_sig_bdd_449 or ap_sig_cseq_ST_st16_fsm_13 or exitcond_fu_1106_p2 or ap_sig_bdd_573 or m_reg_841)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_13) & (ap_const_lv1_0 == exitcond_fu_1106_p2) & (ap_const_lv4_B == m_reg_841) & ~ap_sig_bdd_573)) begin
        seeds_ctrl_11_V_V_din = ap_const_lv2_3;
    end else if (((tmp_66_reg_1164 == ap_const_lv4_B) & (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_11) & ~ap_sig_bdd_449)) begin
        seeds_ctrl_11_V_V_din = ap_const_lv2_1;
    end else begin
        seeds_ctrl_11_V_V_din = 'bx;
    end
end

/// seeds_ctrl_11_V_V_write assign process. ///
always @ (tmp_66_reg_1164 or ap_sig_cseq_ST_st13_fsm_11 or ap_sig_bdd_449 or ap_sig_cseq_ST_st16_fsm_13 or exitcond_fu_1106_p2 or ap_sig_bdd_573 or m_reg_841)
begin
    if ((((tmp_66_reg_1164 == ap_const_lv4_B) & (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_11) & ~ap_sig_bdd_449) | ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_13) & (ap_const_lv1_0 == exitcond_fu_1106_p2) & (ap_const_lv4_B == m_reg_841) & ~ap_sig_bdd_573))) begin
        seeds_ctrl_11_V_V_write = ap_const_logic_1;
    end else begin
        seeds_ctrl_11_V_V_write = ap_const_logic_0;
    end
end

/// seeds_ctrl_12_V_V_din assign process. ///
always @ (tmp_66_reg_1164 or ap_sig_cseq_ST_st13_fsm_11 or ap_sig_bdd_449 or ap_sig_cseq_ST_st16_fsm_13 or exitcond_fu_1106_p2 or ap_sig_bdd_573 or m_reg_841)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_13) & (ap_const_lv1_0 == exitcond_fu_1106_p2) & (ap_const_lv4_C == m_reg_841) & ~ap_sig_bdd_573)) begin
        seeds_ctrl_12_V_V_din = ap_const_lv2_3;
    end else if (((tmp_66_reg_1164 == ap_const_lv4_C) & (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_11) & ~ap_sig_bdd_449)) begin
        seeds_ctrl_12_V_V_din = ap_const_lv2_1;
    end else begin
        seeds_ctrl_12_V_V_din = 'bx;
    end
end

/// seeds_ctrl_12_V_V_write assign process. ///
always @ (tmp_66_reg_1164 or ap_sig_cseq_ST_st13_fsm_11 or ap_sig_bdd_449 or ap_sig_cseq_ST_st16_fsm_13 or exitcond_fu_1106_p2 or ap_sig_bdd_573 or m_reg_841)
begin
    if ((((tmp_66_reg_1164 == ap_const_lv4_C) & (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_11) & ~ap_sig_bdd_449) | ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_13) & (ap_const_lv1_0 == exitcond_fu_1106_p2) & (ap_const_lv4_C == m_reg_841) & ~ap_sig_bdd_573))) begin
        seeds_ctrl_12_V_V_write = ap_const_logic_1;
    end else begin
        seeds_ctrl_12_V_V_write = ap_const_logic_0;
    end
end

/// seeds_ctrl_13_V_V_din assign process. ///
always @ (tmp_66_reg_1164 or ap_sig_cseq_ST_st13_fsm_11 or ap_sig_bdd_449 or ap_sig_cseq_ST_st16_fsm_13 or exitcond_fu_1106_p2 or ap_sig_bdd_573 or m_reg_841)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_13) & (ap_const_lv1_0 == exitcond_fu_1106_p2) & (ap_const_lv4_D == m_reg_841) & ~ap_sig_bdd_573)) begin
        seeds_ctrl_13_V_V_din = ap_const_lv2_3;
    end else if (((tmp_66_reg_1164 == ap_const_lv4_D) & (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_11) & ~ap_sig_bdd_449)) begin
        seeds_ctrl_13_V_V_din = ap_const_lv2_1;
    end else begin
        seeds_ctrl_13_V_V_din = 'bx;
    end
end

/// seeds_ctrl_13_V_V_write assign process. ///
always @ (tmp_66_reg_1164 or ap_sig_cseq_ST_st13_fsm_11 or ap_sig_bdd_449 or ap_sig_cseq_ST_st16_fsm_13 or exitcond_fu_1106_p2 or ap_sig_bdd_573 or m_reg_841)
begin
    if ((((tmp_66_reg_1164 == ap_const_lv4_D) & (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_11) & ~ap_sig_bdd_449) | ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_13) & (ap_const_lv1_0 == exitcond_fu_1106_p2) & (ap_const_lv4_D == m_reg_841) & ~ap_sig_bdd_573))) begin
        seeds_ctrl_13_V_V_write = ap_const_logic_1;
    end else begin
        seeds_ctrl_13_V_V_write = ap_const_logic_0;
    end
end

/// seeds_ctrl_14_V_V_din assign process. ///
always @ (tmp_66_reg_1164 or ap_sig_cseq_ST_st13_fsm_11 or ap_sig_bdd_449 or ap_sig_cseq_ST_st16_fsm_13 or exitcond_fu_1106_p2 or ap_sig_bdd_573 or m_reg_841)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_13) & (ap_const_lv1_0 == exitcond_fu_1106_p2) & ~(ap_const_lv4_D == m_reg_841) & ~(ap_const_lv4_C == m_reg_841) & ~(ap_const_lv4_B == m_reg_841) & ~(ap_const_lv4_A == m_reg_841) & ~(ap_const_lv4_9 == m_reg_841) & ~(ap_const_lv4_8 == m_reg_841) & ~(ap_const_lv4_7 == m_reg_841) & ~(ap_const_lv4_6 == m_reg_841) & ~(ap_const_lv4_5 == m_reg_841) & ~(ap_const_lv4_4 == m_reg_841) & ~(ap_const_lv4_3 == m_reg_841) & ~(ap_const_lv4_2 == m_reg_841) & ~(ap_const_lv4_1 == m_reg_841) & ~(ap_const_lv4_0 == m_reg_841) & ~ap_sig_bdd_573)) begin
        seeds_ctrl_14_V_V_din = ap_const_lv2_3;
    end else if ((~(tmp_66_reg_1164 == ap_const_lv4_D) & ~(tmp_66_reg_1164 == ap_const_lv4_C) & ~(tmp_66_reg_1164 == ap_const_lv4_B) & ~(tmp_66_reg_1164 == ap_const_lv4_A) & ~(tmp_66_reg_1164 == ap_const_lv4_9) & ~(tmp_66_reg_1164 == ap_const_lv4_8) & ~(tmp_66_reg_1164 == ap_const_lv4_7) & ~(tmp_66_reg_1164 == ap_const_lv4_6) & ~(tmp_66_reg_1164 == ap_const_lv4_5) & ~(tmp_66_reg_1164 == ap_const_lv4_4) & ~(tmp_66_reg_1164 == ap_const_lv4_3) & ~(tmp_66_reg_1164 == ap_const_lv4_2) & ~(tmp_66_reg_1164 == ap_const_lv4_1) & ~(tmp_66_reg_1164 == ap_const_lv4_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_11) & ~ap_sig_bdd_449)) begin
        seeds_ctrl_14_V_V_din = ap_const_lv2_1;
    end else begin
        seeds_ctrl_14_V_V_din = 'bx;
    end
end

/// seeds_ctrl_14_V_V_write assign process. ///
always @ (tmp_66_reg_1164 or ap_sig_cseq_ST_st13_fsm_11 or ap_sig_bdd_449 or ap_sig_cseq_ST_st16_fsm_13 or exitcond_fu_1106_p2 or ap_sig_bdd_573 or m_reg_841)
begin
    if (((~(tmp_66_reg_1164 == ap_const_lv4_D) & ~(tmp_66_reg_1164 == ap_const_lv4_C) & ~(tmp_66_reg_1164 == ap_const_lv4_B) & ~(tmp_66_reg_1164 == ap_const_lv4_A) & ~(tmp_66_reg_1164 == ap_const_lv4_9) & ~(tmp_66_reg_1164 == ap_const_lv4_8) & ~(tmp_66_reg_1164 == ap_const_lv4_7) & ~(tmp_66_reg_1164 == ap_const_lv4_6) & ~(tmp_66_reg_1164 == ap_const_lv4_5) & ~(tmp_66_reg_1164 == ap_const_lv4_4) & ~(tmp_66_reg_1164 == ap_const_lv4_3) & ~(tmp_66_reg_1164 == ap_const_lv4_2) & ~(tmp_66_reg_1164 == ap_const_lv4_1) & ~(tmp_66_reg_1164 == ap_const_lv4_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_11) & ~ap_sig_bdd_449) | ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_13) & (ap_const_lv1_0 == exitcond_fu_1106_p2) & ~(ap_const_lv4_D == m_reg_841) & ~(ap_const_lv4_C == m_reg_841) & ~(ap_const_lv4_B == m_reg_841) & ~(ap_const_lv4_A == m_reg_841) & ~(ap_const_lv4_9 == m_reg_841) & ~(ap_const_lv4_8 == m_reg_841) & ~(ap_const_lv4_7 == m_reg_841) & ~(ap_const_lv4_6 == m_reg_841) & ~(ap_const_lv4_5 == m_reg_841) & ~(ap_const_lv4_4 == m_reg_841) & ~(ap_const_lv4_3 == m_reg_841) & ~(ap_const_lv4_2 == m_reg_841) & ~(ap_const_lv4_1 == m_reg_841) & ~(ap_const_lv4_0 == m_reg_841) & ~ap_sig_bdd_573))) begin
        seeds_ctrl_14_V_V_write = ap_const_logic_1;
    end else begin
        seeds_ctrl_14_V_V_write = ap_const_logic_0;
    end
end

/// seeds_ctrl_1_V_V_din assign process. ///
always @ (tmp_66_reg_1164 or ap_sig_cseq_ST_st13_fsm_11 or ap_sig_bdd_449 or ap_sig_cseq_ST_st16_fsm_13 or exitcond_fu_1106_p2 or ap_sig_bdd_573 or m_reg_841)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_13) & (ap_const_lv1_0 == exitcond_fu_1106_p2) & (ap_const_lv4_1 == m_reg_841) & ~ap_sig_bdd_573)) begin
        seeds_ctrl_1_V_V_din = ap_const_lv2_3;
    end else if (((tmp_66_reg_1164 == ap_const_lv4_1) & (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_11) & ~ap_sig_bdd_449)) begin
        seeds_ctrl_1_V_V_din = ap_const_lv2_1;
    end else begin
        seeds_ctrl_1_V_V_din = 'bx;
    end
end

/// seeds_ctrl_1_V_V_write assign process. ///
always @ (tmp_66_reg_1164 or ap_sig_cseq_ST_st13_fsm_11 or ap_sig_bdd_449 or ap_sig_cseq_ST_st16_fsm_13 or exitcond_fu_1106_p2 or ap_sig_bdd_573 or m_reg_841)
begin
    if ((((tmp_66_reg_1164 == ap_const_lv4_1) & (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_11) & ~ap_sig_bdd_449) | ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_13) & (ap_const_lv1_0 == exitcond_fu_1106_p2) & (ap_const_lv4_1 == m_reg_841) & ~ap_sig_bdd_573))) begin
        seeds_ctrl_1_V_V_write = ap_const_logic_1;
    end else begin
        seeds_ctrl_1_V_V_write = ap_const_logic_0;
    end
end

/// seeds_ctrl_2_V_V_din assign process. ///
always @ (tmp_66_reg_1164 or ap_sig_cseq_ST_st13_fsm_11 or ap_sig_bdd_449 or ap_sig_cseq_ST_st16_fsm_13 or exitcond_fu_1106_p2 or ap_sig_bdd_573 or m_reg_841)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_13) & (ap_const_lv1_0 == exitcond_fu_1106_p2) & (ap_const_lv4_2 == m_reg_841) & ~ap_sig_bdd_573)) begin
        seeds_ctrl_2_V_V_din = ap_const_lv2_3;
    end else if (((tmp_66_reg_1164 == ap_const_lv4_2) & (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_11) & ~ap_sig_bdd_449)) begin
        seeds_ctrl_2_V_V_din = ap_const_lv2_1;
    end else begin
        seeds_ctrl_2_V_V_din = 'bx;
    end
end

/// seeds_ctrl_2_V_V_write assign process. ///
always @ (tmp_66_reg_1164 or ap_sig_cseq_ST_st13_fsm_11 or ap_sig_bdd_449 or ap_sig_cseq_ST_st16_fsm_13 or exitcond_fu_1106_p2 or ap_sig_bdd_573 or m_reg_841)
begin
    if ((((tmp_66_reg_1164 == ap_const_lv4_2) & (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_11) & ~ap_sig_bdd_449) | ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_13) & (ap_const_lv1_0 == exitcond_fu_1106_p2) & (ap_const_lv4_2 == m_reg_841) & ~ap_sig_bdd_573))) begin
        seeds_ctrl_2_V_V_write = ap_const_logic_1;
    end else begin
        seeds_ctrl_2_V_V_write = ap_const_logic_0;
    end
end

/// seeds_ctrl_3_V_V_din assign process. ///
always @ (tmp_66_reg_1164 or ap_sig_cseq_ST_st13_fsm_11 or ap_sig_bdd_449 or ap_sig_cseq_ST_st16_fsm_13 or exitcond_fu_1106_p2 or ap_sig_bdd_573 or m_reg_841)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_13) & (ap_const_lv1_0 == exitcond_fu_1106_p2) & (ap_const_lv4_3 == m_reg_841) & ~ap_sig_bdd_573)) begin
        seeds_ctrl_3_V_V_din = ap_const_lv2_3;
    end else if (((tmp_66_reg_1164 == ap_const_lv4_3) & (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_11) & ~ap_sig_bdd_449)) begin
        seeds_ctrl_3_V_V_din = ap_const_lv2_1;
    end else begin
        seeds_ctrl_3_V_V_din = 'bx;
    end
end

/// seeds_ctrl_3_V_V_write assign process. ///
always @ (tmp_66_reg_1164 or ap_sig_cseq_ST_st13_fsm_11 or ap_sig_bdd_449 or ap_sig_cseq_ST_st16_fsm_13 or exitcond_fu_1106_p2 or ap_sig_bdd_573 or m_reg_841)
begin
    if ((((tmp_66_reg_1164 == ap_const_lv4_3) & (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_11) & ~ap_sig_bdd_449) | ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_13) & (ap_const_lv1_0 == exitcond_fu_1106_p2) & (ap_const_lv4_3 == m_reg_841) & ~ap_sig_bdd_573))) begin
        seeds_ctrl_3_V_V_write = ap_const_logic_1;
    end else begin
        seeds_ctrl_3_V_V_write = ap_const_logic_0;
    end
end

/// seeds_ctrl_4_V_V_din assign process. ///
always @ (tmp_66_reg_1164 or ap_sig_cseq_ST_st13_fsm_11 or ap_sig_bdd_449 or ap_sig_cseq_ST_st16_fsm_13 or exitcond_fu_1106_p2 or ap_sig_bdd_573 or m_reg_841)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_13) & (ap_const_lv1_0 == exitcond_fu_1106_p2) & (ap_const_lv4_4 == m_reg_841) & ~ap_sig_bdd_573)) begin
        seeds_ctrl_4_V_V_din = ap_const_lv2_3;
    end else if (((tmp_66_reg_1164 == ap_const_lv4_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_11) & ~ap_sig_bdd_449)) begin
        seeds_ctrl_4_V_V_din = ap_const_lv2_1;
    end else begin
        seeds_ctrl_4_V_V_din = 'bx;
    end
end

/// seeds_ctrl_4_V_V_write assign process. ///
always @ (tmp_66_reg_1164 or ap_sig_cseq_ST_st13_fsm_11 or ap_sig_bdd_449 or ap_sig_cseq_ST_st16_fsm_13 or exitcond_fu_1106_p2 or ap_sig_bdd_573 or m_reg_841)
begin
    if ((((tmp_66_reg_1164 == ap_const_lv4_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_11) & ~ap_sig_bdd_449) | ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_13) & (ap_const_lv1_0 == exitcond_fu_1106_p2) & (ap_const_lv4_4 == m_reg_841) & ~ap_sig_bdd_573))) begin
        seeds_ctrl_4_V_V_write = ap_const_logic_1;
    end else begin
        seeds_ctrl_4_V_V_write = ap_const_logic_0;
    end
end

/// seeds_ctrl_5_V_V_din assign process. ///
always @ (tmp_66_reg_1164 or ap_sig_cseq_ST_st13_fsm_11 or ap_sig_bdd_449 or ap_sig_cseq_ST_st16_fsm_13 or exitcond_fu_1106_p2 or ap_sig_bdd_573 or m_reg_841)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_13) & (ap_const_lv1_0 == exitcond_fu_1106_p2) & (ap_const_lv4_5 == m_reg_841) & ~ap_sig_bdd_573)) begin
        seeds_ctrl_5_V_V_din = ap_const_lv2_3;
    end else if (((tmp_66_reg_1164 == ap_const_lv4_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_11) & ~ap_sig_bdd_449)) begin
        seeds_ctrl_5_V_V_din = ap_const_lv2_1;
    end else begin
        seeds_ctrl_5_V_V_din = 'bx;
    end
end

/// seeds_ctrl_5_V_V_write assign process. ///
always @ (tmp_66_reg_1164 or ap_sig_cseq_ST_st13_fsm_11 or ap_sig_bdd_449 or ap_sig_cseq_ST_st16_fsm_13 or exitcond_fu_1106_p2 or ap_sig_bdd_573 or m_reg_841)
begin
    if ((((tmp_66_reg_1164 == ap_const_lv4_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_11) & ~ap_sig_bdd_449) | ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_13) & (ap_const_lv1_0 == exitcond_fu_1106_p2) & (ap_const_lv4_5 == m_reg_841) & ~ap_sig_bdd_573))) begin
        seeds_ctrl_5_V_V_write = ap_const_logic_1;
    end else begin
        seeds_ctrl_5_V_V_write = ap_const_logic_0;
    end
end

/// seeds_ctrl_6_V_V_din assign process. ///
always @ (tmp_66_reg_1164 or ap_sig_cseq_ST_st13_fsm_11 or ap_sig_bdd_449 or ap_sig_cseq_ST_st16_fsm_13 or exitcond_fu_1106_p2 or ap_sig_bdd_573 or m_reg_841)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_13) & (ap_const_lv1_0 == exitcond_fu_1106_p2) & (ap_const_lv4_6 == m_reg_841) & ~ap_sig_bdd_573)) begin
        seeds_ctrl_6_V_V_din = ap_const_lv2_3;
    end else if (((tmp_66_reg_1164 == ap_const_lv4_6) & (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_11) & ~ap_sig_bdd_449)) begin
        seeds_ctrl_6_V_V_din = ap_const_lv2_1;
    end else begin
        seeds_ctrl_6_V_V_din = 'bx;
    end
end

/// seeds_ctrl_6_V_V_write assign process. ///
always @ (tmp_66_reg_1164 or ap_sig_cseq_ST_st13_fsm_11 or ap_sig_bdd_449 or ap_sig_cseq_ST_st16_fsm_13 or exitcond_fu_1106_p2 or ap_sig_bdd_573 or m_reg_841)
begin
    if ((((tmp_66_reg_1164 == ap_const_lv4_6) & (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_11) & ~ap_sig_bdd_449) | ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_13) & (ap_const_lv1_0 == exitcond_fu_1106_p2) & (ap_const_lv4_6 == m_reg_841) & ~ap_sig_bdd_573))) begin
        seeds_ctrl_6_V_V_write = ap_const_logic_1;
    end else begin
        seeds_ctrl_6_V_V_write = ap_const_logic_0;
    end
end

/// seeds_ctrl_7_V_V_din assign process. ///
always @ (tmp_66_reg_1164 or ap_sig_cseq_ST_st13_fsm_11 or ap_sig_bdd_449 or ap_sig_cseq_ST_st16_fsm_13 or exitcond_fu_1106_p2 or ap_sig_bdd_573 or m_reg_841)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_13) & (ap_const_lv1_0 == exitcond_fu_1106_p2) & (ap_const_lv4_7 == m_reg_841) & ~ap_sig_bdd_573)) begin
        seeds_ctrl_7_V_V_din = ap_const_lv2_3;
    end else if (((tmp_66_reg_1164 == ap_const_lv4_7) & (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_11) & ~ap_sig_bdd_449)) begin
        seeds_ctrl_7_V_V_din = ap_const_lv2_1;
    end else begin
        seeds_ctrl_7_V_V_din = 'bx;
    end
end

/// seeds_ctrl_7_V_V_write assign process. ///
always @ (tmp_66_reg_1164 or ap_sig_cseq_ST_st13_fsm_11 or ap_sig_bdd_449 or ap_sig_cseq_ST_st16_fsm_13 or exitcond_fu_1106_p2 or ap_sig_bdd_573 or m_reg_841)
begin
    if ((((tmp_66_reg_1164 == ap_const_lv4_7) & (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_11) & ~ap_sig_bdd_449) | ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_13) & (ap_const_lv1_0 == exitcond_fu_1106_p2) & (ap_const_lv4_7 == m_reg_841) & ~ap_sig_bdd_573))) begin
        seeds_ctrl_7_V_V_write = ap_const_logic_1;
    end else begin
        seeds_ctrl_7_V_V_write = ap_const_logic_0;
    end
end

/// seeds_ctrl_8_V_V_din assign process. ///
always @ (tmp_66_reg_1164 or ap_sig_cseq_ST_st13_fsm_11 or ap_sig_bdd_449 or ap_sig_cseq_ST_st16_fsm_13 or exitcond_fu_1106_p2 or ap_sig_bdd_573 or m_reg_841)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_13) & (ap_const_lv1_0 == exitcond_fu_1106_p2) & (ap_const_lv4_8 == m_reg_841) & ~ap_sig_bdd_573)) begin
        seeds_ctrl_8_V_V_din = ap_const_lv2_3;
    end else if (((tmp_66_reg_1164 == ap_const_lv4_8) & (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_11) & ~ap_sig_bdd_449)) begin
        seeds_ctrl_8_V_V_din = ap_const_lv2_1;
    end else begin
        seeds_ctrl_8_V_V_din = 'bx;
    end
end

/// seeds_ctrl_8_V_V_write assign process. ///
always @ (tmp_66_reg_1164 or ap_sig_cseq_ST_st13_fsm_11 or ap_sig_bdd_449 or ap_sig_cseq_ST_st16_fsm_13 or exitcond_fu_1106_p2 or ap_sig_bdd_573 or m_reg_841)
begin
    if ((((tmp_66_reg_1164 == ap_const_lv4_8) & (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_11) & ~ap_sig_bdd_449) | ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_13) & (ap_const_lv1_0 == exitcond_fu_1106_p2) & (ap_const_lv4_8 == m_reg_841) & ~ap_sig_bdd_573))) begin
        seeds_ctrl_8_V_V_write = ap_const_logic_1;
    end else begin
        seeds_ctrl_8_V_V_write = ap_const_logic_0;
    end
end

/// seeds_ctrl_9_V_V_din assign process. ///
always @ (tmp_66_reg_1164 or ap_sig_cseq_ST_st13_fsm_11 or ap_sig_bdd_449 or ap_sig_cseq_ST_st16_fsm_13 or exitcond_fu_1106_p2 or ap_sig_bdd_573 or m_reg_841)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_13) & (ap_const_lv1_0 == exitcond_fu_1106_p2) & (ap_const_lv4_9 == m_reg_841) & ~ap_sig_bdd_573)) begin
        seeds_ctrl_9_V_V_din = ap_const_lv2_3;
    end else if (((tmp_66_reg_1164 == ap_const_lv4_9) & (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_11) & ~ap_sig_bdd_449)) begin
        seeds_ctrl_9_V_V_din = ap_const_lv2_1;
    end else begin
        seeds_ctrl_9_V_V_din = 'bx;
    end
end

/// seeds_ctrl_9_V_V_write assign process. ///
always @ (tmp_66_reg_1164 or ap_sig_cseq_ST_st13_fsm_11 or ap_sig_bdd_449 or ap_sig_cseq_ST_st16_fsm_13 or exitcond_fu_1106_p2 or ap_sig_bdd_573 or m_reg_841)
begin
    if ((((tmp_66_reg_1164 == ap_const_lv4_9) & (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_11) & ~ap_sig_bdd_449) | ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_13) & (ap_const_lv1_0 == exitcond_fu_1106_p2) & (ap_const_lv4_9 == m_reg_841) & ~ap_sig_bdd_573))) begin
        seeds_ctrl_9_V_V_write = ap_const_logic_1;
    end else begin
        seeds_ctrl_9_V_V_write = ap_const_logic_0;
    end
end

/// tmp_10_phi_fu_772_p30 assign process. ///
always @ (seeds_ctrl_0_V_V_full_n or seeds_ctrl_1_V_V_full_n or seeds_ctrl_2_V_V_full_n or seeds_ctrl_3_V_V_full_n or seeds_ctrl_4_V_V_full_n or seeds_ctrl_5_V_V_full_n or seeds_ctrl_6_V_V_full_n or seeds_ctrl_7_V_V_full_n or seeds_ctrl_8_V_V_full_n or seeds_ctrl_9_V_V_full_n or seeds_ctrl_10_V_V_full_n or seeds_ctrl_11_V_V_full_n or seeds_ctrl_12_V_V_full_n or seeds_ctrl_13_V_V_full_n or seeds_ctrl_14_V_V_full_n or tmp_66_fu_903_p1 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_bdd_658)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        if (ap_sig_bdd_658) begin
            tmp_10_phi_fu_772_p30 = seeds_ctrl_14_V_V_full_n;
        end else if ((tmp_66_fu_903_p1 == ap_const_lv4_D)) begin
            tmp_10_phi_fu_772_p30 = seeds_ctrl_13_V_V_full_n;
        end else if ((tmp_66_fu_903_p1 == ap_const_lv4_C)) begin
            tmp_10_phi_fu_772_p30 = seeds_ctrl_12_V_V_full_n;
        end else if ((tmp_66_fu_903_p1 == ap_const_lv4_B)) begin
            tmp_10_phi_fu_772_p30 = seeds_ctrl_11_V_V_full_n;
        end else if ((tmp_66_fu_903_p1 == ap_const_lv4_A)) begin
            tmp_10_phi_fu_772_p30 = seeds_ctrl_10_V_V_full_n;
        end else if ((tmp_66_fu_903_p1 == ap_const_lv4_9)) begin
            tmp_10_phi_fu_772_p30 = seeds_ctrl_9_V_V_full_n;
        end else if ((tmp_66_fu_903_p1 == ap_const_lv4_8)) begin
            tmp_10_phi_fu_772_p30 = seeds_ctrl_8_V_V_full_n;
        end else if ((tmp_66_fu_903_p1 == ap_const_lv4_7)) begin
            tmp_10_phi_fu_772_p30 = seeds_ctrl_7_V_V_full_n;
        end else if ((tmp_66_fu_903_p1 == ap_const_lv4_6)) begin
            tmp_10_phi_fu_772_p30 = seeds_ctrl_6_V_V_full_n;
        end else if ((tmp_66_fu_903_p1 == ap_const_lv4_5)) begin
            tmp_10_phi_fu_772_p30 = seeds_ctrl_5_V_V_full_n;
        end else if ((tmp_66_fu_903_p1 == ap_const_lv4_4)) begin
            tmp_10_phi_fu_772_p30 = seeds_ctrl_4_V_V_full_n;
        end else if ((tmp_66_fu_903_p1 == ap_const_lv4_3)) begin
            tmp_10_phi_fu_772_p30 = seeds_ctrl_3_V_V_full_n;
        end else if ((tmp_66_fu_903_p1 == ap_const_lv4_2)) begin
            tmp_10_phi_fu_772_p30 = seeds_ctrl_2_V_V_full_n;
        end else if ((tmp_66_fu_903_p1 == ap_const_lv4_1)) begin
            tmp_10_phi_fu_772_p30 = seeds_ctrl_1_V_V_full_n;
        end else if ((tmp_66_fu_903_p1 == ap_const_lv4_0)) begin
            tmp_10_phi_fu_772_p30 = seeds_ctrl_0_V_V_full_n;
        end else begin
            tmp_10_phi_fu_772_p30 = 'bx;
        end
    end else begin
        tmp_10_phi_fu_772_p30 = 'bx;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_CS_fsm or ap_sig_bdd_175 or ap_sig_bdd_327 or exitcond313_i_fu_1052_p2 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_449 or exitcond_i_fu_1081_p2 or ap_reg_ppiten_pp1_it0 or ap_reg_ppiten_pp1_it1 or exitcond_fu_1106_p2 or ap_sig_bdd_573 or tmp_10_phi_fu_772_p30 or tmp_fu_889_p2)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~ap_sig_bdd_175) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            ap_NS_fsm = ap_ST_st3_fsm_2;
        end
        ap_ST_st3_fsm_2 : 
        begin
            ap_NS_fsm = ap_ST_st4_fsm_3;
        end
        ap_ST_st4_fsm_3 : 
        begin
            if ((ap_const_lv1_0 == tmp_fu_889_p2)) begin
                ap_NS_fsm = ap_ST_st16_fsm_13;
            end else begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end
        end
        ap_ST_st5_fsm_4 : 
        begin
            if ((ap_const_lv1_0 == tmp_10_phi_fu_772_p30)) begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end
        end
        ap_ST_st6_fsm_5 : 
        begin
            if (~ap_sig_bdd_327) begin
                ap_NS_fsm = ap_ST_st7_fsm_6;
            end else begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end
        end
        ap_ST_st7_fsm_6 : 
        begin
            if (~ap_sig_bdd_327) begin
                ap_NS_fsm = ap_ST_st8_fsm_7;
            end else begin
                ap_NS_fsm = ap_ST_st7_fsm_6;
            end
        end
        ap_ST_st8_fsm_7 : 
        begin
            ap_NS_fsm = ap_ST_st9_fsm_8;
        end
        ap_ST_st9_fsm_8 : 
        begin
            ap_NS_fsm = ap_ST_st10_fsm_9;
        end
        ap_ST_st10_fsm_9 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_10;
        end
        ap_ST_pp0_stg0_fsm_10 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_327 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(exitcond313_i_fu_1052_p2 == ap_const_lv1_0))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_10;
            end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_327 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(exitcond313_i_fu_1052_p2 == ap_const_lv1_0))) begin
                ap_NS_fsm = ap_ST_st13_fsm_11;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_10;
            end
        end
        ap_ST_st13_fsm_11 : 
        begin
            if (~ap_sig_bdd_449) begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_12;
            end else begin
                ap_NS_fsm = ap_ST_st13_fsm_11;
            end
        end
        ap_ST_pp1_stg0_fsm_12 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_sig_bdd_327 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & ~(ap_const_lv1_0 == exitcond_i_fu_1081_p2))) begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_12;
            end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_sig_bdd_327 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & ~(ap_const_lv1_0 == exitcond_i_fu_1081_p2))) begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_12;
            end
        end
        ap_ST_st16_fsm_13 : 
        begin
            if ((~ap_sig_bdd_573 & ~(ap_const_lv1_0 == exitcond_fu_1106_p2))) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else if (((ap_const_lv1_0 == exitcond_fu_1106_p2) & ~ap_sig_bdd_573)) begin
                ap_NS_fsm = ap_ST_st17_fsm_14;
            end else begin
                ap_NS_fsm = ap_ST_st16_fsm_13;
            end
        end
        ap_ST_st17_fsm_14 : 
        begin
            ap_NS_fsm = ap_ST_st16_fsm_13;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end


/// ap_sig_bdd_175 assign process. ///
always @ (ap_start or ap_done_reg)
begin
    ap_sig_bdd_175 = ((ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_184 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_184 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end

/// ap_sig_bdd_195 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_195 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end

/// ap_sig_bdd_208 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_208 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end

/// ap_sig_bdd_217 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_217 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end

/// ap_sig_bdd_226 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_226 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_6]);
end

/// ap_sig_bdd_327 assign process. ///
always @ (seeds_0_V_full_n or seeds_1_V_full_n or seeds_2_V_full_n or seeds_3_V_full_n or seeds_4_V_full_n or seeds_5_V_full_n or seeds_6_V_full_n or seeds_7_V_full_n or seeds_8_V_full_n or seeds_9_V_full_n or seeds_10_V_full_n or seeds_11_V_full_n or seeds_12_V_full_n or seeds_13_V_full_n or seeds_14_V_full_n or tmp_66_reg_1164)
begin
    ap_sig_bdd_327 = (((seeds_13_V_full_n == ap_const_logic_0) & (tmp_66_reg_1164 == ap_const_lv4_D)) | ((seeds_12_V_full_n == ap_const_logic_0) & (tmp_66_reg_1164 == ap_const_lv4_C)) | ((seeds_11_V_full_n == ap_const_logic_0) & (tmp_66_reg_1164 == ap_const_lv4_B)) | ((seeds_10_V_full_n == ap_const_logic_0) & (tmp_66_reg_1164 == ap_const_lv4_A)) | ((seeds_9_V_full_n == ap_const_logic_0) & (tmp_66_reg_1164 == ap_const_lv4_9)) | ((seeds_8_V_full_n == ap_const_logic_0) & (tmp_66_reg_1164 == ap_const_lv4_8)) | ((seeds_7_V_full_n == ap_const_logic_0) & (tmp_66_reg_1164 == ap_const_lv4_7)) | ((seeds_6_V_full_n == ap_const_logic_0) & (tmp_66_reg_1164 == ap_const_lv4_6)) | ((seeds_5_V_full_n == ap_const_logic_0) & (tmp_66_reg_1164 == ap_const_lv4_5)) | ((seeds_4_V_full_n == ap_const_logic_0) & (tmp_66_reg_1164 == ap_const_lv4_4)) | ((seeds_3_V_full_n == ap_const_logic_0) & (tmp_66_reg_1164 == ap_const_lv4_3)) | ((seeds_2_V_full_n == ap_const_logic_0) & (tmp_66_reg_1164 == ap_const_lv4_2)) | ((seeds_1_V_full_n == ap_const_logic_0) & (tmp_66_reg_1164 == ap_const_lv4_1)) | ((seeds_0_V_full_n == ap_const_logic_0) & (tmp_66_reg_1164 == ap_const_lv4_0)) | ((seeds_14_V_full_n == ap_const_logic_0) & ~(tmp_66_reg_1164 == ap_const_lv4_D) & ~(tmp_66_reg_1164 == ap_const_lv4_C) & ~(tmp_66_reg_1164 == ap_const_lv4_B) & ~(tmp_66_reg_1164 == ap_const_lv4_A) & ~(tmp_66_reg_1164 == ap_const_lv4_9) & ~(tmp_66_reg_1164 == ap_const_lv4_8) & ~(tmp_66_reg_1164 == ap_const_lv4_7) & ~(tmp_66_reg_1164 == ap_const_lv4_6) & ~(tmp_66_reg_1164 == ap_const_lv4_5) & ~(tmp_66_reg_1164 == ap_const_lv4_4) & ~(tmp_66_reg_1164 == ap_const_lv4_3) & ~(tmp_66_reg_1164 == ap_const_lv4_2) & ~(tmp_66_reg_1164 == ap_const_lv4_1) & ~(tmp_66_reg_1164 == ap_const_lv4_0)));
end

/// ap_sig_bdd_34 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_34 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_341 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_341 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_7]);
end

/// ap_sig_bdd_354 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_354 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_8]);
end

/// ap_sig_bdd_367 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_367 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_9]);
end

/// ap_sig_bdd_378 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_378 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_A]);
end

/// ap_sig_bdd_403 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_403 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_B]);
end

/// ap_sig_bdd_449 assign process. ///
always @ (seeds_ctrl_0_V_V_full_n or seeds_ctrl_1_V_V_full_n or seeds_ctrl_2_V_V_full_n or seeds_ctrl_3_V_V_full_n or seeds_ctrl_4_V_V_full_n or seeds_ctrl_5_V_V_full_n or seeds_ctrl_6_V_V_full_n or seeds_ctrl_7_V_V_full_n or seeds_ctrl_8_V_V_full_n or seeds_ctrl_9_V_V_full_n or seeds_ctrl_10_V_V_full_n or seeds_ctrl_11_V_V_full_n or seeds_ctrl_12_V_V_full_n or seeds_ctrl_13_V_V_full_n or seeds_ctrl_14_V_V_full_n or tmp_66_reg_1164)
begin
    ap_sig_bdd_449 = (((tmp_66_reg_1164 == ap_const_lv4_D) & (seeds_ctrl_13_V_V_full_n == ap_const_logic_0)) | ((tmp_66_reg_1164 == ap_const_lv4_C) & (seeds_ctrl_12_V_V_full_n == ap_const_logic_0)) | ((tmp_66_reg_1164 == ap_const_lv4_B) & (seeds_ctrl_11_V_V_full_n == ap_const_logic_0)) | ((tmp_66_reg_1164 == ap_const_lv4_A) & (seeds_ctrl_10_V_V_full_n == ap_const_logic_0)) | ((tmp_66_reg_1164 == ap_const_lv4_9) & (seeds_ctrl_9_V_V_full_n == ap_const_logic_0)) | ((tmp_66_reg_1164 == ap_const_lv4_8) & (seeds_ctrl_8_V_V_full_n == ap_const_logic_0)) | ((tmp_66_reg_1164 == ap_const_lv4_7) & (seeds_ctrl_7_V_V_full_n == ap_const_logic_0)) | ((tmp_66_reg_1164 == ap_const_lv4_6) & (seeds_ctrl_6_V_V_full_n == ap_const_logic_0)) | ((tmp_66_reg_1164 == ap_const_lv4_5) & (seeds_ctrl_5_V_V_full_n == ap_const_logic_0)) | ((tmp_66_reg_1164 == ap_const_lv4_4) & (seeds_ctrl_4_V_V_full_n == ap_const_logic_0)) | ((tmp_66_reg_1164 == ap_const_lv4_3) & (seeds_ctrl_3_V_V_full_n == ap_const_logic_0)) | ((tmp_66_reg_1164 == ap_const_lv4_2) & (seeds_ctrl_2_V_V_full_n == ap_const_logic_0)) | ((tmp_66_reg_1164 == ap_const_lv4_1) & (seeds_ctrl_1_V_V_full_n == ap_const_logic_0)) | ((tmp_66_reg_1164 == ap_const_lv4_0) & (seeds_ctrl_0_V_V_full_n == ap_const_logic_0)) | (~(tmp_66_reg_1164 == ap_const_lv4_D) & ~(tmp_66_reg_1164 == ap_const_lv4_C) & ~(tmp_66_reg_1164 == ap_const_lv4_B) & ~(tmp_66_reg_1164 == ap_const_lv4_A) & ~(tmp_66_reg_1164 == ap_const_lv4_9) & ~(tmp_66_reg_1164 == ap_const_lv4_8) & ~(tmp_66_reg_1164 == ap_const_lv4_7) & ~(tmp_66_reg_1164 == ap_const_lv4_6) & ~(tmp_66_reg_1164 == ap_const_lv4_5) & ~(tmp_66_reg_1164 == ap_const_lv4_4) & ~(tmp_66_reg_1164 == ap_const_lv4_3) & ~(tmp_66_reg_1164 == ap_const_lv4_2) & ~(tmp_66_reg_1164 == ap_const_lv4_1) & ~(tmp_66_reg_1164 == ap_const_lv4_0) & (seeds_ctrl_14_V_V_full_n == ap_const_logic_0)));
end

/// ap_sig_bdd_459 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_459 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_C]);
end

/// ap_sig_bdd_483 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_483 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_D]);
end

/// ap_sig_bdd_573 assign process. ///
always @ (seeds_ctrl_0_V_V_full_n or seeds_ctrl_1_V_V_full_n or seeds_ctrl_2_V_V_full_n or seeds_ctrl_3_V_V_full_n or seeds_ctrl_4_V_V_full_n or seeds_ctrl_5_V_V_full_n or seeds_ctrl_6_V_V_full_n or seeds_ctrl_7_V_V_full_n or seeds_ctrl_8_V_V_full_n or seeds_ctrl_9_V_V_full_n or seeds_ctrl_10_V_V_full_n or seeds_ctrl_11_V_V_full_n or seeds_ctrl_12_V_V_full_n or seeds_ctrl_13_V_V_full_n or seeds_ctrl_14_V_V_full_n or exitcond_fu_1106_p2 or m_reg_841)
begin
    ap_sig_bdd_573 = (((seeds_ctrl_13_V_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == exitcond_fu_1106_p2) & (ap_const_lv4_D == m_reg_841)) | ((seeds_ctrl_12_V_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == exitcond_fu_1106_p2) & (ap_const_lv4_C == m_reg_841)) | ((seeds_ctrl_11_V_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == exitcond_fu_1106_p2) & (ap_const_lv4_B == m_reg_841)) | ((seeds_ctrl_10_V_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == exitcond_fu_1106_p2) & (ap_const_lv4_A == m_reg_841)) | ((seeds_ctrl_9_V_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == exitcond_fu_1106_p2) & (ap_const_lv4_9 == m_reg_841)) | ((seeds_ctrl_8_V_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == exitcond_fu_1106_p2) & (ap_const_lv4_8 == m_reg_841)) | ((seeds_ctrl_7_V_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == exitcond_fu_1106_p2) & (ap_const_lv4_7 == m_reg_841)) | ((seeds_ctrl_6_V_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == exitcond_fu_1106_p2) & (ap_const_lv4_6 == m_reg_841)) | ((seeds_ctrl_5_V_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == exitcond_fu_1106_p2) & (ap_const_lv4_5 == m_reg_841)) | ((seeds_ctrl_4_V_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == exitcond_fu_1106_p2) & (ap_const_lv4_4 == m_reg_841)) | ((seeds_ctrl_3_V_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == exitcond_fu_1106_p2) & (ap_const_lv4_3 == m_reg_841)) | ((seeds_ctrl_2_V_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == exitcond_fu_1106_p2) & (ap_const_lv4_2 == m_reg_841)) | ((seeds_ctrl_1_V_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == exitcond_fu_1106_p2) & (ap_const_lv4_1 == m_reg_841)) | ((seeds_ctrl_0_V_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == exitcond_fu_1106_p2) & (ap_const_lv4_0 == m_reg_841)) | ((seeds_ctrl_14_V_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == exitcond_fu_1106_p2) & ~(ap_const_lv4_D == m_reg_841) & ~(ap_const_lv4_C == m_reg_841) & ~(ap_const_lv4_B == m_reg_841) & ~(ap_const_lv4_A == m_reg_841) & ~(ap_const_lv4_9 == m_reg_841) & ~(ap_const_lv4_8 == m_reg_841) & ~(ap_const_lv4_7 == m_reg_841) & ~(ap_const_lv4_6 == m_reg_841) & ~(ap_const_lv4_5 == m_reg_841) & ~(ap_const_lv4_4 == m_reg_841) & ~(ap_const_lv4_3 == m_reg_841) & ~(ap_const_lv4_2 == m_reg_841) & ~(ap_const_lv4_1 == m_reg_841) & ~(ap_const_lv4_0 == m_reg_841)));
end

/// ap_sig_bdd_658 assign process. ///
always @ (tmp_66_fu_903_p1)
begin
    ap_sig_bdd_658 = (~(tmp_66_fu_903_p1 == ap_const_lv4_D) & ~(tmp_66_fu_903_p1 == ap_const_lv4_C) & ~(tmp_66_fu_903_p1 == ap_const_lv4_B) & ~(tmp_66_fu_903_p1 == ap_const_lv4_A) & ~(tmp_66_fu_903_p1 == ap_const_lv4_9) & ~(tmp_66_fu_903_p1 == ap_const_lv4_8) & ~(tmp_66_fu_903_p1 == ap_const_lv4_7) & ~(tmp_66_fu_903_p1 == ap_const_lv4_6) & ~(tmp_66_fu_903_p1 == ap_const_lv4_5) & ~(tmp_66_fu_903_p1 == ap_const_lv4_4) & ~(tmp_66_fu_903_p1 == ap_const_lv4_3) & ~(tmp_66_fu_903_p1 == ap_const_lv4_2) & ~(tmp_66_fu_903_p1 == ap_const_lv4_1) & ~(tmp_66_fu_903_p1 == ap_const_lv4_0));
end

/// ap_sig_bdd_670 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_670 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_E]);
end

/// ap_sig_bdd_692 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_692 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5]);
end
assign exitcond313_i_fu_1052_p2 = (k_0_i_reg_819 == ap_const_lv4_8? 1'b1: 1'b0);
assign exitcond_fu_1106_p2 = (m_reg_841 == ap_const_lv4_F? 1'b1: 1'b0);
assign exitcond_i_fu_1081_p2 = (p_0_0_i_reg_830 == p_0207_0_i_reg_1214? 1'b1: 1'b0);
assign grp_fu_853_p4 = {{partInp_q0[ap_const_lv32_1A : ap_const_lv32_10]}};
assign i_assign_cast_fu_885_p1 = i_assign_reg_757;
assign i_fu_894_p2 = (i_assign_reg_757 + ap_const_lv31_1);
assign j_2_fu_919_p3 = ((tmp_41_fu_907_p2[0:0]===1'b1)? ap_const_lv8_0: j_3_fu_913_p2);
assign j_3_fu_913_p2 = (j_fu_300 + ap_const_lv8_1);
assign k_fu_1058_p2 = (k_0_i_reg_819 + ap_const_lv4_1);
assign l_V_fu_1086_p2 = (p_0_0_i_reg_830 + ap_const_lv9_1);
assign lhs_V_fu_1078_p1 = $signed(taskDataPos_reg_1219);
assign m_1_fu_1112_p2 = (m_reg_841 + ap_const_lv4_1);
assign p_0207_0_i_fu_1040_p3 = ((tmp_51_reg_1204[0:0]===1'b1)? r_V_6_cast_fu_1031_p1: qrLen_div8_V_1_fu_1034_p2);
assign partInp_addr_3_gep_fu_694_p3 = ap_const_lv64_1;
assign partInp_addr_gep_fu_686_p3 = ap_const_lv64_0;
assign qrLen_div8_V_1_fu_1034_p2 = (ap_const_lv9_1 + r_V_6_cast_fu_1031_p1);
assign qrLen_div8_V_fu_1005_p2 = (tmp2_fu_990_p2 + tmp3_cast_fu_1001_p1);
assign r_V_6_cast_fu_1031_p1 = tmp_19_reg_1209;
assign r_V_fu_1096_p2 = ($signed(lhs_V_reg_1238) + $signed(rhs_V_fu_1092_p1));
assign rhs_V_fu_1092_p1 = p_0_0_i_reg_830;
assign seeds_0_V_din = partInp_q0;
assign seeds_10_V_din = partInp_q0;
assign seeds_11_V_din = partInp_q0;
assign seeds_12_V_din = partInp_q0;
assign seeds_13_V_din = partInp_q0;
assign seeds_14_V_din = partInp_q0;
assign seeds_1_V_din = partInp_q0;
assign seeds_2_V_din = partInp_q0;
assign seeds_3_V_din = partInp_q0;
assign seeds_4_V_din = partInp_q0;
assign seeds_5_V_din = partInp_q0;
assign seeds_6_V_din = partInp_q0;
assign seeds_7_V_din = partInp_q0;
assign seeds_8_V_din = partInp_q0;
assign seeds_9_V_din = partInp_q0;
assign taskDataPos_fu_1047_p2 = (tmp_26_reg_1151 + partInp_q0);
assign tmp2_fu_990_p2 = (grp_fu_853_p4 + tmp_45_reg_1189);
assign tmp3_cast_fu_1001_p1 = tmp3_fu_995_p2;
assign tmp3_fu_995_p2 = (tmp_72_cast_fu_986_p1 + tmp_71_cast_fu_983_p1);
assign tmp_25_fu_873_p2 = (ap_const_lv32_8 + tmp_65_fu_868_p2);
assign tmp_26_fu_879_p2 = (tmp_25_fu_873_p2 - partInp_q0);
assign tmp_41_fu_907_p2 = ($signed(j_fu_300) > $signed(8'b1110)? 1'b1: 1'b0);
assign tmp_42_fu_936_p3 = {{tmp_69_fu_932_p1}, {ap_const_lv3_0}};
assign tmp_43_fu_944_p2 = (ap_const_lv32_8 + tmp_42_fu_936_p3);
assign tmp_44_fu_950_p1 = $signed(tmp_43_fu_944_p2);
assign tmp_46_fu_959_p2 = (ap_const_lv32_9 + tmp_42_reg_1168);
assign tmp_47_fu_964_p1 = $signed(tmp_46_fu_959_p2);
assign tmp_49_fu_973_p2 = (ap_const_lv32_A + tmp_42_reg_1168);
assign tmp_50_fu_978_p1 = $signed(tmp_49_fu_973_p2);
assign tmp_51_fu_1015_p2 = (tmp_72_fu_1011_p1 == ap_const_lv3_0? 1'b1: 1'b0);
assign tmp_53_fu_1064_p1 = k_0_i_reg_819;
assign tmp_54_fu_1068_p2 = (tmp_43_reg_1174 + tmp_53_fu_1064_p1);
assign tmp_55_fu_1073_p1 = $signed(tmp_54_fu_1068_p2);
assign tmp_57_fu_1101_p1 = r_V_fu_1096_p2;
assign tmp_65_fu_868_p2 = partTaskNums_reg_1130 << ap_const_lv32_3;
assign tmp_66_fu_903_p1 = j_fu_300[3:0];
assign tmp_69_fu_932_p1 = i_assign_reg_757[28:0];
assign tmp_70_fu_955_p1 = partInp_q0[7:0];
assign tmp_71_cast_fu_983_p1 = tmp_70_reg_1184;
assign tmp_71_fu_969_p1 = partInp_q0[7:0];
assign tmp_72_cast_fu_986_p1 = tmp_71_fu_969_p1;
assign tmp_72_fu_1011_p1 = qrLen_div8_V_fu_1005_p2[2:0];
assign tmp_fu_889_p2 = ($signed(i_assign_cast_fu_885_p1) < $signed(partTaskNums_reg_1130)? 1'b1: 1'b0);
always @ (posedge ap_clk)
begin
    partInp_addr_reg_1141[15:0] <= 16'b0000000000000000;
    partInp_addr_3_reg_1146[15:0] <= 16'b0000000000000001;
    tmp_42_reg_1168[2:0] <= 3'b000;
    tmp_43_reg_1174[2:0] <= 3'b000;
end



endmodule //sw_pe_array_task_parse

