<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p341" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_341{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2_341{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_341{left:712px;bottom:1076px;letter-spacing:0.26px;word-spacing:0.56px;}
#t4_341{left:324px;bottom:1051px;letter-spacing:0.23px;word-spacing:0.67px;}
#t5_341{left:69px;bottom:996px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t6_341{left:69px;bottom:979px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t7_341{left:69px;bottom:962px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t8_341{left:69px;bottom:946px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t9_341{left:69px;bottom:878px;letter-spacing:0.15px;}
#ta_341{left:150px;bottom:878px;letter-spacing:0.19px;word-spacing:-0.03px;}
#tb_341{left:69px;bottom:852px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tc_341{left:69px;bottom:836px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#td_341{left:69px;bottom:819px;letter-spacing:-0.14px;word-spacing:-0.75px;}
#te_341{left:69px;bottom:802px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tf_341{left:69px;bottom:785px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tg_341{left:69px;bottom:759px;}
#th_341{left:95px;bottom:762px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#ti_341{left:481px;bottom:762px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tj_341{left:95px;bottom:745px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tk_341{left:95px;bottom:729px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tl_341{left:95px;bottom:712px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tm_341{left:95px;bottom:695px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tn_341{left:95px;bottom:678px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#to_341{left:95px;bottom:661px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#tp_341{left:69px;bottom:635px;}
#tq_341{left:95px;bottom:639px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tr_341{left:330px;bottom:639px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#ts_341{left:546px;bottom:639px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tt_341{left:95px;bottom:622px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tu_341{left:69px;bottom:595px;}
#tv_341{left:95px;bottom:599px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#tw_341{left:252px;bottom:599px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tx_341{left:95px;bottom:582px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#ty_341{left:95px;bottom:565px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tz_341{left:95px;bottom:548px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t10_341{left:95px;bottom:532px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t11_341{left:69px;bottom:505px;}
#t12_341{left:95px;bottom:509px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t13_341{left:246px;bottom:509px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t14_341{left:95px;bottom:492px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t15_341{left:95px;bottom:475px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t16_341{left:95px;bottom:458px;letter-spacing:-0.2px;word-spacing:-0.4px;}
#t17_341{left:69px;bottom:434px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t18_341{left:69px;bottom:417px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t19_341{left:69px;bottom:393px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1a_341{left:69px;bottom:376px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t1b_341{left:69px;bottom:351px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1c_341{left:69px;bottom:334px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1d_341{left:69px;bottom:310px;letter-spacing:-0.14px;word-spacing:-1.22px;}
#t1e_341{left:69px;bottom:293px;letter-spacing:-0.14px;word-spacing:-1.35px;}
#t1f_341{left:69px;bottom:276px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1g_341{left:69px;bottom:252px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1h_341{left:69px;bottom:235px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1i_341{left:69px;bottom:218px;letter-spacing:-0.15px;word-spacing:-0.85px;}
#t1j_341{left:69px;bottom:202px;letter-spacing:-0.14px;word-spacing:-0.48px;}

.s1_341{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_341{font-size:24px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s3_341{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_341{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_341{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s6_341{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts341" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg341Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg341" style="-webkit-user-select: none;"><object width="935" height="1210" data="341/341.svg" type="image/svg+xml" id="pdf341" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_341" class="t s1_341">Vol. 3A </span><span id="t2_341" class="t s1_341">10-1 </span>
<span id="t3_341" class="t s2_341">CHAPTER 10 </span>
<span id="t4_341" class="t s2_341">PROCESSOR MANAGEMENT AND INITIALIZATION </span>
<span id="t5_341" class="t s3_341">This chapter describes the facilities provided for managing processor wide functions and for initializing the </span>
<span id="t6_341" class="t s3_341">processor. The subjects covered include: processor initialization, x87 FPU initialization, processor configuration, </span>
<span id="t7_341" class="t s3_341">feature determination, mode switching, the MSRs (in the Pentium, P6 family, Pentium 4, and Intel Xeon proces- </span>
<span id="t8_341" class="t s3_341">sors), and the MTRRs (in the P6 family, Pentium 4, and Intel Xeon processors). </span>
<span id="t9_341" class="t s4_341">10.1 </span><span id="ta_341" class="t s4_341">INITIALIZATION OVERVIEW </span>
<span id="tb_341" class="t s3_341">Following power-up or an assertion of the RESET# pin, each processor on the system bus performs a hardware </span>
<span id="tc_341" class="t s3_341">initialization of the processor (known as a hardware reset) and an optional built-in self-test (BIST). A hardware </span>
<span id="td_341" class="t s3_341">reset sets each processor’s registers to a known state and places the processor in real-address mode. It also inval- </span>
<span id="te_341" class="t s3_341">idates the internal caches, translation lookaside buffers (TLBs) and the branch target buffer (BTB). At this point, </span>
<span id="tf_341" class="t s3_341">the action taken depends on the processor family: </span>
<span id="tg_341" class="t s5_341">• </span><span id="th_341" class="t s6_341">Pentium 4 processors (CPUID DisplayFamily 0FH) </span><span id="ti_341" class="t s3_341">— All the processors on the system bus (including a </span>
<span id="tj_341" class="t s3_341">single processor in a uniprocessor system) execute the multiple processor (MP) initialization protocol. The </span>
<span id="tk_341" class="t s3_341">processor that is selected through this protocol as the bootstrap processor (BSP) then immediately starts </span>
<span id="tl_341" class="t s3_341">executing software-initialization code in the current code segment beginning at the offset in the EIP register. </span>
<span id="tm_341" class="t s3_341">The application (non-BSP) processors (APs) go into a Wait For Startup IPI (SIPI) state while the BSP is </span>
<span id="tn_341" class="t s3_341">executing initialization code. See Section 9.4, “Multiple-Processor (MP) Initialization,” for more details. Note </span>
<span id="to_341" class="t s3_341">that in a uniprocessor system, the single Pentium 4 or Intel Xeon processor automatically becomes the BSP. </span>
<span id="tp_341" class="t s5_341">• </span><span id="tq_341" class="t s6_341">IA-32 and Intel 64 processors </span><span id="tr_341" class="t s6_341">(CPUID DisplayFamily 06H) </span><span id="ts_341" class="t s3_341">— The action taken is the same as for the </span>
<span id="tt_341" class="t s3_341">Pentium 4 processors (as described in the previous paragraph). </span>
<span id="tu_341" class="t s5_341">• </span><span id="tv_341" class="t s6_341">Pentium processors </span><span id="tw_341" class="t s3_341">— In either a single- or dual- processor system, a single Pentium processor is always </span>
<span id="tx_341" class="t s3_341">pre-designated as the primary processor. Following a reset, the primary processor behaves as follows in both </span>
<span id="ty_341" class="t s3_341">single- and dual-processor systems. Using the dual-processor (DP) ready initialization protocol, the primary </span>
<span id="tz_341" class="t s3_341">processor immediately starts executing software-initialization code in the current code segment beginning at </span>
<span id="t10_341" class="t s3_341">the offset in the EIP register. The secondary processor (if there is one) goes into a halt state. </span>
<span id="t11_341" class="t s5_341">• </span><span id="t12_341" class="t s6_341">Intel486 processor </span><span id="t13_341" class="t s3_341">— The primary processor (or single processor in a uniprocessor system) immediately </span>
<span id="t14_341" class="t s3_341">starts executing software-initialization code in the current code segment beginning at the offset in the EIP </span>
<span id="t15_341" class="t s3_341">register. (The Intel486 does not automatically execute a DP or MP initialization protocol to determine which </span>
<span id="t16_341" class="t s3_341">processor is the primary processor.) </span>
<span id="t17_341" class="t s3_341">The software-initialization code performs all system-specific initialization of the BSP or primary processor and the </span>
<span id="t18_341" class="t s3_341">system logic. </span>
<span id="t19_341" class="t s3_341">At this point, for MP (or DP) systems, the BSP (or primary) processor wakes up each AP (or secondary) processor </span>
<span id="t1a_341" class="t s3_341">to enable those processors to execute self-configuration code. </span>
<span id="t1b_341" class="t s3_341">When all processors are initialized, configured, and synchronized, the BSP or primary processor begins executing </span>
<span id="t1c_341" class="t s3_341">an initial operating-system or executive task. </span>
<span id="t1d_341" class="t s3_341">The x87 FPU is also initialized to a known state during hardware reset. x87 FPU software initialization code can then </span>
<span id="t1e_341" class="t s3_341">be executed to perform operations such as setting the precision of the x87 FPU and the exception masks. No special </span>
<span id="t1f_341" class="t s3_341">initialization of the x87 FPU is required to switch operating modes. </span>
<span id="t1g_341" class="t s3_341">Asserting the INIT# pin on the processor invokes a similar response to a hardware reset. The major difference is </span>
<span id="t1h_341" class="t s3_341">that during an INIT, the internal caches, MSRs, MTRRs, and x87 FPU state are left unchanged (although, the TLBs </span>
<span id="t1i_341" class="t s3_341">and BTB are invalidated as with a hardware reset). An INIT provides a method for switching from protected to real- </span>
<span id="t1j_341" class="t s3_341">address mode while maintaining the contents of the internal caches. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
