
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.170322                       # Number of seconds simulated
sim_ticks                                170321932000                       # Number of ticks simulated
final_tick                               1238291172000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  57296                       # Simulator instruction rate (inst/s)
host_op_rate                                    89993                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               97587666                       # Simulator tick rate (ticks/s)
host_mem_usage                                2215708                       # Number of bytes of host memory used
host_seconds                                  1745.32                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     157066184                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst              8576                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data          50258240                       # Number of bytes read from this memory
system.physmem.bytes_read::total             50266816                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst         8576                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            8576                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks     43875776                       # Number of bytes written to this memory
system.physmem.bytes_written::total          43875776                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                134                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data             785285                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                785419                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks          685559                       # Number of write requests responded to by this memory
system.physmem.num_writes::total               685559                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst                50352                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data            295077912                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               295128263                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst           50352                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              50352                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         257604969                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              257604969                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         257604969                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst               50352                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data           295077912                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              552733232                       # Total bandwidth to/from this memory (bytes/s)
system.cpu.branchPred.lookups                11092468                       # Number of BP lookups
system.cpu.branchPred.condPredicted          11092468                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             98468                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             11092430                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10666215                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.157605                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    1                       # Number of system calls
system.cpu.numCycles                        340643864                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           21269657                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      100262473                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    11092468                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           10666215                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      89363703                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  196936                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles              222490952                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                  21201602                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 32697                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          333222780                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.472930                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.812494                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                244088996     73.25%     73.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 20676621      6.21%     79.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 68457163     20.54%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            333222780                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.032563                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.294332                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 58226717                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             185829386                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  57193042                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              31875166                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  98468                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              157459801                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  98468                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 80510160                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               129726612                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              9                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  43903195                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              78984335                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              157263085                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents               45729915                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                  1530                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           219644350                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             358650105                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        343511187                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          15138918                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             219545710                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    98638                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  1                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              1                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 101513230                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             22675213                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            11132811                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                10                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                6                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  157099044                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  27                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 157197362                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued                 7                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           32809                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       131095                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              6                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     333222780                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.471749                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.565131                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           187716791     56.33%     56.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           133814616     40.16%     96.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            11691373      3.51%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       333222780                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  999599     75.31%     75.31% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     75.31% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     75.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                327786     24.69%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                28      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             117720420     74.89%     74.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     74.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     74.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             5570585      3.54%     78.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             22773518     14.49%     92.92% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            11132811      7.08%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              157197362                       # Type of FU issued
system.cpu.iq.rate                           0.461471                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1327385                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.008444                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          633347201                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         149562493                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    149562327                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            15597695                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            7569387                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      7503913                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              150561979                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 7962740                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            65537                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads           48                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        32737                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        98305                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  98468                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 3603847                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles              10757912                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           157099071                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            131176                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              22675213                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             11132811                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  1                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents               10502214                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   510                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          98315                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          153                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                98468                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             157164574                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              22773499                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             32788                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     33873575                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 11092456                       # Number of branches executed
system.cpu.iew.exec_stores                   11100076                       # Number of stores executed
system.cpu.iew.exec_rate                     0.461375                       # Inst execution rate
system.cpu.iew.wb_sent                      157066240                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     157066240                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  32488703                       # num instructions producing a value
system.cpu.iew.wb_consumers                  33045672                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.461086                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.983145                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts           32887                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              21                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             98468                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    333124312                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.471494                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.614785                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    197506868     59.29%     59.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    114168704     34.27%     93.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     21448740      6.44%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    333124312                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              157066184                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       33775239                       # Number of memory references committed
system.cpu.commit.loads                      22675165                       # Number of loads committed
system.cpu.commit.membars                          20                       # Number of memory barriers committed
system.cpu.commit.branches                   11092456                       # Number of branches committed
system.cpu.commit.fp_insts                    7503910                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 151757722                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              21448740                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    468774643                       # The number of ROB reads
system.cpu.rob.rob_writes                   314296612                       # The number of ROB writes
system.cpu.timesIdled                          141375                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         7421084                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     157066184                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               3.406439                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.406439                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.293562                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.293562                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                294202553                       # number of integer regfile reads
system.cpu.int_regfile_writes               212959360                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   8355866                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  6586398                       # number of floating regfile writes
system.cpu.misc_regfile_reads                55992998                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                101.324416                       # Cycle average of tags in use
system.cpu.icache.total_refs                 21201461                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    134                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               158219.858209                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     101.324416                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.197899                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.197899                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     21201461                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        21201461                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      21201461                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         21201461                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     21201461                       # number of overall hits
system.cpu.icache.overall_hits::total        21201461                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          141                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           141                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          141                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            141                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          141                       # number of overall misses
system.cpu.icache.overall_misses::total           141                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst      4975000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4975000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst      4975000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4975000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst      4975000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4975000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     21201602                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     21201602                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     21201602                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     21201602                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     21201602                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     21201602                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000007                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000007                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 35283.687943                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 35283.687943                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 35283.687943                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 35283.687943                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 35283.687943                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 35283.687943                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst            7                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst            7                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst            7                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          134                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          134                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          134                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          134                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          134                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          134                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst      4329500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4329500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst      4329500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4329500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst      4329500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4329500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 32309.701493                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 32309.701493                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 32309.701493                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 32309.701493                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 32309.701493                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 32309.701493                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 784773                       # number of replacements
system.cpu.dcache.tagsinuse                511.822492                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 32907558                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 785285                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  41.905242                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           1068087777500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     511.822492                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999653                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999653                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     22451905                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        22451905                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     10455653                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10455653                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      32907558                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         32907558                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     32907558                       # number of overall hits
system.cpu.dcache.overall_hits::total        32907558                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       157752                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        157752                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       644421                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       644421                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       802173                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         802173                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       802173                       # number of overall misses
system.cpu.dcache.overall_misses::total        802173                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   5428074500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5428074500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  21973613500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  21973613500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  27401688000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  27401688000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  27401688000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  27401688000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     22609657                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     22609657                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     11100074                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     11100074                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     33709731                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     33709731                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     33709731                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     33709731                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.006977                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006977                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.058056                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.058056                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.023796                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.023796                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.023796                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.023796                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 34408.910822                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34408.910822                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 34098.226935                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 34098.226935                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 34159.324734                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 34159.324734                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 34159.324734                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34159.324734                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       685559                       # number of writebacks
system.cpu.dcache.writebacks::total            685559                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        16888                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        16888                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        16888                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        16888                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        16888                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        16888                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       140864                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       140864                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       644421                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       644421                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       785285                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       785285                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       785285                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       785285                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   4367343500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4367343500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  19977865500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  19977865500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  24345209000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  24345209000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  24345209000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  24345209000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.006230                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006230                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.058056                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.058056                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.023295                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.023295                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.023295                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023295                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 31003.971916                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 31003.971916                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 31001.263925                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 31001.263925                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 31001.749683                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31001.749683                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 31001.749683                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31001.749683                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
