{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1638071264212 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1638071264213 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 27 22:47:44 2021 " "Processing started: Sat Nov 27 22:47:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1638071264213 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1638071264213 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simple_ram_test -c simple_ram_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off simple_ram_test -c simple_ram_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1638071264213 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1638071264492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/fpga_test/testwbmaster.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/fpga_test/testwbmaster.v" { { "Info" "ISGN_ENTITY_NAME" "1 WBSDRAMCtlr " "Found entity 1: WBSDRAMCtlr" {  } { { "../../generated/fpga_test/TestWBMaster.v" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/fpga_test/TestWBMaster.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638071264523 ""} { "Info" "ISGN_ENTITY_NAME" "2 TestWBMaster " "Found entity 2: TestWBMaster" {  } { { "../../generated/fpga_test/TestWBMaster.v" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/fpga_test/TestWBMaster.v" 723 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638071264523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638071264523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sseg " "Found entity 1: sseg" {  } { { "sseg.v" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/fpga_projects/de2_ram_test/sseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638071264524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638071264524 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "simple_ram_test.sv(50) " "Verilog HDL warning at simple_ram_test.sv(50): extended using \"x\" or \"z\"" {  } { { "simple_ram_test.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/fpga_projects/de2_ram_test/simple_ram_test.sv" 50 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1638071264525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_ram_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_ram_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_ram_test " "Found entity 1: simple_ram_test" {  } { { "simple_ram_test.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/fpga_projects/de2_ram_test/simple_ram_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638071264526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638071264526 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "simple_ram_test " "Elaborating entity \"simple_ram_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1638071264550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg sseg:seg1 " "Elaborating entity \"sseg\" for hierarchy \"sseg:seg1\"" {  } { { "simple_ram_test.sv" "seg1" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/fpga_projects/de2_ram_test/simple_ram_test.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638071264559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestWBMaster TestWBMaster:a " "Elaborating entity \"TestWBMaster\" for hierarchy \"TestWBMaster:a\"" {  } { { "simple_ram_test.sv" "a" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/fpga_projects/de2_ram_test/simple_ram_test.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638071264561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WBSDRAMCtlr TestWBMaster:a\|WBSDRAMCtlr:ramController " "Elaborating entity \"WBSDRAMCtlr\" for hierarchy \"TestWBMaster:a\|WBSDRAMCtlr:ramController\"" {  } { { "../../generated/fpga_test/TestWBMaster.v" "ramController" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/fpga_test/TestWBMaster.v" 823 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638071264574 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "io_sdram_addr\[8\] GND " "Pin \"io_sdram_addr\[8\]\" is stuck at GND" {  } { { "simple_ram_test.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/fpga_projects/de2_ram_test/simple_ram_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1638071265363 "|simple_ram_test|io_sdram_addr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_sdram_addr\[11\] GND " "Pin \"io_sdram_addr\[11\]\" is stuck at GND" {  } { { "simple_ram_test.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/fpga_projects/de2_ram_test/simple_ram_test.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1638071265363 "|simple_ram_test|io_sdram_addr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_sdram_bank\[1\] GND " "Pin \"io_sdram_bank\[1\]\" is stuck at GND" {  } { { "simple_ram_test.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/fpga_projects/de2_ram_test/simple_ram_test.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1638071265363 "|simple_ram_test|io_sdram_bank[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_sdram_cke VCC " "Pin \"io_sdram_cke\" is stuck at VCC" {  } { { "simple_ram_test.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/fpga_projects/de2_ram_test/simple_ram_test.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1638071265363 "|simple_ram_test|io_sdram_cke"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1638071265363 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "58 " "58 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1638071265733 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/fpga_projects/de2_ram_test/output_files/simple_ram_test.map.smsg " "Generated suppressed messages file C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/fpga_projects/de2_ram_test/output_files/simple_ram_test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1638071265758 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1638071265823 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638071265823 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_switches\[16\] " "No output dependent on input pin \"io_switches\[16\]\"" {  } { { "simple_ram_test.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/fpga_projects/de2_ram_test/simple_ram_test.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638071265863 "|simple_ram_test|io_switches[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1638071265863 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "462 " "Implemented 462 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1638071265863 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1638071265863 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1638071265863 ""} { "Info" "ICUT_CUT_TM_LCELLS" "387 " "Implemented 387 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1638071265863 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1638071265863 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4603 " "Peak virtual memory: 4603 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1638071265875 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 27 22:47:45 2021 " "Processing ended: Sat Nov 27 22:47:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1638071265875 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1638071265875 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1638071265875 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1638071265875 ""}
