<stg><name>rasterization2</name>


<trans_list>

<trans id="37" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="38" from="1" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="40" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:0 %triangle_2d_same_z_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %triangle_2d_same_z

]]></Node>
<StgValue><ssdm name="triangle_2d_same_z_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1 %triangle_2d_same_y2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %triangle_2d_same_y2

]]></Node>
<StgValue><ssdm name="triangle_2d_same_y2_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:2 %triangle_2d_same_x2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %triangle_2d_same_x2

]]></Node>
<StgValue><ssdm name="triangle_2d_same_x2_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:3 %triangle_2d_same_y1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %triangle_2d_same_y1

]]></Node>
<StgValue><ssdm name="triangle_2d_same_y1_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:4 %triangle_2d_same_x1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %triangle_2d_same_x1

]]></Node>
<StgValue><ssdm name="triangle_2d_same_x1_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:5 %triangle_2d_same_y0_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %triangle_2d_same_y0

]]></Node>
<StgValue><ssdm name="triangle_2d_same_y0_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:6 %triangle_2d_same_x0_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %triangle_2d_same_x0

]]></Node>
<StgValue><ssdm name="triangle_2d_same_x0_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:7 %p_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read4

]]></Node>
<StgValue><ssdm name="p_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:8 %p_read_4 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read3

]]></Node>
<StgValue><ssdm name="p_read_4"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:9 %p_read_5 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2

]]></Node>
<StgValue><ssdm name="p_read_5"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:10 %p_read_6 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1

]]></Node>
<StgValue><ssdm name="p_read_6"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:11 %flag_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %flag

]]></Node>
<StgValue><ssdm name="flag_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="64">
<![CDATA[
entry:12 %i_V_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="i_V_loc"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:13 %icmp_ln184 = icmp_eq  i2 %flag_read, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln184"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:14 %br_ln184 = br i1 %icmp_ln184, void %return, void %RAST2

]]></Node>
<StgValue><ssdm name="br_ln184"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="9" op_0_bw="8">
<![CDATA[
RAST2:0 %triangle_2d_same_y1_cast = zext i8 %triangle_2d_same_y1_read

]]></Node>
<StgValue><ssdm name="triangle_2d_same_y1_cast"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="9" op_0_bw="8">
<![CDATA[
RAST2:1 %triangle_2d_same_y0_cast = zext i8 %triangle_2d_same_y0_read

]]></Node>
<StgValue><ssdm name="triangle_2d_same_y0_cast"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
RAST2:2 %ret_V_27 = sub i9 %triangle_2d_same_y1_cast, i9 %triangle_2d_same_y0_cast

]]></Node>
<StgValue><ssdm name="ret_V_27"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="9" op_0_bw="8">
<![CDATA[
RAST2:3 %triangle_2d_same_x1_cast = zext i8 %triangle_2d_same_x1_read

]]></Node>
<StgValue><ssdm name="triangle_2d_same_x1_cast"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="9" op_0_bw="8">
<![CDATA[
RAST2:4 %triangle_2d_same_x0_cast = zext i8 %triangle_2d_same_x0_read

]]></Node>
<StgValue><ssdm name="triangle_2d_same_x0_cast"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
RAST2:5 %ret_V_30 = sub i9 %triangle_2d_same_x1_cast, i9 %triangle_2d_same_x0_cast

]]></Node>
<StgValue><ssdm name="ret_V_30"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="8">
<![CDATA[
RAST2:6 %triangle_2d_same_y2_cast = zext i8 %triangle_2d_same_y2_read

]]></Node>
<StgValue><ssdm name="triangle_2d_same_y2_cast"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
RAST2:7 %ret_V_33 = sub i9 %triangle_2d_same_y2_cast, i9 %triangle_2d_same_y1_cast

]]></Node>
<StgValue><ssdm name="ret_V_33"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="9" op_0_bw="8">
<![CDATA[
RAST2:8 %triangle_2d_same_x2_cast = zext i8 %triangle_2d_same_x2_read

]]></Node>
<StgValue><ssdm name="triangle_2d_same_x2_cast"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
RAST2:9 %ret_V_36 = sub i9 %triangle_2d_same_x2_cast, i9 %triangle_2d_same_x1_cast

]]></Node>
<StgValue><ssdm name="ret_V_36"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
RAST2:10 %ret_V_39 = sub i9 %triangle_2d_same_y0_cast, i9 %triangle_2d_same_y2_cast

]]></Node>
<StgValue><ssdm name="ret_V_39"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
RAST2:11 %ret_V_42 = sub i9 %triangle_2d_same_x0_cast, i9 %triangle_2d_same_x2_cast

]]></Node>
<StgValue><ssdm name="ret_V_42"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="9" op_7_bw="8" op_8_bw="9" op_9_bw="8" op_10_bw="9" op_11_bw="8" op_12_bw="9" op_13_bw="8" op_14_bw="9" op_15_bw="8" op_16_bw="9" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="6" op_22_bw="16">
<![CDATA[
RAST2:12 %call_ln0 = call void @rasterization2_Pipeline_RAST2, i16 %p_read, i8 %p_read_4, i8 %p_read_6, i8 %p_read_5, i8 %triangle_2d_same_x0_read, i9 %ret_V_27, i8 %triangle_2d_same_y0_read, i9 %ret_V_30, i8 %triangle_2d_same_x1_read, i9 %ret_V_33, i8 %triangle_2d_same_y1_read, i9 %ret_V_36, i8 %triangle_2d_same_x2_read, i9 %ret_V_39, i8 %triangle_2d_same_y2_read, i9 %ret_V_42, i8 %fragment2_x, i8 %fragment2_y, i8 %fragment2_z, i8 %triangle_2d_same_z_read, i6 %fragment2_color, i16 %i_V_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="32" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="9" op_7_bw="8" op_8_bw="9" op_9_bw="8" op_10_bw="9" op_11_bw="8" op_12_bw="9" op_13_bw="8" op_14_bw="9" op_15_bw="8" op_16_bw="9" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="6" op_22_bw="16">
<![CDATA[
RAST2:12 %call_ln0 = call void @rasterization2_Pipeline_RAST2, i16 %p_read, i8 %p_read_4, i8 %p_read_6, i8 %p_read_5, i8 %triangle_2d_same_x0_read, i9 %ret_V_27, i8 %triangle_2d_same_y0_read, i9 %ret_V_30, i8 %triangle_2d_same_x1_read, i9 %ret_V_33, i8 %triangle_2d_same_y1_read, i9 %ret_V_36, i8 %triangle_2d_same_x2_read, i9 %ret_V_39, i8 %triangle_2d_same_y2_read, i9 %ret_V_42, i8 %fragment2_x, i8 %fragment2_y, i8 %fragment2_z, i8 %triangle_2d_same_z_read, i6 %fragment2_color, i16 %i_V_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
RAST2:13 %i_V_loc_load = load i16 %i_V_loc

]]></Node>
<StgValue><ssdm name="i_V_loc_load"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
RAST2:14 %br_ln0 = br void %return

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
return:0 %agg_result_0 = phi i16 %i_V_loc_load, void %RAST2, i16 0, void %entry

]]></Node>
<StgValue><ssdm name="agg_result_0"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="16">
<![CDATA[
return:1 %ret_ln208 = ret i16 %agg_result_0

]]></Node>
<StgValue><ssdm name="ret_ln208"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
