set NETLIST_CACHE(Logic,cells) {{schematic MUX_4_1} {schematic nor2 {}} {schematic my_xor} {schematic inverter {}} {schematic nand2 {}}}
set netlist_props spice
set netlist_level 1000
set NETLIST_CACHE(Logic,level) main
set NETLIST_CACHE(Logic,version) MMI_SUE4.4.0
set NETLIST_CACHE(Logic) {{* start main CELL Logic} {* .SUBCKT Logic Out S[0] S[1] a b } {Xnand2 a b net_5 nand2 } {Xinverter net_5 net_2 inverter } {Xnor2 a b net_3 nor2 } {Xinverter_1 net_3 net_6 inverter } {Xmy_xor a b net_1 my_xor } {Xmy_xor_1 a b net_7 my_xor } {Xinverter_2 net_7 net_4 inverter } {XMUX_4_1 S[0] S[1] net_2 net_6 net_1 net_4 Out MUX_4_1 } {* .ENDS	$ Logic} {}}
set NETLIST_CACHE(Logic,names) {{420 460 {0 Xmy_xor}} {870 360 {0 Out} {2 Out}} {670 380 {0 net_6}} {270 250 {1 a}} {380 520 {0 a}} {390 250 {0 a}} {380 440 {0 a}} {270 290 {1 b}} {380 560 {0 b}} {560 380 {0 net_6}} {390 290 {0 b}} {480 380 {0 net_3} {1 net_3}} {380 480 {0 b}} {410 380 {0 Xnor2}} {390 400 {0 b}} {510 380 {0 Xinverter_1}} {670 400 {0 net_1}} {770 400 {0 XMUX_4_1}} {670 420 {0 net_4}} {550 540 {0 net_4}} {470 540 {0 net_7} {1 net_7}} {560 270 {0 net_2}} {670 440 {0 S[0]} {2 S[0]}} {480 270 {0 net_5} {1 net_5}} {390 360 {0 a}} {470 460 {0 net_1}} {500 540 {0 Xinverter_2}} {410 270 {0 Xnand2}} {670 360 {0 net_2}} {420 540 {0 Xmy_xor_1}} {510 270 {0 Xinverter}} {670 460 {0 S[1]} {2 S[1]}}}
set NETLIST_CACHE(Logic,wires) {{370 250 370 360 a} {370 360 390 360 a} {370 250 390 250 a} {270 250 370 250 a} {360 290 360 400 b} {360 400 390 400 b} {360 290 390 290 b} {270 290 360 290 b} {370 360 370 440 a} {370 440 380 440 a} {370 440 370 520 a} {370 520 380 520 a} {360 400 360 480 b} {360 480 380 480 b} {360 480 360 560 b} {360 560 380 560 b} {560 270 640 270 net_2} {640 270 640 360 net_2} {640 360 670 360 net_2} {560 380 670 380 net_6} {470 460 590 460 net_1} {590 400 590 460 net_1} {590 400 670 400 net_1} {550 540 620 540 net_4} {620 420 620 540 net_4} {620 420 670 420 net_4}}
