CAPI=1

[main]
name = de0-nano-picorv32-wb-soc
description = RISC-V SoC for DE0-Nano

depend =
  altera_clkgen
  picorv32-wb-soc
  wb_sdram_ctrl-r2
  riscv-nmon

backend = quartus

[quartus]
family = "Cyclone IV E"
device = EP4CE22F17C6
sdc_files = data/de0-nano.sdc
tcl_files = data/pinmap.tcl
            data/options.tcl
top_module = de0_nano_picorv32_wb_soc

[verilog]
src_files =
  rtl/verilog/de0_nano_picorv32_wb_soc.v
