// Seed: 2913798065
module module_0 (
    input uwire id_0,
    input tri1 id_1,
    input wor id_2,
    input tri id_3,
    input wire id_4,
    input tri id_5,
    input supply1 id_6,
    output wand id_7,
    output uwire id_8,
    output tri1 id_9,
    input supply0 id_10,
    input wire id_11,
    input uwire id_12
);
  assign id_9 = -1;
  logic id_14;
endmodule
module module_1 (
    output supply1 id_0,
    input tri0 id_1,
    input wand id_2,
    output tri0 id_3
);
  assign id_3 = id_2;
  always @(id_2 or id_1) #1;
  logic id_5;
  ;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_1,
      id_2,
      id_0,
      id_3,
      id_0,
      id_2,
      id_1,
      id_2
  );
  assign modCall_1.id_11 = 0;
  wire id_6;
endmodule
