{
  "bus_type": "AXI4",
  "data_width": 64,
  "addr_width": 32,
  "arbitration": "QOS",
  "masters": [
    {
      "name": "CPU",
      "id_width": 4,
      "qos_support": true,
      "exclusive_support": true,
      "user_width": 0,
      "priority": 15,
      "default_prot": 2,
      "default_cache": 3,
      "default_region": 0
    },
    {
      "name": "DMA",
      "id_width": 4,
      "qos_support": true,
      "exclusive_support": false,
      "user_width": 0,
      "priority": 10,
      "default_prot": 0,
      "default_cache": 0,
      "default_region": 0
    }
  ],
  "slaves": [
    {
      "name": "DDR_Controller",
      "base_address": 0,
      "size": 1048576,
      "memory_type": "Memory",
      "read_latency": 10,
      "write_latency": 5,
      "priority": 15,
      "num_regions": 4,
      "secure_only": false,
      "privileged_only": false
    },
    {
      "name": "SRAM",
      "base_address": 1073741824,
      "size": 512,
      "memory_type": "Memory",
      "read_latency": 1,
      "write_latency": 1,
      "priority": 10,
      "num_regions": 1,
      "secure_only": false,
      "privileged_only": false
    },
    {
      "name": "Peripherals",
      "base_address": 1610612736,
      "size": 256,
      "memory_type": "Peripheral",
      "read_latency": 2,
      "write_latency": 2,
      "priority": 5,
      "num_regions": 1,
      "secure_only": false,
      "privileged_only": true
    }
  ]
}