{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1561777412950 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1561777412951 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 29 11:03:32 2019 " "Processing started: Sat Jun 29 11:03:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1561777412951 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1561777412951 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DirectDigitalSynthesizer -c DirectDigitalSynthesizer " "Command: quartus_map --read_settings_files=on --write_settings_files=off DirectDigitalSynthesizer -c DirectDigitalSynthesizer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1561777412951 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1561777414123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561777414185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561777414185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button.v 1 1 " "Found 1 design units, including 1 entities, in source file button.v" { { "Info" "ISGN_ENTITY_NAME" "1 Button " "Found entity 1: Button" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561777414185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561777414185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase.v 1 1 " "Found 1 design units, including 1 entities, in source file phase.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase " "Found entity 1: phase" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561777414192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561777414192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triangularwave.v 1 1 " "Found 1 design units, including 1 entities, in source file triangularwave.v" { { "Info" "ISGN_ENTITY_NAME" "1 TriangularWave " "Found entity 1: TriangularWave" {  } { { "TriangularWave.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/TriangularWave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561777414192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561777414192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561777414192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561777414192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinwave.v 1 1 " "Found 1 design units, including 1 entities, in source file sinwave.v" { { "Info" "ISGN_ENTITY_NAME" "1 SinWave " "Found entity 1: SinWave" {  } { { "SinWave.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/SinWave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561777414208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561777414208 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PWMWave.v(11) " "Verilog HDL information at PWMWave.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "PWMWave.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/PWMWave.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1561777414208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwmwave.v 1 1 " "Found 1 design units, including 1 entities, in source file pwmwave.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWMWave " "Found entity 1: PWMWave" {  } { { "PWMWave.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/PWMWave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561777414208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561777414208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlpanel.v 1 1 " "Found 1 design units, including 1 entities, in source file controlpanel.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlPanel " "Found entity 1: ControlPanel" {  } { { "ControlPanel.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ControlPanel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561777414208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561777414208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockgenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file clockgenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockGenerator " "Found entity 1: ClockGenerator" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561777414223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561777414223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinrom.v 1 1 " "Found 1 design units, including 1 entities, in source file sinrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 SinROM " "Found entity 1: SinROM" {  } { { "SinROM.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/SinROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561777414223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561777414223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triangularrom.v 1 1 " "Found 1 design units, including 1 entities, in source file triangularrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 TriangularROM " "Found entity 1: TriangularROM" {  } { { "TriangularROM.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/TriangularROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561777414223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561777414223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 0 0 " "Found 0 design units, including 0 entities, in source file display.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561777414239 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1561777419205 ""}
{ "Warning" "WSGN_SEARCH_FILE" "led_show.v 1 1 " "Using design file led_show.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 led_show " "Found entity 1: led_show" {  } { { "led_show.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/led_show.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561777419220 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1561777419220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_show led_show:L1 " "Elaborating entity \"led_show\" for hierarchy \"led_show:L1\"" {  } { { "top.v" "L1" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561777419236 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data led_show.v(46) " "Verilog HDL Always Construct warning at led_show.v(46): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "led_show.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/led_show.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1561777419236 "|top|led_show:L1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 led_show.v(46) " "Verilog HDL assignment warning at led_show.v(46): truncated value with size 32 to match size of target (4)" {  } { { "led_show.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/led_show.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1561777419236 "|top|led_show:L1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data led_show.v(48) " "Verilog HDL Always Construct warning at led_show.v(48): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "led_show.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/led_show.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1561777419236 "|top|led_show:L1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 led_show.v(48) " "Verilog HDL assignment warning at led_show.v(48): truncated value with size 32 to match size of target (4)" {  } { { "led_show.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/led_show.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1561777419236 "|top|led_show:L1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data led_show.v(50) " "Verilog HDL Always Construct warning at led_show.v(50): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "led_show.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/led_show.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1561777419236 "|top|led_show:L1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 led_show.v(50) " "Verilog HDL assignment warning at led_show.v(50): truncated value with size 32 to match size of target (4)" {  } { { "led_show.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/led_show.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1561777419236 "|top|led_show:L1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data led_show.v(52) " "Verilog HDL Always Construct warning at led_show.v(52): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "led_show.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/led_show.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1561777419236 "|top|led_show:L1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 led_show.v(52) " "Verilog HDL assignment warning at led_show.v(52): truncated value with size 32 to match size of target (4)" {  } { { "led_show.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/led_show.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1561777419236 "|top|led_show:L1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data led_show.v(54) " "Verilog HDL Always Construct warning at led_show.v(54): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "led_show.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/led_show.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1561777419236 "|top|led_show:L1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 led_show.v(54) " "Verilog HDL assignment warning at led_show.v(54): truncated value with size 32 to match size of target (4)" {  } { { "led_show.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/led_show.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1561777419236 "|top|led_show:L1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data led_show.v(56) " "Verilog HDL Always Construct warning at led_show.v(56): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "led_show.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/led_show.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1561777419236 "|top|led_show:L1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 led_show.v(56) " "Verilog HDL assignment warning at led_show.v(56): truncated value with size 32 to match size of target (4)" {  } { { "led_show.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/led_show.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1561777419236 "|top|led_show:L1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data led_show.v(58) " "Verilog HDL Always Construct warning at led_show.v(58): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "led_show.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/led_show.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1561777419236 "|top|led_show:L1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 led_show.v(58) " "Verilog HDL assignment warning at led_show.v(58): truncated value with size 32 to match size of target (4)" {  } { { "led_show.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/led_show.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1561777419236 "|top|led_show:L1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data led_show.v(60) " "Verilog HDL Always Construct warning at led_show.v(60): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "led_show.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/led_show.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1561777419236 "|top|led_show:L1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 led_show.v(60) " "Verilog HDL assignment warning at led_show.v(60): truncated value with size 32 to match size of target (4)" {  } { { "led_show.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/led_show.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1561777419236 "|top|led_show:L1"}
{ "Warning" "WSGN_SEARCH_FILE" "led_decoder.v 1 1 " "Using design file led_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 led_decoder " "Found entity 1: led_decoder" {  } { { "led_decoder.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/led_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561777419251 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1561777419251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_decoder led_show:L1\|led_decoder:D1 " "Elaborating entity \"led_decoder\" for hierarchy \"led_show:L1\|led_decoder:D1\"" {  } { { "led_show.v" "D1" { Text "C:/Users/m1899/Desktop/DDSProject/led_show.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561777419251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Button Button:B1 " "Elaborating entity \"Button\" for hierarchy \"Button:B1\"" {  } { { "top.v" "B1" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561777419251 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PWMDuty Button.v(35) " "Verilog HDL Always Construct warning at Button.v(35): inferring latch(es) for variable \"PWMDuty\", which holds its previous value in one or more paths through the always construct" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1561777419251 "|top|Button:B1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SwitchNanoadd Button.v(35) " "Verilog HDL Always Construct warning at Button.v(35): inferring latch(es) for variable \"SwitchNanoadd\", which holds its previous value in one or more paths through the always construct" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1561777419251 "|top|Button:B1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SwitchNanosub Button.v(35) " "Verilog HDL Always Construct warning at Button.v(35): inferring latch(es) for variable \"SwitchNanosub\", which holds its previous value in one or more paths through the always construct" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1561777419251 "|top|Button:B1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SwitchMicroadd Button.v(35) " "Verilog HDL Always Construct warning at Button.v(35): inferring latch(es) for variable \"SwitchMicroadd\", which holds its previous value in one or more paths through the always construct" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1561777419251 "|top|Button:B1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SwitchMicrosub Button.v(35) " "Verilog HDL Always Construct warning at Button.v(35): inferring latch(es) for variable \"SwitchMicrosub\", which holds its previous value in one or more paths through the always construct" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1561777419251 "|top|Button:B1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Switchadd Button.v(35) " "Verilog HDL Always Construct warning at Button.v(35): inferring latch(es) for variable \"Switchadd\", which holds its previous value in one or more paths through the always construct" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1561777419251 "|top|Button:B1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Switchsub Button.v(35) " "Verilog HDL Always Construct warning at Button.v(35): inferring latch(es) for variable \"Switchsub\", which holds its previous value in one or more paths through the always construct" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1561777419251 "|top|Button:B1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Phaseadd Button.v(35) " "Verilog HDL Always Construct warning at Button.v(35): inferring latch(es) for variable \"Phaseadd\", which holds its previous value in one or more paths through the always construct" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1561777419251 "|top|Button:B1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Phasesub Button.v(35) " "Verilog HDL Always Construct warning at Button.v(35): inferring latch(es) for variable \"Phasesub\", which holds its previous value in one or more paths through the always construct" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1561777419251 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Phasesub Button.v(41) " "Inferred latch for \"Phasesub\" at Button.v(41)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419251 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Phaseadd Button.v(41) " "Inferred latch for \"Phaseadd\" at Button.v(41)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419251 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Switchsub Button.v(41) " "Inferred latch for \"Switchsub\" at Button.v(41)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419251 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Switchadd Button.v(41) " "Inferred latch for \"Switchadd\" at Button.v(41)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419251 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SwitchMicrosub Button.v(41) " "Inferred latch for \"SwitchMicrosub\" at Button.v(41)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419251 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SwitchMicroadd Button.v(41) " "Inferred latch for \"SwitchMicroadd\" at Button.v(41)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419251 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SwitchNanosub Button.v(41) " "Inferred latch for \"SwitchNanosub\" at Button.v(41)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419251 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SwitchNanoadd Button.v(41) " "Inferred latch for \"SwitchNanoadd\" at Button.v(41)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419251 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[0\] Button.v(41) " "Inferred latch for \"PWMDuty\[0\]\" at Button.v(41)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419251 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[1\] Button.v(41) " "Inferred latch for \"PWMDuty\[1\]\" at Button.v(41)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419251 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[2\] Button.v(41) " "Inferred latch for \"PWMDuty\[2\]\" at Button.v(41)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419251 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[3\] Button.v(41) " "Inferred latch for \"PWMDuty\[3\]\" at Button.v(41)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419251 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[4\] Button.v(41) " "Inferred latch for \"PWMDuty\[4\]\" at Button.v(41)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419251 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[5\] Button.v(41) " "Inferred latch for \"PWMDuty\[5\]\" at Button.v(41)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419251 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[6\] Button.v(41) " "Inferred latch for \"PWMDuty\[6\]\" at Button.v(41)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419251 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[7\] Button.v(41) " "Inferred latch for \"PWMDuty\[7\]\" at Button.v(41)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419251 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[8\] Button.v(41) " "Inferred latch for \"PWMDuty\[8\]\" at Button.v(41)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419251 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[9\] Button.v(41) " "Inferred latch for \"PWMDuty\[9\]\" at Button.v(41)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419251 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[10\] Button.v(41) " "Inferred latch for \"PWMDuty\[10\]\" at Button.v(41)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419251 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[11\] Button.v(41) " "Inferred latch for \"PWMDuty\[11\]\" at Button.v(41)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419251 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[12\] Button.v(41) " "Inferred latch for \"PWMDuty\[12\]\" at Button.v(41)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419251 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[13\] Button.v(41) " "Inferred latch for \"PWMDuty\[13\]\" at Button.v(41)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419251 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[14\] Button.v(41) " "Inferred latch for \"PWMDuty\[14\]\" at Button.v(41)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419251 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[15\] Button.v(41) " "Inferred latch for \"PWMDuty\[15\]\" at Button.v(41)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419251 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[16\] Button.v(41) " "Inferred latch for \"PWMDuty\[16\]\" at Button.v(41)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419251 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[17\] Button.v(41) " "Inferred latch for \"PWMDuty\[17\]\" at Button.v(41)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419251 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[18\] Button.v(41) " "Inferred latch for \"PWMDuty\[18\]\" at Button.v(41)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419251 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[19\] Button.v(41) " "Inferred latch for \"PWMDuty\[19\]\" at Button.v(41)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419251 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[20\] Button.v(41) " "Inferred latch for \"PWMDuty\[20\]\" at Button.v(41)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419251 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[21\] Button.v(41) " "Inferred latch for \"PWMDuty\[21\]\" at Button.v(41)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419251 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[22\] Button.v(41) " "Inferred latch for \"PWMDuty\[22\]\" at Button.v(41)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419251 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[23\] Button.v(41) " "Inferred latch for \"PWMDuty\[23\]\" at Button.v(41)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419251 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[24\] Button.v(41) " "Inferred latch for \"PWMDuty\[24\]\" at Button.v(41)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419251 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[25\] Button.v(41) " "Inferred latch for \"PWMDuty\[25\]\" at Button.v(41)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419251 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[26\] Button.v(41) " "Inferred latch for \"PWMDuty\[26\]\" at Button.v(41)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419267 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[27\] Button.v(41) " "Inferred latch for \"PWMDuty\[27\]\" at Button.v(41)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419267 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[28\] Button.v(41) " "Inferred latch for \"PWMDuty\[28\]\" at Button.v(41)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419267 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[29\] Button.v(41) " "Inferred latch for \"PWMDuty\[29\]\" at Button.v(41)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419267 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[30\] Button.v(41) " "Inferred latch for \"PWMDuty\[30\]\" at Button.v(41)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419267 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[31\] Button.v(41) " "Inferred latch for \"PWMDuty\[31\]\" at Button.v(41)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419267 "|top|Button:B1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce Button:B1\|debounce:PushButton0 " "Elaborating entity \"debounce\" for hierarchy \"Button:B1\|debounce:PushButton0\"" {  } { { "Button.v" "PushButton0" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561777419267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockGenerator ClockGenerator:C1 " "Elaborating entity \"ClockGenerator\" for hierarchy \"ClockGenerator:C1\"" {  } { { "top.v" "C1" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561777419267 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Step ClockGenerator.v(15) " "Verilog HDL Always Construct warning at ClockGenerator.v(15): inferring latch(es) for variable \"Step\", which holds its previous value in one or more paths through the always construct" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1561777419267 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[0\] ClockGenerator.v(15) " "Inferred latch for \"Step\[0\]\" at ClockGenerator.v(15)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419267 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[1\] ClockGenerator.v(15) " "Inferred latch for \"Step\[1\]\" at ClockGenerator.v(15)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419267 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[2\] ClockGenerator.v(15) " "Inferred latch for \"Step\[2\]\" at ClockGenerator.v(15)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419267 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[3\] ClockGenerator.v(15) " "Inferred latch for \"Step\[3\]\" at ClockGenerator.v(15)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419267 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[4\] ClockGenerator.v(15) " "Inferred latch for \"Step\[4\]\" at ClockGenerator.v(15)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419267 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[5\] ClockGenerator.v(15) " "Inferred latch for \"Step\[5\]\" at ClockGenerator.v(15)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419267 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[6\] ClockGenerator.v(15) " "Inferred latch for \"Step\[6\]\" at ClockGenerator.v(15)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419267 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[7\] ClockGenerator.v(15) " "Inferred latch for \"Step\[7\]\" at ClockGenerator.v(15)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419267 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[8\] ClockGenerator.v(15) " "Inferred latch for \"Step\[8\]\" at ClockGenerator.v(15)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419267 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[9\] ClockGenerator.v(15) " "Inferred latch for \"Step\[9\]\" at ClockGenerator.v(15)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419267 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[10\] ClockGenerator.v(15) " "Inferred latch for \"Step\[10\]\" at ClockGenerator.v(15)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419267 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[11\] ClockGenerator.v(15) " "Inferred latch for \"Step\[11\]\" at ClockGenerator.v(15)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419267 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[12\] ClockGenerator.v(15) " "Inferred latch for \"Step\[12\]\" at ClockGenerator.v(15)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419267 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[13\] ClockGenerator.v(15) " "Inferred latch for \"Step\[13\]\" at ClockGenerator.v(15)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419267 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[14\] ClockGenerator.v(15) " "Inferred latch for \"Step\[14\]\" at ClockGenerator.v(15)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419267 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[15\] ClockGenerator.v(15) " "Inferred latch for \"Step\[15\]\" at ClockGenerator.v(15)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419267 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[16\] ClockGenerator.v(15) " "Inferred latch for \"Step\[16\]\" at ClockGenerator.v(15)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419267 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[17\] ClockGenerator.v(15) " "Inferred latch for \"Step\[17\]\" at ClockGenerator.v(15)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419267 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[18\] ClockGenerator.v(15) " "Inferred latch for \"Step\[18\]\" at ClockGenerator.v(15)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419267 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[19\] ClockGenerator.v(15) " "Inferred latch for \"Step\[19\]\" at ClockGenerator.v(15)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419267 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[20\] ClockGenerator.v(15) " "Inferred latch for \"Step\[20\]\" at ClockGenerator.v(15)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419267 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[21\] ClockGenerator.v(15) " "Inferred latch for \"Step\[21\]\" at ClockGenerator.v(15)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419267 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[22\] ClockGenerator.v(15) " "Inferred latch for \"Step\[22\]\" at ClockGenerator.v(15)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419267 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[23\] ClockGenerator.v(15) " "Inferred latch for \"Step\[23\]\" at ClockGenerator.v(15)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419267 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[24\] ClockGenerator.v(15) " "Inferred latch for \"Step\[24\]\" at ClockGenerator.v(15)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419267 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[25\] ClockGenerator.v(15) " "Inferred latch for \"Step\[25\]\" at ClockGenerator.v(15)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419267 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[26\] ClockGenerator.v(15) " "Inferred latch for \"Step\[26\]\" at ClockGenerator.v(15)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419283 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[27\] ClockGenerator.v(15) " "Inferred latch for \"Step\[27\]\" at ClockGenerator.v(15)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419283 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[28\] ClockGenerator.v(15) " "Inferred latch for \"Step\[28\]\" at ClockGenerator.v(15)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419283 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[29\] ClockGenerator.v(15) " "Inferred latch for \"Step\[29\]\" at ClockGenerator.v(15)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419283 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[30\] ClockGenerator.v(15) " "Inferred latch for \"Step\[30\]\" at ClockGenerator.v(15)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419283 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[31\] ClockGenerator.v(15) " "Inferred latch for \"Step\[31\]\" at ClockGenerator.v(15)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419283 "|top|ClockGenerator:C1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phase phase:phaseControler " "Elaborating entity \"phase\" for hierarchy \"phase:phaseControler\"" {  } { { "top.v" "phaseControler" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561777419283 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "phase.v(15) " "Verilog HDL Case Statement information at phase.v(15): all case item expressions in this case statement are onehot" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 15 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1561777419283 "|top|phase:phaseControler"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "phase phase.v(7) " "Verilog HDL Always Construct warning at phase.v(7): inferring latch(es) for variable \"phase\", which holds its previous value in one or more paths through the always construct" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1561777419283 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[0\] phase.v(7) " "Inferred latch for \"phase\[0\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419283 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[1\] phase.v(7) " "Inferred latch for \"phase\[1\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419283 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[2\] phase.v(7) " "Inferred latch for \"phase\[2\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419283 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[3\] phase.v(7) " "Inferred latch for \"phase\[3\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419283 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[4\] phase.v(7) " "Inferred latch for \"phase\[4\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419283 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[5\] phase.v(7) " "Inferred latch for \"phase\[5\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419283 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[6\] phase.v(7) " "Inferred latch for \"phase\[6\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419283 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[7\] phase.v(7) " "Inferred latch for \"phase\[7\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419283 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[8\] phase.v(7) " "Inferred latch for \"phase\[8\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419283 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[9\] phase.v(7) " "Inferred latch for \"phase\[9\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419283 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[10\] phase.v(7) " "Inferred latch for \"phase\[10\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419283 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[11\] phase.v(7) " "Inferred latch for \"phase\[11\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419283 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[12\] phase.v(7) " "Inferred latch for \"phase\[12\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419283 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[13\] phase.v(7) " "Inferred latch for \"phase\[13\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419283 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[14\] phase.v(7) " "Inferred latch for \"phase\[14\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419283 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[15\] phase.v(7) " "Inferred latch for \"phase\[15\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419283 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[16\] phase.v(7) " "Inferred latch for \"phase\[16\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419283 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[17\] phase.v(7) " "Inferred latch for \"phase\[17\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419283 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[18\] phase.v(7) " "Inferred latch for \"phase\[18\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419283 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[19\] phase.v(7) " "Inferred latch for \"phase\[19\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419283 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[20\] phase.v(7) " "Inferred latch for \"phase\[20\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419283 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[21\] phase.v(7) " "Inferred latch for \"phase\[21\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419283 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[22\] phase.v(7) " "Inferred latch for \"phase\[22\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419283 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[23\] phase.v(7) " "Inferred latch for \"phase\[23\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419283 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[24\] phase.v(7) " "Inferred latch for \"phase\[24\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419283 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[25\] phase.v(7) " "Inferred latch for \"phase\[25\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419283 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[26\] phase.v(7) " "Inferred latch for \"phase\[26\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419283 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[27\] phase.v(7) " "Inferred latch for \"phase\[27\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419283 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[28\] phase.v(7) " "Inferred latch for \"phase\[28\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419283 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[29\] phase.v(7) " "Inferred latch for \"phase\[29\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419283 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[30\] phase.v(7) " "Inferred latch for \"phase\[30\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419283 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[31\] phase.v(7) " "Inferred latch for \"phase\[31\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561777419283 "|top|phase:phaseControler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SinWave SinWave:S1 " "Elaborating entity \"SinWave\" for hierarchy \"SinWave:S1\"" {  } { { "top.v" "S1" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561777419283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SinROM SinWave:S1\|SinROM:ROM1 " "Elaborating entity \"SinROM\" for hierarchy \"SinWave:S1\|SinROM:ROM1\"" {  } { { "SinWave.v" "ROM1" { Text "C:/Users/m1899/Desktop/DDSProject/SinWave.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561777419283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SinWave:S1\|SinROM:ROM1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SinWave:S1\|SinROM:ROM1\|altsyncram:altsyncram_component\"" {  } { { "SinROM.v" "altsyncram_component" { Text "C:/Users/m1899/Desktop/DDSProject/SinROM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561777419336 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SinWave:S1\|SinROM:ROM1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SinWave:S1\|SinROM:ROM1\|altsyncram:altsyncram_component\"" {  } { { "SinROM.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/SinROM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561777419352 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SinWave:S1\|SinROM:ROM1\|altsyncram:altsyncram_component " "Instantiated megafunction \"SinWave:S1\|SinROM:ROM1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561777419352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561777419352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SineTable.mif " "Parameter \"init_file\" = \"SineTable.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561777419352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561777419352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561777419352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561777419352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561777419352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561777419352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561777419352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561777419352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561777419352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561777419352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561777419352 ""}  } { { "SinROM.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/SinROM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1561777419352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_th71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_th71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_th71 " "Found entity 1: altsyncram_th71" {  } { { "db/altsyncram_th71.tdf" "" { Text "C:/Users/m1899/Desktop/DDSProject/db/altsyncram_th71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561777419421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561777419421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_th71 SinWave:S1\|SinROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_th71:auto_generated " "Elaborating entity \"altsyncram_th71\" for hierarchy \"SinWave:S1\|SinROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_th71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programfiles/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561777419421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TriangularWave TriangularWave:T1 " "Elaborating entity \"TriangularWave\" for hierarchy \"TriangularWave:T1\"" {  } { { "top.v" "T1" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561777419436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TriangularROM TriangularWave:T1\|TriangularROM:ROM1 " "Elaborating entity \"TriangularROM\" for hierarchy \"TriangularWave:T1\|TriangularROM:ROM1\"" {  } { { "TriangularWave.v" "ROM1" { Text "C:/Users/m1899/Desktop/DDSProject/TriangularWave.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561777419452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TriangularWave:T1\|TriangularROM:ROM1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"TriangularWave:T1\|TriangularROM:ROM1\|altsyncram:altsyncram_component\"" {  } { { "TriangularROM.v" "altsyncram_component" { Text "C:/Users/m1899/Desktop/DDSProject/TriangularROM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561777419452 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TriangularWave:T1\|TriangularROM:ROM1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"TriangularWave:T1\|TriangularROM:ROM1\|altsyncram:altsyncram_component\"" {  } { { "TriangularROM.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/TriangularROM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561777419452 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TriangularWave:T1\|TriangularROM:ROM1\|altsyncram:altsyncram_component " "Instantiated megafunction \"TriangularWave:T1\|TriangularROM:ROM1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561777419452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561777419452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file TriangularTable.mif " "Parameter \"init_file\" = \"TriangularTable.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561777419452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561777419452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561777419452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561777419452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561777419452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561777419452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561777419452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561777419452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561777419452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561777419452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561777419452 ""}  } { { "TriangularROM.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/TriangularROM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1561777419452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1681.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1681.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1681 " "Found entity 1: altsyncram_1681" {  } { { "db/altsyncram_1681.tdf" "" { Text "C:/Users/m1899/Desktop/DDSProject/db/altsyncram_1681.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561777419537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561777419537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1681 TriangularWave:T1\|TriangularROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_1681:auto_generated " "Elaborating entity \"altsyncram_1681\" for hierarchy \"TriangularWave:T1\|TriangularROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_1681:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programfiles/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561777419537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWMWave PWMWave:P1 " "Elaborating entity \"PWMWave\" for hierarchy \"PWMWave:P1\"" {  } { { "top.v" "P1" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561777419552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlPanel ControlPanel:Control " "Elaborating entity \"ControlPanel\" for hierarchy \"ControlPanel:Control\"" {  } { { "top.v" "Control" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561777419552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kp14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kp14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kp14 " "Found entity 1: altsyncram_kp14" {  } { { "db/altsyncram_kp14.tdf" "" { Text "C:/Users/m1899/Desktop/DDSProject/db/altsyncram_kp14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561777421025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561777421025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_aoc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_aoc " "Found entity 1: mux_aoc" {  } { { "db/mux_aoc.tdf" "" { Text "C:/Users/m1899/Desktop/DDSProject/db/mux_aoc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561777421241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561777421241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "C:/Users/m1899/Desktop/DDSProject/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561777421341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561777421341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qbi " "Found entity 1: cntr_qbi" {  } { { "db/cntr_qbi.tdf" "" { Text "C:/Users/m1899/Desktop/DDSProject/db/cntr_qbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561777421526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561777421526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9cc " "Found entity 1: cmpr_9cc" {  } { { "db/cmpr_9cc.tdf" "" { Text "C:/Users/m1899/Desktop/DDSProject/db/cmpr_9cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561777421604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561777421604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_02j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_02j " "Found entity 1: cntr_02j" {  } { { "db/cntr_02j.tdf" "" { Text "C:/Users/m1899/Desktop/DDSProject/db/cntr_02j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561777421742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561777421742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sbi " "Found entity 1: cntr_sbi" {  } { { "db/cntr_sbi.tdf" "" { Text "C:/Users/m1899/Desktop/DDSProject/db/cntr_sbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561777421905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561777421905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8cc " "Found entity 1: cmpr_8cc" {  } { { "db/cmpr_8cc.tdf" "" { Text "C:/Users/m1899/Desktop/DDSProject/db/cmpr_8cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561777421975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561777421975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "C:/Users/m1899/Desktop/DDSProject/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561777422127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561777422127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "C:/Users/m1899/Desktop/DDSProject/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561777422205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561777422205 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561777422290 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_SEVERAL" "0 " "0 design partitions require synthesis" {  } {  } 0 12206 "%1!d! design partitions require synthesis" 0 0 "Quartus II" 0 -1 1561777422629 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_SEVERAL" "3 " "3 design partitions do not require synthesis" { { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "Top " "Partition \"Top\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Quartus II" 0 -1 1561777422629 ""} { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "sld_hub:auto_hub " "Partition \"sld_hub:auto_hub\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Quartus II" 0 -1 1561777422629 ""} { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "sld_signaltap:auto_signaltap_0 " "Partition \"sld_signaltap:auto_signaltap_0\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Quartus II" 0 -1 1561777422629 ""}  } {  } 0 12208 "%1!d! design partitions do not require synthesis" 0 0 "Quartus II" 0 -1 1561777422629 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1561777422691 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/m1899/Desktop/DDSProject/output_files/DirectDigitalSynthesizer.map.smsg " "Generated suppressed messages file C:/Users/m1899/Desktop/DDSProject/output_files/DirectDigitalSynthesizer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1561777422966 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4686 " "Peak virtual memory: 4686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1561777423314 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 29 11:03:43 2019 " "Processing ended: Sat Jun 29 11:03:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1561777423314 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1561777423314 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1561777423314 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1561777423314 ""}
