	component sys is
		port (
			clk_100_clk      : in    std_logic                     := 'X';             -- clk
			pio0out_export   : out   std_logic_vector(31 downto 0);                    -- export
			pio1in_export    : in    std_logic_vector(7 downto 0)  := (others => 'X'); -- export
			sdram_0_addr     : out   std_logic_vector(12 downto 0);                    -- addr
			sdram_0_ba       : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_0_cas_n    : out   std_logic;                                        -- cas_n
			sdram_0_cke      : out   std_logic;                                        -- cke
			sdram_0_cs_n     : out   std_logic;                                        -- cs_n
			sdram_0_dq       : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			sdram_0_dqm      : out   std_logic_vector(1 downto 0);                     -- dqm
			sdram_0_ras_n    : out   std_logic;                                        -- ras_n
			sdram_0_we_n     : out   std_logic;                                        -- we_n
			clk_50_clk       : in    std_logic                     := 'X';             -- clk
			reset_50_reset_n : in    std_logic                     := 'X';             -- reset_n
			uart0_rxd        : in    std_logic                     := 'X';             -- rxd
			uart0_txd        : out   std_logic                                         -- txd
		);
	end component sys;

