<?xml version="1.0" encoding="UTF-8"?>
<!--
 Copyright (C) [2020] Futurewei Technologies, Inc.
 FORCE-RISCV is licensed under the Apache License, Version 2.0 (the "License");
  you may not use this file except in compliance with the License.
  You may obtain a copy of the License at
  http://www.apache.org/licenses/LICENSE-2.0
 THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND, EITHER
 EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT, MERCHANTABILITY OR
 FIT FOR A PARTICULAR PURPOSE.
 See the License for the specific language governing permissions and
 limitations under the License.
-->
<instruction_file>
<I name="ADD" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000000000110011" />
    <O name="rs2" type="Register" bits="24-20" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="rd" type="Register" bits="11-7" />
    <asm format="ADD" />
  </I>
  <I name="ADDI" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="0000010011" />
    <O name="imm[11:0]" type="Immediate" bits="31-20" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="rd" type="Register" bits="11-7" />
    <asm format="ADDI" />
  </I>
  <I name="AND" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000001110110011" />
    <O name="rs2" type="Register" bits="24-20" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="rd" type="Register" bits="11-7" />
    <asm format="AND" />
  </I>
  <I name="ANDI" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="1110010011" />
    <O name="imm[11:0]" type="Immediate" bits="31-20" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="rd" type="Register" bits="11-7" />
    <asm format="ANDI" />
  </I>
  <I name="AUIPC" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="6-0" value="0010111" />
    <O name="imm[31:12]" type="Immediate" bits="31-12" />
    <O name="rd" type="Register" bits="11-7" />
    <asm format="AUIPC" />
  </I>
  <I name="BEQ" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="0001100011" />
    <O name="imm[12|10:5]" type="Immediate" bits="31-25" />
    <O name="rs2" type="Register" bits="24-20" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="imm[4:1|11]" type="Immediate" bits="11-7" />
    <asm format="BEQ" />
  </I>
  <I name="BGE" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="1011100011" />
    <O name="imm[12|10:5]" type="Immediate" bits="31-25" />
    <O name="rs2" type="Register" bits="24-20" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="imm[4:1|11]" type="Immediate" bits="11-7" />
    <asm format="BGE" />
  </I>
  <I name="BGEU" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="1111100011" />
    <O name="imm[12|10:5]" type="Immediate" bits="31-25" />
    <O name="rs2" type="Register" bits="24-20" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="imm[4:1|11]" type="Immediate" bits="11-7" />
    <asm format="BGEU" />
  </I>
  <I name="BLT" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="1001100011" />
    <O name="imm[12|10:5]" type="Immediate" bits="31-25" />
    <O name="rs2" type="Register" bits="24-20" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="imm[4:1|11]" type="Immediate" bits="11-7" />
    <asm format="BLT" />
  </I>
  <I name="BLTU" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="1101100011" />
    <O name="imm[12|10:5]" type="Immediate" bits="31-25" />
    <O name="rs2" type="Register" bits="24-20" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="imm[4:1|11]" type="Immediate" bits="11-7" />
    <asm format="BLTU" />
  </I>
  <I name="BNE" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="0011100011" />
    <O name="imm[12|10:5]" type="Immediate" bits="31-25" />
    <O name="rs2" type="Register" bits="24-20" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="imm[4:1|11]" type="Immediate" bits="11-7" />
    <asm format="BNE" />
  </I>
  <I name="DIV" isa="RISCV" group="General" extension="RV32M">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000011000110011" />
    <O name="rs2" type="Register" bits="24-20" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="rd" type="Register" bits="11-7" />
    <asm format="DIV" />
  </I>
  <I name="DIVU" isa="RISCV" group="General" extension="RV32M">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000011010110011" />
    <O name="rs2" type="Register" bits="24-20" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="rd" type="Register" bits="11-7" />
    <asm format="DIVU" />
  </I>
  <I name="EBREAK" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="31-20,19-15,14-12,11-7,6-0" value="00000000000100000000000001110011" />
    <asm format="EBREAK" />
  </I>
  <I name="ECALL" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="31-20,19-15,14-12,11-7,6-0" value="00000000000000000000000001110011" />
    <asm format="ECALL" />
  </I>
  <I name="FENCE" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="0000001111" />
    <O name="fm" type="Immediate" bits="31-27" />
    <O name="pred" type="Immediate" bits="26-21" />
    <O name="succ" type="Immediate" bits="20-20" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="rd" type="Register" bits="11-7" />
    <asm format="FENCE" />
  </I>
  <I name="JAL" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="6-0" value="1101111" />
    <O name="imm[20|10:1|11|19:12]" type="Immediate" bits="31-12" />
    <O name="rd" type="Register" bits="11-7" />
    <asm format="JAL" />
  </I>
  <I name="JALR" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="0001100111" />
    <O name="imm[11:0]" type="Immediate" bits="31-20" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="rd" type="Register" bits="11-7" />
    <asm format="JALR" />
  </I>
  <I name="LB" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="0000000011" />
    <O name="imm[11:0]" type="Immediate" bits="31-20" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="rd" type="Register" bits="11-7" />
    <asm format="LB" />
  </I>
  <I name="LBU" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="1000000011" />
    <O name="imm[11:0]" type="Immediate" bits="31-20" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="rd" type="Register" bits="11-7" />
    <asm format="LBU" />
  </I>
  <I name="LH" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="0010000011" />
    <O name="imm[11:0]" type="Immediate" bits="31-20" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="rd" type="Register" bits="11-7" />
    <asm format="LH" />
  </I>
  <I name="LHU" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="1010000011" />
    <O name="imm[11:0]" type="Immediate" bits="31-20" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="rd" type="Register" bits="11-7" />
    <asm format="LHU" />
  </I>
  <I name="LUI" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="6-0" value="0110111" />
    <O name="imm[31:12]" type="Immediate" bits="31-12" />
    <O name="rd" type="Register" bits="11-7" />
    <asm format="LUI" />
  </I>
  <I name="LW" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="0100000011" />
    <O name="imm[11:0]" type="Immediate" bits="31-20" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="rd" type="Register" bits="11-7" />
    <asm format="LW" />
  </I>
  <I name="MUL" isa="RISCV" group="General" extension="RV32M">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000010000110011" />
    <O name="rs2" type="Register" bits="24-20" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="rd" type="Register" bits="11-7" />
    <asm format="MUL" />
  </I>
  <I name="MULH" isa="RISCV" group="General" extension="RV32M">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000010010110011" />
    <O name="rs2" type="Register" bits="24-20" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="rd" type="Register" bits="11-7" />
    <asm format="MULH" />
  </I>
  <I name="MULHSU" isa="RISCV" group="General" extension="RV32M">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000010100110011" />
    <O name="rs2" type="Register" bits="24-20" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="rd" type="Register" bits="11-7" />
    <asm format="MULHSU" />
  </I>
  <I name="MULHU" isa="RISCV" group="General" extension="RV32M">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000010110110011" />
    <O name="rs2" type="Register" bits="24-20" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="rd" type="Register" bits="11-7" />
    <asm format="MULHU" />
  </I>
  <I name="OR" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000001100110011" />
    <O name="rs2" type="Register" bits="24-20" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="rd" type="Register" bits="11-7" />
    <asm format="OR" />
  </I>
  <I name="ORI" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="1100010011" />
    <O name="imm[11:0]" type="Immediate" bits="31-20" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="rd" type="Register" bits="11-7" />
    <asm format="ORI" />
  </I>
  <I name="REM" isa="RISCV" group="General" extension="RV32M">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000011100110011" />
    <O name="rs2" type="Register" bits="24-20" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="rd" type="Register" bits="11-7" />
    <asm format="REM" />
  </I>
  <I name="REMU" isa="RISCV" group="General" extension="RV32M">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000011110110011" />
    <O name="rs2" type="Register" bits="24-20" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="rd" type="Register" bits="11-7" />
    <asm format="REMU" />
  </I>
  <I name="SB" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="0000100011" />
    <O name="imm[11:5]" type="Immediate" bits="31-25" />
    <O name="rs2" type="Register" bits="24-20" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="imm[4:0]" type="Immediate" bits="11-7" />
    <asm format="SB" />
  </I>
  <I name="SH" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="0010100011" />
    <O name="imm[11:5]" type="Immediate" bits="31-25" />
    <O name="rs2" type="Register" bits="24-20" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="imm[4:0]" type="Immediate" bits="11-7" />
    <asm format="SH" />
  </I>
  <I name="SLL" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000000010110011" />
    <O name="rs2" type="Register" bits="24-20" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="rd" type="Register" bits="11-7" />
    <asm format="SLL" />
  </I>
  <I name="SLLI" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000000010010011" />
    <O name="shamt" type="Immediate" bits="24-20" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="rd" type="Register" bits="11-7" />
    <asm format="SLLI" />
  </I>
  <I name="SLT" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000000100110011" />
    <O name="rs2" type="Register" bits="24-20" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="rd" type="Register" bits="11-7" />
    <asm format="SLT" />
  </I>
  <I name="SLTI" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="0100010011" />
    <O name="imm[11:0]" type="Immediate" bits="31-20" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="rd" type="Register" bits="11-7" />
    <asm format="SLTI" />
  </I>
  <I name="SLTIU" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="0110010011" />
    <O name="imm[11:0]" type="Immediate" bits="31-20" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="rd" type="Register" bits="11-7" />
    <asm format="SLTIU" />
  </I>
  <I name="SLTU" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000000110110011" />
    <O name="rs2" type="Register" bits="24-20" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="rd" type="Register" bits="11-7" />
    <asm format="SLTU" />
  </I>
  <I name="SRA" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="01000001010110011" />
    <O name="rs2" type="Register" bits="24-20" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="rd" type="Register" bits="11-7" />
    <asm format="SRA" />
  </I>
  <I name="SRAI" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="01000001010010011" />
    <O name="shamt" type="Immediate" bits="24-20" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="rd" type="Register" bits="11-7" />
    <asm format="SRAI" />
  </I>
  <I name="SRL" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000001010110011" />
    <O name="rs2" type="Register" bits="24-20" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="rd" type="Register" bits="11-7" />
    <asm format="SRL" />
  </I>
  <I name="SRLI" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000001010010011" />
    <O name="shamt" type="Immediate" bits="24-20" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="rd" type="Register" bits="11-7" />
    <asm format="SRLI" />
  </I>
  <I name="SUB" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="01000000000110011" />
    <O name="rs2" type="Register" bits="24-20" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="rd" type="Register" bits="11-7" />
    <asm format="SUB" />
  </I>
  <I name="SW" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="0100100011" />
    <O name="imm[11:5]" type="Immediate" bits="31-25" />
    <O name="rs2" type="Register" bits="24-20" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="imm[4:0]" type="Immediate" bits="11-7" />
    <asm format="SW" />
  </I>
  <I name="XOR" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000001000110011" />
    <O name="rs2" type="Register" bits="24-20" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="rd" type="Register" bits="11-7" />
    <asm format="XOR" />
  </I>
  <I name="XORI" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="1000010011" />
    <O name="imm[11:0]" type="Immediate" bits="31-20" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="rd" type="Register" bits="11-7" />
    <asm format="XORI" />
  </I>
</instruction_file>