# system info niosHello on 2018.10.18.05:32:12
system_info:
name,value
DEVICE,5CSEBA6U23I7
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1539865924
#
#
# Files generated for niosHello on 2018.10.18.05:32:12
files:
filepath,kind,attributes,module,is_top
simulation/niosHello.vhd,VHDL,,niosHello,true
simulation/nioshello_rst_controller.vhd,VHDL,,niosHello,false
simulation/nioshello_rst_controller_001.vhd,VHDL,,niosHello,false
simulation/submodules/niosHello_jtag_uart_0.v,VERILOG,,niosHello_jtag_uart_0,false
simulation/submodules/niosHello_nios2_gen2_0.v,VERILOG,,niosHello_nios2_gen2_0,false
simulation/submodules/niosHello_onchip_memory2_0.hex,HEX,,niosHello_onchip_memory2_0,false
simulation/submodules/niosHello_onchip_memory2_0.v,VERILOG,,niosHello_onchip_memory2_0,false
simulation/submodules/niosHello_onchip_memory2_1.hex,HEX,,niosHello_onchip_memory2_1,false
simulation/submodules/niosHello_onchip_memory2_1.v,VERILOG,,niosHello_onchip_memory2_1,false
simulation/submodules/peripheral_LED.vhd,VHDL,,peripheral_LED,false
simulation/submodules/niosHello_pio_1.v,VERILOG,,niosHello_pio_1,false
simulation/submodules/niosHello_mm_interconnect_0.v,VERILOG,,niosHello_mm_interconnect_0,false
simulation/submodules/niosHello_irq_mapper.sv,SYSTEM_VERILOG,,niosHello_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/niosHello_nios2_gen2_0_cpu_ociram_default_contents.mif,MIF,,niosHello_nios2_gen2_0_cpu,false
simulation/submodules/niosHello_nios2_gen2_0_cpu.sdc,SDC,,niosHello_nios2_gen2_0_cpu,false
simulation/submodules/niosHello_nios2_gen2_0_cpu_nios2_waves.do,OTHER,,niosHello_nios2_gen2_0_cpu,false
simulation/submodules/niosHello_nios2_gen2_0_cpu_rf_ram_b.hex,HEX,,niosHello_nios2_gen2_0_cpu,false
simulation/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_wrapper.v,VERILOG,,niosHello_nios2_gen2_0_cpu,false
simulation/submodules/niosHello_nios2_gen2_0_cpu_rf_ram_b.mif,MIF,,niosHello_nios2_gen2_0_cpu,false
simulation/submodules/niosHello_nios2_gen2_0_cpu_rf_ram_a.hex,HEX,,niosHello_nios2_gen2_0_cpu,false
simulation/submodules/niosHello_nios2_gen2_0_cpu_ociram_default_contents.dat,DAT,,niosHello_nios2_gen2_0_cpu,false
simulation/submodules/niosHello_nios2_gen2_0_cpu_ociram_default_contents.hex,HEX,,niosHello_nios2_gen2_0_cpu,false
simulation/submodules/niosHello_nios2_gen2_0_cpu_rf_ram_b.dat,DAT,,niosHello_nios2_gen2_0_cpu,false
simulation/submodules/niosHello_nios2_gen2_0_cpu_rf_ram_a.dat,DAT,,niosHello_nios2_gen2_0_cpu,false
simulation/submodules/niosHello_nios2_gen2_0_cpu.v,VERILOG,,niosHello_nios2_gen2_0_cpu,false
simulation/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_sysclk.v,VERILOG,,niosHello_nios2_gen2_0_cpu,false
simulation/submodules/niosHello_nios2_gen2_0_cpu_rf_ram_a.mif,MIF,,niosHello_nios2_gen2_0_cpu,false
simulation/submodules/niosHello_nios2_gen2_0_cpu_test_bench.v,VERILOG,,niosHello_nios2_gen2_0_cpu,false
simulation/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_tck.v,VERILOG,,niosHello_nios2_gen2_0_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/niosHello_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,niosHello_mm_interconnect_0_router,false
simulation/submodules/niosHello_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,niosHello_mm_interconnect_0_router_001,false
simulation/submodules/niosHello_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,niosHello_mm_interconnect_0_router_002,false
simulation/submodules/niosHello_mm_interconnect_0_router_004.sv,SYSTEM_VERILOG,,niosHello_mm_interconnect_0_router_004,false
simulation/submodules/niosHello_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,niosHello_mm_interconnect_0_cmd_demux,false
simulation/submodules/niosHello_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,niosHello_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/niosHello_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,niosHello_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,niosHello_mm_interconnect_0_cmd_mux,false
simulation/submodules/niosHello_mm_interconnect_0_cmd_mux_002.sv,SYSTEM_VERILOG,,niosHello_mm_interconnect_0_cmd_mux_002,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,niosHello_mm_interconnect_0_cmd_mux_002,false
simulation/submodules/niosHello_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,niosHello_mm_interconnect_0_rsp_demux,false
simulation/submodules/niosHello_mm_interconnect_0_rsp_demux_002.sv,SYSTEM_VERILOG,,niosHello_mm_interconnect_0_rsp_demux_002,false
simulation/submodules/niosHello_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,niosHello_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,niosHello_mm_interconnect_0_rsp_mux,false
simulation/submodules/niosHello_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,niosHello_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,niosHello_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/niosHello_mm_interconnect_0_avalon_st_adapter.vhd,VHDL,,niosHello_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/niosHello_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,niosHello_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
niosHello.jtag_uart_0,niosHello_jtag_uart_0
niosHello.nios2_gen2_0,niosHello_nios2_gen2_0
niosHello.nios2_gen2_0.cpu,niosHello_nios2_gen2_0_cpu
niosHello.onchip_memory2_0,niosHello_onchip_memory2_0
niosHello.onchip_memory2_1,niosHello_onchip_memory2_1
niosHello.peripheral_LED_0,peripheral_LED
niosHello.pio_1,niosHello_pio_1
niosHello.mm_interconnect_0,niosHello_mm_interconnect_0
niosHello.mm_interconnect_0.nios2_gen2_0_data_master_translator,altera_merlin_master_translator
niosHello.mm_interconnect_0.nios2_gen2_0_instruction_master_translator,altera_merlin_master_translator
niosHello.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
niosHello.mm_interconnect_0.peripheral_LED_0_avalon_slave_0_translator,altera_merlin_slave_translator
niosHello.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_translator,altera_merlin_slave_translator
niosHello.mm_interconnect_0.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
niosHello.mm_interconnect_0.pio_1_s1_translator,altera_merlin_slave_translator
niosHello.mm_interconnect_0.onchip_memory2_1_s1_translator,altera_merlin_slave_translator
niosHello.mm_interconnect_0.nios2_gen2_0_data_master_agent,altera_merlin_master_agent
niosHello.mm_interconnect_0.nios2_gen2_0_instruction_master_agent,altera_merlin_master_agent
niosHello.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent,altera_merlin_slave_agent
niosHello.mm_interconnect_0.peripheral_LED_0_avalon_slave_0_agent,altera_merlin_slave_agent
niosHello.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent,altera_merlin_slave_agent
niosHello.mm_interconnect_0.onchip_memory2_0_s1_agent,altera_merlin_slave_agent
niosHello.mm_interconnect_0.pio_1_s1_agent,altera_merlin_slave_agent
niosHello.mm_interconnect_0.onchip_memory2_1_s1_agent,altera_merlin_slave_agent
niosHello.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
niosHello.mm_interconnect_0.peripheral_LED_0_avalon_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
niosHello.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
niosHello.mm_interconnect_0.onchip_memory2_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
niosHello.mm_interconnect_0.pio_1_s1_agent_rsp_fifo,altera_avalon_sc_fifo
niosHello.mm_interconnect_0.onchip_memory2_1_s1_agent_rsp_fifo,altera_avalon_sc_fifo
niosHello.mm_interconnect_0.router,niosHello_mm_interconnect_0_router
niosHello.mm_interconnect_0.router_001,niosHello_mm_interconnect_0_router_001
niosHello.mm_interconnect_0.router_002,niosHello_mm_interconnect_0_router_002
niosHello.mm_interconnect_0.router_003,niosHello_mm_interconnect_0_router_002
niosHello.mm_interconnect_0.router_007,niosHello_mm_interconnect_0_router_002
niosHello.mm_interconnect_0.router_004,niosHello_mm_interconnect_0_router_004
niosHello.mm_interconnect_0.router_005,niosHello_mm_interconnect_0_router_004
niosHello.mm_interconnect_0.router_006,niosHello_mm_interconnect_0_router_004
niosHello.mm_interconnect_0.cmd_demux,niosHello_mm_interconnect_0_cmd_demux
niosHello.mm_interconnect_0.cmd_demux_001,niosHello_mm_interconnect_0_cmd_demux_001
niosHello.mm_interconnect_0.cmd_mux,niosHello_mm_interconnect_0_cmd_mux
niosHello.mm_interconnect_0.cmd_mux_001,niosHello_mm_interconnect_0_cmd_mux
niosHello.mm_interconnect_0.cmd_mux_005,niosHello_mm_interconnect_0_cmd_mux
niosHello.mm_interconnect_0.cmd_mux_002,niosHello_mm_interconnect_0_cmd_mux_002
niosHello.mm_interconnect_0.cmd_mux_003,niosHello_mm_interconnect_0_cmd_mux_002
niosHello.mm_interconnect_0.cmd_mux_004,niosHello_mm_interconnect_0_cmd_mux_002
niosHello.mm_interconnect_0.rsp_demux,niosHello_mm_interconnect_0_rsp_demux
niosHello.mm_interconnect_0.rsp_demux_001,niosHello_mm_interconnect_0_rsp_demux
niosHello.mm_interconnect_0.rsp_demux_005,niosHello_mm_interconnect_0_rsp_demux
niosHello.mm_interconnect_0.rsp_demux_002,niosHello_mm_interconnect_0_rsp_demux_002
niosHello.mm_interconnect_0.rsp_demux_003,niosHello_mm_interconnect_0_rsp_demux_002
niosHello.mm_interconnect_0.rsp_demux_004,niosHello_mm_interconnect_0_rsp_demux_002
niosHello.mm_interconnect_0.rsp_mux,niosHello_mm_interconnect_0_rsp_mux
niosHello.mm_interconnect_0.rsp_mux_001,niosHello_mm_interconnect_0_rsp_mux_001
niosHello.mm_interconnect_0.avalon_st_adapter,niosHello_mm_interconnect_0_avalon_st_adapter
niosHello.mm_interconnect_0.avalon_st_adapter.error_adapter_0,niosHello_mm_interconnect_0_avalon_st_adapter_error_adapter_0
niosHello.mm_interconnect_0.avalon_st_adapter_001,niosHello_mm_interconnect_0_avalon_st_adapter
niosHello.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,niosHello_mm_interconnect_0_avalon_st_adapter_error_adapter_0
niosHello.mm_interconnect_0.avalon_st_adapter_002,niosHello_mm_interconnect_0_avalon_st_adapter
niosHello.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,niosHello_mm_interconnect_0_avalon_st_adapter_error_adapter_0
niosHello.mm_interconnect_0.avalon_st_adapter_003,niosHello_mm_interconnect_0_avalon_st_adapter
niosHello.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,niosHello_mm_interconnect_0_avalon_st_adapter_error_adapter_0
niosHello.mm_interconnect_0.avalon_st_adapter_004,niosHello_mm_interconnect_0_avalon_st_adapter
niosHello.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,niosHello_mm_interconnect_0_avalon_st_adapter_error_adapter_0
niosHello.mm_interconnect_0.avalon_st_adapter_005,niosHello_mm_interconnect_0_avalon_st_adapter
niosHello.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,niosHello_mm_interconnect_0_avalon_st_adapter_error_adapter_0
niosHello.irq_mapper,niosHello_irq_mapper
niosHello.rst_controller,altera_reset_controller
niosHello.rst_controller_001,altera_reset_controller
niosHello.rst_controller,altera_reset_controller
niosHello.rst_controller_001,altera_reset_controller
