{"version":"1.1.0","info":[["/home/puneeth/Documents/codes/verilog/system_verilog/array.sv",[[[[[["array",[[0,0],[0,13]],[[0,7],[0,12]],[],["module"]],[17,9]],[[["arr",[[1,0],[1,23]],[[1,8],[1,11]],["array"],["variable","integer"]]]]]]],null,0]],["/home/puneeth/Documents/codes/verilog/system_verilog/assertion.sv",[[[[[["mux_2_1_assert",[[0,0],[2,18]],[[0,7],[0,21]],[],["module"]],[12,9]],[[["a",[[1,0],[1,17]],[[1,16],[1,17]],["mux_2_1_assert"],["port","sel"]],["b",[[1,18],[1,19]],[[1,18],[1,19]],["mux_2_1_assert"],["port","a"]],["out",[[2,0],[2,16]],[[2,13],[2,16]],["mux_2_1_assert"],["port","logic"]]]]]]],null,0]],["/home/puneeth/Documents/codes/verilog/system_verilog/assertion2/assertion_ALU.sv",[[[[[["assertion_ALU",[[0,0],[4,26]],[[0,7],[0,20]],[],["module"]],[29,9]],[[["data_out",[[1,0],[1,27]],[[1,19],[1,27]],["assertion_ALU"],["port","logic"]],["cout",[[2,0],[2,17]],[[2,13],[2,17]],["assertion_ALU"],["port","logic"]],["x",[[3,0],[3,19]],[[3,18],[3,19]],["assertion_ALU"],["port","logic"]],["y",[[3,21],[3,22]],[[3,21],[3,22]],["assertion_ALU"],["port","x"]],["select",[[4,0],[4,24]],[[4,18],[4,24]],["assertion_ALU"],["port","logic"]],["ADD",[[5,0],[12,13]],[[5,10],[5,13]],["assertion_ALU"],["parameter"]]]]]]],null,0]],["/home/puneeth/Documents/codes/verilog/system_verilog/assertion2/assertion_tb.sv",[[[[[["assertion_ALU_tb",[[0,0],[0,24]],[[0,7],[0,23]],[],["module"]],[20,9]],[[["data_out",[[1,0],[1,20]],[[1,12],[1,20]],["assertion_ALU_tb"],["variable","logic"]],["cout",[[2,0],[2,10]],[[2,6],[2,10]],["assertion_ALU_tb"],["variable","logic"]],["x",[[3,0],[3,13]],[[3,12],[3,13]],["assertion_ALU_tb"],["variable","logic"]],["y",[[3,0],[3,16]],[[3,15],[3,16]],["assertion_ALU_tb"],["variable","x"]],["select",[[4,0],[4,18]],[[4,12],[4,18]],["assertion_ALU_tb"],["variable","logic"]],["ALU",[[5,0],[5,21]],[[5,14],[5,17]],["assertion_ALU_tb"],["instance","assertion_ALU"]]]]]]],null,0]],["/home/puneeth/Documents/codes/verilog/system_verilog/asserton/assertion_eg.sv",[[],null,0]],["/home/puneeth/Documents/codes/verilog/system_verilog/asserton/assertion.sv",[[[[[["concurrentAssertion",[[0,0],[3,16]],[[0,7],[0,26]],[],["module"]],[20,9]],[[["clk",[[1,1],[1,16]],[[1,13],[1,16]],["concurrentAssertion"],["port","logic"]],["rst_n",[[1,17],[1,22]],[[1,17],[1,22]],["concurrentAssertion"],["port","clk"]],["count",[[2,0],[2,24]],[[2,19],[2,24]],["concurrentAssertion"],["port","logic"]],["t",[[3,0],[3,14]],[[3,13],[3,14]],["concurrentAssertion"],["port","logic"]]]]]]],null,0]],["/home/puneeth/Documents/codes/verilog/system_verilog/asserton/bind_assertion.sv",[[[[[["bindAssertion",[[0,0],[0,21]],[[0,7],[0,20]],[],["module"]],[25,9]],[[["clk",[[2,0],[2,9]],[[2,6],[2,9]],["bindAssertion"],["variable","logic"]],["rst_n",[[2,0],[2,15]],[[2,10],[2,15]],["bindAssertion"],["variable","clk"]],["count",[[3,0],[3,17]],[[3,12],[3,17]],["bindAssertion"],["variable","logic"]],["t",[[4,0],[4,7]],[[4,6],[4,7]],["bindAssertion"],["variable","logic"]],["cA",[[6,0],[6,26]],[[6,20],[6,22]],["bindAssertion"],["instance","concurrentAssertion"]]]]]]],null,0]],["/home/puneeth/Documents/codes/verilog/system_verilog/assosiative_array.sv",[[[[[["assoc_array",[[0,0],[0,19]],[[0,7],[0,18]],[],["module"]],[21,8]],[[["a",[[1,0],[1,8]],[[1,4],[1,5]],["assoc_array"],["variable","int"]]]]]]],null,0]],["/home/puneeth/Documents/codes/verilog/system_verilog/class/check/done.sv",[[[[[["done",[[0,0],[0,12]],[[0,7],[0,11]],[],["module"]],[8,9]],[]]]],null,0]],["/home/puneeth/Documents/codes/verilog/system_verilog/class/d_ff.sv",[[null,[],null,null,[["/home/puneeth/Documents/codes/verilog/system_verilog/class/d_ff.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/puneeth/Documents/codes/verilog/system_verilog/class/Register.sv",[[],null,0]],["/home/puneeth/Documents/codes/verilog/system_verilog/class/tb_dff.sv",[[[[[["d_ff",["file:///home/puneeth/Documents/codes/verilog/system_verilog/class/d_ff.sv",[[1,0],[1,36]]],["file:///home/puneeth/Documents/codes/verilog/system_verilog/class/d_ff.sv",[[1,7],[1,11]]],[],["module"]],["file:///home/puneeth/Documents/codes/verilog/system_verilog/class/d_ff.sv",[2,6]]],[[["d_in",["file:///home/puneeth/Documents/codes/verilog/system_verilog/class/d_ff.sv",[[1,12],[1,16]]],["file:///home/puneeth/Documents/codes/verilog/system_verilog/class/d_ff.sv",[[1,12],[1,16]]],["d_ff"],["port"]],["clk",["file:///home/puneeth/Documents/codes/verilog/system_verilog/class/d_ff.sv",[[1,17],[1,20]]],["file:///home/puneeth/Documents/codes/verilog/system_verilog/class/d_ff.sv",[[1,17],[1,20]]],["d_ff"],["port","d_in"]],["reset",["file:///home/puneeth/Documents/codes/verilog/system_verilog/class/d_ff.sv",[[2,9],[2,15]]],["file:///home/puneeth/Documents/codes/verilog/system_verilog/class/d_ff.sv",[[2,10],[2,15]]],["d_ff"],["port","clk"]],["q",["file:///home/puneeth/Documents/codes/verilog/system_verilog/class/d_ff.sv",[[1,27],[1,28]]],["file:///home/puneeth/Documents/codes/verilog/system_verilog/class/d_ff.sv",[[1,27],[1,28]]],["d_ff"],["port","reset"]],["q_bar",["file:///home/puneeth/Documents/codes/verilog/system_verilog/class/d_ff.sv",[[3,14],[3,20]]],["file:///home/puneeth/Documents/codes/verilog/system_verilog/class/d_ff.sv",[[3,15],[3,20]]],["d_ff"],["port","q"]],["clk",["file:///home/puneeth/Documents/codes/verilog/system_verilog/class/d_ff.sv",[[2,6],[2,9]]],["file:///home/puneeth/Documents/codes/verilog/system_verilog/class/d_ff.sv",[[2,6],[2,9]]],["d_ff"],["port"]],["d_in",["file:///home/puneeth/Documents/codes/verilog/system_verilog/class/d_ff.sv",[[2,15],[2,20]]],["file:///home/puneeth/Documents/codes/verilog/system_verilog/class/d_ff.sv",[[2,16],[2,20]]],["d_ff"],["port","reset"]],["q",["file:///home/puneeth/Documents/codes/verilog/system_verilog/class/d_ff.sv",[[3,7],[3,14]]],["file:///home/puneeth/Documents/codes/verilog/system_verilog/class/d_ff.sv",[[3,13],[3,14]]],["d_ff"],["port","logic"]]]]],[[["tb",[[3,0],[3,10]],[[3,7],[3,9]],[],["module"]],[26,9]],[[["clk",[[4,0],[4,7]],[[4,4],[4,7]],["tb"],["variable","bit"]],["reset",[[4,0],[4,13]],[[4,8],[4,13]],["tb"],["variable","clk"]],["d_in",[[4,0],[4,18]],[[4,14],[4,18]],["tb"],["variable","reset"]],["q",[[5,0],[5,7]],[[5,6],[5,7]],["tb"],["variable","logic"]],["q_bar",[[5,0],[5,13]],[[5,8],[5,13]],["tb"],["variable","q"]],["F1",[[6,0],[6,64]],[[6,5],[6,7]],["tb"],["instance","d_ff"]]]]]],["/home/puneeth/Documents/codes/verilog/system_verilog/class/d_ff.sv"]],null,0]],["/home/puneeth/Documents/codes/verilog/system_verilog/dyn_array.sv",[[[[[["dyn_array",[[0,0],[0,17]],[[0,7],[0,16]],[],["module"]],[23,8]],[[["d",[[1,0],[1,7]],[[1,4],[1,5]],["dyn_array"],["variable","int"]]]]]]],null,0]],["/home/puneeth/Documents/codes/verilog/system_verilog/enums.sv",[[[[[["enums",[[0,0],[0,13]],[[0,7],[0,12]],[],["module"]],[8,9]],[[["False",[[2,14],[2,19]],[[2,14],[2,19]],["enums"],["enum_member","#AnonymousEnum0"]],["True",[[2,20],[2,24]],[[2,20],[2,24]],["enums"],["enum_member","#AnonymousEnum0"]],["bad",[[2,0],[2,30]],[[2,26],[2,29]],["enums"],["typedef","#AnonymousEnum0"]]]]]]],null,0]],["/home/puneeth/Documents/codes/verilog/system_verilog/example.sv",[[[[[["tb",[[0,0],[0,10]],[[0,7],[0,9]],[],["module"]],[5,9]],[[["ex",[[1,0],[1,24]],[[1,7],[1,9]],["tb"],["variable","string"]]]]]]],null,0]],["/home/puneeth/Documents/codes/verilog/system_verilog/function_half_adder.sv",[[[[[["function_half_adder",[[0,0],[0,42]],[[0,7],[0,26]],[],["module"]],[11,9]],[[["a",[[1,6],[1,7]],[[1,6],[1,7]],["function_half_adder"],["port"]],["b",[[1,7],[1,9]],[[1,8],[1,9]],["function_half_adder"],["port","a"]],["sum",[[0,31],[0,34]],[[0,31],[0,34]],["function_half_adder"],["port","b"]],["carry",[[2,10],[2,16]],[[2,11],[2,16]],["function_half_adder"],["port","sum"]],["sum",[[2,7],[2,10]],[[2,7],[2,10]],["function_half_adder"],["port"]]],[],[[[["summer",[[3,0],[3,16]],[[3,9],[3,15]],["function_half_adder"],["function"]],[6,10]],[]],[[["carry_gen",[[7,0],[7,19]],[[7,9],[7,18]],["function_half_adder"],["function"]],[10,10]],[]]]]]]],null,0]],["/home/puneeth/Documents/codes/verilog/system_verilog/projects/assosiative/assosative_array.sv",[[[[[["tb",[[0,0],[0,10]],[[0,7],[0,9]],[],["module"]],[56,8]],[[["fruits_l0",[[1,0],[1,22]],[[1,4],[1,13]],["tb"],["variable","int"]]]]]]],null,0]],["/home/puneeth/Documents/codes/verilog/system_verilog/projects/check_1/check_1_tb.sv",[[[[[["check_1_tb",[[0,0],[0,18]],[[0,7],[0,17]],[],["module"]],[9,8]],[[["a",[[1,0],[1,5]],[[1,4],[1,5]],["check_1_tb"],["variable","reg"]],["b",[[1,0],[1,7]],[[1,6],[1,7]],["check_1_tb"],["variable","a"]],["sum",[[2,0],[2,8]],[[2,5],[2,8]],["check_1_tb"],["variable","wire"]],["add",[[3,0],[3,20]],[[3,8],[3,11]],["check_1_tb"],["instance","check_1"]]]]]]],null,0]],["/home/puneeth/Documents/codes/verilog/system_verilog/projects/check_1/check_1.sv",[[[[[["check_1",[[0,0],[0,24]],[[0,7],[0,14]],[],["module"]],[5,0]],[[["a",[[1,6],[1,7]],[[1,6],[1,7]],["check_1"],["port"]],["b",[[1,7],[1,9]],[[1,8],[1,9]],["check_1"],["port","a"]],["sum",[[0,19],[0,22]],[[0,19],[0,22]],["check_1"],["port","b"]],["sum",[[2,7],[2,10]],[[2,7],[2,10]],["check_1"],["port"]]]]],[[["check_1_tb",[[6,0],[6,18]],[[6,7],[6,17]],[],["module"]],[15,8]],[[["a",[[7,0],[7,5]],[[7,4],[7,5]],["check_1_tb"],["variable","reg"]],["b",[[7,0],[7,7]],[[7,6],[7,7]],["check_1_tb"],["variable","a"]],["sum",[[8,0],[8,8]],[[8,5],[8,8]],["check_1_tb"],["variable","wire"]],["add",[[9,0],[9,20]],[[9,8],[9,11]],["check_1_tb"],["instance","check_1"]]]]]]],null,0]],["/home/puneeth/Documents/codes/verilog/system_verilog/projects/strings.sv",[[[[[["tb",[[0,0],[0,10]],[[0,7],[0,9]],[],["module"]],[8,8]],[[["str1",[[1,0],[1,28]],[[1,7],[1,11]],["tb"],["variable","string"]]]]]]],null,0]],["/home/puneeth/Documents/codes/verilog/system_verilog/randgen.sv",[[[[[["inline_constr",[[5,0],[5,21]],[[5,7],[5,20]],[],["module"]],[14,8]],[]]]],null,0]],["/home/puneeth/Documents/codes/verilog/system_verilog/sys.sv",[[[[[["sys",[[0,0],[0,24]],[[0,7],[0,10]],[],["module"]],[7,9]],[[["in1",[[0,11],[0,14]],[[0,11],[0,14]],["sys"],["port"]],["in2",[[1,15],[1,19]],[[1,16],[1,19]],["sys"],["port","in1"]],["out",[[0,19],[0,22]],[[0,19],[0,22]],["sys"],["port","in2"]],["in1",[[1,6],[1,15]],[[1,12],[1,15]],["sys"],["port","logic"]],["out",[[2,7],[2,16]],[[2,13],[2,16]],["sys"],["port","logic"]]]]]]],null,0]],["/home/puneeth/Documents/codes/verilog/system_verilog/class/dynamic_array.v",[[[[[["dynmaic_array",[[0,0],[0,21]],[[0,7],[0,20]],[],["module"]],[20,9]],[[["d_array",[[1,0],[1,20]],[[1,9],[1,16]],["dynmaic_array"],["variable","bit"]]]]]]],null,0]]]}