

================================================================
== Vivado HLS Report for 'quantize_activation'
================================================================
* Date:           Thu Dec  5 02:39:22 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.685 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    33043|    33043| 0.330 ms | 0.330 ms |  33043|  33043|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_j_0_j   |     7680|     7680|         5|          -|          -|  1536|    no    |
        |- l_S_j_1_j1  |    25344|    25344|        66|          -|          -|   384|    no    |
        | + l_S_l_1_l  |       64|       64|        16|          -|          -|     4|    no    |
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 40
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 7 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 24 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 25 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str3)" [kernel.cpp:67]   --->   Operation 41 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.76ns)   --->   "br label %2" [kernel.cpp:70]   --->   Operation 42 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.43>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%v45_0 = phi float [ 0.000000e+00, %l_S_i_0_i2_begin ], [ %select_ln80, %3 ]" [kernel.cpp:80]   --->   Operation 43 'phi' 'v45_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%j_0_0 = phi i11 [ 0, %l_S_i_0_i2_begin ], [ %add_ln70, %3 ]" [kernel.cpp:70]   --->   Operation 44 'phi' 'j_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.88ns)   --->   "%icmp_ln70 = icmp eq i11 %j_0_0, -512" [kernel.cpp:70]   --->   Operation 45 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536)"   --->   Operation 46 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.63ns)   --->   "%add_ln70 = add i11 %j_0_0, 1" [kernel.cpp:70]   --->   Operation 47 'add' 'add_ln70' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %icmp_ln70, label %1, label %3" [kernel.cpp:70]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i11 %j_0_0 to i64" [kernel.cpp:71]   --->   Operation 49 'zext' 'zext_ln71' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%v22_0_addr = getelementptr [1536 x float]* %v22_0, i64 0, i64 %zext_ln71" [kernel.cpp:71]   --->   Operation 50 'getelementptr' 'v22_0_addr' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 51 [2/2] (3.25ns)   --->   "%v22_0_load = load float* %v22_0_addr, align 4" [kernel.cpp:71]   --->   Operation 51 'load' 'v22_0_load' <Predicate = (!icmp_ln70)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_2 : Operation 52 [2/2] (5.43ns)   --->   "%tmp_7 = fcmp olt float %v45_0, 0x3EE4F8B580000000" [/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_algobase.h:215->kernel.cpp:86]   --->   Operation 52 'fcmp' 'tmp_7' <Predicate = (icmp_ln70)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.68>
ST_3 : Operation 53 [1/2] (3.25ns)   --->   "%v22_0_load = load float* %v22_0_addr, align 4" [kernel.cpp:71]   --->   Operation 53 'load' 'v22_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_3 : Operation 54 [2/2] (5.43ns)   --->   "%tmp_9 = fcmp ogt float %v22_0_load, 0.000000e+00" [kernel.cpp:72]   --->   Operation 54 'fcmp' 'tmp_9' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.42>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%bitcast_ln72 = bitcast float %v22_0_load to i32" [kernel.cpp:72]   --->   Operation 55 'bitcast' 'bitcast_ln72' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln72, i32 23, i32 30)" [kernel.cpp:72]   --->   Operation 56 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln72 = trunc i32 %bitcast_ln72 to i23" [kernel.cpp:72]   --->   Operation 57 'trunc' 'trunc_ln72' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (1.55ns)   --->   "%icmp_ln72 = icmp ne i8 %tmp_8, -1" [kernel.cpp:72]   --->   Operation 58 'icmp' 'icmp_ln72' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (2.44ns)   --->   "%icmp_ln72_1 = icmp eq i23 %trunc_ln72, 0" [kernel.cpp:72]   --->   Operation 59 'icmp' 'icmp_ln72_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln74)   --->   "%or_ln72 = or i1 %icmp_ln72_1, %icmp_ln72" [kernel.cpp:72]   --->   Operation 60 'or' 'or_ln72' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/2] (5.43ns)   --->   "%tmp_9 = fcmp ogt float %v22_0_load, 0.000000e+00" [kernel.cpp:72]   --->   Operation 61 'fcmp' 'tmp_9' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln74)   --->   "%and_ln72 = and i1 %or_ln72, %tmp_9" [kernel.cpp:72]   --->   Operation 62 'and' 'and_ln72' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln74)   --->   "%xor_ln73 = xor i32 %bitcast_ln72, -2147483648" [kernel.cpp:73]   --->   Operation 63 'xor' 'xor_ln73' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln74)   --->   "%bitcast_ln73 = bitcast i32 %xor_ln73 to float" [kernel.cpp:73]   --->   Operation 64 'bitcast' 'bitcast_ln73' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln74 = select i1 %and_ln72, float %v22_0_load, float %bitcast_ln73" [kernel.cpp:74]   --->   Operation 65 'select' 'select_ln74' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.43>
ST_5 : Operation 66 [2/2] (5.43ns)   --->   "%tmp_2 = fcmp olt float %v45_0, %select_ln74" [kernel.cpp:79]   --->   Operation 66 'fcmp' 'tmp_2' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.10>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str4) nounwind" [kernel.cpp:70]   --->   Operation 67 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%bitcast_ln79 = bitcast float %v45_0 to i32" [kernel.cpp:79]   --->   Operation 68 'bitcast' 'bitcast_ln79' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln79, i32 23, i32 30)" [kernel.cpp:79]   --->   Operation 69 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln79 = trunc i32 %bitcast_ln79 to i23" [kernel.cpp:79]   --->   Operation 70 'trunc' 'trunc_ln79' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%bitcast_ln79_1 = bitcast float %select_ln74 to i32" [kernel.cpp:79]   --->   Operation 71 'bitcast' 'bitcast_ln79_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln79_1, i32 23, i32 30)" [kernel.cpp:79]   --->   Operation 72 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln79_1 = trunc i32 %bitcast_ln79_1 to i23" [kernel.cpp:79]   --->   Operation 73 'trunc' 'trunc_ln79_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (1.55ns)   --->   "%icmp_ln79 = icmp ne i8 %tmp_s, -1" [kernel.cpp:79]   --->   Operation 74 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (2.44ns)   --->   "%icmp_ln79_1 = icmp eq i23 %trunc_ln79, 0" [kernel.cpp:79]   --->   Operation 75 'icmp' 'icmp_ln79_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node and_ln79_1)   --->   "%or_ln79 = or i1 %icmp_ln79_1, %icmp_ln79" [kernel.cpp:79]   --->   Operation 76 'or' 'or_ln79' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (1.55ns)   --->   "%icmp_ln79_2 = icmp ne i8 %tmp_1, -1" [kernel.cpp:79]   --->   Operation 77 'icmp' 'icmp_ln79_2' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (2.44ns)   --->   "%icmp_ln79_3 = icmp eq i23 %trunc_ln79_1, 0" [kernel.cpp:79]   --->   Operation 78 'icmp' 'icmp_ln79_3' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node and_ln79_1)   --->   "%or_ln79_1 = or i1 %icmp_ln79_3, %icmp_ln79_2" [kernel.cpp:79]   --->   Operation 79 'or' 'or_ln79_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node and_ln79_1)   --->   "%and_ln79 = and i1 %or_ln79, %or_ln79_1" [kernel.cpp:79]   --->   Operation 80 'and' 'and_ln79' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/2] (5.43ns)   --->   "%tmp_2 = fcmp olt float %v45_0, %select_ln74" [kernel.cpp:79]   --->   Operation 81 'fcmp' 'tmp_2' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln79_1 = and i1 %and_ln79, %tmp_2" [kernel.cpp:79]   --->   Operation 82 'and' 'and_ln79_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln80 = select i1 %and_ln79_1, float %select_ln74, float %v45_0" [kernel.cpp:80]   --->   Operation 83 'select' 'select_ln80' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "br label %2" [kernel.cpp:70]   --->   Operation 84 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 2> <Delay = 5.43>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%bitcast_ln215 = bitcast float %v45_0 to i32" [/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_algobase.h:215->kernel.cpp:86]   --->   Operation 85 'bitcast' 'bitcast_ln215' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln215, i32 23, i32 30)" [/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_algobase.h:215->kernel.cpp:86]   --->   Operation 86 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln215 = trunc i32 %bitcast_ln215 to i23" [/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_algobase.h:215->kernel.cpp:86]   --->   Operation 87 'trunc' 'trunc_ln215' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (1.55ns)   --->   "%icmp_ln215 = icmp ne i8 %tmp_6, -1" [/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_algobase.h:215->kernel.cpp:86]   --->   Operation 88 'icmp' 'icmp_ln215' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (2.44ns)   --->   "%icmp_ln215_1 = icmp eq i23 %trunc_ln215, 0" [/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_algobase.h:215->kernel.cpp:86]   --->   Operation 89 'icmp' 'icmp_ln215_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/2] (5.43ns)   --->   "%tmp_7 = fcmp olt float %v45_0, 0x3EE4F8B580000000" [/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_algobase.h:215->kernel.cpp:86]   --->   Operation 90 'fcmp' 'tmp_7' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 3> <Delay = 7.05>
ST_8 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln86)   --->   "%or_ln215 = or i1 %icmp_ln215_1, %icmp_ln215" [/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_algobase.h:215->kernel.cpp:86]   --->   Operation 91 'or' 'or_ln215' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln86)   --->   "%and_ln215 = and i1 %or_ln215, %tmp_7" [/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_algobase.h:215->kernel.cpp:86]   --->   Operation 92 'and' 'and_ln215' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln86 = select i1 %and_ln215, float 0x3EE4F8B580000000, float %v45_0" [kernel.cpp:86]   --->   Operation 93 'select' 'select_ln86' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 94 [16/16] (6.07ns)   --->   "%v = fdiv float 1.270000e+02, %select_ln86" [kernel.cpp:92]   --->   Operation 94 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 4> <Delay = 6.07>
ST_9 : Operation 95 [15/16] (6.07ns)   --->   "%v = fdiv float 1.270000e+02, %select_ln86" [kernel.cpp:92]   --->   Operation 95 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 5> <Delay = 6.07>
ST_10 : Operation 96 [14/16] (6.07ns)   --->   "%v = fdiv float 1.270000e+02, %select_ln86" [kernel.cpp:92]   --->   Operation 96 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 6> <Delay = 6.07>
ST_11 : Operation 97 [13/16] (6.07ns)   --->   "%v = fdiv float 1.270000e+02, %select_ln86" [kernel.cpp:92]   --->   Operation 97 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 7> <Delay = 6.07>
ST_12 : Operation 98 [12/16] (6.07ns)   --->   "%v = fdiv float 1.270000e+02, %select_ln86" [kernel.cpp:92]   --->   Operation 98 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 8> <Delay = 6.07>
ST_13 : Operation 99 [11/16] (6.07ns)   --->   "%v = fdiv float 1.270000e+02, %select_ln86" [kernel.cpp:92]   --->   Operation 99 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 9> <Delay = 6.07>
ST_14 : Operation 100 [10/16] (6.07ns)   --->   "%v = fdiv float 1.270000e+02, %select_ln86" [kernel.cpp:92]   --->   Operation 100 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 10> <Delay = 6.07>
ST_15 : Operation 101 [9/16] (6.07ns)   --->   "%v = fdiv float 1.270000e+02, %select_ln86" [kernel.cpp:92]   --->   Operation 101 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 11> <Delay = 6.07>
ST_16 : Operation 102 [8/16] (6.07ns)   --->   "%v = fdiv float 1.270000e+02, %select_ln86" [kernel.cpp:92]   --->   Operation 102 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 12> <Delay = 6.07>
ST_17 : Operation 103 [7/16] (6.07ns)   --->   "%v = fdiv float 1.270000e+02, %select_ln86" [kernel.cpp:92]   --->   Operation 103 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 13> <Delay = 6.07>
ST_18 : Operation 104 [6/16] (6.07ns)   --->   "%v = fdiv float 1.270000e+02, %select_ln86" [kernel.cpp:92]   --->   Operation 104 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 14> <Delay = 6.07>
ST_19 : Operation 105 [5/16] (6.07ns)   --->   "%v = fdiv float 1.270000e+02, %select_ln86" [kernel.cpp:92]   --->   Operation 105 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 15> <Delay = 6.07>
ST_20 : Operation 106 [4/16] (6.07ns)   --->   "%v = fdiv float 1.270000e+02, %select_ln86" [kernel.cpp:92]   --->   Operation 106 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 16> <Delay = 6.07>
ST_21 : Operation 107 [3/16] (6.07ns)   --->   "%v = fdiv float 1.270000e+02, %select_ln86" [kernel.cpp:92]   --->   Operation 107 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 17> <Delay = 6.07>
ST_22 : Operation 108 [2/16] (6.07ns)   --->   "%v = fdiv float 1.270000e+02, %select_ln86" [kernel.cpp:92]   --->   Operation 108 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 18> <Delay = 6.07>
ST_23 : Operation 109 [1/16] (6.07ns)   --->   "%v = fdiv float 1.270000e+02, %select_ln86" [kernel.cpp:92]   --->   Operation 109 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 110 [1/1] (1.76ns)   --->   "br label %0" [kernel.cpp:97]   --->   Operation 110 'br' <Predicate = true> <Delay = 1.76>

State 24 <SV = 19> <Delay = 1.82>
ST_24 : Operation 111 [1/1] (0.00ns)   --->   "%j1_0_0 = phi i9 [ 0, %1 ], [ %add_ln97, %l_S_j_1_j1_end ]" [kernel.cpp:97]   --->   Operation 111 'phi' 'j1_0_0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 112 [1/1] (1.66ns)   --->   "%icmp_ln97 = icmp eq i9 %j1_0_0, -128" [kernel.cpp:97]   --->   Operation 112 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 113 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 384, i64 384, i64 384)"   --->   Operation 113 'speclooptripcount' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 114 [1/1] (1.82ns)   --->   "%add_ln97 = add i9 %j1_0_0, 1" [kernel.cpp:97]   --->   Operation 114 'add' 'add_ln97' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 115 [1/1] (0.00ns)   --->   "br i1 %icmp_ln97, label %l_S_i_0_i2_end, label %l_S_j_1_j1_begin" [kernel.cpp:97]   --->   Operation 115 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [kernel.cpp:97]   --->   Operation 116 'specloopname' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_24 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5)" [kernel.cpp:97]   --->   Operation 117 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_24 : Operation 118 [1/1] (0.00ns)   --->   "%shl_ln = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %j1_0_0, i2 0)" [kernel.cpp:99]   --->   Operation 118 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_24 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln98_1 = zext i11 %shl_ln to i12" [kernel.cpp:98]   --->   Operation 119 'zext' 'zext_ln98_1' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_24 : Operation 120 [1/1] (1.76ns)   --->   "br label %4" [kernel.cpp:98]   --->   Operation 120 'br' <Predicate = (!icmp_ln97)> <Delay = 1.76>
ST_24 : Operation 121 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str3, i32 %tmp)" [kernel.cpp:123]   --->   Operation 121 'specregionend' 'empty' <Predicate = (icmp_ln97)> <Delay = 0.00>
ST_24 : Operation 122 [1/1] (0.00ns)   --->   "ret float %v" [kernel.cpp:124]   --->   Operation 122 'ret' <Predicate = (icmp_ln97)> <Delay = 0.00>

State 25 <SV = 20> <Delay = 4.89>
ST_25 : Operation 123 [1/1] (0.00ns)   --->   "%l_0_0 = phi i3 [ 0, %l_S_j_1_j1_begin ], [ %add_ln98, %5 ]" [kernel.cpp:98]   --->   Operation 123 'phi' 'l_0_0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i3 %l_0_0 to i11" [kernel.cpp:98]   --->   Operation 124 'zext' 'zext_ln98' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 125 [1/1] (1.13ns)   --->   "%icmp_ln98 = icmp eq i3 %l_0_0, -4" [kernel.cpp:98]   --->   Operation 125 'icmp' 'icmp_ln98' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 126 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 126 'speclooptripcount' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 127 [1/1] (1.65ns)   --->   "%add_ln98 = add i3 %l_0_0, 1" [kernel.cpp:98]   --->   Operation 127 'add' 'add_ln98' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 128 [1/1] (0.00ns)   --->   "br i1 %icmp_ln98, label %l_S_j_1_j1_end, label %5" [kernel.cpp:98]   --->   Operation 128 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 129 [1/1] (1.63ns)   --->   "%add_ln99 = add i11 %zext_ln98, %shl_ln" [kernel.cpp:99]   --->   Operation 129 'add' 'add_ln99' <Predicate = (!icmp_ln98)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i11 %add_ln99 to i64" [kernel.cpp:99]   --->   Operation 130 'zext' 'zext_ln99' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_25 : Operation 131 [1/1] (0.00ns)   --->   "%v22_0_addr_1 = getelementptr [1536 x float]* %v22_0, i64 0, i64 %zext_ln99" [kernel.cpp:99]   --->   Operation 131 'getelementptr' 'v22_0_addr_1' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_25 : Operation 132 [2/2] (3.25ns)   --->   "%v22_0_load_1 = load float* %v22_0_addr_1, align 4" [kernel.cpp:99]   --->   Operation 132 'load' 'v22_0_load_1' <Predicate = (!icmp_ln98)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_25 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i3 %l_0_0 to i12" [kernel.cpp:120]   --->   Operation 133 'zext' 'zext_ln120' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_25 : Operation 134 [1/1] (1.63ns)   --->   "%add_ln120 = add i12 %zext_ln98_1, %zext_ln120" [kernel.cpp:120]   --->   Operation 134 'add' 'add_ln120' <Predicate = (!icmp_ln98)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 135 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_5)" [kernel.cpp:122]   --->   Operation 135 'specregionend' 'empty_59' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_25 : Operation 136 [1/1] (0.00ns)   --->   "br label %0" [kernel.cpp:97]   --->   Operation 136 'br' <Predicate = (icmp_ln98)> <Delay = 0.00>

State 26 <SV = 21> <Delay = 3.25>
ST_26 : Operation 137 [1/2] (3.25ns)   --->   "%v22_0_load_1 = load float* %v22_0_addr_1, align 4" [kernel.cpp:99]   --->   Operation 137 'load' 'v22_0_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>

State 27 <SV = 22> <Delay = 5.70>
ST_27 : Operation 138 [4/4] (5.70ns)   --->   "%v1 = fmul float %v22_0_load_1, %v" [kernel.cpp:101]   --->   Operation 138 'fmul' 'v1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 23> <Delay = 5.70>
ST_28 : Operation 139 [3/4] (5.70ns)   --->   "%v1 = fmul float %v22_0_load_1, %v" [kernel.cpp:101]   --->   Operation 139 'fmul' 'v1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 24> <Delay = 5.70>
ST_29 : Operation 140 [2/4] (5.70ns)   --->   "%v1 = fmul float %v22_0_load_1, %v" [kernel.cpp:101]   --->   Operation 140 'fmul' 'v1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 25> <Delay = 5.70>
ST_30 : Operation 141 [1/4] (5.70ns)   --->   "%v1 = fmul float %v22_0_load_1, %v" [kernel.cpp:101]   --->   Operation 141 'fmul' 'v1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 26> <Delay = 5.43>
ST_31 : Operation 142 [2/2] (5.43ns)   --->   "%tmp_4 = fcmp ogt float %v1, 0.000000e+00" [kernel.cpp:102]   --->   Operation 142 'fcmp' 'tmp_4' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 27> <Delay = 5.43>
ST_32 : Operation 143 [1/1] (0.00ns)   --->   "%bitcast_ln102 = bitcast float %v1 to i32" [kernel.cpp:102]   --->   Operation 143 'bitcast' 'bitcast_ln102' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln102, i32 23, i32 30)" [kernel.cpp:102]   --->   Operation 144 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln102 = trunc i32 %bitcast_ln102 to i23" [kernel.cpp:102]   --->   Operation 145 'trunc' 'trunc_ln102' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 146 [1/1] (1.55ns)   --->   "%icmp_ln102 = icmp ne i8 %tmp_3, -1" [kernel.cpp:102]   --->   Operation 146 'icmp' 'icmp_ln102' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 147 [1/1] (2.44ns)   --->   "%icmp_ln102_1 = icmp eq i23 %trunc_ln102, 0" [kernel.cpp:102]   --->   Operation 147 'icmp' 'icmp_ln102_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 148 [1/2] (5.43ns)   --->   "%tmp_4 = fcmp ogt float %v1, 0.000000e+00" [kernel.cpp:102]   --->   Operation 148 'fcmp' 'tmp_4' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 28> <Delay = 8.23>
ST_33 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln105)   --->   "%or_ln102 = or i1 %icmp_ln102_1, %icmp_ln102" [kernel.cpp:102]   --->   Operation 149 'or' 'or_ln102' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln105)   --->   "%and_ln102 = and i1 %or_ln102, %tmp_4" [kernel.cpp:102]   --->   Operation 150 'and' 'and_ln102' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 151 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln105 = select i1 %and_ln102, float 5.000000e-01, float -5.000000e-01" [kernel.cpp:105]   --->   Operation 151 'select' 'select_ln105' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 152 [5/5] (7.25ns)   --->   "%x_assign = fadd float %v1, %select_ln105" [kernel.cpp:105]   --->   Operation 152 'fadd' 'x_assign' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 29> <Delay = 7.25>
ST_34 : Operation 153 [4/5] (7.25ns)   --->   "%x_assign = fadd float %v1, %select_ln105" [kernel.cpp:105]   --->   Operation 153 'fadd' 'x_assign' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 30> <Delay = 7.25>
ST_35 : Operation 154 [3/5] (7.25ns)   --->   "%x_assign = fadd float %v1, %select_ln105" [kernel.cpp:105]   --->   Operation 154 'fadd' 'x_assign' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 31> <Delay = 7.25>
ST_36 : Operation 155 [2/5] (7.25ns)   --->   "%x_assign = fadd float %v1, %select_ln105" [kernel.cpp:105]   --->   Operation 155 'fadd' 'x_assign' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 32> <Delay = 7.25>
ST_37 : Operation 156 [1/5] (7.25ns)   --->   "%x_assign = fadd float %v1, %select_ln105" [kernel.cpp:105]   --->   Operation 156 'fadd' 'x_assign' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 33> <Delay = 7.30>
ST_38 : Operation 157 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %x_assign to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->kernel.cpp:106]   --->   Operation 157 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 158 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:316->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->kernel.cpp:106]   --->   Operation 158 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:317->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->kernel.cpp:106]   --->   Operation 159 'partselect' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_V_1 = trunc i32 %p_Val2_s to i23" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:318->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->kernel.cpp:106]   --->   Operation 160 'trunc' 'tmp_V_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 161 [1/1] (0.00ns)   --->   "%mantissa_V = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_1, i1 false)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->kernel.cpp:106]   --->   Operation 161 'bitconcatenate' 'mantissa_V' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%zext_ln682 = zext i25 %mantissa_V to i79" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->kernel.cpp:106]   --->   Operation 162 'zext' 'zext_ln682' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln339 = zext i8 %tmp_V to i9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->kernel.cpp:106]   --->   Operation 163 'zext' 'zext_ln339' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 164 [1/1] (1.91ns)   --->   "%add_ln339 = add i9 -127, %zext_ln339" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->kernel.cpp:106]   --->   Operation 164 'add' 'add_ln339' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 165 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339, i32 8)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->kernel.cpp:106]   --->   Operation 165 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 166 [1/1] (1.91ns)   --->   "%sub_ln1311 = sub i8 127, %tmp_V" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->kernel.cpp:106]   --->   Operation 166 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i8 %sub_ln1311 to i9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->kernel.cpp:106]   --->   Operation 167 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 168 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln339" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->kernel.cpp:106]   --->   Operation 168 'select' 'ush' <Predicate = true> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%sext_ln1311_1 = sext i9 %ush to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->kernel.cpp:106]   --->   Operation 169 'sext' 'sext_ln1311_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%sext_ln1311_2 = sext i9 %ush to i25" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->kernel.cpp:106]   --->   Operation 170 'sext' 'sext_ln1311_2' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%zext_ln1287 = zext i32 %sext_ln1311_1 to i79" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->kernel.cpp:106]   --->   Operation 171 'zext' 'zext_ln1287' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%r_V = lshr i25 %mantissa_V, %sext_ln1311_2" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->kernel.cpp:106]   --->   Operation 172 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%r_V_1 = shl i79 %zext_ln682, %zext_ln1287" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->kernel.cpp:106]   --->   Operation 173 'shl' 'r_V_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V, i32 24)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->kernel.cpp:106]   --->   Operation 174 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%zext_ln662 = zext i1 %tmp_12 to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->kernel.cpp:106]   --->   Operation 175 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%tmp_10 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_1, i32 24, i32 55)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->kernel.cpp:106]   --->   Operation 176 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 177 [1/1] (4.42ns) (out node of the LUT)   --->   "%p_Val2_5 = select i1 %isNeg, i32 %zext_ln662, i32 %tmp_10" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->kernel.cpp:106]   --->   Operation 177 'select' 'p_Val2_5' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 39 <SV = 34> <Delay = 6.97>
ST_39 : Operation 178 [1/1] (2.55ns)   --->   "%result_V_1 = sub i32 0, %p_Val2_5" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->kernel.cpp:106]   --->   Operation 178 'sub' 'result_V_1' <Predicate = (p_Result_s)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 179 [1/1] (0.69ns)   --->   "%p_Val2_6 = select i1 %p_Result_s, i32 %result_V_1, i32 %p_Val2_5" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->kernel.cpp:106]   --->   Operation 179 'select' 'p_Val2_6' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 180 [1/1] (2.47ns)   --->   "%icmp_ln111 = icmp slt i32 %p_Val2_6, -128" [kernel.cpp:111]   --->   Operation 180 'icmp' 'icmp_ln111' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_13 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %p_Val2_6, i32 7, i32 31)" [kernel.cpp:113]   --->   Operation 181 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 182 [1/1] (2.45ns)   --->   "%icmp_ln113 = icmp sgt i25 %tmp_13, 0" [kernel.cpp:113]   --->   Operation 182 'icmp' 'icmp_ln113' <Predicate = true> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node select_ln116_1)   --->   "%trunc_ln116 = trunc i32 %p_Val2_6 to i8" [kernel.cpp:116]   --->   Operation 183 'trunc' 'trunc_ln116' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node select_ln116_1)   --->   "%select_ln116 = select i1 %icmp_ln111, i8 -128, i8 127" [kernel.cpp:116]   --->   Operation 184 'select' 'select_ln116' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node select_ln116_1)   --->   "%or_ln116 = or i1 %icmp_ln111, %icmp_ln113" [kernel.cpp:116]   --->   Operation 185 'or' 'or_ln116' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 186 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln116_1 = select i1 %or_ln116, i8 %select_ln116, i8 %trunc_ln116" [kernel.cpp:116]   --->   Operation 186 'select' 'select_ln116_1' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 40 <SV = 35> <Delay = 3.25>
ST_40 : Operation 187 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [kernel.cpp:98]   --->   Operation 187 'specloopname' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln120_1 = zext i12 %add_ln120 to i64" [kernel.cpp:120]   --->   Operation 188 'zext' 'zext_ln120_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 189 [1/1] (0.00ns)   --->   "%v24_0_addr = getelementptr [1536 x i8]* %v24_0, i64 0, i64 %zext_ln120_1" [kernel.cpp:120]   --->   Operation 189 'getelementptr' 'v24_0_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 190 [1/1] (3.25ns)   --->   "store i8 %select_ln116_1, i8* %v24_0_addr, align 1" [kernel.cpp:120]   --->   Operation 190 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_40 : Operation 191 [1/1] (0.00ns)   --->   "br label %4" [kernel.cpp:98]   --->   Operation 191 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v22_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v24_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp               (specregionbegin  ) [ 00111111111111111111111111111111111111111]
br_ln70           (br               ) [ 01111110000000000000000000000000000000000]
v45_0             (phi              ) [ 00111111100000000000000000000000000000000]
j_0_0             (phi              ) [ 00100000000000000000000000000000000000000]
icmp_ln70         (icmp             ) [ 00111110000000000000000000000000000000000]
empty_58          (speclooptripcount) [ 00000000000000000000000000000000000000000]
add_ln70          (add              ) [ 01111110000000000000000000000000000000000]
br_ln70           (br               ) [ 00000000000000000000000000000000000000000]
zext_ln71         (zext             ) [ 00000000000000000000000000000000000000000]
v22_0_addr        (getelementptr    ) [ 00010000000000000000000000000000000000000]
v22_0_load        (load             ) [ 00001000000000000000000000000000000000000]
bitcast_ln72      (bitcast          ) [ 00000000000000000000000000000000000000000]
tmp_8             (partselect       ) [ 00000000000000000000000000000000000000000]
trunc_ln72        (trunc            ) [ 00000000000000000000000000000000000000000]
icmp_ln72         (icmp             ) [ 00000000000000000000000000000000000000000]
icmp_ln72_1       (icmp             ) [ 00000000000000000000000000000000000000000]
or_ln72           (or               ) [ 00000000000000000000000000000000000000000]
tmp_9             (fcmp             ) [ 00000000000000000000000000000000000000000]
and_ln72          (and              ) [ 00000000000000000000000000000000000000000]
xor_ln73          (xor              ) [ 00000000000000000000000000000000000000000]
bitcast_ln73      (bitcast          ) [ 00000000000000000000000000000000000000000]
select_ln74       (select           ) [ 00000110000000000000000000000000000000000]
specloopname_ln70 (specloopname     ) [ 00000000000000000000000000000000000000000]
bitcast_ln79      (bitcast          ) [ 00000000000000000000000000000000000000000]
tmp_s             (partselect       ) [ 00000000000000000000000000000000000000000]
trunc_ln79        (trunc            ) [ 00000000000000000000000000000000000000000]
bitcast_ln79_1    (bitcast          ) [ 00000000000000000000000000000000000000000]
tmp_1             (partselect       ) [ 00000000000000000000000000000000000000000]
trunc_ln79_1      (trunc            ) [ 00000000000000000000000000000000000000000]
icmp_ln79         (icmp             ) [ 00000000000000000000000000000000000000000]
icmp_ln79_1       (icmp             ) [ 00000000000000000000000000000000000000000]
or_ln79           (or               ) [ 00000000000000000000000000000000000000000]
icmp_ln79_2       (icmp             ) [ 00000000000000000000000000000000000000000]
icmp_ln79_3       (icmp             ) [ 00000000000000000000000000000000000000000]
or_ln79_1         (or               ) [ 00000000000000000000000000000000000000000]
and_ln79          (and              ) [ 00000000000000000000000000000000000000000]
tmp_2             (fcmp             ) [ 00000000000000000000000000000000000000000]
and_ln79_1        (and              ) [ 00000000000000000000000000000000000000000]
select_ln80       (select           ) [ 01111110000000000000000000000000000000000]
br_ln70           (br               ) [ 01111110000000000000000000000000000000000]
bitcast_ln215     (bitcast          ) [ 00000000000000000000000000000000000000000]
tmp_6             (partselect       ) [ 00000000000000000000000000000000000000000]
trunc_ln215       (trunc            ) [ 00000000000000000000000000000000000000000]
icmp_ln215        (icmp             ) [ 00000000100000000000000000000000000000000]
icmp_ln215_1      (icmp             ) [ 00000000100000000000000000000000000000000]
tmp_7             (fcmp             ) [ 00000000100000000000000000000000000000000]
or_ln215          (or               ) [ 00000000000000000000000000000000000000000]
and_ln215         (and              ) [ 00000000000000000000000000000000000000000]
select_ln86       (select           ) [ 00000000011111111111111100000000000000000]
v                 (fdiv             ) [ 00000000000000000000000011111111111111111]
br_ln97           (br               ) [ 00000000000000000000000111111111111111111]
j1_0_0            (phi              ) [ 00000000000000000000000010000000000000000]
icmp_ln97         (icmp             ) [ 00000000000000000000000011111111111111111]
empty_57          (speclooptripcount) [ 00000000000000000000000000000000000000000]
add_ln97          (add              ) [ 00000000000000000000000111111111111111111]
br_ln97           (br               ) [ 00000000000000000000000000000000000000000]
specloopname_ln97 (specloopname     ) [ 00000000000000000000000000000000000000000]
tmp_5             (specregionbegin  ) [ 00000000000000000000000001111111111111111]
shl_ln            (bitconcatenate   ) [ 00000000000000000000000001111111111111111]
zext_ln98_1       (zext             ) [ 00000000000000000000000001111111111111111]
br_ln98           (br               ) [ 00000000000000000000000011111111111111111]
empty             (specregionend    ) [ 00000000000000000000000000000000000000000]
ret_ln124         (ret              ) [ 00000000000000000000000000000000000000000]
l_0_0             (phi              ) [ 00000000000000000000000001000000000000000]
zext_ln98         (zext             ) [ 00000000000000000000000000000000000000000]
icmp_ln98         (icmp             ) [ 00000000000000000000000011111111111111111]
empty_60          (speclooptripcount) [ 00000000000000000000000000000000000000000]
add_ln98          (add              ) [ 00000000000000000000000011111111111111111]
br_ln98           (br               ) [ 00000000000000000000000000000000000000000]
add_ln99          (add              ) [ 00000000000000000000000000000000000000000]
zext_ln99         (zext             ) [ 00000000000000000000000000000000000000000]
v22_0_addr_1      (getelementptr    ) [ 00000000000000000000000000100000000000000]
zext_ln120        (zext             ) [ 00000000000000000000000000000000000000000]
add_ln120         (add              ) [ 00000000000000000000000000111111111111111]
empty_59          (specregionend    ) [ 00000000000000000000000000000000000000000]
br_ln97           (br               ) [ 00000000000000000000000111111111111111111]
v22_0_load_1      (load             ) [ 00000000000000000000000000011110000000000]
v1                (fmul             ) [ 00000000000000000000000000000001111111000]
bitcast_ln102     (bitcast          ) [ 00000000000000000000000000000000000000000]
tmp_3             (partselect       ) [ 00000000000000000000000000000000000000000]
trunc_ln102       (trunc            ) [ 00000000000000000000000000000000000000000]
icmp_ln102        (icmp             ) [ 00000000000000000000000000000000010000000]
icmp_ln102_1      (icmp             ) [ 00000000000000000000000000000000010000000]
tmp_4             (fcmp             ) [ 00000000000000000000000000000000010000000]
or_ln102          (or               ) [ 00000000000000000000000000000000000000000]
and_ln102         (and              ) [ 00000000000000000000000000000000000000000]
select_ln105      (select           ) [ 00000000000000000000000000000000001111000]
x_assign          (fadd             ) [ 00000000000000000000000000000000000000100]
p_Val2_s          (bitcast          ) [ 00000000000000000000000000000000000000000]
p_Result_s        (bitselect        ) [ 00000000000000000000000000000000000000010]
tmp_V             (partselect       ) [ 00000000000000000000000000000000000000000]
tmp_V_1           (trunc            ) [ 00000000000000000000000000000000000000000]
mantissa_V        (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln682        (zext             ) [ 00000000000000000000000000000000000000000]
zext_ln339        (zext             ) [ 00000000000000000000000000000000000000000]
add_ln339         (add              ) [ 00000000000000000000000000000000000000000]
isNeg             (bitselect        ) [ 00000000000000000000000000000000000000000]
sub_ln1311        (sub              ) [ 00000000000000000000000000000000000000000]
sext_ln1311       (sext             ) [ 00000000000000000000000000000000000000000]
ush               (select           ) [ 00000000000000000000000000000000000000000]
sext_ln1311_1     (sext             ) [ 00000000000000000000000000000000000000000]
sext_ln1311_2     (sext             ) [ 00000000000000000000000000000000000000000]
zext_ln1287       (zext             ) [ 00000000000000000000000000000000000000000]
r_V               (lshr             ) [ 00000000000000000000000000000000000000000]
r_V_1             (shl              ) [ 00000000000000000000000000000000000000000]
tmp_12            (bitselect        ) [ 00000000000000000000000000000000000000000]
zext_ln662        (zext             ) [ 00000000000000000000000000000000000000000]
tmp_10            (partselect       ) [ 00000000000000000000000000000000000000000]
p_Val2_5          (select           ) [ 00000000000000000000000000000000000000010]
result_V_1        (sub              ) [ 00000000000000000000000000000000000000000]
p_Val2_6          (select           ) [ 00000000000000000000000000000000000000000]
icmp_ln111        (icmp             ) [ 00000000000000000000000000000000000000000]
tmp_13            (partselect       ) [ 00000000000000000000000000000000000000000]
icmp_ln113        (icmp             ) [ 00000000000000000000000000000000000000000]
trunc_ln116       (trunc            ) [ 00000000000000000000000000000000000000000]
select_ln116      (select           ) [ 00000000000000000000000000000000000000000]
or_ln116          (or               ) [ 00000000000000000000000000000000000000000]
select_ln116_1    (select           ) [ 00000000000000000000000000000000000000001]
specloopname_ln98 (specloopname     ) [ 00000000000000000000000000000000000000000]
zext_ln120_1      (zext             ) [ 00000000000000000000000000000000000000000]
v24_0_addr        (getelementptr    ) [ 00000000000000000000000000000000000000000]
store_ln120       (store            ) [ 00000000000000000000000000000000000000000]
br_ln98           (br               ) [ 00000000000000000000000011111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v22_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v22_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v24_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v24_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i1.i23.i1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i25.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i79.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="v22_0_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="11" slack="0"/>
<pin id="114" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v22_0_addr/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="11" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v22_0_load/2 v22_0_load_1/25 "/>
</bind>
</comp>

<comp id="123" class="1004" name="v22_0_addr_1_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="11" slack="0"/>
<pin id="127" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v22_0_addr_1/25 "/>
</bind>
</comp>

<comp id="131" class="1004" name="v24_0_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="8" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="12" slack="0"/>
<pin id="135" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v24_0_addr/40 "/>
</bind>
</comp>

<comp id="138" class="1004" name="store_ln120_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="11" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="1"/>
<pin id="141" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln120/40 "/>
</bind>
</comp>

<comp id="144" class="1005" name="v45_0_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="1"/>
<pin id="146" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v45_0 (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="v45_0_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="1"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="32" slack="1"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v45_0/2 "/>
</bind>
</comp>

<comp id="156" class="1005" name="j_0_0_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="11" slack="1"/>
<pin id="158" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="j_0_0 (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="j_0_0_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="1"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="11" slack="0"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_0/2 "/>
</bind>
</comp>

<comp id="167" class="1005" name="j1_0_0_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="9" slack="1"/>
<pin id="169" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="j1_0_0 (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="j1_0_0_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="1"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="9" slack="0"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j1_0_0/24 "/>
</bind>
</comp>

<comp id="178" class="1005" name="l_0_0_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="3" slack="1"/>
<pin id="180" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="l_0_0 (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="l_0_0_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="1"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="3" slack="0"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="l_0_0/25 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="3"/>
<pin id="191" dir="0" index="1" bw="32" slack="0"/>
<pin id="192" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="x_assign/33 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="1"/>
<pin id="195" dir="0" index="1" bw="32" slack="4"/>
<pin id="196" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v1/27 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="0"/>
<pin id="200" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="v/8 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_7/2 tmp_9/3 tmp_2/5 tmp_4/31 "/>
</bind>
</comp>

<comp id="211" class="1005" name="reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="1"/>
<pin id="213" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v22_0_load v22_0_load_1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="icmp_ln70_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="11" slack="0"/>
<pin id="219" dir="0" index="1" bw="10" slack="0"/>
<pin id="220" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="add_ln70_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="11" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="zext_ln71_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="11" slack="0"/>
<pin id="231" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="bitcast_ln72_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="1"/>
<pin id="236" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln72/4 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_8_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="0" index="2" bw="6" slack="0"/>
<pin id="242" dir="0" index="3" bw="6" slack="0"/>
<pin id="243" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="248" class="1004" name="trunc_ln72_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln72/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="icmp_ln72_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72/4 "/>
</bind>
</comp>

<comp id="258" class="1004" name="icmp_ln72_1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="23" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72_1/4 "/>
</bind>
</comp>

<comp id="264" class="1004" name="or_ln72_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln72/4 "/>
</bind>
</comp>

<comp id="270" class="1004" name="and_ln72_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln72/4 "/>
</bind>
</comp>

<comp id="276" class="1004" name="xor_ln73_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="0"/>
<pin id="279" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln73/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="bitcast_ln73_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln73/4 "/>
</bind>
</comp>

<comp id="286" class="1004" name="select_ln74_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="1"/>
<pin id="289" dir="0" index="2" bw="32" slack="0"/>
<pin id="290" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln74/4 "/>
</bind>
</comp>

<comp id="294" class="1004" name="bitcast_ln79_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="4"/>
<pin id="296" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln79/6 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_s_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="0"/>
<pin id="301" dir="0" index="2" bw="6" slack="0"/>
<pin id="302" dir="0" index="3" bw="6" slack="0"/>
<pin id="303" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="308" class="1004" name="trunc_ln79_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln79/6 "/>
</bind>
</comp>

<comp id="312" class="1004" name="bitcast_ln79_1_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="2"/>
<pin id="314" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln79_1/6 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_1_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="8" slack="0"/>
<pin id="317" dir="0" index="1" bw="32" slack="0"/>
<pin id="318" dir="0" index="2" bw="6" slack="0"/>
<pin id="319" dir="0" index="3" bw="6" slack="0"/>
<pin id="320" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="325" class="1004" name="trunc_ln79_1_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="0"/>
<pin id="327" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln79_1/6 "/>
</bind>
</comp>

<comp id="329" class="1004" name="icmp_ln79_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79/6 "/>
</bind>
</comp>

<comp id="335" class="1004" name="icmp_ln79_1_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="23" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79_1/6 "/>
</bind>
</comp>

<comp id="341" class="1004" name="or_ln79_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln79/6 "/>
</bind>
</comp>

<comp id="347" class="1004" name="icmp_ln79_2_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79_2/6 "/>
</bind>
</comp>

<comp id="353" class="1004" name="icmp_ln79_3_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="23" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79_3/6 "/>
</bind>
</comp>

<comp id="359" class="1004" name="or_ln79_1_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln79_1/6 "/>
</bind>
</comp>

<comp id="365" class="1004" name="and_ln79_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln79/6 "/>
</bind>
</comp>

<comp id="371" class="1004" name="and_ln79_1_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln79_1/6 "/>
</bind>
</comp>

<comp id="377" class="1004" name="select_ln80_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="32" slack="2"/>
<pin id="380" dir="0" index="2" bw="32" slack="4"/>
<pin id="381" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln80/6 "/>
</bind>
</comp>

<comp id="384" class="1004" name="bitcast_ln215_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="1"/>
<pin id="386" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln215/7 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_6_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="8" slack="0"/>
<pin id="390" dir="0" index="1" bw="32" slack="0"/>
<pin id="391" dir="0" index="2" bw="6" slack="0"/>
<pin id="392" dir="0" index="3" bw="6" slack="0"/>
<pin id="393" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/7 "/>
</bind>
</comp>

<comp id="398" class="1004" name="trunc_ln215_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln215/7 "/>
</bind>
</comp>

<comp id="402" class="1004" name="icmp_ln215_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="8" slack="0"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln215/7 "/>
</bind>
</comp>

<comp id="408" class="1004" name="icmp_ln215_1_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="23" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln215_1/7 "/>
</bind>
</comp>

<comp id="414" class="1004" name="or_ln215_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="1"/>
<pin id="416" dir="0" index="1" bw="1" slack="1"/>
<pin id="417" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln215/8 "/>
</bind>
</comp>

<comp id="418" class="1004" name="and_ln215_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="1"/>
<pin id="421" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln215/8 "/>
</bind>
</comp>

<comp id="423" class="1004" name="select_ln86_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="0"/>
<pin id="425" dir="0" index="1" bw="32" slack="0"/>
<pin id="426" dir="0" index="2" bw="32" slack="2"/>
<pin id="427" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86/8 "/>
</bind>
</comp>

<comp id="432" class="1004" name="icmp_ln97_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="9" slack="0"/>
<pin id="434" dir="0" index="1" bw="8" slack="0"/>
<pin id="435" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln97/24 "/>
</bind>
</comp>

<comp id="438" class="1004" name="add_ln97_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="9" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln97/24 "/>
</bind>
</comp>

<comp id="444" class="1004" name="shl_ln_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="11" slack="0"/>
<pin id="446" dir="0" index="1" bw="9" slack="0"/>
<pin id="447" dir="0" index="2" bw="1" slack="0"/>
<pin id="448" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/24 "/>
</bind>
</comp>

<comp id="452" class="1004" name="zext_ln98_1_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="11" slack="0"/>
<pin id="454" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98_1/24 "/>
</bind>
</comp>

<comp id="456" class="1004" name="zext_ln98_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="3" slack="0"/>
<pin id="458" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98/25 "/>
</bind>
</comp>

<comp id="460" class="1004" name="icmp_ln98_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="3" slack="0"/>
<pin id="462" dir="0" index="1" bw="3" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln98/25 "/>
</bind>
</comp>

<comp id="466" class="1004" name="add_ln98_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="3" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln98/25 "/>
</bind>
</comp>

<comp id="472" class="1004" name="add_ln99_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="3" slack="0"/>
<pin id="474" dir="0" index="1" bw="11" slack="1"/>
<pin id="475" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln99/25 "/>
</bind>
</comp>

<comp id="477" class="1004" name="zext_ln99_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="11" slack="0"/>
<pin id="479" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln99/25 "/>
</bind>
</comp>

<comp id="482" class="1004" name="zext_ln120_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="3" slack="0"/>
<pin id="484" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120/25 "/>
</bind>
</comp>

<comp id="486" class="1004" name="add_ln120_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="11" slack="1"/>
<pin id="488" dir="0" index="1" bw="3" slack="0"/>
<pin id="489" dir="1" index="2" bw="12" slack="15"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln120/25 "/>
</bind>
</comp>

<comp id="491" class="1004" name="bitcast_ln102_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="2"/>
<pin id="493" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln102/32 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp_3_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="8" slack="0"/>
<pin id="496" dir="0" index="1" bw="32" slack="0"/>
<pin id="497" dir="0" index="2" bw="6" slack="0"/>
<pin id="498" dir="0" index="3" bw="6" slack="0"/>
<pin id="499" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/32 "/>
</bind>
</comp>

<comp id="504" class="1004" name="trunc_ln102_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="0"/>
<pin id="506" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln102/32 "/>
</bind>
</comp>

<comp id="508" class="1004" name="icmp_ln102_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="8" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln102/32 "/>
</bind>
</comp>

<comp id="514" class="1004" name="icmp_ln102_1_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="23" slack="0"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln102_1/32 "/>
</bind>
</comp>

<comp id="520" class="1004" name="or_ln102_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="1"/>
<pin id="522" dir="0" index="1" bw="1" slack="1"/>
<pin id="523" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln102/33 "/>
</bind>
</comp>

<comp id="524" class="1004" name="and_ln102_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="0" index="1" bw="1" slack="1"/>
<pin id="527" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln102/33 "/>
</bind>
</comp>

<comp id="529" class="1004" name="select_ln105_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="0"/>
<pin id="531" dir="0" index="1" bw="32" slack="0"/>
<pin id="532" dir="0" index="2" bw="32" slack="0"/>
<pin id="533" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln105/33 "/>
</bind>
</comp>

<comp id="538" class="1004" name="p_Val2_s_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="1"/>
<pin id="540" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/38 "/>
</bind>
</comp>

<comp id="541" class="1004" name="p_Result_s_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="0"/>
<pin id="543" dir="0" index="1" bw="32" slack="0"/>
<pin id="544" dir="0" index="2" bw="6" slack="0"/>
<pin id="545" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/38 "/>
</bind>
</comp>

<comp id="549" class="1004" name="tmp_V_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="8" slack="0"/>
<pin id="551" dir="0" index="1" bw="32" slack="0"/>
<pin id="552" dir="0" index="2" bw="6" slack="0"/>
<pin id="553" dir="0" index="3" bw="6" slack="0"/>
<pin id="554" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V/38 "/>
</bind>
</comp>

<comp id="559" class="1004" name="tmp_V_1_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="0"/>
<pin id="561" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_1/38 "/>
</bind>
</comp>

<comp id="563" class="1004" name="mantissa_V_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="25" slack="0"/>
<pin id="565" dir="0" index="1" bw="1" slack="0"/>
<pin id="566" dir="0" index="2" bw="23" slack="0"/>
<pin id="567" dir="0" index="3" bw="1" slack="0"/>
<pin id="568" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_V/38 "/>
</bind>
</comp>

<comp id="573" class="1004" name="zext_ln682_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="25" slack="0"/>
<pin id="575" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln682/38 "/>
</bind>
</comp>

<comp id="577" class="1004" name="zext_ln339_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="8" slack="0"/>
<pin id="579" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln339/38 "/>
</bind>
</comp>

<comp id="581" class="1004" name="add_ln339_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="8" slack="0"/>
<pin id="583" dir="0" index="1" bw="8" slack="0"/>
<pin id="584" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln339/38 "/>
</bind>
</comp>

<comp id="587" class="1004" name="isNeg_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="0"/>
<pin id="589" dir="0" index="1" bw="9" slack="0"/>
<pin id="590" dir="0" index="2" bw="5" slack="0"/>
<pin id="591" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/38 "/>
</bind>
</comp>

<comp id="595" class="1004" name="sub_ln1311_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="8" slack="0"/>
<pin id="597" dir="0" index="1" bw="8" slack="0"/>
<pin id="598" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311/38 "/>
</bind>
</comp>

<comp id="601" class="1004" name="sext_ln1311_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="8" slack="0"/>
<pin id="603" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311/38 "/>
</bind>
</comp>

<comp id="605" class="1004" name="ush_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="0"/>
<pin id="607" dir="0" index="1" bw="8" slack="0"/>
<pin id="608" dir="0" index="2" bw="9" slack="0"/>
<pin id="609" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/38 "/>
</bind>
</comp>

<comp id="613" class="1004" name="sext_ln1311_1_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="9" slack="0"/>
<pin id="615" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_1/38 "/>
</bind>
</comp>

<comp id="617" class="1004" name="sext_ln1311_2_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="9" slack="0"/>
<pin id="619" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_2/38 "/>
</bind>
</comp>

<comp id="621" class="1004" name="zext_ln1287_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="9" slack="0"/>
<pin id="623" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1287/38 "/>
</bind>
</comp>

<comp id="625" class="1004" name="r_V_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="25" slack="0"/>
<pin id="627" dir="0" index="1" bw="9" slack="0"/>
<pin id="628" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/38 "/>
</bind>
</comp>

<comp id="631" class="1004" name="r_V_1_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="25" slack="0"/>
<pin id="633" dir="0" index="1" bw="32" slack="0"/>
<pin id="634" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/38 "/>
</bind>
</comp>

<comp id="637" class="1004" name="tmp_12_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="0"/>
<pin id="639" dir="0" index="1" bw="25" slack="0"/>
<pin id="640" dir="0" index="2" bw="6" slack="0"/>
<pin id="641" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/38 "/>
</bind>
</comp>

<comp id="645" class="1004" name="zext_ln662_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="0"/>
<pin id="647" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662/38 "/>
</bind>
</comp>

<comp id="649" class="1004" name="tmp_10_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="32" slack="0"/>
<pin id="651" dir="0" index="1" bw="79" slack="0"/>
<pin id="652" dir="0" index="2" bw="6" slack="0"/>
<pin id="653" dir="0" index="3" bw="7" slack="0"/>
<pin id="654" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/38 "/>
</bind>
</comp>

<comp id="659" class="1004" name="p_Val2_5_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="0"/>
<pin id="661" dir="0" index="1" bw="1" slack="0"/>
<pin id="662" dir="0" index="2" bw="32" slack="0"/>
<pin id="663" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_5/38 "/>
</bind>
</comp>

<comp id="667" class="1004" name="result_V_1_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="0"/>
<pin id="669" dir="0" index="1" bw="32" slack="1"/>
<pin id="670" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_1/39 "/>
</bind>
</comp>

<comp id="672" class="1004" name="p_Val2_6_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="1"/>
<pin id="674" dir="0" index="1" bw="32" slack="0"/>
<pin id="675" dir="0" index="2" bw="32" slack="1"/>
<pin id="676" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_6/39 "/>
</bind>
</comp>

<comp id="678" class="1004" name="icmp_ln111_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="0"/>
<pin id="680" dir="0" index="1" bw="8" slack="0"/>
<pin id="681" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln111/39 "/>
</bind>
</comp>

<comp id="684" class="1004" name="tmp_13_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="25" slack="0"/>
<pin id="686" dir="0" index="1" bw="32" slack="0"/>
<pin id="687" dir="0" index="2" bw="4" slack="0"/>
<pin id="688" dir="0" index="3" bw="6" slack="0"/>
<pin id="689" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/39 "/>
</bind>
</comp>

<comp id="694" class="1004" name="icmp_ln113_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="25" slack="0"/>
<pin id="696" dir="0" index="1" bw="1" slack="0"/>
<pin id="697" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln113/39 "/>
</bind>
</comp>

<comp id="700" class="1004" name="trunc_ln116_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="0"/>
<pin id="702" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln116/39 "/>
</bind>
</comp>

<comp id="704" class="1004" name="select_ln116_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="1" slack="0"/>
<pin id="706" dir="0" index="1" bw="8" slack="0"/>
<pin id="707" dir="0" index="2" bw="8" slack="0"/>
<pin id="708" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln116/39 "/>
</bind>
</comp>

<comp id="712" class="1004" name="or_ln116_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="1" slack="0"/>
<pin id="714" dir="0" index="1" bw="1" slack="0"/>
<pin id="715" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln116/39 "/>
</bind>
</comp>

<comp id="718" class="1004" name="select_ln116_1_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1" slack="0"/>
<pin id="720" dir="0" index="1" bw="8" slack="0"/>
<pin id="721" dir="0" index="2" bw="8" slack="0"/>
<pin id="722" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln116_1/39 "/>
</bind>
</comp>

<comp id="726" class="1004" name="zext_ln120_1_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="12" slack="15"/>
<pin id="728" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120_1/40 "/>
</bind>
</comp>

<comp id="733" class="1005" name="add_ln70_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="11" slack="0"/>
<pin id="735" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln70 "/>
</bind>
</comp>

<comp id="738" class="1005" name="v22_0_addr_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="11" slack="1"/>
<pin id="740" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="v22_0_addr "/>
</bind>
</comp>

<comp id="743" class="1005" name="select_ln74_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="32" slack="1"/>
<pin id="745" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln74 "/>
</bind>
</comp>

<comp id="750" class="1005" name="select_ln80_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="32" slack="1"/>
<pin id="752" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln80 "/>
</bind>
</comp>

<comp id="755" class="1005" name="icmp_ln215_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="1" slack="1"/>
<pin id="757" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln215 "/>
</bind>
</comp>

<comp id="760" class="1005" name="icmp_ln215_1_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="1" slack="1"/>
<pin id="762" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln215_1 "/>
</bind>
</comp>

<comp id="765" class="1005" name="tmp_7_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="1" slack="1"/>
<pin id="767" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="770" class="1005" name="select_ln86_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="32" slack="1"/>
<pin id="772" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln86 "/>
</bind>
</comp>

<comp id="775" class="1005" name="v_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="32" slack="1"/>
<pin id="777" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="v "/>
</bind>
</comp>

<comp id="783" class="1005" name="add_ln97_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="9" slack="0"/>
<pin id="785" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln97 "/>
</bind>
</comp>

<comp id="788" class="1005" name="shl_ln_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="11" slack="1"/>
<pin id="790" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="793" class="1005" name="zext_ln98_1_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="12" slack="1"/>
<pin id="795" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln98_1 "/>
</bind>
</comp>

<comp id="801" class="1005" name="add_ln98_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="3" slack="0"/>
<pin id="803" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln98 "/>
</bind>
</comp>

<comp id="806" class="1005" name="v22_0_addr_1_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="11" slack="1"/>
<pin id="808" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="v22_0_addr_1 "/>
</bind>
</comp>

<comp id="811" class="1005" name="add_ln120_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="12" slack="15"/>
<pin id="813" dir="1" index="1" bw="12" slack="15"/>
</pin_list>
<bind>
<opset="add_ln120 "/>
</bind>
</comp>

<comp id="816" class="1005" name="v1_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="32" slack="1"/>
<pin id="818" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v1 "/>
</bind>
</comp>

<comp id="823" class="1005" name="icmp_ln102_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="1" slack="1"/>
<pin id="825" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln102 "/>
</bind>
</comp>

<comp id="828" class="1005" name="icmp_ln102_1_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="1" slack="1"/>
<pin id="830" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln102_1 "/>
</bind>
</comp>

<comp id="833" class="1005" name="tmp_4_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="1" slack="1"/>
<pin id="835" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="838" class="1005" name="select_ln105_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="32" slack="1"/>
<pin id="840" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln105 "/>
</bind>
</comp>

<comp id="843" class="1005" name="x_assign_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="32" slack="1"/>
<pin id="845" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_assign "/>
</bind>
</comp>

<comp id="848" class="1005" name="p_Result_s_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="1" slack="1"/>
<pin id="850" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="853" class="1005" name="p_Val2_5_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="32" slack="1"/>
<pin id="855" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_5 "/>
</bind>
</comp>

<comp id="859" class="1005" name="select_ln116_1_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="8" slack="1"/>
<pin id="861" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln116_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="20" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="110" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="128"><net_src comp="0" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="20" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="130"><net_src comp="123" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="136"><net_src comp="2" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="20" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="131" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="147"><net_src comp="8" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="144" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="148" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="159"><net_src comp="10" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="42" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="167" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="58" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="178" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="201"><net_src comp="40" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="206"><net_src comp="148" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="22" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="208"><net_src comp="117" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="8" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="210"><net_src comp="144" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="214"><net_src comp="117" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="216"><net_src comp="211" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="221"><net_src comp="160" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="12" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="160" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="18" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="232"><net_src comp="160" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="237"><net_src comp="211" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="24" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="234" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="246"><net_src comp="26" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="247"><net_src comp="28" pin="0"/><net_sink comp="238" pin=3"/></net>

<net id="251"><net_src comp="234" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="256"><net_src comp="238" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="30" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="248" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="32" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="258" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="252" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="264" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="202" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="234" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="34" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="285"><net_src comp="276" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="291"><net_src comp="270" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="211" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="282" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="297"><net_src comp="144" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="304"><net_src comp="24" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="294" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="306"><net_src comp="26" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="307"><net_src comp="28" pin="0"/><net_sink comp="298" pin=3"/></net>

<net id="311"><net_src comp="294" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="321"><net_src comp="24" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="312" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="323"><net_src comp="26" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="324"><net_src comp="28" pin="0"/><net_sink comp="315" pin=3"/></net>

<net id="328"><net_src comp="312" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="333"><net_src comp="298" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="30" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="308" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="32" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="335" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="329" pin="2"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="315" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="30" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="325" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="32" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="353" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="347" pin="2"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="341" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="359" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="375"><net_src comp="365" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="202" pin="2"/><net_sink comp="371" pin=1"/></net>

<net id="382"><net_src comp="371" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="144" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="387"><net_src comp="144" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="394"><net_src comp="24" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="384" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="396"><net_src comp="26" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="397"><net_src comp="28" pin="0"/><net_sink comp="388" pin=3"/></net>

<net id="401"><net_src comp="384" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="406"><net_src comp="388" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="30" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="398" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="32" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="422"><net_src comp="414" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="428"><net_src comp="418" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="429"><net_src comp="22" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="430"><net_src comp="144" pin="1"/><net_sink comp="423" pin=2"/></net>

<net id="431"><net_src comp="423" pin="3"/><net_sink comp="197" pin=1"/></net>

<net id="436"><net_src comp="171" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="44" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="171" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="48" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="449"><net_src comp="52" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="171" pin="4"/><net_sink comp="444" pin=1"/></net>

<net id="451"><net_src comp="54" pin="0"/><net_sink comp="444" pin=2"/></net>

<net id="455"><net_src comp="444" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="182" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="464"><net_src comp="182" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="60" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="182" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="64" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="456" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="480"><net_src comp="472" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="485"><net_src comp="182" pin="4"/><net_sink comp="482" pin=0"/></net>

<net id="490"><net_src comp="482" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="500"><net_src comp="24" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="491" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="502"><net_src comp="26" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="503"><net_src comp="28" pin="0"/><net_sink comp="494" pin=3"/></net>

<net id="507"><net_src comp="491" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="512"><net_src comp="494" pin="4"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="30" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="504" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="32" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="528"><net_src comp="520" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="534"><net_src comp="524" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="535"><net_src comp="66" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="536"><net_src comp="68" pin="0"/><net_sink comp="529" pin=2"/></net>

<net id="537"><net_src comp="529" pin="3"/><net_sink comp="189" pin=1"/></net>

<net id="546"><net_src comp="70" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="547"><net_src comp="538" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="548"><net_src comp="72" pin="0"/><net_sink comp="541" pin=2"/></net>

<net id="555"><net_src comp="24" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="556"><net_src comp="538" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="557"><net_src comp="26" pin="0"/><net_sink comp="549" pin=2"/></net>

<net id="558"><net_src comp="28" pin="0"/><net_sink comp="549" pin=3"/></net>

<net id="562"><net_src comp="538" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="569"><net_src comp="74" pin="0"/><net_sink comp="563" pin=0"/></net>

<net id="570"><net_src comp="76" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="571"><net_src comp="559" pin="1"/><net_sink comp="563" pin=2"/></net>

<net id="572"><net_src comp="78" pin="0"/><net_sink comp="563" pin=3"/></net>

<net id="576"><net_src comp="563" pin="4"/><net_sink comp="573" pin=0"/></net>

<net id="580"><net_src comp="549" pin="4"/><net_sink comp="577" pin=0"/></net>

<net id="585"><net_src comp="80" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="577" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="592"><net_src comp="82" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="593"><net_src comp="581" pin="2"/><net_sink comp="587" pin=1"/></net>

<net id="594"><net_src comp="84" pin="0"/><net_sink comp="587" pin=2"/></net>

<net id="599"><net_src comp="86" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="549" pin="4"/><net_sink comp="595" pin=1"/></net>

<net id="604"><net_src comp="595" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="610"><net_src comp="587" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="611"><net_src comp="601" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="612"><net_src comp="581" pin="2"/><net_sink comp="605" pin=2"/></net>

<net id="616"><net_src comp="605" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="620"><net_src comp="605" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="624"><net_src comp="613" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="629"><net_src comp="563" pin="4"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="617" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="635"><net_src comp="573" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="621" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="642"><net_src comp="88" pin="0"/><net_sink comp="637" pin=0"/></net>

<net id="643"><net_src comp="625" pin="2"/><net_sink comp="637" pin=1"/></net>

<net id="644"><net_src comp="90" pin="0"/><net_sink comp="637" pin=2"/></net>

<net id="648"><net_src comp="637" pin="3"/><net_sink comp="645" pin=0"/></net>

<net id="655"><net_src comp="92" pin="0"/><net_sink comp="649" pin=0"/></net>

<net id="656"><net_src comp="631" pin="2"/><net_sink comp="649" pin=1"/></net>

<net id="657"><net_src comp="90" pin="0"/><net_sink comp="649" pin=2"/></net>

<net id="658"><net_src comp="94" pin="0"/><net_sink comp="649" pin=3"/></net>

<net id="664"><net_src comp="587" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="665"><net_src comp="645" pin="1"/><net_sink comp="659" pin=1"/></net>

<net id="666"><net_src comp="649" pin="4"/><net_sink comp="659" pin=2"/></net>

<net id="671"><net_src comp="96" pin="0"/><net_sink comp="667" pin=0"/></net>

<net id="677"><net_src comp="667" pin="2"/><net_sink comp="672" pin=1"/></net>

<net id="682"><net_src comp="672" pin="3"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="98" pin="0"/><net_sink comp="678" pin=1"/></net>

<net id="690"><net_src comp="100" pin="0"/><net_sink comp="684" pin=0"/></net>

<net id="691"><net_src comp="672" pin="3"/><net_sink comp="684" pin=1"/></net>

<net id="692"><net_src comp="102" pin="0"/><net_sink comp="684" pin=2"/></net>

<net id="693"><net_src comp="72" pin="0"/><net_sink comp="684" pin=3"/></net>

<net id="698"><net_src comp="684" pin="4"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="104" pin="0"/><net_sink comp="694" pin=1"/></net>

<net id="703"><net_src comp="672" pin="3"/><net_sink comp="700" pin=0"/></net>

<net id="709"><net_src comp="678" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="710"><net_src comp="106" pin="0"/><net_sink comp="704" pin=1"/></net>

<net id="711"><net_src comp="86" pin="0"/><net_sink comp="704" pin=2"/></net>

<net id="716"><net_src comp="678" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="717"><net_src comp="694" pin="2"/><net_sink comp="712" pin=1"/></net>

<net id="723"><net_src comp="712" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="724"><net_src comp="704" pin="3"/><net_sink comp="718" pin=1"/></net>

<net id="725"><net_src comp="700" pin="1"/><net_sink comp="718" pin=2"/></net>

<net id="729"><net_src comp="726" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="736"><net_src comp="223" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="741"><net_src comp="110" pin="3"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="746"><net_src comp="286" pin="3"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="748"><net_src comp="743" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="749"><net_src comp="743" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="753"><net_src comp="377" pin="3"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="758"><net_src comp="402" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="763"><net_src comp="408" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="768"><net_src comp="202" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="773"><net_src comp="423" pin="3"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="778"><net_src comp="197" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="786"><net_src comp="438" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="791"><net_src comp="444" pin="3"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="796"><net_src comp="452" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="804"><net_src comp="466" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="809"><net_src comp="123" pin="3"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="814"><net_src comp="486" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="819"><net_src comp="193" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="821"><net_src comp="816" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="822"><net_src comp="816" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="826"><net_src comp="508" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="831"><net_src comp="514" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="836"><net_src comp="202" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="841"><net_src comp="529" pin="3"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="846"><net_src comp="189" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="851"><net_src comp="541" pin="3"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="856"><net_src comp="659" pin="3"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="858"><net_src comp="853" pin="1"/><net_sink comp="672" pin=2"/></net>

<net id="862"><net_src comp="718" pin="3"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="138" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v24_0 | {40 }
 - Input state : 
	Port: quantize_activation : v22_0 | {2 3 25 26 }
  - Chain level:
	State 1
	State 2
		icmp_ln70 : 1
		add_ln70 : 1
		br_ln70 : 2
		zext_ln71 : 1
		v22_0_addr : 2
		v22_0_load : 3
		tmp_7 : 1
	State 3
		tmp_9 : 1
	State 4
		tmp_8 : 1
		trunc_ln72 : 1
		icmp_ln72 : 2
		icmp_ln72_1 : 2
		or_ln72 : 3
		and_ln72 : 3
		xor_ln73 : 1
		bitcast_ln73 : 1
		select_ln74 : 3
	State 5
	State 6
		tmp_s : 1
		trunc_ln79 : 1
		tmp_1 : 1
		trunc_ln79_1 : 1
		icmp_ln79 : 2
		icmp_ln79_1 : 2
		or_ln79 : 3
		icmp_ln79_2 : 2
		icmp_ln79_3 : 2
		or_ln79_1 : 3
		and_ln79 : 3
		and_ln79_1 : 3
		select_ln80 : 3
	State 7
		tmp_6 : 1
		trunc_ln215 : 1
		icmp_ln215 : 2
		icmp_ln215_1 : 2
	State 8
		v : 1
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		icmp_ln97 : 1
		add_ln97 : 1
		br_ln97 : 2
		shl_ln : 1
		zext_ln98_1 : 2
	State 25
		zext_ln98 : 1
		icmp_ln98 : 1
		add_ln98 : 1
		br_ln98 : 2
		add_ln99 : 2
		zext_ln99 : 3
		v22_0_addr_1 : 4
		v22_0_load_1 : 5
		zext_ln120 : 1
		add_ln120 : 2
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
		tmp_3 : 1
		trunc_ln102 : 1
		icmp_ln102 : 2
		icmp_ln102_1 : 2
	State 33
		x_assign : 1
	State 34
	State 35
	State 36
	State 37
	State 38
		p_Result_s : 1
		tmp_V : 1
		tmp_V_1 : 1
		mantissa_V : 2
		zext_ln682 : 3
		zext_ln339 : 2
		add_ln339 : 3
		isNeg : 4
		sub_ln1311 : 2
		sext_ln1311 : 3
		ush : 5
		sext_ln1311_1 : 6
		sext_ln1311_2 : 6
		zext_ln1287 : 7
		r_V : 7
		r_V_1 : 8
		tmp_12 : 8
		zext_ln662 : 9
		tmp_10 : 9
		p_Val2_5 : 10
	State 39
		p_Val2_6 : 1
		icmp_ln111 : 2
		tmp_13 : 2
		icmp_ln113 : 3
		trunc_ln116 : 2
		select_ln116 : 3
		or_ln116 : 4
		select_ln116_1 : 4
	State 40
		v24_0_addr : 1
		store_ln120 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   fdiv   |       grp_fu_197      |    0    |   761   |   994   |
|----------|-----------------------|---------|---------|---------|
|   fadd   |       grp_fu_189      |    2    |   205   |   390   |
|----------|-----------------------|---------|---------|---------|
|   fmul   |       grp_fu_193      |    3    |   143   |   321   |
|----------|-----------------------|---------|---------|---------|
|   fcmp   |       grp_fu_202      |    0    |    66   |   239   |
|----------|-----------------------|---------|---------|---------|
|          |   select_ln74_fu_286  |    0    |    0    |    32   |
|          |   select_ln80_fu_377  |    0    |    0    |    32   |
|          |   select_ln86_fu_423  |    0    |    0    |    32   |
|          |  select_ln105_fu_529  |    0    |    0    |    32   |
|  select  |       ush_fu_605      |    0    |    0    |    9    |
|          |    p_Val2_5_fu_659    |    0    |    0    |    32   |
|          |    p_Val2_6_fu_672    |    0    |    0    |    32   |
|          |  select_ln116_fu_704  |    0    |    0    |    8    |
|          | select_ln116_1_fu_718 |    0    |    0    |    8    |
|----------|-----------------------|---------|---------|---------|
|          |    icmp_ln70_fu_217   |    0    |    0    |    13   |
|          |    icmp_ln72_fu_252   |    0    |    0    |    11   |
|          |   icmp_ln72_1_fu_258  |    0    |    0    |    18   |
|          |    icmp_ln79_fu_329   |    0    |    0    |    11   |
|          |   icmp_ln79_1_fu_335  |    0    |    0    |    18   |
|          |   icmp_ln79_2_fu_347  |    0    |    0    |    11   |
|          |   icmp_ln79_3_fu_353  |    0    |    0    |    18   |
|   icmp   |   icmp_ln215_fu_402   |    0    |    0    |    11   |
|          |  icmp_ln215_1_fu_408  |    0    |    0    |    18   |
|          |    icmp_ln97_fu_432   |    0    |    0    |    13   |
|          |    icmp_ln98_fu_460   |    0    |    0    |    9    |
|          |   icmp_ln102_fu_508   |    0    |    0    |    11   |
|          |  icmp_ln102_1_fu_514  |    0    |    0    |    18   |
|          |   icmp_ln111_fu_678   |    0    |    0    |    18   |
|          |   icmp_ln113_fu_694   |    0    |    0    |    18   |
|----------|-----------------------|---------|---------|---------|
|    shl   |      r_V_1_fu_631     |    0    |    0    |   101   |
|----------|-----------------------|---------|---------|---------|
|          |    add_ln70_fu_223    |    0    |    0    |    13   |
|          |    add_ln97_fu_438    |    0    |    0    |    15   |
|    add   |    add_ln98_fu_466    |    0    |    0    |    12   |
|          |    add_ln99_fu_472    |    0    |    0    |    13   |
|          |    add_ln120_fu_486   |    0    |    0    |    13   |
|          |    add_ln339_fu_581   |    0    |    0    |    15   |
|----------|-----------------------|---------|---------|---------|
|   lshr   |       r_V_fu_625      |    0    |    0    |    73   |
|----------|-----------------------|---------|---------|---------|
|    sub   |   sub_ln1311_fu_595   |    0    |    0    |    15   |
|          |   result_V_1_fu_667   |    0    |    0    |    39   |
|----------|-----------------------|---------|---------|---------|
|    xor   |    xor_ln73_fu_276    |    0    |    0    |    32   |
|----------|-----------------------|---------|---------|---------|
|          |     or_ln72_fu_264    |    0    |    0    |    2    |
|          |     or_ln79_fu_341    |    0    |    0    |    2    |
|    or    |    or_ln79_1_fu_359   |    0    |    0    |    2    |
|          |    or_ln215_fu_414    |    0    |    0    |    2    |
|          |    or_ln102_fu_520    |    0    |    0    |    2    |
|          |    or_ln116_fu_712    |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|          |    and_ln72_fu_270    |    0    |    0    |    2    |
|          |    and_ln79_fu_365    |    0    |    0    |    2    |
|    and   |   and_ln79_1_fu_371   |    0    |    0    |    2    |
|          |    and_ln215_fu_418   |    0    |    0    |    2    |
|          |    and_ln102_fu_524   |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|          |    zext_ln71_fu_229   |    0    |    0    |    0    |
|          |   zext_ln98_1_fu_452  |    0    |    0    |    0    |
|          |    zext_ln98_fu_456   |    0    |    0    |    0    |
|          |    zext_ln99_fu_477   |    0    |    0    |    0    |
|   zext   |   zext_ln120_fu_482   |    0    |    0    |    0    |
|          |   zext_ln682_fu_573   |    0    |    0    |    0    |
|          |   zext_ln339_fu_577   |    0    |    0    |    0    |
|          |   zext_ln1287_fu_621  |    0    |    0    |    0    |
|          |   zext_ln662_fu_645   |    0    |    0    |    0    |
|          |  zext_ln120_1_fu_726  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |      tmp_8_fu_238     |    0    |    0    |    0    |
|          |      tmp_s_fu_298     |    0    |    0    |    0    |
|          |      tmp_1_fu_315     |    0    |    0    |    0    |
|partselect|      tmp_6_fu_388     |    0    |    0    |    0    |
|          |      tmp_3_fu_494     |    0    |    0    |    0    |
|          |      tmp_V_fu_549     |    0    |    0    |    0    |
|          |     tmp_10_fu_649     |    0    |    0    |    0    |
|          |     tmp_13_fu_684     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   trunc_ln72_fu_248   |    0    |    0    |    0    |
|          |   trunc_ln79_fu_308   |    0    |    0    |    0    |
|          |  trunc_ln79_1_fu_325  |    0    |    0    |    0    |
|   trunc  |   trunc_ln215_fu_398  |    0    |    0    |    0    |
|          |   trunc_ln102_fu_504  |    0    |    0    |    0    |
|          |     tmp_V_1_fu_559    |    0    |    0    |    0    |
|          |   trunc_ln116_fu_700  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|bitconcatenate|     shl_ln_fu_444     |    0    |    0    |    0    |
|          |   mantissa_V_fu_563   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   p_Result_s_fu_541   |    0    |    0    |    0    |
| bitselect|      isNeg_fu_587     |    0    |    0    |    0    |
|          |     tmp_12_fu_637     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   sext_ln1311_fu_601  |    0    |    0    |    0    |
|   sext   |  sext_ln1311_1_fu_613 |    0    |    0    |    0    |
|          |  sext_ln1311_2_fu_617 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    5    |   1175  |   2740  |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln120_reg_811  |   12   |
|   add_ln70_reg_733   |   11   |
|   add_ln97_reg_783   |    9   |
|   add_ln98_reg_801   |    3   |
| icmp_ln102_1_reg_828 |    1   |
|  icmp_ln102_reg_823  |    1   |
| icmp_ln215_1_reg_760 |    1   |
|  icmp_ln215_reg_755  |    1   |
|    j1_0_0_reg_167    |    9   |
|     j_0_0_reg_156    |   11   |
|     l_0_0_reg_178    |    3   |
|  p_Result_s_reg_848  |    1   |
|   p_Val2_5_reg_853   |   32   |
|        reg_211       |   32   |
| select_ln105_reg_838 |   32   |
|select_ln116_1_reg_859|    8   |
|  select_ln74_reg_743 |   32   |
|  select_ln80_reg_750 |   32   |
|  select_ln86_reg_770 |   32   |
|    shl_ln_reg_788    |   11   |
|     tmp_4_reg_833    |    1   |
|     tmp_7_reg_765    |    1   |
|      v1_reg_816      |   32   |
| v22_0_addr_1_reg_806 |   11   |
|  v22_0_addr_reg_738  |   11   |
|     v45_0_reg_144    |   32   |
|       v_reg_775      |   32   |
|   x_assign_reg_843   |   32   |
|  zext_ln98_1_reg_793 |   12   |
+----------------------+--------+
|         Total        |   438  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_117 |  p0  |   4  |  11  |   44   ||    21   |
|   v45_0_reg_144   |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_189    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_197    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_202    |  p0  |   5  |  32  |   160  ||    27   |
|     grp_fu_202    |  p1  |   3  |  32  |   96   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   492  || 10.8885 ||    84   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |  1175  |  2740  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   84   |
|  Register |    -   |    -   |   438  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   10   |  1613  |  2824  |
+-----------+--------+--------+--------+--------+
