{"Sachin S. Sapatnekar": [0, ["Power vs. delay in gate sizing: conflicting objectives?", ["Sachin S. Sapatnekar", "Weitong Chuang"], "https://doi.org/10.1109/ICCAD.1995.480157", 4, "iccad", 1995]], "Wai-Kei Mak": [0, ["Board-level multi-terminal net routing for FPGA-based logic emulation", ["Wai-Kei Mak", "D. F. Wong"], "https://doi.org/10.1109/ICCAD.1995.480138", 6, "iccad", 1995]], "John Lillis": [0, ["Optimal wire sizing and buffer insertion for low power and a generalized delay model", ["John Lillis", "Chung-Kuan Cheng", "Ting-Ting Y. Lin"], "https://doi.org/10.1109/ICCAD.1995.480004", 6, "iccad", 1995]], "Nelson L. Passos": [0, ["Push-up scheduling: Optimal polynomial-time resource constrained scheduling for multi-dimensional applications", ["Nelson L. Passos", "Edwin Hsing-Mean Sha"], "https://doi.org/10.1109/ICCAD.1995.480176", 4, "iccad", 1995]], "Miodrag Potkonjak": [0, ["Design-for-debugging of application specific designs", ["Miodrag Potkonjak", "Sujit Dey", "Kazutoshi Wakabayashi"], "https://doi.org/10.1109/ICCAD.1995.480026", 7, "iccad", 1995], ["Cost optimization in ASIC implementation of periodic hard-real time systems using behavioral synthesis techniques", ["Miodrag Potkonjak", "Wayne H. Wolf"], "https://doi.org/10.1109/ICCAD.1995.480154", 6, "iccad", 1995]], "Taku Uchino": [0, ["Switching activity analysis using Boolean approximation method", ["Taku Uchino", "Fumihiro Minami", "Takashi Mitsuhashi", "Nobuyuki Goto"], "https://doi.org/10.1109/ICCAD.1995.479880", 6, "iccad", 1995]], "Albrecht P. Stroele": [0, ["Test register insertion with minimum hardware cost", ["Albrecht P. Stroele", "Hans-Joachim Wunderlich"], "https://doi.org/10.1109/ICCAD.1995.479998", 7, "iccad", 1995]], "Boris Troyanovsky": [0, ["Relaxation-based harmonic balance technique for semiconductor device simulation", ["Boris Troyanovsky", "Zhiping Yu", "Lydia So", "Robert W. Dutton"], "https://doi.org/10.1109/ICCAD.1995.480206", 4, "iccad", 1995]], "Anmol Mathur": [0, ["Re-engineering of timing constrained placements for regular architectures", ["Anmol Mathur", "K. C. Chen", "C. L. Liu"], "https://doi.org/10.1109/ICCAD.1995.480161", 6, "iccad", 1995]], "Haifang Liao": [0, ["Partitioning and reduction of RC interconnect networks based on scattering parameter macromodels", ["Haifang Liao", "Wayne Wei-Ming Dai"], "https://doi.org/10.1109/ICCAD.1995.480207", 6, "iccad", 1995]], "Nilanjan Mukherjee": [0, ["On testable multipliers for fixed-width data path architectures", ["Nilanjan Mukherjee", "Janusz Rajski", "Jerzy Tyszer"], "https://doi.org/10.1109/ICCAD.1995.480169", 7, "iccad", 1995]], "Tan-Li Chou": [0, ["Statistical estimation of sequential circuit activity", ["Tan-Li Chou", "Kaushik Roy"], "https://doi.org/10.1109/ICCAD.1995.479882", 4, "iccad", 1995]], "Byron Krauter": [0, ["Generating sparse partial inductance matrices with guaranteed stability", ["Byron Krauter", "Lawrence T. Pileggi"], "https://doi.org/10.1109/ICCAD.1995.479989", 8, "iccad", 1995]], "Tanay Karnik": [0, ["An empirical model for accurate estimation of routing delay in FPGAs", ["Tanay Karnik", "Sung-Mo Kang"], "https://doi.org/10.1109/ICCAD.1995.480136", 4, "iccad", 1995]], "Patrick C. McGeer": [0, ["Fast discrete function evaluation using decision diagrams", ["Patrick C. McGeer", "Kenneth L. McMillan", "Alexander Saldanha", "Alberto L. Sangiovanni-Vincentelli", "Patrick Scaglia"], "https://doi.org/10.1109/ICCAD.1995.480147", 6, "iccad", 1995]], "Pranav Ashar": [0, ["Fast functional simulation using branching programs", ["Pranav Ashar", "Sharad Malik"], "https://doi.org/10.1109/ICCAD.1995.480148", 5, "iccad", 1995]], "Ti-Yen Yen": [0, ["Communication synthesis for distributed embedded systems", ["Ti-Yen Yen", "Wayne H. Wolf"], "https://doi.org/10.1109/ICCAD.1995.480025", 7, "iccad", 1995]], "Peter Dahlgren": [0, ["A multiple-dominance switch-level model for simulation of short faults", ["Peter Dahlgren"], "https://doi.org/10.1109/ICCAD.1995.480202", 7, "iccad", 1995]], "Nishath K. Verghese": [0, ["SUBTRACT: a program for the efficient evaluation of substrate parasitics in integrated circuits", ["Nishath K. Verghese", "David J. Allstot"], "https://doi.org/10.1109/ICCAD.1995.480012", 5, "iccad", 1995]], "Kiyoharu Hamaguchi": [0, ["Efficient construction of binary moment diagrams for verifying arithmetic circuits", ["Kiyoharu Hamaguchi", "Akihito Morita", "Shuzo Yajima"], "https://doi.org/10.1109/ICCAD.1995.479995", 5, "iccad", 1995]], "Lung-Tien Liu": [0, ["A gradient method on the initial partition of Fiduccia-Mattheyses algorithm", ["Lung-Tien Liu", "Ming-Ter Kuo", "Shih-Chen Huang", "Chung-Kuan Cheng"], "https://doi.org/10.1109/ICCAD.1995.480017", 6, "iccad", 1995]], "Hirendu Vaishnav": [0, ["Delay optimal partitioning targeting low power VLSI circuits", ["Hirendu Vaishnav", "Massoud Pedram"], "https://doi.org/10.1109/ICCAD.1995.480196", 6, "iccad", 1995]], "Mike Chou": [0, ["Efficient reduced-order modeling for the transient simulation of three-dimensional interconnect", ["Mike Chou", "Jacob K. White"], "https://doi.org/10.1109/ICCAD.1995.479988", 5, "iccad", 1995]], "Kavita Ravi": [0, ["High-density reachability analysis", ["Kavita Ravi", "Fabio Somenzi"], "https://doi.org/10.1109/ICCAD.1995.480006", 5, "iccad", 1995]], "Jason Cong": [0, ["Bounded-skew clock and Steiner routing under Elmore delay", ["Jason Cong", "Andrew B. Kahng", "Cheng-Kok Koh", "Chung-Wen Albert Tsao"], "https://doi.org/10.1109/ICCAD.1995.479993", 6, "iccad", 1995], ["Optimal wiresizing for interconnects with multiple sources", ["Jason Cong", "Lei He"], "https://doi.org/10.1109/ICCAD.1995.480173", 7, "iccad", 1995]], "Yiming Gong": [5.499646135831426e-06, ["On adaptive diagnostic test generation", ["Yiming Gong", "Sreejit Chakravarty"], "https://doi.org/10.1109/ICCAD.1995.480010", 4, "iccad", 1995]], "R. Iris Bahar": [0, ["Boolean techniques for low power driven re-synthesis", ["R. Iris Bahar", "Fabio Somenzi"], "https://doi.org/10.1109/ICCAD.1995.480151", 5, "iccad", 1995]], "Kwang-Ting Cheng": [0, ["Fault emulation: a new approach to fault grading", ["Kwang-Ting Cheng", "Shi-Yu Huang", "Wei-Jin Dai"], "https://doi.org/10.1109/ICCAD.1995.480203", 6, "iccad", 1995]], "Lawrence T. Pileggi": [0, ["Coping with RC(L) interconnect design headaches", ["Lawrence T. Pileggi"], "https://doi.org/10.1109/ICCAD.1995.480019", 8, "iccad", 1995]], "Chin-Chi Teng": [0, ["Estimation of maximum transition counts at internal nodes in CMOS VLSI circuits", ["Chin-Chi Teng", "Anthony M. Hill", "Sung-Mo Kang"], "https://doi.org/10.1109/ICCAD.1995.480142", 5, "iccad", 1995]], "Daniel Brand": [0, ["Be careful with don't cares", ["Daniel Brand", "Reinaldo A. Bergamaschi", "Leon Stok"], "https://doi.org/10.1109/ICCAD.1995.479996", 4, "iccad", 1995]], "Mark Aagaard": [0, ["The formal verification of a pipelined double-precision IEEE floating-point multiplier", ["Mark Aagaard", "Carl-Johan H. Seger"], "https://doi.org/10.1109/ICCAD.1995.479878", 4, "iccad", 1995]], "Paul E. R. Lippens": [0, ["CAD challenges in multimedia computing", ["Paul E. R. Lippens", "Vijay Nagasamy", "Wayne H. Wolf"], "https://doi.org/10.1109/ICCAD.1995.480163", 7, "iccad", 1995]], "Krishna P. Belkhale": [0, ["Timing analysis with known false sub graphs", ["Krishna P. Belkhale", "Alexander J. Suess"], "https://doi.org/10.1109/ICCAD.1995.480255", 5, "iccad", 1995]], "Stan Y. Liao": [0, ["Instruction selection using binate covering for code size optimization", ["Stan Y. Liao", "Srinivas Devadas", "Kurt Keutzer", "Steven W. K. Tjiang"], "https://doi.org/10.1109/ICCAD.1995.480146", 7, "iccad", 1995]], "Harsha Sathyamurthy": [0, ["Speeding up pipelined circuits through a combination of gate sizing and clock skew optimization", ["Harsha Sathyamurthy", "Sachin S. Sapatnekar", "John P. Fishburn"], "https://doi.org/10.1109/ICCAD.1995.480158", 4, "iccad", 1995]], "Sybille Hellebrand": [0, ["Pattern generation for a deterministic BIST scheme", ["Sybille Hellebrand", "Birgit Reeb", "Steffen Tarnick", "Hans-Joachim Wunderlich"], "https://doi.org/10.1109/ICCAD.1995.479997", 7, "iccad", 1995]], "Hiroshi Murata": [0, ["Rectangle-packing-based module placement", ["Hiroshi Murata", "Kunihiro Fujiyoshi", "Shigetoshi Nakatake", "Yoji Kajitani"], "https://doi.org/10.1109/ICCAD.1995.480159", 8, "iccad", 1995]], "Chen-Yang Pan": [0, ["Pseudo-random testing and signature analysis for mixed-signal circuits", ["Chen-Yang Pan", "Kwang-Ting Cheng"], "https://doi.org/10.1109/ICCAD.1995.479999", 6, "iccad", 1995]], "Lars Hedrich": [0, ["A formal approach to nonlinear analog circuit verification", ["Lars Hedrich", "Erich Barke"], "https://doi.org/10.1109/ICCAD.1995.480002", 5, "iccad", 1995]], "Amir H. Farrahi": [0, ["System partitioning to maximize sleep time", ["Amir H. Farrahi", "Majid Sarrafzadeh"], "https://doi.org/10.1109/ICCAD.1995.480155", 4, "iccad", 1995]], "Scott Woods": [0, ["Gate-level simulation of digital circuits using multi-valued Boolean algebras", ["Scott Woods", "Giorgio Casinovi"], "https://doi.org/10.1109/ICCAD.1995.480149", 7, "iccad", 1995]], "Adnan Aziz": [0, ["Sequential synthesis using S1S", ["Adnan Aziz", "Felice Balarin", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1995.480192", 6, "iccad", 1995]], "Hakan Yalcin": [0, ["Hierarchical timing analysis using conditional delays", ["Hakan Yalcin", "John P. Hayes"], "https://doi.org/10.1109/ICCAD.1995.480143", 7, "iccad", 1995]], "Sujit Dey": [0, ["A controller-based design-for-testability technique for controller-data path circuits", ["Sujit Dey", "Vijay Gangaram", "Miodrag Potkonjak"], "https://doi.org/10.1109/ICCAD.1995.480168", 7, "iccad", 1995]], "Farid N. Najm": [0, ["Power estimation techniques for integrated circuits", ["Farid N. Najm"], "https://doi.org/10.1109/ICCAD.1995.480162", 8, "iccad", 1995]], "Sudip K. Nag": [0, ["Performance-driven simultaneous place and route for island-style FPGAs", ["Sudip K. Nag", "Rob A. Rutenbar"], "https://doi.org/10.1109/ICCAD.1995.480137", 7, "iccad", 1995]], "Randal E. Bryant": [0, ["Binary decision diagrams and beyond: enabling technologies for formal verification", ["Randal E. Bryant"], "https://doi.org/10.1109/ICCAD.1995.480018", 8, "iccad", 1995]], "Walter M. Lindermeir": [0, ["Design based analog testing by Characteristic Observation Inference", ["Walter M. Lindermeir", "Helmut E. Graeb", "Kurt Antreich"], "https://doi.org/10.1109/ICCAD.1995.480193", 7, "iccad", 1995]], "Yau-Tsun Steven Li": [0, ["Performance estimation of embedded software with instruction cache modeling", ["Yau-Tsun Steven Li", "Sharad Malik", "Andrew Wolfe"], "https://doi.org/10.1109/ICCAD.1995.480144", 8, "iccad", 1995]], "Kannan Krishna": [0, ["A novel methodology for statistical parameter extraction", ["Kannan Krishna", "Stephen W. Director"], "https://doi.org/10.1109/ICCAD.1995.480205", 4, "iccad", 1995]], "Sasan Iman": [0, ["Two-level logic minimization for low power", ["Sasan Iman", "Massoud Pedram"], "https://doi.org/10.1109/ICCAD.1995.480152", 6, "iccad", 1995]], "T. Smedes": [0, ["Extraction of circuit models for substrate cross-talk", ["T. Smedes", "N. P. van der Meijs", "Arjan J. van Genderen"], "https://doi.org/10.1109/ICCAD.1995.480013", 8, "iccad", 1995]], "Wei Zhao": [0, ["Architectural partitioning of control memory for application specific programmable processors", ["Wei Zhao", "Christos A. Papachristou"], "https://doi.org/10.1109/ICCAD.1995.480166", 6, "iccad", 1995]], "Hussain Al-Asaad": [0, ["Design verification via simulation and automatic test pattern generation", ["Hussain Al-Asaad", "John P. Hayes"], "https://doi.org/10.1109/ICCAD.1995.480009", 7, "iccad", 1995]], "Guangqiu Chen": [0, ["An iterative gate sizing approach with accurate delay evaluation", ["Guangqiu Chen", "Hidetoshi Onodera", "Keikichi Tamaru"], "https://doi.org/10.1109/ICCAD.1995.480150", 6, "iccad", 1995]], "Ashok Sudarsanam": [0, ["Memory bank and register allocation in software synthesis for ASIPs", ["Ashok Sudarsanam", "Sharad Malik"], "https://doi.org/10.1109/ICCAD.1995.480145", 5, "iccad", 1995]], "S. R. Kadivar": [0, ["A new algorithm for the design of stable higher order single loop sigma delta analog-to-digital converters", ["S. R. Kadivar", "Doris Schmitt-Landsiedel", "Heinrich Klar"], "https://doi.org/10.1109/ICCAD.1995.480171", 8, "iccad", 1995]], "Ramachandra Achar": [0, ["Addressing high frequency effects in VLSI interconnects with full wave model and CFH", ["Ramachandra Achar", "Michel S. Nakhla", "Qi-Jun Zhang"], "https://doi.org/10.1109/ICCAD.1995.479990", 4, "iccad", 1995]], "Jan Crols": [0, ["A high-level design and optimization tool for analog RF receiver front-ends", ["Jan Crols", "Stephane Donnay", "Michiel Steyaert", "Georges G. E. Gielen"], "https://doi.org/10.1109/ICCAD.1995.480170", 4, "iccad", 1995]], "Balakrishnan Iyer": [0, ["Phantom redundancy: a high-level synthesis approach for manufacturability", ["Balakrishnan Iyer", "Ramesh Karri", "Israel Koren"], "https://doi.org/10.1109/ICCAD.1995.480199", 4, "iccad", 1995]], "Pai H. Chou": [0, ["Interface co-synthesis techniques for embedded systems", ["Pai H. Chou", "Ross B. Ortega", "Gaetano Borriello"], "https://doi.org/10.1109/ICCAD.1995.480024", 8, "iccad", 1995]], "Robert B. Jones": [0, ["Efficient validity checking for processor verification", ["Robert B. Jones", "David L. Dill", "Jerry R. Burch"], "https://doi.org/10.1109/ICCAD.1995.479877", 5, "iccad", 1995]], "Robert M. Fuhrer": [0, ["Symbolic hazard-free minimization and encoding of asynchronous finite state machines", ["Robert M. Fuhrer", "Bill Lin", "Steven M. Nowick"], "https://doi.org/10.1109/ICCAD.1995.480191", 8, "iccad", 1995]], "Edmund M. Clarke": [0, ["Hybrid decision diagrams", ["Edmund M. Clarke", "Masahiro Fujita", "Xudong Zhao"], "https://doi.org/10.1109/ICCAD.1995.480007", 5, "iccad", 1995]], "Peter A. Beerel": [0, ["Estimation and bounding of energy consumption in burst-mode control circuits", ["Peter A. Beerel", "Kenneth Y. Yun", "Steven M. Nowick", "Pei-Chuan Yeh"], "https://doi.org/10.1109/ICCAD.1995.479881", 8, "iccad", 1995]], "Gustavo E. Tellez": [0, ["Activity-driven clock design for low power circuits", ["Gustavo E. Tellez", "Amir H. Farrahi", "Majid Sarrafzadeh"], "https://doi.org/10.1109/ICCAD.1995.479992", 4, "iccad", 1995]], "Juinn-Dar Huang": [0, ["Compatible class encoding in Roth-Karp decomposition for two-output LUT architecture", ["Juinn-Dar Huang", "Jing-Yang Jou", "Wen-Zen Shen"], "https://doi.org/10.1109/ICCAD.1995.480141", 5, "iccad", 1995]], "Noel Menezes": [0, ["A sequential quadratic programming approach to concurrent gate and wire sizing", ["Noel Menezes", "Ross Baldick", "Lawrence T. Pileggi"], "https://doi.org/10.1109/ICCAD.1995.480005", 8, "iccad", 1995]], "Joel Grodstein": [0, ["A delay model for logic synthesis of continuously-sized networks", ["Joel Grodstein", "Eric Lehman", "Heather Harkness", "Bill Grundmann", "Yosinori Watanabe"], "https://doi.org/10.1109/ICCAD.1995.480156", 5, "iccad", 1995]], "Mitrajit Chatterjee": [0, ["LOT: logic optimization with testability-new transformations using recursive learning", ["Mitrajit Chatterjee", "Dhiraj K. Pradhan", "Wolfgang Kunz"], "https://doi.org/10.1109/ICCAD.1995.480135", 8, "iccad", 1995]], "Roman Kuznar": [0, ["PROP: a recursive paradigm for area-efficient and performance oriented partitioning of large FPGA netlists", ["Roman Kuznar", "Franc Brglez"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.1995.10000", 6, "iccad", 1995]], "Chih-Chang Lin": [0, ["Cost-free scan: a low-overhead scan path design methodology", ["Chih-Chang Lin", "Mike Tien-Chien Lee", "Malgorzata Marek-Sadowska", "Kuang-Chien Chen"], "https://doi.org/10.1109/ICCAD.1995.480167", 6, "iccad", 1995]], "Shantanu Ganguly": [0, ["Clock distribution design and verification for PowerPC microprocessors", ["Shantanu Ganguly", "Shervin Hojat"], "https://doi.org/10.1109/ICCAD.1995.479991", 4, "iccad", 1995]], "Mahesh Mehendale": [0, ["Synthesis of multiplier-less FIR filters with minimum number of additions", ["Mahesh Mehendale", "Sunil D. Sherlekar", "G. Venkatesh"], "https://doi.org/10.1109/ICCAD.1995.480201", 4, "iccad", 1995]], "D. Zhou": [0, ["A fast wavelet collocation method for high-speed VLSI circuit simulation", ["D. Zhou", "N. Chen", "W. Cai"], "https://doi.org/10.1109/ICCAD.1995.480001", 8, "iccad", 1995]], "Brian Chess": [0, ["Diagnosis of realistic bridging faults with single stuck-at information", ["Brian Chess", "David B. Lavo", "F. Joel Ferguson", "Tracy Larrabee"], "https://doi.org/10.1109/ICCAD.1995.480011", 8, "iccad", 1995]], "Jianmin Li": [0, ["Linear decomposition algorithm for VLSI design applications", ["Jianmin Li", "John Lillis", "Chung-Kuan Cheng"], "https://doi.org/10.1109/ICCAD.1995.480016", 6, "iccad", 1995]], "Giri Devarayanadurg": [0, ["Dynamic test signal design for analog ICs", ["Giri Devarayanadurg", "Mani Soma"], "https://doi.org/10.1109/ICCAD.1995.480194", 4, "iccad", 1995]], "Man-Fai Yu": [1.1659528323295504e-12, ["Single-layer fanout routing and routability analysis for Ball Grid Arrays", ["Man-Fai Yu", "Wayne Wei-Ming Dai"], "https://doi.org/10.1109/ICCAD.1995.480175", 6, "iccad", 1995]], "Eduardo J. Peralias": [0, ["Statistical behavioral modeling and characterization of A/D converters", ["Eduardo J. Peralias", "Adoracion Rueda", "Jose Luis Huertas"], "https://doi.org/10.1109/ICCAD.1995.480172", 5, "iccad", 1995]], "Manfred Henftling": [0, ["A single-path-oriented fault-effect propagation in digital circuits considering multiple-path sensitization", ["Manfred Henftling", "Hannes C. Wittmann", "Kurt Antreich"], "https://doi.org/10.1109/ICCAD.1995.480027", 6, "iccad", 1995]], "Shipra Panda": [0, ["Who are the variables in your neighborhood", ["Shipra Panda", "Fabio Somenzi"], "https://doi.org/10.1109/ICCAD.1995.479994", 4, "iccad", 1995]], "Chauchin Su": [0, ["Impulse response fault model and fault extraction for functional level analog circuit diagnosis", ["Chauchin Su", "Shenshung Chiang", "Shyh-Jye Jou"], "https://doi.org/10.1109/ICCAD.1995.480195", 6, "iccad", 1995]], "Parthasarathi Dasgupta": [0, ["A unified approach to topology generation and area optimization of general floorplans", ["Parthasarathi Dasgupta", "Susmita Sur-Kolay", "Bhargab B. Bhattacharya"], "https://doi.org/10.1109/ICCAD.1995.480208", 4, "iccad", 1995]], "Kevin J. Kerns": [0, ["Stable and efficient reduction of substrate model networks using congruence transforms", ["Kevin J. Kerns", "Ivan L. Wemple", "Andrew T. Yang"], "https://doi.org/10.1109/ICCAD.1995.480014", 8, "iccad", 1995]], "Fermin Sanchez": [0, ["Time-Constrained Loop Pipelining", ["Fermin Sanchez"], "https://doi.org/10.1109/ICCAD.1995.480177", 0, "iccad", 1995]], "Huey-Yih Wang": [1.1656840399609791e-06, ["Multi-level logic optimization of FSM networks", ["Huey-Yih Wang", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.1995.480254", 8, "iccad", 1995]], "K. J. Singh": [0, ["Extracting RTL models from transistor netlists", ["K. J. Singh", "P. A. Subrahmanyam"], "https://doi.org/10.1109/ICCAD.1995.479879", 7, "iccad", 1995]], "Weiping Shi": [0, ["An optimal algorithm for area minimization of slicing floorplans", ["Weiping Shi"], "https://doi.org/10.1109/ICCAD.1995.480160", 5, "iccad", 1995]], "Amit Chowdhary": [0, ["Technology mapping for field-programmable gate arrays using integer programming", ["Amit Chowdhary", "John P. Hayes"], "https://doi.org/10.1109/ICCAD.1995.480139", 7, "iccad", 1995]], "Anirudh Devgan": [0, ["Efficient and accurate transient simulation in charge-voltage plane", ["Anirudh Devgan"], "https://doi.org/10.1109/ICCAD.1995.480000", 5, "iccad", 1995]], "Anand Raghunathan": [0, ["Acceleration techniques for dynamic vector compaction", ["Anand Raghunathan", "Srimat T. Chakradhar"], "https://doi.org/10.1109/ICCAD.1995.480134", 8, "iccad", 1995], ["An iterative improvement algorithm for low power data path synthesis", ["Anand Raghunathan", "Niraj K. Jha"], "https://doi.org/10.1109/ICCAD.1995.480190", 6, "iccad", 1995]], "Irith Pomeranz": [0, ["Functional test generation for delay faults in combinational circuits", ["Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1109/ICCAD.1995.480204", 8, "iccad", 1995]], "Rohini Gupta": [0, ["Constrained multivariable optimization of transmission lines with general topologies", ["Rohini Gupta", "Lawrence T. Pileggi"], "https://doi.org/10.1109/ICCAD.1995.480003", 8, "iccad", 1995]], "Hannah Honghua Yang": [2.344499261397459e-08, ["New algorithms for min-cut replication in partitioned circuits", ["Hannah Honghua Yang", "D. F. Wong"], "https://doi.org/10.1109/ICCAD.1995.480015", 7, "iccad", 1995]], "Elof Frank": [0, ["APPlaUSE: Area and performance optimization in a unified placement and synthesis environment", ["Elof Frank", "Thomas Lengauer"], "https://doi.org/10.1109/ICCAD.1995.480200", 6, "iccad", 1995]], "Jordi Cortadella": [0, ["Synthesizing Petri nets from state-based models", ["Jordi Cortadella", "Michael Kishinevsky", "Luciano Lavagno", "Alexandre Yakovlev"], "https://doi.org/10.1109/ICCAD.1995.480008", 8, "iccad", 1995]], "Eric Lehman": [0, ["Logic decomposition during technology mapping", ["Eric Lehman", "Yosinori Watanabe", "Joel Grodstein", "Heather Harkness"], "https://doi.org/10.1109/ICCAD.1995.480022", 8, "iccad", 1995]], "Michel R. C. M. Berkelaar": [0, ["Efficient orthonormality testing for synthesis with pass-transistor selectors", ["Michel R. C. M. Berkelaar", "Lukas P. P. P. van Ginneken"], "https://doi.org/10.1109/ICCAD.1995.480021", 8, "iccad", 1995]], "Kai-Yuan Chao": [0, ["Signal integrity optimization on the pad assignment for high-speed VLSI design", ["Kai-Yuan Chao", "D. F. Wong"], "https://doi.org/10.1109/ICCAD.1995.480253", 6, "iccad", 1995]], "Hiroshi Sawada": [0, ["Logic synthesis for look-up table based FPGAs using functional decomposition and support minimization", ["Hiroshi Sawada", "Takayuki Suyama", "Akira Nagoya"], "https://doi.org/10.1109/ICCAD.1995.480140", 6, "iccad", 1995]], "David Ihsin Cheng": [0, ["Circuit partitioning with logic perturbation", ["David Ihsin Cheng", "Chih-Chang Lin", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1109/ICCAD.1995.480198", 6, "iccad", 1995]], "Tianxiong Xue": [0, ["Post routing performance optimization via multi-link insertion and non-uniform wiresizing", ["Tianxiong Xue", "Ernest S. Kuh"], "https://doi.org/10.1109/ICCAD.1995.480174", 6, "iccad", 1995]], "Gjalt G. de Jong": [0, ["Background memory management for dynamic data structure intensive processing systems", ["Gjalt G. de Jong", "Bill Lin", "Carl Verdonck", "Sven Wuytack", "Francky Catthoor"], "https://doi.org/10.1109/ICCAD.1995.480165", 6, "iccad", 1995]], "Wing Hang Wong": [0, ["PARAS: system-level concurrent partitioning and scheduling", ["Wing Hang Wong", "Rajiv Jain"], "https://doi.org/10.1109/ICCAD.1995.480153", 6, "iccad", 1995]], "Jaewon Kim": [0.8390696942806244, ["A timing-driven data path layout synthesis with integer programming", ["Jaewon Kim", "Sung-Mo Kang"], "https://doi.org/10.1109/ICCAD.1995.480209", 4, "iccad", 1995]], "Reinaldo A. Bergamaschi": [0, ["Efficient use of large don't cares in high-level and logic synthesis", ["Reinaldo A. Bergamaschi", "Daniel Brand", "Leon Stok", "Michel R. C. M. Berkelaar", "Shiv Prakash"], "https://doi.org/10.1109/ICCAD.1995.480023", 7, "iccad", 1995]], "Herman Schmit": [0, ["Address generation for memories containing multiple arrays", ["Herman Schmit", "Donald E. Thomas"], "https://doi.org/10.1109/ICCAD.1995.480164", 5, "iccad", 1995]]}