#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Dec 28 16:44:21 2023
# Process ID: 16072
# Current directory: C:/Users/Saarthak/Desktop/Academia/third_sem/ELD/Lab3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8136 C:\Users\Saarthak\Desktop\Academia\third_sem\ELD\Lab3\Lab3.xpr
# Log file: C:/Users/Saarthak/Desktop/Academia/third_sem/ELD/Lab3/vivado.log
# Journal file: C:/Users/Saarthak/Desktop/Academia/third_sem/ELD/Lab3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Saarthak/Desktop/Academia/third_sem/ELD/Lab3/Lab3.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Saarthak/Desktop/Academia/ELD/Lab3' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/Saarthak/Desktop/Academia/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 959.652 ; gain = 281.555
update_compile_order -fileset sources_1
open_hw
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:192.168.226.142:51133
connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1097.699 ; gain = 9.910
connect_hw_server -url 192.168.226.142:51133
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:192.168.226.142:51133
connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2248.672 ; gain = 0.000
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210248722815]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210248722815]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target 192.168.226.142:51133/xilinx_tcf/Digilent/210248722815
set_property PROGRAM.FILE {C:/Users/Saarthak/Desktop/Academia/third_sem/ELD/Lab3/Lab3.runs/impl_1/vio_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {C:/Users/Saarthak/Desktop/Academia/third_sem/ELD/Lab3/Lab3.runs/impl_1/vio_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/Saarthak/Desktop/Academia/third_sem/ELD/Lab3/Lab3.runs/impl_1/vio_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1973] Mismatch between the design programmed into the device xc7z020 (JTAG device index = 1) and the probes file(s) C:/Users/Saarthak/Desktop/Academia/third_sem/ELD/Lab3/Lab3.runs/impl_1/vio_wrapper.ltx.
 The device core at location uuid_7DC8AE91E1615BD8B94E978E77BA0C34, has 3 VIO output port(s), but the core in the probes file(s) have 1 VIO output port(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
create_hw_cfgmem -hw_device [get_hw_devices xc7z020_1] -mem_dev [lindex [get_cfgmem_parts {28f032m29ewt-nor-x8}] 0]
set_property PROBES.FILE {C:/Users/Saarthak/Desktop/Academia/third_sem/ELD/Lab3/Lab3.runs/impl_1/vio_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/Saarthak/Desktop/Academia/third_sem/ELD/Lab3/Lab3.runs/impl_1/vio_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/Saarthak/Desktop/Academia/third_sem/ELD/Lab3/Lab3.runs/impl_1/vio_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Labtoolstcl 44-514] HW Server shutdown. Disconnecting from server: 192.168.226.142:51133
