# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec  9 2020 17:33:20

# File Generated:     Sep 28 2024 16:23:17

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX4K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for fifo_test|Clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (fifo_test|Clock:R vs. fifo_test|Clock:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: Din[0]
			6.1.2::Path details for port: Din[10]
			6.1.3::Path details for port: Din[1]
			6.1.4::Path details for port: Din[2]
			6.1.5::Path details for port: Din[3]
			6.1.6::Path details for port: Din[4]
			6.1.7::Path details for port: Din[5]
			6.1.8::Path details for port: Din[6]
			6.1.9::Path details for port: Din[7]
			6.1.10::Path details for port: Din[8]
			6.1.11::Path details for port: Din[9]
			6.1.12::Path details for port: Read_enable
			6.1.13::Path details for port: Reset
			6.1.14::Path details for port: Write_enable
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: Dout[0]
			6.2.2::Path details for port: Dout[10]
			6.2.3::Path details for port: Dout[1]
			6.2.4::Path details for port: Dout[2]
			6.2.5::Path details for port: Dout[3]
			6.2.6::Path details for port: Dout[4]
			6.2.7::Path details for port: Dout[5]
			6.2.8::Path details for port: Dout[6]
			6.2.9::Path details for port: Dout[7]
			6.2.10::Path details for port: Dout[8]
			6.2.11::Path details for port: Dout[9]
			6.2.12::Path details for port: Empty
			6.2.13::Path details for port: Full
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: Din[0]
			6.4.2::Path details for port: Din[10]
			6.4.3::Path details for port: Din[1]
			6.4.4::Path details for port: Din[2]
			6.4.5::Path details for port: Din[3]
			6.4.6::Path details for port: Din[4]
			6.4.7::Path details for port: Din[5]
			6.4.8::Path details for port: Din[6]
			6.4.9::Path details for port: Din[7]
			6.4.10::Path details for port: Din[8]
			6.4.11::Path details for port: Din[9]
			6.4.12::Path details for port: Read_enable
			6.4.13::Path details for port: Reset
			6.4.14::Path details for port: Write_enable
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: Dout[0]
			6.5.2::Path details for port: Dout[10]
			6.5.3::Path details for port: Dout[1]
			6.5.4::Path details for port: Dout[2]
			6.5.5::Path details for port: Dout[3]
			6.5.6::Path details for port: Dout[4]
			6.5.7::Path details for port: Dout[5]
			6.5.8::Path details for port: Dout[6]
			6.5.9::Path details for port: Dout[7]
			6.5.10::Path details for port: Dout[8]
			6.5.11::Path details for port: Dout[9]
			6.5.12::Path details for port: Empty
			6.5.13::Path details for port: Full
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: fifo_test|Clock  | Frequency: 244.99 MHz  | Target: 126.90 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock    Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  ---------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
fifo_test|Clock  fifo_test|Clock  7880             3798        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port     Clock Port  Setup Times  Clock Reference:Phase  
------------  ----------  -----------  ---------------------  
Din[0]        Clock       515          fifo_test|Clock:R      
Din[10]       Clock       45           fifo_test|Clock:R      
Din[1]        Clock       -467         fifo_test|Clock:R      
Din[2]        Clock       24           fifo_test|Clock:R      
Din[3]        Clock       396          fifo_test|Clock:R      
Din[4]        Clock       24           fifo_test|Clock:R      
Din[5]        Clock       754          fifo_test|Clock:R      
Din[6]        Clock       24           fifo_test|Clock:R      
Din[7]        Clock       747          fifo_test|Clock:R      
Din[8]        Clock       24           fifo_test|Clock:R      
Din[9]        Clock       747          fifo_test|Clock:R      
Read_enable   Clock       3538         fifo_test|Clock:R      
Reset         Clock       1589         fifo_test|Clock:R      
Write_enable  Clock       3657         fifo_test|Clock:R      


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  
Dout[0]    Clock       9918          fifo_test|Clock:R      
Dout[10]   Clock       10928         fifo_test|Clock:R      
Dout[1]    Clock       10641         fifo_test|Clock:R      
Dout[2]    Clock       10402         fifo_test|Clock:R      
Dout[3]    Clock       10704         fifo_test|Clock:R      
Dout[4]    Clock       9911          fifo_test|Clock:R      
Dout[5]    Clock       9869          fifo_test|Clock:R      
Dout[6]    Clock       9392          fifo_test|Clock:R      
Dout[7]    Clock       10269         fifo_test|Clock:R      
Dout[8]    Clock       10241         fifo_test|Clock:R      
Dout[9]    Clock       9504          fifo_test|Clock:R      
Empty      Clock       9126          fifo_test|Clock:R      
Full       Clock       9126          fifo_test|Clock:R      


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port     Clock Port  Hold Times  Clock Reference:Phase  
------------  ----------  ----------  ---------------------  
Din[0]        Clock       -199        fifo_test|Clock:R      
Din[10]       Clock       362         fifo_test|Clock:R      
Din[1]        Clock       881         fifo_test|Clock:R      
Din[2]        Clock       341         fifo_test|Clock:R      
Din[3]        Clock       -10         fifo_test|Clock:R      
Din[4]        Clock       341         fifo_test|Clock:R      
Din[5]        Clock       -423        fifo_test|Clock:R      
Din[6]        Clock       341         fifo_test|Clock:R      
Din[7]        Clock       -381        fifo_test|Clock:R      
Din[8]        Clock       341         fifo_test|Clock:R      
Din[9]        Clock       -381        fifo_test|Clock:R      
Read_enable   Clock       -907        fifo_test|Clock:R      
Reset         Clock       846         fifo_test|Clock:R      
Write_enable  Clock       306         fifo_test|Clock:R      


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  
Dout[0]    Clock       9562                  fifo_test|Clock:R      
Dout[10]   Clock       10551                 fifo_test|Clock:R      
Dout[1]    Clock       10277                 fifo_test|Clock:R      
Dout[2]    Clock       10053                 fifo_test|Clock:R      
Dout[3]    Clock       10291                 fifo_test|Clock:R      
Dout[4]    Clock       9555                  fifo_test|Clock:R      
Dout[5]    Clock       9520                  fifo_test|Clock:R      
Dout[6]    Clock       9085                  fifo_test|Clock:R      
Dout[7]    Clock       9927                  fifo_test|Clock:R      
Dout[8]    Clock       9899                  fifo_test|Clock:R      
Dout[9]    Clock       9204                  fifo_test|Clock:R      
Empty      Clock       8819                  fifo_test|Clock:R      
Full       Clock       8819                  fifo_test|Clock:R      


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for fifo_test|Clock
*********************************************
Clock: fifo_test|Clock
Frequency: 244.99 MHz | Target: 126.90 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout
Path End         : U1.Sync_data_counter_inst.data_cnt_4_LC_1_12_4/in3
Capture Clock    : U1.Sync_data_counter_inst.data_cnt_4_LC_1_12_4/clk
Setup Constraint : 7880p
Path slack       : 3799p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -274
------------------------------------------------   ----- 
End-of-path required time (ps)                     10522

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 3268
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6723
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                            model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout                          LogicCell40_SEQ_MODE_1000    540              3455   3798  RISE       4
I__217/I                                                            LocalMux                       0              3455   3798  RISE       1
I__217/O                                                            LocalMux                     330              3785   3798  RISE       1
I__221/I                                                            InMux                          0              3785   3798  RISE       1
I__221/O                                                            InMux                        259              4044   3798  RISE       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/in3                               LogicCell40_SEQ_MODE_0000      0              4044   3798  RISE       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/lcout                             LogicCell40_SEQ_MODE_0000    316              4360   3798  RISE      15
I__524/I                                                            LocalMux                       0              4360   3798  RISE       1
I__524/O                                                            LocalMux                     330              4690   3798  RISE       1
I__530/I                                                            InMux                          0              4690   3798  RISE       1
I__530/O                                                            InMux                        259              4949   3798  RISE       1
U1.Sync_data_counter_inst.un1_data_cnt_cry_0_c_RNO_LC_1_11_1/in3    LogicCell40_SEQ_MODE_0000      0              4949   3798  RISE       1
U1.Sync_data_counter_inst.un1_data_cnt_cry_0_c_RNO_LC_1_11_1/lcout  LogicCell40_SEQ_MODE_0000    316              5265   3798  RISE       1
I__147/I                                                            LocalMux                       0              5265   3798  RISE       1
I__147/O                                                            LocalMux                     330              5594   3798  RISE       1
I__148/I                                                            InMux                          0              5594   3798  RISE       1
I__148/O                                                            InMux                        259              5854   3798  RISE       1
I__149/I                                                            CascadeMux                     0              5854   3798  RISE       1
I__149/O                                                            CascadeMux                     0              5854   3798  RISE       1
U1.Sync_data_counter_inst.un1_data_cnt_cry_0_c_LC_1_12_0/in2        LogicCell40_SEQ_MODE_0000      0              5854   3798  RISE       1
U1.Sync_data_counter_inst.un1_data_cnt_cry_0_c_LC_1_12_0/carryout   LogicCell40_SEQ_MODE_0000    231              6085   3798  RISE       2
U1.Sync_data_counter_inst.data_cnt_1_LC_1_12_1/carryin              LogicCell40_SEQ_MODE_1000      0              6085   3798  RISE       1
U1.Sync_data_counter_inst.data_cnt_1_LC_1_12_1/carryout             LogicCell40_SEQ_MODE_1000    126              6211   3798  RISE       2
U1.Sync_data_counter_inst.data_cnt_2_LC_1_12_2/carryin              LogicCell40_SEQ_MODE_1000      0              6211   3798  RISE       1
U1.Sync_data_counter_inst.data_cnt_2_LC_1_12_2/carryout             LogicCell40_SEQ_MODE_1000    126              6338   3798  RISE       2
U1.Sync_data_counter_inst.data_cnt_3_LC_1_12_3/carryin              LogicCell40_SEQ_MODE_1000      0              6338   3798  RISE       1
U1.Sync_data_counter_inst.data_cnt_3_LC_1_12_3/carryout             LogicCell40_SEQ_MODE_1000    126              6464   3798  RISE       1
I__196/I                                                            InMux                          0              6464   3798  RISE       1
I__196/O                                                            InMux                        259              6723   3798  RISE       1
U1.Sync_data_counter_inst.data_cnt_4_LC_1_12_4/in3                  LogicCell40_SEQ_MODE_1000      0              6723   3798  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__462/I                                            ClkMux                         0              2607  RISE       1
I__462/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_data_counter_inst.data_cnt_4_LC_1_12_4/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (fifo_test|Clock:R vs. fifo_test|Clock:R)
***********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout
Path End         : U1.Sync_data_counter_inst.data_cnt_4_LC_1_12_4/in3
Capture Clock    : U1.Sync_data_counter_inst.data_cnt_4_LC_1_12_4/clk
Setup Constraint : 7880p
Path slack       : 3799p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -274
------------------------------------------------   ----- 
End-of-path required time (ps)                     10522

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 3268
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6723
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                            model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout                          LogicCell40_SEQ_MODE_1000    540              3455   3798  RISE       4
I__217/I                                                            LocalMux                       0              3455   3798  RISE       1
I__217/O                                                            LocalMux                     330              3785   3798  RISE       1
I__221/I                                                            InMux                          0              3785   3798  RISE       1
I__221/O                                                            InMux                        259              4044   3798  RISE       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/in3                               LogicCell40_SEQ_MODE_0000      0              4044   3798  RISE       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/lcout                             LogicCell40_SEQ_MODE_0000    316              4360   3798  RISE      15
I__524/I                                                            LocalMux                       0              4360   3798  RISE       1
I__524/O                                                            LocalMux                     330              4690   3798  RISE       1
I__530/I                                                            InMux                          0              4690   3798  RISE       1
I__530/O                                                            InMux                        259              4949   3798  RISE       1
U1.Sync_data_counter_inst.un1_data_cnt_cry_0_c_RNO_LC_1_11_1/in3    LogicCell40_SEQ_MODE_0000      0              4949   3798  RISE       1
U1.Sync_data_counter_inst.un1_data_cnt_cry_0_c_RNO_LC_1_11_1/lcout  LogicCell40_SEQ_MODE_0000    316              5265   3798  RISE       1
I__147/I                                                            LocalMux                       0              5265   3798  RISE       1
I__147/O                                                            LocalMux                     330              5594   3798  RISE       1
I__148/I                                                            InMux                          0              5594   3798  RISE       1
I__148/O                                                            InMux                        259              5854   3798  RISE       1
I__149/I                                                            CascadeMux                     0              5854   3798  RISE       1
I__149/O                                                            CascadeMux                     0              5854   3798  RISE       1
U1.Sync_data_counter_inst.un1_data_cnt_cry_0_c_LC_1_12_0/in2        LogicCell40_SEQ_MODE_0000      0              5854   3798  RISE       1
U1.Sync_data_counter_inst.un1_data_cnt_cry_0_c_LC_1_12_0/carryout   LogicCell40_SEQ_MODE_0000    231              6085   3798  RISE       2
U1.Sync_data_counter_inst.data_cnt_1_LC_1_12_1/carryin              LogicCell40_SEQ_MODE_1000      0              6085   3798  RISE       1
U1.Sync_data_counter_inst.data_cnt_1_LC_1_12_1/carryout             LogicCell40_SEQ_MODE_1000    126              6211   3798  RISE       2
U1.Sync_data_counter_inst.data_cnt_2_LC_1_12_2/carryin              LogicCell40_SEQ_MODE_1000      0              6211   3798  RISE       1
U1.Sync_data_counter_inst.data_cnt_2_LC_1_12_2/carryout             LogicCell40_SEQ_MODE_1000    126              6338   3798  RISE       2
U1.Sync_data_counter_inst.data_cnt_3_LC_1_12_3/carryin              LogicCell40_SEQ_MODE_1000      0              6338   3798  RISE       1
U1.Sync_data_counter_inst.data_cnt_3_LC_1_12_3/carryout             LogicCell40_SEQ_MODE_1000    126              6464   3798  RISE       1
I__196/I                                                            InMux                          0              6464   3798  RISE       1
I__196/O                                                            InMux                        259              6723   3798  RISE       1
U1.Sync_data_counter_inst.data_cnt_4_LC_1_12_4/in3                  LogicCell40_SEQ_MODE_1000      0              6723   3798  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__462/I                                            ClkMux                         0              2607  RISE       1
I__462/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_data_counter_inst.data_cnt_4_LC_1_12_4/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: Din[0]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : Din[0]
Clock Port        : Clock
Clock Reference   : fifo_test|Clock:R
Setup Time        : 515


Data Path Delay                3269
+ Setup Time                    161
- Capture Clock Path Delay    -2915
---------------------------- ------
Setup to Clock                  515

Data Path
pin name                                        model name              delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------  -----  -----------------  ----  ------  
Din[0]                                          fifo_test               0      0                  RISE  1       
Din_ibuf_0_iopad/PACKAGEPIN:in                  IO_PAD                  0      0                  RISE  1       
Din_ibuf_0_iopad/DOUT                           IO_PAD                  590    590                RISE  1       
Din_ibuf_0_preio/PADIN                          PRE_IO_PIN_TYPE_000001  0      590                RISE  1       
Din_ibuf_0_preio/DIN0                           PRE_IO_PIN_TYPE_000001  617    1207               RISE  1       
I__124/I                                        Odrv12                  0      1207               RISE  1       
I__124/O                                        Odrv12                  491    1698               RISE  1       
I__125/I                                        Span12Mux_v             0      1698               RISE  1       
I__125/O                                        Span12Mux_v             491    2189               RISE  1       
I__126/I                                        Span12Mux_h             0      2189               RISE  1       
I__126/O                                        Span12Mux_h             491    2680               RISE  1       
I__127/I                                        LocalMux                0      2680               RISE  1       
I__127/O                                        LocalMux                330    3010               RISE  1       
I__128/I                                        InMux                   0      3010               RISE  1       
I__128/O                                        InMux                   259    3269               RISE  1       
U1.fifo_mem_inst.mem_mem_0_0_physical/WDATA[0]  SB_RAM40_4K             0      3269               RISE  1       

Capture Clock Path
pin name                                            model name   delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -----------  -----  -----------------  ----  ------  
Clock                                               fifo_test    0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD       0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD       590    590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF  0      590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF  1862   2452               RISE  1       
I__460/I                                            gio2CtrlBuf  0      2452               RISE  1       
I__460/O                                            gio2CtrlBuf  0      2452               RISE  1       
I__461/I                                            GlobalMux    0      2452               RISE  1       
I__461/O                                            GlobalMux    154    2607               RISE  1       
I__472/I                                            ClkMux       0      2607               RISE  1       
I__472/O                                            ClkMux       309    2915               RISE  1       
U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK          SB_RAM40_4K  0      2915               RISE  1       

6.1.2::Path details for port: Din[10]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : Din[10]
Clock Port        : Clock
Clock Reference   : fifo_test|Clock:R
Setup Time        : 45


Data Path Delay                2799
+ Setup Time                    161
- Capture Clock Path Delay    -2915
---------------------------- ------
Setup to Clock                   45

Data Path
pin name                                         model name              delay  cummulative delay  edge  Fanout  
-----------------------------------------------  ----------------------  -----  -----------------  ----  ------  
Din[10]                                          fifo_test               0      0                  RISE  1       
Din_ibuf_10_iopad/PACKAGEPIN:in                  IO_PAD                  0      0                  RISE  1       
Din_ibuf_10_iopad/DOUT                           IO_PAD                  590    590                RISE  1       
Din_ibuf_10_preio/PADIN                          PRE_IO_PIN_TYPE_000001  0      590                RISE  1       
Din_ibuf_10_preio/DIN0                           PRE_IO_PIN_TYPE_000001  617    1207               RISE  1       
I__133/I                                         Odrv4                   0      1207               RISE  1       
I__133/O                                         Odrv4                   351    1558               RISE  1       
I__134/I                                         Span4Mux_h              0      1558               RISE  1       
I__134/O                                         Span4Mux_h              302    1859               RISE  1       
I__135/I                                         Span4Mux_v              0      1859               RISE  1       
I__135/O                                         Span4Mux_v              351    2210               RISE  1       
I__136/I                                         LocalMux                0      2210               RISE  1       
I__136/O                                         LocalMux                330    2540               RISE  1       
I__137/I                                         InMux                   0      2540               RISE  1       
I__137/O                                         InMux                   259    2799               RISE  1       
U1.fifo_mem_inst.mem_mem_0_0_physical/WDATA[10]  SB_RAM40_4K             0      2799               RISE  1       

Capture Clock Path
pin name                                            model name   delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -----------  -----  -----------------  ----  ------  
Clock                                               fifo_test    0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD       0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD       590    590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF  0      590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF  1862   2452               RISE  1       
I__460/I                                            gio2CtrlBuf  0      2452               RISE  1       
I__460/O                                            gio2CtrlBuf  0      2452               RISE  1       
I__461/I                                            GlobalMux    0      2452               RISE  1       
I__461/O                                            GlobalMux    154    2607               RISE  1       
I__472/I                                            ClkMux       0      2607               RISE  1       
I__472/O                                            ClkMux       309    2915               RISE  1       
U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK          SB_RAM40_4K  0      2915               RISE  1       

6.1.3::Path details for port: Din[1]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : Din[1]
Clock Port        : Clock
Clock Reference   : fifo_test|Clock:R
Setup Time        : -467


Data Path Delay                2287
+ Setup Time                    161
- Capture Clock Path Delay    -2915
---------------------------- ------
Setup to Clock                 -467

Data Path
pin name                                        model name              delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------  -----  -----------------  ----  ------  
Din[1]                                          fifo_test               0      0                  RISE  1       
Din_ibuf_1_iopad/PACKAGEPIN:in                  IO_PAD                  0      0                  RISE  1       
Din_ibuf_1_iopad/DOUT                           IO_PAD                  590    590                RISE  1       
Din_ibuf_1_preio/PADIN                          PRE_IO_PIN_TYPE_000001  0      590                RISE  1       
Din_ibuf_1_preio/DIN0                           PRE_IO_PIN_TYPE_000001  617    1207               RISE  1       
I__103/I                                        Odrv12                  0      1207               RISE  1       
I__103/O                                        Odrv12                  491    1698               RISE  1       
I__104/I                                        LocalMux                0      1698               RISE  1       
I__104/O                                        LocalMux                330    2028               RISE  1       
I__105/I                                        InMux                   0      2028               RISE  1       
I__105/O                                        InMux                   259    2287               RISE  1       
U1.fifo_mem_inst.mem_mem_0_0_physical/WDATA[1]  SB_RAM40_4K             0      2287               RISE  1       

Capture Clock Path
pin name                                            model name   delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -----------  -----  -----------------  ----  ------  
Clock                                               fifo_test    0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD       0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD       590    590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF  0      590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF  1862   2452               RISE  1       
I__460/I                                            gio2CtrlBuf  0      2452               RISE  1       
I__460/O                                            gio2CtrlBuf  0      2452               RISE  1       
I__461/I                                            GlobalMux    0      2452               RISE  1       
I__461/O                                            GlobalMux    154    2607               RISE  1       
I__472/I                                            ClkMux       0      2607               RISE  1       
I__472/O                                            ClkMux       309    2915               RISE  1       
U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK          SB_RAM40_4K  0      2915               RISE  1       

6.1.4::Path details for port: Din[2]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : Din[2]
Clock Port        : Clock
Clock Reference   : fifo_test|Clock:R
Setup Time        : 24


Data Path Delay                2778
+ Setup Time                    161
- Capture Clock Path Delay    -2915
---------------------------- ------
Setup to Clock                   24

Data Path
pin name                                        model name              delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------  -----  -----------------  ----  ------  
Din[2]                                          fifo_test               0      0                  RISE  1       
Din_ibuf_2_iopad/PACKAGEPIN:in                  IO_PAD                  0      0                  RISE  1       
Din_ibuf_2_iopad/DOUT                           IO_PAD                  590    590                RISE  1       
Din_ibuf_2_preio/PADIN                          PRE_IO_PIN_TYPE_000001  0      590                RISE  1       
Din_ibuf_2_preio/DIN0                           PRE_IO_PIN_TYPE_000001  617    1207               RISE  1       
I__93/I                                         Odrv12                  0      1207               RISE  1       
I__93/O                                         Odrv12                  491    1698               RISE  1       
I__94/I                                         Span12Mux_v             0      1698               RISE  1       
I__94/O                                         Span12Mux_v             491    2189               RISE  1       
I__95/I                                         LocalMux                0      2189               RISE  1       
I__95/O                                         LocalMux                330    2519               RISE  1       
I__96/I                                         InMux                   0      2519               RISE  1       
I__96/O                                         InMux                   259    2778               RISE  1       
U1.fifo_mem_inst.mem_mem_0_0_physical/WDATA[2]  SB_RAM40_4K             0      2778               RISE  1       

Capture Clock Path
pin name                                            model name   delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -----------  -----  -----------------  ----  ------  
Clock                                               fifo_test    0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD       0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD       590    590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF  0      590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF  1862   2452               RISE  1       
I__460/I                                            gio2CtrlBuf  0      2452               RISE  1       
I__460/O                                            gio2CtrlBuf  0      2452               RISE  1       
I__461/I                                            GlobalMux    0      2452               RISE  1       
I__461/O                                            GlobalMux    154    2607               RISE  1       
I__472/I                                            ClkMux       0      2607               RISE  1       
I__472/O                                            ClkMux       309    2915               RISE  1       
U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK          SB_RAM40_4K  0      2915               RISE  1       

6.1.5::Path details for port: Din[3]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : Din[3]
Clock Port        : Clock
Clock Reference   : fifo_test|Clock:R
Setup Time        : 396


Data Path Delay                3150
+ Setup Time                    161
- Capture Clock Path Delay    -2915
---------------------------- ------
Setup to Clock                  396

Data Path
pin name                                        model name              delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------  -----  -----------------  ----  ------  
Din[3]                                          fifo_test               0      0                  RISE  1       
Din_ibuf_3_iopad/PACKAGEPIN:in                  IO_PAD                  0      0                  RISE  1       
Din_ibuf_3_iopad/DOUT                           IO_PAD                  590    590                RISE  1       
Din_ibuf_3_preio/PADIN                          PRE_IO_PIN_TYPE_000001  0      590                RISE  1       
Din_ibuf_3_preio/DIN0                           PRE_IO_PIN_TYPE_000001  617    1207               RISE  1       
I__83/I                                         Odrv4                   0      1207               RISE  1       
I__83/O                                         Odrv4                   351    1558               RISE  1       
I__84/I                                         Span4Mux_v              0      1558               RISE  1       
I__84/O                                         Span4Mux_v              351    1909               RISE  1       
I__85/I                                         Span4Mux_h              0      1909               RISE  1       
I__85/O                                         Span4Mux_h              302    2210               RISE  1       
I__86/I                                         Span4Mux_v              0      2210               RISE  1       
I__86/O                                         Span4Mux_v              351    2561               RISE  1       
I__87/I                                         LocalMux                0      2561               RISE  1       
I__87/O                                         LocalMux                330    2890               RISE  1       
I__88/I                                         InMux                   0      2890               RISE  1       
I__88/O                                         InMux                   259    3150               RISE  1       
U1.fifo_mem_inst.mem_mem_0_0_physical/WDATA[3]  SB_RAM40_4K             0      3150               RISE  1       

Capture Clock Path
pin name                                            model name   delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -----------  -----  -----------------  ----  ------  
Clock                                               fifo_test    0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD       0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD       590    590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF  0      590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF  1862   2452               RISE  1       
I__460/I                                            gio2CtrlBuf  0      2452               RISE  1       
I__460/O                                            gio2CtrlBuf  0      2452               RISE  1       
I__461/I                                            GlobalMux    0      2452               RISE  1       
I__461/O                                            GlobalMux    154    2607               RISE  1       
I__472/I                                            ClkMux       0      2607               RISE  1       
I__472/O                                            ClkMux       309    2915               RISE  1       
U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK          SB_RAM40_4K  0      2915               RISE  1       

6.1.6::Path details for port: Din[4]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : Din[4]
Clock Port        : Clock
Clock Reference   : fifo_test|Clock:R
Setup Time        : 24


Data Path Delay                2778
+ Setup Time                    161
- Capture Clock Path Delay    -2915
---------------------------- ------
Setup to Clock                   24

Data Path
pin name                                        model name              delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------  -----  -----------------  ----  ------  
Din[4]                                          fifo_test               0      0                  RISE  1       
Din_ibuf_4_iopad/PACKAGEPIN:in                  IO_PAD                  0      0                  RISE  1       
Din_ibuf_4_iopad/DOUT                           IO_PAD                  590    590                RISE  1       
Din_ibuf_4_preio/PADIN                          PRE_IO_PIN_TYPE_000001  0      590                RISE  1       
Din_ibuf_4_preio/DIN0                           PRE_IO_PIN_TYPE_000001  617    1207               RISE  1       
I__129/I                                        Odrv12                  0      1207               RISE  1       
I__129/O                                        Odrv12                  491    1698               RISE  1       
I__130/I                                        Span12Mux_v             0      1698               RISE  1       
I__130/O                                        Span12Mux_v             491    2189               RISE  1       
I__131/I                                        LocalMux                0      2189               RISE  1       
I__131/O                                        LocalMux                330    2519               RISE  1       
I__132/I                                        InMux                   0      2519               RISE  1       
I__132/O                                        InMux                   259    2778               RISE  1       
U1.fifo_mem_inst.mem_mem_0_0_physical/WDATA[4]  SB_RAM40_4K             0      2778               RISE  1       

Capture Clock Path
pin name                                            model name   delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -----------  -----  -----------------  ----  ------  
Clock                                               fifo_test    0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD       0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD       590    590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF  0      590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF  1862   2452               RISE  1       
I__460/I                                            gio2CtrlBuf  0      2452               RISE  1       
I__460/O                                            gio2CtrlBuf  0      2452               RISE  1       
I__461/I                                            GlobalMux    0      2452               RISE  1       
I__461/O                                            GlobalMux    154    2607               RISE  1       
I__472/I                                            ClkMux       0      2607               RISE  1       
I__472/O                                            ClkMux       309    2915               RISE  1       
U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK          SB_RAM40_4K  0      2915               RISE  1       

6.1.7::Path details for port: Din[5]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : Din[5]
Clock Port        : Clock
Clock Reference   : fifo_test|Clock:R
Setup Time        : 754


Data Path Delay                3508
+ Setup Time                    161
- Capture Clock Path Delay    -2915
---------------------------- ------
Setup to Clock                  754

Data Path
pin name                                        model name              delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------  -----  -----------------  ----  ------  
Din[5]                                          fifo_test               0      0                  RISE  1       
Din_ibuf_5_iopad/PACKAGEPIN:in                  IO_PAD                  0      0                  RISE  1       
Din_ibuf_5_iopad/DOUT                           IO_PAD                  590    590                RISE  1       
Din_ibuf_5_preio/PADIN                          PRE_IO_PIN_TYPE_000001  0      590                RISE  1       
Din_ibuf_5_preio/DIN0                           PRE_IO_PIN_TYPE_000001  617    1207               RISE  1       
I__97/I                                         Odrv12                  0      1207               RISE  1       
I__97/O                                         Odrv12                  491    1698               RISE  1       
I__98/I                                         Span12Mux_v             0      1698               RISE  1       
I__98/O                                         Span12Mux_v             491    2189               RISE  1       
I__99/I                                         Sp12to4                 0      2189               RISE  1       
I__99/O                                         Sp12to4                 428    2617               RISE  1       
I__100/I                                        Span4Mux_h              0      2617               RISE  1       
I__100/O                                        Span4Mux_h              302    2918               RISE  1       
I__101/I                                        LocalMux                0      2918               RISE  1       
I__101/O                                        LocalMux                330    3248               RISE  1       
I__102/I                                        InMux                   0      3248               RISE  1       
I__102/O                                        InMux                   259    3508               RISE  1       
U1.fifo_mem_inst.mem_mem_0_0_physical/WDATA[5]  SB_RAM40_4K             0      3508               RISE  1       

Capture Clock Path
pin name                                            model name   delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -----------  -----  -----------------  ----  ------  
Clock                                               fifo_test    0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD       0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD       590    590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF  0      590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF  1862   2452               RISE  1       
I__460/I                                            gio2CtrlBuf  0      2452               RISE  1       
I__460/O                                            gio2CtrlBuf  0      2452               RISE  1       
I__461/I                                            GlobalMux    0      2452               RISE  1       
I__461/O                                            GlobalMux    154    2607               RISE  1       
I__472/I                                            ClkMux       0      2607               RISE  1       
I__472/O                                            ClkMux       309    2915               RISE  1       
U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK          SB_RAM40_4K  0      2915               RISE  1       

6.1.8::Path details for port: Din[6]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : Din[6]
Clock Port        : Clock
Clock Reference   : fifo_test|Clock:R
Setup Time        : 24


Data Path Delay                2778
+ Setup Time                    161
- Capture Clock Path Delay    -2915
---------------------------- ------
Setup to Clock                   24

Data Path
pin name                                        model name              delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------  -----  -----------------  ----  ------  
Din[6]                                          fifo_test               0      0                  RISE  1       
Din_ibuf_6_iopad/PACKAGEPIN:in                  IO_PAD                  0      0                  RISE  1       
Din_ibuf_6_iopad/DOUT                           IO_PAD                  590    590                RISE  1       
Din_ibuf_6_preio/PADIN                          PRE_IO_PIN_TYPE_000001  0      590                RISE  1       
Din_ibuf_6_preio/DIN0                           PRE_IO_PIN_TYPE_000001  617    1207               RISE  1       
I__89/I                                         Odrv12                  0      1207               RISE  1       
I__89/O                                         Odrv12                  491    1698               RISE  1       
I__90/I                                         Span12Mux_v             0      1698               RISE  1       
I__90/O                                         Span12Mux_v             491    2189               RISE  1       
I__91/I                                         LocalMux                0      2189               RISE  1       
I__91/O                                         LocalMux                330    2519               RISE  1       
I__92/I                                         InMux                   0      2519               RISE  1       
I__92/O                                         InMux                   259    2778               RISE  1       
U1.fifo_mem_inst.mem_mem_0_0_physical/WDATA[6]  SB_RAM40_4K             0      2778               RISE  1       

Capture Clock Path
pin name                                            model name   delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -----------  -----  -----------------  ----  ------  
Clock                                               fifo_test    0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD       0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD       590    590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF  0      590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF  1862   2452               RISE  1       
I__460/I                                            gio2CtrlBuf  0      2452               RISE  1       
I__460/O                                            gio2CtrlBuf  0      2452               RISE  1       
I__461/I                                            GlobalMux    0      2452               RISE  1       
I__461/O                                            GlobalMux    154    2607               RISE  1       
I__472/I                                            ClkMux       0      2607               RISE  1       
I__472/O                                            ClkMux       309    2915               RISE  1       
U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK          SB_RAM40_4K  0      2915               RISE  1       

6.1.9::Path details for port: Din[7]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : Din[7]
Clock Port        : Clock
Clock Reference   : fifo_test|Clock:R
Setup Time        : 747


Data Path Delay                3501
+ Setup Time                    161
- Capture Clock Path Delay    -2915
---------------------------- ------
Setup to Clock                  747

Data Path
pin name                                        model name              delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------  -----  -----------------  ----  ------  
Din[7]                                          fifo_test               0      0                  RISE  1       
Din_ibuf_7_iopad/PACKAGEPIN:in                  IO_PAD                  0      0                  RISE  1       
Din_ibuf_7_iopad/DOUT                           IO_PAD                  590    590                RISE  1       
Din_ibuf_7_preio/PADIN                          PRE_IO_PIN_TYPE_000001  0      590                RISE  1       
Din_ibuf_7_preio/DIN0                           PRE_IO_PIN_TYPE_000001  617    1207               RISE  1       
I__110/I                                        Odrv4                   0      1207               RISE  1       
I__110/O                                        Odrv4                   351    1558               RISE  1       
I__111/I                                        Span4Mux_v              0      1558               RISE  1       
I__111/O                                        Span4Mux_v              351    1909               RISE  1       
I__112/I                                        Span4Mux_v              0      1909               RISE  1       
I__112/O                                        Span4Mux_v              351    2259               RISE  1       
I__113/I                                        Span4Mux_h              0      2259               RISE  1       
I__113/O                                        Span4Mux_h              302    2561               RISE  1       
I__114/I                                        Span4Mux_v              0      2561               RISE  1       
I__114/O                                        Span4Mux_v              351    2911               RISE  1       
I__115/I                                        LocalMux                0      2911               RISE  1       
I__115/O                                        LocalMux                330    3241               RISE  1       
I__116/I                                        InMux                   0      3241               RISE  1       
I__116/O                                        InMux                   259    3501               RISE  1       
U1.fifo_mem_inst.mem_mem_0_0_physical/WDATA[7]  SB_RAM40_4K             0      3501               RISE  1       

Capture Clock Path
pin name                                            model name   delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -----------  -----  -----------------  ----  ------  
Clock                                               fifo_test    0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD       0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD       590    590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF  0      590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF  1862   2452               RISE  1       
I__460/I                                            gio2CtrlBuf  0      2452               RISE  1       
I__460/O                                            gio2CtrlBuf  0      2452               RISE  1       
I__461/I                                            GlobalMux    0      2452               RISE  1       
I__461/O                                            GlobalMux    154    2607               RISE  1       
I__472/I                                            ClkMux       0      2607               RISE  1       
I__472/O                                            ClkMux       309    2915               RISE  1       
U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK          SB_RAM40_4K  0      2915               RISE  1       

6.1.10::Path details for port: Din[8]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : Din[8]
Clock Port        : Clock
Clock Reference   : fifo_test|Clock:R
Setup Time        : 24


Data Path Delay                2778
+ Setup Time                    161
- Capture Clock Path Delay    -2915
---------------------------- ------
Setup to Clock                   24

Data Path
pin name                                        model name              delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------  -----  -----------------  ----  ------  
Din[8]                                          fifo_test               0      0                  RISE  1       
Din_ibuf_8_iopad/PACKAGEPIN:in                  IO_PAD                  0      0                  RISE  1       
Din_ibuf_8_iopad/DOUT                           IO_PAD                  590    590                RISE  1       
Din_ibuf_8_preio/PADIN                          PRE_IO_PIN_TYPE_000001  0      590                RISE  1       
Din_ibuf_8_preio/DIN0                           PRE_IO_PIN_TYPE_000001  617    1207               RISE  1       
I__106/I                                        Odrv12                  0      1207               RISE  1       
I__106/O                                        Odrv12                  491    1698               RISE  1       
I__107/I                                        Span12Mux_v             0      1698               RISE  1       
I__107/O                                        Span12Mux_v             491    2189               RISE  1       
I__108/I                                        LocalMux                0      2189               RISE  1       
I__108/O                                        LocalMux                330    2519               RISE  1       
I__109/I                                        InMux                   0      2519               RISE  1       
I__109/O                                        InMux                   259    2778               RISE  1       
U1.fifo_mem_inst.mem_mem_0_0_physical/WDATA[8]  SB_RAM40_4K             0      2778               RISE  1       

Capture Clock Path
pin name                                            model name   delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -----------  -----  -----------------  ----  ------  
Clock                                               fifo_test    0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD       0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD       590    590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF  0      590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF  1862   2452               RISE  1       
I__460/I                                            gio2CtrlBuf  0      2452               RISE  1       
I__460/O                                            gio2CtrlBuf  0      2452               RISE  1       
I__461/I                                            GlobalMux    0      2452               RISE  1       
I__461/O                                            GlobalMux    154    2607               RISE  1       
I__472/I                                            ClkMux       0      2607               RISE  1       
I__472/O                                            ClkMux       309    2915               RISE  1       
U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK          SB_RAM40_4K  0      2915               RISE  1       

6.1.11::Path details for port: Din[9]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : Din[9]
Clock Port        : Clock
Clock Reference   : fifo_test|Clock:R
Setup Time        : 747


Data Path Delay                3501
+ Setup Time                    161
- Capture Clock Path Delay    -2915
---------------------------- ------
Setup to Clock                  747

Data Path
pin name                                        model name              delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------  -----  -----------------  ----  ------  
Din[9]                                          fifo_test               0      0                  RISE  1       
Din_ibuf_9_iopad/PACKAGEPIN:in                  IO_PAD                  0      0                  RISE  1       
Din_ibuf_9_iopad/DOUT                           IO_PAD                  590    590                RISE  1       
Din_ibuf_9_preio/PADIN                          PRE_IO_PIN_TYPE_000001  0      590                RISE  1       
Din_ibuf_9_preio/DIN0                           PRE_IO_PIN_TYPE_000001  617    1207               RISE  1       
I__117/I                                        Odrv4                   0      1207               RISE  1       
I__117/O                                        Odrv4                   351    1558               RISE  1       
I__118/I                                        Span4Mux_v              0      1558               RISE  1       
I__118/O                                        Span4Mux_v              351    1909               RISE  1       
I__119/I                                        Span4Mux_v              0      1909               RISE  1       
I__119/O                                        Span4Mux_v              351    2259               RISE  1       
I__120/I                                        Span4Mux_h              0      2259               RISE  1       
I__120/O                                        Span4Mux_h              302    2561               RISE  1       
I__121/I                                        Span4Mux_v              0      2561               RISE  1       
I__121/O                                        Span4Mux_v              351    2911               RISE  1       
I__122/I                                        LocalMux                0      2911               RISE  1       
I__122/O                                        LocalMux                330    3241               RISE  1       
I__123/I                                        InMux                   0      3241               RISE  1       
I__123/O                                        InMux                   259    3501               RISE  1       
U1.fifo_mem_inst.mem_mem_0_0_physical/WDATA[9]  SB_RAM40_4K             0      3501               RISE  1       

Capture Clock Path
pin name                                            model name   delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -----------  -----  -----------------  ----  ------  
Clock                                               fifo_test    0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD       0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD       590    590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF  0      590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF  1862   2452               RISE  1       
I__460/I                                            gio2CtrlBuf  0      2452               RISE  1       
I__460/O                                            gio2CtrlBuf  0      2452               RISE  1       
I__461/I                                            GlobalMux    0      2452               RISE  1       
I__461/O                                            GlobalMux    154    2607               RISE  1       
I__472/I                                            ClkMux       0      2607               RISE  1       
I__472/O                                            ClkMux       309    2915               RISE  1       
U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK          SB_RAM40_4K  0      2915               RISE  1       

6.1.12::Path details for port: Read_enable
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : Read_enable
Clock Port        : Clock
Clock Reference   : fifo_test|Clock:R
Setup Time        : 3538


Data Path Delay                6180
+ Setup Time                    274
- Capture Clock Path Delay    -2915
---------------------------- ------
Setup to Clock                 3538

Data Path
pin name                                                            model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Read_enable                                                         fifo_test                  0      0                  RISE  1       
Read_enable_ibuf_iopad/PACKAGEPIN:in                                IO_PAD                     0      0                  RISE  1       
Read_enable_ibuf_iopad/DOUT                                         IO_PAD                     590    590                RISE  1       
Read_enable_ibuf_preio/PADIN                                        PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
Read_enable_ibuf_preio/DIN0                                         PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__358/I                                                            Odrv12                     0      1207               RISE  1       
I__358/O                                                            Odrv12                     491    1698               RISE  1       
I__360/I                                                            Sp12to4                    0      1698               RISE  1       
I__360/O                                                            Sp12to4                    428    2126               RISE  1       
I__363/I                                                            Span4Mux_v                 0      2126               RISE  1       
I__363/O                                                            Span4Mux_v                 351    2477               RISE  1       
I__366/I                                                            Span4Mux_v                 0      2477               RISE  1       
I__366/O                                                            Span4Mux_v                 351    2827               RISE  1       
I__369/I                                                            LocalMux                   0      2827               RISE  1       
I__369/O                                                            LocalMux                   330    3157               RISE  1       
I__374/I                                                            InMux                      0      3157               RISE  1       
I__374/O                                                            InMux                      259    3416               RISE  1       
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/in1                               LogicCell40_SEQ_MODE_0000  0      3416               RISE  1       
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/lcout                             LogicCell40_SEQ_MODE_0000  400    3816               RISE  15      
I__524/I                                                            LocalMux                   0      3816               RISE  1       
I__524/O                                                            LocalMux                   330    4146               RISE  1       
I__530/I                                                            InMux                      0      4146               RISE  1       
I__530/O                                                            InMux                      259    4405               RISE  1       
U1.Sync_data_counter_inst.un1_data_cnt_cry_0_c_RNO_LC_1_11_1/in3    LogicCell40_SEQ_MODE_0000  0      4405               RISE  1       
U1.Sync_data_counter_inst.un1_data_cnt_cry_0_c_RNO_LC_1_11_1/lcout  LogicCell40_SEQ_MODE_0000  316    4721               RISE  1       
I__147/I                                                            LocalMux                   0      4721               RISE  1       
I__147/O                                                            LocalMux                   330    5051               RISE  1       
I__148/I                                                            InMux                      0      5051               RISE  1       
I__148/O                                                            InMux                      259    5310               RISE  1       
I__149/I                                                            CascadeMux                 0      5310               RISE  1       
I__149/O                                                            CascadeMux                 0      5310               RISE  1       
U1.Sync_data_counter_inst.un1_data_cnt_cry_0_c_LC_1_12_0/in2        LogicCell40_SEQ_MODE_0000  0      5310               RISE  1       
U1.Sync_data_counter_inst.un1_data_cnt_cry_0_c_LC_1_12_0/carryout   LogicCell40_SEQ_MODE_0000  231    5542               RISE  2       
U1.Sync_data_counter_inst.data_cnt_1_LC_1_12_1/carryin              LogicCell40_SEQ_MODE_1000  0      5542               RISE  1       
U1.Sync_data_counter_inst.data_cnt_1_LC_1_12_1/carryout             LogicCell40_SEQ_MODE_1000  126    5668               RISE  2       
U1.Sync_data_counter_inst.data_cnt_2_LC_1_12_2/carryin              LogicCell40_SEQ_MODE_1000  0      5668               RISE  1       
U1.Sync_data_counter_inst.data_cnt_2_LC_1_12_2/carryout             LogicCell40_SEQ_MODE_1000  126    5794               RISE  2       
U1.Sync_data_counter_inst.data_cnt_3_LC_1_12_3/carryin              LogicCell40_SEQ_MODE_1000  0      5794               RISE  1       
U1.Sync_data_counter_inst.data_cnt_3_LC_1_12_3/carryout             LogicCell40_SEQ_MODE_1000  126    5920               RISE  1       
I__196/I                                                            InMux                      0      5920               RISE  1       
I__196/O                                                            InMux                      259    6180               RISE  1       
U1.Sync_data_counter_inst.data_cnt_4_LC_1_12_4/in3                  LogicCell40_SEQ_MODE_1000  0      6180               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock                                               fifo_test                  0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__460/I                                            gio2CtrlBuf                0      2452               RISE  1       
I__460/O                                            gio2CtrlBuf                0      2452               RISE  1       
I__461/I                                            GlobalMux                  0      2452               RISE  1       
I__461/O                                            GlobalMux                  154    2607               RISE  1       
I__462/I                                            ClkMux                     0      2607               RISE  1       
I__462/O                                            ClkMux                     309    2915               RISE  1       
U1.Sync_data_counter_inst.data_cnt_4_LC_1_12_4/clk  LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

6.1.13::Path details for port: Reset    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : Reset
Clock Port        : Clock
Clock Reference   : fifo_test|Clock:R
Setup Time        : 1589


Data Path Delay                4104
+ Setup Time                    400
- Capture Clock Path Delay    -2915
---------------------------- ------
Setup to Clock                 1589

Data Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Reset                                         fifo_test                  0      0                  RISE  1       
Reset_ibuf_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
Reset_ibuf_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
Reset_ibuf_preio/PADIN                        PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
Reset_ibuf_preio/DIN0                         PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__415/I                                      Odrv12                     0      1207               RISE  1       
I__415/O                                      Odrv12                     491    1698               RISE  1       
I__420/I                                      Sp12to4                    0      1698               RISE  1       
I__420/O                                      Sp12to4                    428    2126               RISE  1       
I__430/I                                      Span4Mux_v                 0      2126               RISE  1       
I__430/O                                      Span4Mux_v                 351    2477               RISE  1       
I__438/I                                      LocalMux                   0      2477               RISE  1       
I__438/O                                      LocalMux                   330    2806               RISE  1       
I__450/I                                      InMux                      0      2806               RISE  1       
I__450/O                                      InMux                      259    3066               RISE  1       
U1.Sync_wr_ctrl_inst.m14_e_1_LC_2_12_7/in0    LogicCell40_SEQ_MODE_0000  0      3066               RISE  1       
U1.Sync_wr_ctrl_inst.m14_e_1_LC_2_12_7/lcout  LogicCell40_SEQ_MODE_0000  449    3515               RISE  1       
I__204/I                                      LocalMux                   0      3515               RISE  1       
I__204/O                                      LocalMux                   330    3844               RISE  1       
I__205/I                                      InMux                      0      3844               RISE  1       
I__205/O                                      InMux                      259    4104               RISE  1       
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/in1      LogicCell40_SEQ_MODE_1000  0      4104               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock                                               fifo_test                  0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__460/I                                            gio2CtrlBuf                0      2452               RISE  1       
I__460/O                                            gio2CtrlBuf                0      2452               RISE  1       
I__461/I                                            GlobalMux                  0      2452               RISE  1       
I__461/O                                            GlobalMux                  154    2607               RISE  1       
I__466/I                                            ClkMux                     0      2607               RISE  1       
I__466/O                                            ClkMux                     309    2915               RISE  1       
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk            LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

6.1.14::Path details for port: Write_enable
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : Write_enable
Clock Port        : Clock
Clock Reference   : fifo_test|Clock:R
Setup Time        : 3657


Data Path Delay                6306
+ Setup Time                    267
- Capture Clock Path Delay    -2915
---------------------------- ------
Setup to Clock                 3657

Data Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Write_enable                                         fifo_test                  0      0                  RISE  1       
Write_enable_ibuf_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
Write_enable_ibuf_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
Write_enable_ibuf_preio/PADIN                        PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
Write_enable_ibuf_preio/DIN0                         PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__324/I                                             Odrv12                     0      1207               RISE  1       
I__324/O                                             Odrv12                     491    1698               RISE  1       
I__326/I                                             Sp12to4                    0      1698               RISE  1       
I__326/O                                             Sp12to4                    428    2126               RISE  1       
I__330/I                                             Span4Mux_v                 0      2126               RISE  1       
I__330/O                                             Span4Mux_v                 351    2477               RISE  1       
I__334/I                                             LocalMux                   0      2477               RISE  1       
I__334/O                                             LocalMux                   330    2806               RISE  1       
I__340/I                                             InMux                      0      2806               RISE  1       
I__340/O                                             InMux                      259    3066               RISE  1       
Write_enable_ibuf_RNIMUP_LC_2_11_0/in3               LogicCell40_SEQ_MODE_0000  0      3066               RISE  1       
Write_enable_ibuf_RNIMUP_LC_2_11_0/lcout             LogicCell40_SEQ_MODE_0000  316    3381               RISE  7       
I__347/I                                             LocalMux                   0      3381               RISE  1       
I__347/O                                             LocalMux                   330    3711               RISE  1       
I__354/I                                             InMux                      0      3711               RISE  1       
I__354/O                                             InMux                      259    3970               RISE  1       
U1.Sync_wr_ctrl_inst.full_RNIUQEU_0_LC_3_11_1/in1    LogicCell40_SEQ_MODE_0000  0      3970               RISE  1       
U1.Sync_wr_ctrl_inst.full_RNIUQEU_0_LC_3_11_1/lcout  LogicCell40_SEQ_MODE_0000  400    4370               RISE  1       
I__308/I                                             Odrv4                      0      4370               RISE  1       
I__308/O                                             Odrv4                      351    4721               RISE  1       
I__309/I                                             Span4Mux_h                 0      4721               RISE  1       
I__309/O                                             Span4Mux_h                 302    5023               RISE  1       
I__310/I                                             Span4Mux_v                 0      5023               RISE  1       
I__310/O                                             Span4Mux_v                 351    5373               RISE  1       
I__311/I                                             LocalMux                   0      5373               RISE  1       
I__311/O                                             LocalMux                   330    5703               RISE  1       
I__312/I                                             CEMux                      0      5703               RISE  1       
I__312/O                                             CEMux                      603    6306               RISE  1       
U1.fifo_mem_inst.mem_mem_0_0_physical/WCLKE          SB_RAM40_4K                0      6306               RISE  1       

Capture Clock Path
pin name                                            model name   delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -----------  -----  -----------------  ----  ------  
Clock                                               fifo_test    0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD       0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD       590    590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF  0      590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF  1862   2452               RISE  1       
I__460/I                                            gio2CtrlBuf  0      2452               RISE  1       
I__460/O                                            gio2CtrlBuf  0      2452               RISE  1       
I__461/I                                            GlobalMux    0      2452               RISE  1       
I__461/O                                            GlobalMux    154    2607               RISE  1       
I__472/I                                            ClkMux       0      2607               RISE  1       
I__472/O                                            ClkMux       309    2915               RISE  1       
U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK          SB_RAM40_4K  0      2915               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: Dout[0]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Dout[0]
Clock Port         : Clock
Clock Reference    : fifo_test|Clock:R
Clock to Out Delay : 9918


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              6463
---------------------------- ------
Clock To Out Delay             9918

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock                                               fifo_test                  0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__460/I                                            gio2CtrlBuf                0      2452               RISE  1       
I__460/O                                            gio2CtrlBuf                0      2452               RISE  1       
I__461/I                                            GlobalMux                  0      2452               RISE  1       
I__461/O                                            GlobalMux                  154    2607               RISE  1       
I__470/I                                            ClkMux                     0      2607               RISE  1       
I__470/O                                            ClkMux                     309    2915               RISE  1       
U1.fifo_mem_inst.dout_esr_0_LC_3_9_0/clk            LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
U1.fifo_mem_inst.dout_esr_0_LC_3_9_0/lcout  LogicCell40_SEQ_MODE_1000  540    3455               FALL  1       
I__197/I                                    Odrv12                     0      3455               FALL  1       
I__197/O                                    Odrv12                     540    3995               FALL  1       
I__198/I                                    Span12Mux_v                0      3995               FALL  1       
I__198/O                                    Span12Mux_v                540    4535               FALL  1       
I__199/I                                    Span12Mux_s5_v             0      4535               FALL  1       
I__199/O                                    Span12Mux_s5_v             267    4802               FALL  1       
I__200/I                                    LocalMux                   0      4802               FALL  1       
I__200/O                                    LocalMux                   309    5110               FALL  1       
I__201/I                                    IoInMux                    0      5110               FALL  1       
I__201/O                                    IoInMux                    217    5328               FALL  1       
Dout_obuf_0_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      5328               FALL  1       
Dout_obuf_0_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2237   7565               FALL  1       
Dout_obuf_0_iopad/DIN                       IO_PAD                     0      7565               FALL  1       
Dout_obuf_0_iopad/PACKAGEPIN:out            IO_PAD                     2353   9918               FALL  1       
Dout[0]                                     fifo_test                  0      9918               FALL  1       

6.2.2::Path details for port: Dout[10]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Dout[10]
Clock Port         : Clock
Clock Reference    : fifo_test|Clock:R
Clock to Out Delay : 10928


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              7473
---------------------------- ------
Clock To Out Delay            10928

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock                                               fifo_test                  0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__460/I                                            gio2CtrlBuf                0      2452               RISE  1       
I__460/O                                            gio2CtrlBuf                0      2452               RISE  1       
I__461/I                                            GlobalMux                  0      2452               RISE  1       
I__461/O                                            GlobalMux                  154    2607               RISE  1       
I__467/I                                            ClkMux                     0      2607               RISE  1       
I__467/O                                            ClkMux                     309    2915               RISE  1       
U1.fifo_mem_inst.dout_esr_10_LC_2_9_5/clk           LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                                     model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------  -------------------------  -----  -----------------  ----  ------  
U1.fifo_mem_inst.dout_esr_10_LC_2_9_5/lcout  LogicCell40_SEQ_MODE_1000  540    3455               FALL  1       
I__166/I                                     Odrv12                     0      3455               FALL  1       
I__166/O                                     Odrv12                     540    3995               FALL  1       
I__167/I                                     Span12Mux_v                0      3995               FALL  1       
I__167/O                                     Span12Mux_v                540    4535               FALL  1       
I__168/I                                     Sp12to4                    0      4535               FALL  1       
I__168/O                                     Sp12to4                    449    4984               FALL  1       
I__169/I                                     Span4Mux_v                 0      4984               FALL  1       
I__169/O                                     Span4Mux_v                 372    5356               FALL  1       
I__170/I                                     Span4Mux_h                 0      5356               FALL  1       
I__170/O                                     Span4Mux_h                 316    5671               FALL  1       
I__171/I                                     Span4Mux_s0_h              0      5671               FALL  1       
I__171/O                                     Span4Mux_s0_h              140    5812               FALL  1       
I__172/I                                     LocalMux                   0      5812               FALL  1       
I__172/O                                     LocalMux                   309    6120               FALL  1       
I__173/I                                     IoInMux                    0      6120               FALL  1       
I__173/O                                     IoInMux                    217    6338               FALL  1       
Dout_obuf_10_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      6338               FALL  1       
Dout_obuf_10_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2237   8575               FALL  1       
Dout_obuf_10_iopad/DIN                       IO_PAD                     0      8575               FALL  1       
Dout_obuf_10_iopad/PACKAGEPIN:out            IO_PAD                     2353   10928              FALL  1       
Dout[10]                                     fifo_test                  0      10928              FALL  1       

6.2.3::Path details for port: Dout[1]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Dout[1]
Clock Port         : Clock
Clock Reference    : fifo_test|Clock:R
Clock to Out Delay : 10641


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              7186
---------------------------- ------
Clock To Out Delay            10641

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock                                               fifo_test                  0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__460/I                                            gio2CtrlBuf                0      2452               RISE  1       
I__460/O                                            gio2CtrlBuf                0      2452               RISE  1       
I__461/I                                            GlobalMux                  0      2452               RISE  1       
I__461/O                                            GlobalMux                  154    2607               RISE  1       
I__470/I                                            ClkMux                     0      2607               RISE  1       
I__470/O                                            ClkMux                     309    2915               RISE  1       
U1.fifo_mem_inst.dout_esr_1_LC_3_9_1/clk            LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
U1.fifo_mem_inst.dout_esr_1_LC_3_9_1/lcout  LogicCell40_SEQ_MODE_1000  540    3455               FALL  1       
I__299/I                                    Odrv12                     0      3455               FALL  1       
I__299/O                                    Odrv12                     540    3995               FALL  1       
I__300/I                                    Span12Mux_v                0      3995               FALL  1       
I__300/O                                    Span12Mux_v                540    4535               FALL  1       
I__301/I                                    Sp12to4                    0      4535               FALL  1       
I__301/O                                    Sp12to4                    449    4984               FALL  1       
I__302/I                                    Span4Mux_v                 0      4984               FALL  1       
I__302/O                                    Span4Mux_v                 372    5356               FALL  1       
I__303/I                                    Span4Mux_s1_h              0      5356               FALL  1       
I__303/O                                    Span4Mux_s1_h              168    5524               FALL  1       
I__304/I                                    LocalMux                   0      5524               FALL  1       
I__304/O                                    LocalMux                   309    5833               FALL  1       
I__305/I                                    IoInMux                    0      5833               FALL  1       
I__305/O                                    IoInMux                    217    6050               FALL  1       
Dout_obuf_1_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      6050               FALL  1       
Dout_obuf_1_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2237   8287               FALL  1       
Dout_obuf_1_iopad/DIN                       IO_PAD                     0      8287               FALL  1       
Dout_obuf_1_iopad/PACKAGEPIN:out            IO_PAD                     2353   10641              FALL  1       
Dout[1]                                     fifo_test                  0      10641              FALL  1       

6.2.4::Path details for port: Dout[2]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Dout[2]
Clock Port         : Clock
Clock Reference    : fifo_test|Clock:R
Clock to Out Delay : 10402


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              6947
---------------------------- ------
Clock To Out Delay            10402

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock                                               fifo_test                  0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__460/I                                            gio2CtrlBuf                0      2452               RISE  1       
I__460/O                                            gio2CtrlBuf                0      2452               RISE  1       
I__461/I                                            GlobalMux                  0      2452               RISE  1       
I__461/O                                            GlobalMux                  154    2607               RISE  1       
I__470/I                                            ClkMux                     0      2607               RISE  1       
I__470/O                                            ClkMux                     309    2915               RISE  1       
U1.fifo_mem_inst.dout_esr_2_LC_3_9_3/clk            LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
U1.fifo_mem_inst.dout_esr_2_LC_3_9_3/lcout  LogicCell40_SEQ_MODE_1000  540    3455               FALL  1       
I__284/I                                    Odrv12                     0      3455               FALL  1       
I__284/O                                    Odrv12                     540    3995               FALL  1       
I__285/I                                    Sp12to4                    0      3995               FALL  1       
I__285/O                                    Sp12to4                    449    4444               FALL  1       
I__286/I                                    Span4Mux_h                 0      4444               FALL  1       
I__286/O                                    Span4Mux_h                 316    4760               FALL  1       
I__287/I                                    Span4Mux_s2_h              0      4760               FALL  1       
I__287/O                                    Span4Mux_s2_h              203    4963               FALL  1       
I__288/I                                    IoSpan4Mux                 0      4963               FALL  1       
I__288/O                                    IoSpan4Mux                 323    5286               FALL  1       
I__289/I                                    LocalMux                   0      5286               FALL  1       
I__289/O                                    LocalMux                   309    5594               FALL  1       
I__290/I                                    IoInMux                    0      5594               FALL  1       
I__290/O                                    IoInMux                    217    5812               FALL  1       
Dout_obuf_2_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      5812               FALL  1       
Dout_obuf_2_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2237   8049               FALL  1       
Dout_obuf_2_iopad/DIN                       IO_PAD                     0      8049               FALL  1       
Dout_obuf_2_iopad/PACKAGEPIN:out            IO_PAD                     2353   10402              FALL  1       
Dout[2]                                     fifo_test                  0      10402              FALL  1       

6.2.5::Path details for port: Dout[3]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Dout[3]
Clock Port         : Clock
Clock Reference    : fifo_test|Clock:R
Clock to Out Delay : 10704


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              7249
---------------------------- ------
Clock To Out Delay            10704

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock                                               fifo_test                  0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__460/I                                            gio2CtrlBuf                0      2452               RISE  1       
I__460/O                                            gio2CtrlBuf                0      2452               RISE  1       
I__461/I                                            GlobalMux                  0      2452               RISE  1       
I__461/O                                            GlobalMux                  154    2607               RISE  1       
I__470/I                                            ClkMux                     0      2607               RISE  1       
I__470/O                                            ClkMux                     309    2915               RISE  1       
U1.fifo_mem_inst.dout_esr_3_LC_3_9_4/clk            LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
U1.fifo_mem_inst.dout_esr_3_LC_3_9_4/lcout  LogicCell40_SEQ_MODE_1000  540    3455               FALL  1       
I__275/I                                    Odrv12                     0      3455               FALL  1       
I__275/O                                    Odrv12                     540    3995               FALL  1       
I__276/I                                    Span12Mux_v                0      3995               FALL  1       
I__276/O                                    Span12Mux_v                540    4535               FALL  1       
I__277/I                                    Span12Mux_s6_h             0      4535               FALL  1       
I__277/O                                    Span12Mux_s6_h             281    4816               FALL  1       
I__278/I                                    Sp12to4                    0      4816               FALL  1       
I__278/O                                    Sp12to4                    449    5265               FALL  1       
I__279/I                                    IoSpan4Mux                 0      5265               FALL  1       
I__279/O                                    IoSpan4Mux                 323    5587               FALL  1       
I__280/I                                    LocalMux                   0      5587               FALL  1       
I__280/O                                    LocalMux                   309    5896               FALL  1       
I__281/I                                    IoInMux                    0      5896               FALL  1       
I__281/O                                    IoInMux                    217    6113               FALL  1       
Dout_obuf_3_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      6113               FALL  1       
Dout_obuf_3_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2237   8351               FALL  1       
Dout_obuf_3_iopad/DIN                       IO_PAD                     0      8351               FALL  1       
Dout_obuf_3_iopad/PACKAGEPIN:out            IO_PAD                     2353   10704              FALL  1       
Dout[3]                                     fifo_test                  0      10704              FALL  1       

6.2.6::Path details for port: Dout[4]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Dout[4]
Clock Port         : Clock
Clock Reference    : fifo_test|Clock:R
Clock to Out Delay : 9911


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              6456
---------------------------- ------
Clock To Out Delay             9911

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock                                               fifo_test                  0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__460/I                                            gio2CtrlBuf                0      2452               RISE  1       
I__460/O                                            gio2CtrlBuf                0      2452               RISE  1       
I__461/I                                            GlobalMux                  0      2452               RISE  1       
I__461/O                                            GlobalMux                  154    2607               RISE  1       
I__470/I                                            ClkMux                     0      2607               RISE  1       
I__470/O                                            ClkMux                     309    2915               RISE  1       
U1.fifo_mem_inst.dout_esr_4_LC_3_9_5/clk            LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
U1.fifo_mem_inst.dout_esr_4_LC_3_9_5/lcout  LogicCell40_SEQ_MODE_1000  540    3455               FALL  1       
I__268/I                                    Odrv12                     0      3455               FALL  1       
I__268/O                                    Odrv12                     540    3995               FALL  1       
I__269/I                                    Span12Mux_v                0      3995               FALL  1       
I__269/O                                    Span12Mux_v                540    4535               FALL  1       
I__270/I                                    Span12Mux_s5_h             0      4535               FALL  1       
I__270/O                                    Span12Mux_s5_h             259    4795               FALL  1       
I__271/I                                    LocalMux                   0      4795               FALL  1       
I__271/O                                    LocalMux                   309    5103               FALL  1       
I__272/I                                    IoInMux                    0      5103               FALL  1       
I__272/O                                    IoInMux                    217    5321               FALL  1       
Dout_obuf_4_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      5321               FALL  1       
Dout_obuf_4_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2237   7558               FALL  1       
Dout_obuf_4_iopad/DIN                       IO_PAD                     0      7558               FALL  1       
Dout_obuf_4_iopad/PACKAGEPIN:out            IO_PAD                     2353   9911               FALL  1       
Dout[4]                                     fifo_test                  0      9911               FALL  1       

6.2.7::Path details for port: Dout[5]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Dout[5]
Clock Port         : Clock
Clock Reference    : fifo_test|Clock:R
Clock to Out Delay : 9869


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              6414
---------------------------- ------
Clock To Out Delay             9869

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock                                               fifo_test                  0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__460/I                                            gio2CtrlBuf                0      2452               RISE  1       
I__460/O                                            gio2CtrlBuf                0      2452               RISE  1       
I__461/I                                            GlobalMux                  0      2452               RISE  1       
I__461/O                                            GlobalMux                  154    2607               RISE  1       
I__464/I                                            ClkMux                     0      2607               RISE  1       
I__464/O                                            ClkMux                     309    2915               RISE  1       
U1.fifo_mem_inst.dout_esr_5_LC_1_9_4/clk            LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
U1.fifo_mem_inst.dout_esr_5_LC_1_9_4/lcout  LogicCell40_SEQ_MODE_1000  540    3455               FALL  1       
I__151/I                                    Odrv12                     0      3455               FALL  1       
I__151/O                                    Odrv12                     540    3995               FALL  1       
I__152/I                                    Span12Mux_v                0      3995               FALL  1       
I__152/O                                    Span12Mux_v                540    4535               FALL  1       
I__153/I                                    Span12Mux_s4_h             0      4535               FALL  1       
I__153/O                                    Span12Mux_s4_h             217    4753               FALL  1       
I__154/I                                    LocalMux                   0      4753               FALL  1       
I__154/O                                    LocalMux                   309    5061               FALL  1       
I__155/I                                    IoInMux                    0      5061               FALL  1       
I__155/O                                    IoInMux                    217    5279               FALL  1       
Dout_obuf_5_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      5279               FALL  1       
Dout_obuf_5_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2237   7516               FALL  1       
Dout_obuf_5_iopad/DIN                       IO_PAD                     0      7516               FALL  1       
Dout_obuf_5_iopad/PACKAGEPIN:out            IO_PAD                     2353   9869               FALL  1       
Dout[5]                                     fifo_test                  0      9869               FALL  1       

6.2.8::Path details for port: Dout[6]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Dout[6]
Clock Port         : Clock
Clock Reference    : fifo_test|Clock:R
Clock to Out Delay : 9392


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              5937
---------------------------- ------
Clock To Out Delay             9392

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock                                               fifo_test                  0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__460/I                                            gio2CtrlBuf                0      2452               RISE  1       
I__460/O                                            gio2CtrlBuf                0      2452               RISE  1       
I__461/I                                            GlobalMux                  0      2452               RISE  1       
I__461/O                                            GlobalMux                  154    2607               RISE  1       
I__470/I                                            ClkMux                     0      2607               RISE  1       
I__470/O                                            ClkMux                     309    2915               RISE  1       
U1.fifo_mem_inst.dout_esr_6_LC_3_9_2/clk            LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
U1.fifo_mem_inst.dout_esr_6_LC_3_9_2/lcout  LogicCell40_SEQ_MODE_1000  540    3455               FALL  1       
I__293/I                                    Odrv12                     0      3455               FALL  1       
I__293/O                                    Odrv12                     540    3995               FALL  1       
I__294/I                                    Span12Mux_s6_h             0      3995               FALL  1       
I__294/O                                    Span12Mux_s6_h             281    4276               FALL  1       
I__295/I                                    LocalMux                   0      4276               FALL  1       
I__295/O                                    LocalMux                   309    4584               FALL  1       
I__296/I                                    IoInMux                    0      4584               FALL  1       
I__296/O                                    IoInMux                    217    4802               FALL  1       
Dout_obuf_6_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      4802               FALL  1       
Dout_obuf_6_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2237   7039               FALL  1       
Dout_obuf_6_iopad/DIN                       IO_PAD                     0      7039               FALL  1       
Dout_obuf_6_iopad/PACKAGEPIN:out            IO_PAD                     2353   9392               FALL  1       
Dout[6]                                     fifo_test                  0      9392               FALL  1       

6.2.9::Path details for port: Dout[7]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Dout[7]
Clock Port         : Clock
Clock Reference    : fifo_test|Clock:R
Clock to Out Delay : 10269


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              6814
---------------------------- ------
Clock To Out Delay            10269

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock                                               fifo_test                  0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__460/I                                            gio2CtrlBuf                0      2452               RISE  1       
I__460/O                                            gio2CtrlBuf                0      2452               RISE  1       
I__461/I                                            GlobalMux                  0      2452               RISE  1       
I__461/O                                            GlobalMux                  154    2607               RISE  1       
I__467/I                                            ClkMux                     0      2607               RISE  1       
I__467/O                                            ClkMux                     309    2915               RISE  1       
U1.fifo_mem_inst.dout_esr_7_LC_2_9_0/clk            LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
U1.fifo_mem_inst.dout_esr_7_LC_2_9_0/lcout  LogicCell40_SEQ_MODE_1000  540    3455               FALL  1       
I__186/I                                    Odrv12                     0      3455               FALL  1       
I__186/O                                    Odrv12                     540    3995               FALL  1       
I__187/I                                    Span12Mux_v                0      3995               FALL  1       
I__187/O                                    Span12Mux_v                540    4535               FALL  1       
I__188/I                                    Sp12to4                    0      4535               FALL  1       
I__188/O                                    Sp12to4                    449    4984               FALL  1       
I__189/I                                    Span4Mux_s1_h              0      4984               FALL  1       
I__189/O                                    Span4Mux_s1_h              168    5152               FALL  1       
I__190/I                                    LocalMux                   0      5152               FALL  1       
I__190/O                                    LocalMux                   309    5461               FALL  1       
I__191/I                                    IoInMux                    0      5461               FALL  1       
I__191/O                                    IoInMux                    217    5678               FALL  1       
Dout_obuf_7_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      5678               FALL  1       
Dout_obuf_7_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2237   7916               FALL  1       
Dout_obuf_7_iopad/DIN                       IO_PAD                     0      7916               FALL  1       
Dout_obuf_7_iopad/PACKAGEPIN:out            IO_PAD                     2353   10269              FALL  1       
Dout[7]                                     fifo_test                  0      10269              FALL  1       

6.2.10::Path details for port: Dout[8]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Dout[8]
Clock Port         : Clock
Clock Reference    : fifo_test|Clock:R
Clock to Out Delay : 10241


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              6786
---------------------------- ------
Clock To Out Delay            10241

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock                                               fifo_test                  0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__460/I                                            gio2CtrlBuf                0      2452               RISE  1       
I__460/O                                            gio2CtrlBuf                0      2452               RISE  1       
I__461/I                                            GlobalMux                  0      2452               RISE  1       
I__461/O                                            GlobalMux                  154    2607               RISE  1       
I__467/I                                            ClkMux                     0      2607               RISE  1       
I__467/O                                            ClkMux                     309    2915               RISE  1       
U1.fifo_mem_inst.dout_esr_8_LC_2_9_1/clk            LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
U1.fifo_mem_inst.dout_esr_8_LC_2_9_1/lcout  LogicCell40_SEQ_MODE_1000  540    3455               FALL  1       
I__177/I                                    Odrv12                     0      3455               FALL  1       
I__177/O                                    Odrv12                     540    3995               FALL  1       
I__178/I                                    Span12Mux_v                0      3995               FALL  1       
I__178/O                                    Span12Mux_v                540    4535               FALL  1       
I__179/I                                    Sp12to4                    0      4535               FALL  1       
I__179/O                                    Sp12to4                    449    4984               FALL  1       
I__180/I                                    Span4Mux_s0_h              0      4984               FALL  1       
I__180/O                                    Span4Mux_s0_h              140    5124               FALL  1       
I__181/I                                    LocalMux                   0      5124               FALL  1       
I__181/O                                    LocalMux                   309    5433               FALL  1       
I__182/I                                    IoInMux                    0      5433               FALL  1       
I__182/O                                    IoInMux                    217    5650               FALL  1       
Dout_obuf_8_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      5650               FALL  1       
Dout_obuf_8_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2237   7888               FALL  1       
Dout_obuf_8_iopad/DIN                       IO_PAD                     0      7888               FALL  1       
Dout_obuf_8_iopad/PACKAGEPIN:out            IO_PAD                     2353   10241              FALL  1       
Dout[8]                                     fifo_test                  0      10241              FALL  1       

6.2.11::Path details for port: Dout[9]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Dout[9]
Clock Port         : Clock
Clock Reference    : fifo_test|Clock:R
Clock to Out Delay : 9504


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              6049
---------------------------- ------
Clock To Out Delay             9504

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock                                               fifo_test                  0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__460/I                                            gio2CtrlBuf                0      2452               RISE  1       
I__460/O                                            gio2CtrlBuf                0      2452               RISE  1       
I__461/I                                            GlobalMux                  0      2452               RISE  1       
I__461/O                                            GlobalMux                  154    2607               RISE  1       
I__470/I                                            ClkMux                     0      2607               RISE  1       
I__470/O                                            ClkMux                     309    2915               RISE  1       
U1.fifo_mem_inst.dout_esr_9_LC_3_9_7/clk            LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
U1.fifo_mem_inst.dout_esr_9_LC_3_9_7/lcout  LogicCell40_SEQ_MODE_1000  540    3455               RISE  1       
I__261/I                                    Odrv4                      0      3455               RISE  1       
I__261/O                                    Odrv4                      351    3806               RISE  1       
I__262/I                                    Span4Mux_s3_h              0      3806               RISE  1       
I__262/O                                    Span4Mux_s3_h              231    4037               RISE  1       
I__263/I                                    IoSpan4Mux                 0      4037               RISE  1       
I__263/O                                    IoSpan4Mux                 288    4325               RISE  1       
I__264/I                                    LocalMux                   0      4325               RISE  1       
I__264/O                                    LocalMux                   330    4655               RISE  1       
I__265/I                                    IoInMux                    0      4655               RISE  1       
I__265/O                                    IoInMux                    259    4914               RISE  1       
Dout_obuf_9_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      4914               RISE  1       
Dout_obuf_9_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2237   7151               FALL  1       
Dout_obuf_9_iopad/DIN                       IO_PAD                     0      7151               FALL  1       
Dout_obuf_9_iopad/PACKAGEPIN:out            IO_PAD                     2353   9504               FALL  1       
Dout[9]                                     fifo_test                  0      9504               FALL  1       

6.2.12::Path details for port: Empty    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Empty
Clock Port         : Clock
Clock Reference    : fifo_test|Clock:R
Clock to Out Delay : 9126


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              5671
---------------------------- ------
Clock To Out Delay             9126

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock                                               fifo_test                  0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__460/I                                            gio2CtrlBuf                0      2452               RISE  1       
I__460/O                                            gio2CtrlBuf                0      2452               RISE  1       
I__461/I                                            GlobalMux                  0      2452               RISE  1       
I__461/O                                            GlobalMux                  154    2607               RISE  1       
I__466/I                                            ClkMux                     0      2607               RISE  1       
I__466/O                                            ClkMux                     309    2915               RISE  1       
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk            LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout  LogicCell40_SEQ_MODE_1000  540    3455               RISE  4       
I__220/I                                    Odrv12                     0      3455               RISE  1       
I__220/O                                    Odrv12                     491    3946               RISE  1       
I__224/I                                    LocalMux                   0      3946               RISE  1       
I__224/O                                    LocalMux                   330    4276               RISE  1       
I__225/I                                    IoInMux                    0      4276               RISE  1       
I__225/O                                    IoInMux                    259    4535               RISE  1       
Empty_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001     0      4535               RISE  1       
Empty_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001     2237   6773               FALL  1       
Empty_obuf_iopad/DIN                        IO_PAD                     0      6773               FALL  1       
Empty_obuf_iopad/PACKAGEPIN:out             IO_PAD                     2353   9126               FALL  1       
Empty                                       fifo_test                  0      9126               FALL  1       

6.2.13::Path details for port: Full     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Full
Clock Port         : Clock
Clock Reference    : fifo_test|Clock:R
Clock to Out Delay : 9126


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              5671
---------------------------- ------
Clock To Out Delay             9126

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock                                               fifo_test                  0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__460/I                                            gio2CtrlBuf                0      2452               RISE  1       
I__460/O                                            gio2CtrlBuf                0      2452               RISE  1       
I__461/I                                            GlobalMux                  0      2452               RISE  1       
I__461/O                                            GlobalMux                  154    2607               RISE  1       
I__466/I                                            ClkMux                     0      2607               RISE  1       
I__466/O                                            ClkMux                     309    2915               RISE  1       
U1.Sync_wr_ctrl_inst.full_LC_2_12_2/clk             LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
U1.Sync_wr_ctrl_inst.full_LC_2_12_2/lcout  LogicCell40_SEQ_MODE_1000  540    3455               RISE  5       
I__316/I                                   Odrv12                     0      3455               RISE  1       
I__316/O                                   Odrv12                     491    3946               RISE  1       
I__321/I                                   LocalMux                   0      3946               RISE  1       
I__321/O                                   LocalMux                   330    4276               RISE  1       
I__322/I                                   IoInMux                    0      4276               RISE  1       
I__322/O                                   IoInMux                    259    4535               RISE  1       
Full_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001     0      4535               RISE  1       
Full_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001     2237   6773               FALL  1       
Full_obuf_iopad/DIN                        IO_PAD                     0      6773               FALL  1       
Full_obuf_iopad/PACKAGEPIN:out             IO_PAD                     2353   9126               FALL  1       
Full                                       fifo_test                  0      9126               FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: Din[0]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : Din[0]
Clock Port        : Clock
Clock Reference   : fifo_test|Clock:R
Hold Time         : -199


Capture Clock Path Delay       2915
+ Hold  Time                     35
- Data Path Delay             -3149
---------------------------- ------
Hold Time                      -199

Data Path
pin name                                        model name              delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------  -----  -----------------  ----  ------  
Din[0]                                          fifo_test               0      0                  FALL  1       
Din_ibuf_0_iopad/PACKAGEPIN:in                  IO_PAD                  0      0                  FALL  1       
Din_ibuf_0_iopad/DOUT                           IO_PAD                  540    540                FALL  1       
Din_ibuf_0_preio/PADIN                          PRE_IO_PIN_TYPE_000001  0      540                FALL  1       
Din_ibuf_0_preio/DIN0                           PRE_IO_PIN_TYPE_000001  463    1003               FALL  1       
I__124/I                                        Odrv12                  0      1003               FALL  1       
I__124/O                                        Odrv12                  540    1543               FALL  1       
I__125/I                                        Span12Mux_v             0      1543               FALL  1       
I__125/O                                        Span12Mux_v             540    2083               FALL  1       
I__126/I                                        Span12Mux_h             0      2083               FALL  1       
I__126/O                                        Span12Mux_h             540    2623               FALL  1       
I__127/I                                        LocalMux                0      2623               FALL  1       
I__127/O                                        LocalMux                309    2932               FALL  1       
I__128/I                                        InMux                   0      2932               FALL  1       
I__128/O                                        InMux                   217    3149               FALL  1       
U1.fifo_mem_inst.mem_mem_0_0_physical/WDATA[0]  SB_RAM40_4K             0      3149               FALL  1       

Capture Clock Path
pin name                                            model name   delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -----------  -----  -----------------  ----  ------  
Clock                                               fifo_test    0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD       0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD       590    590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF  0      590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF  1862   2452               RISE  1       
I__460/I                                            gio2CtrlBuf  0      2452               RISE  1       
I__460/O                                            gio2CtrlBuf  0      2452               RISE  1       
I__461/I                                            GlobalMux    0      2452               RISE  1       
I__461/O                                            GlobalMux    154    2607               RISE  1       
I__472/I                                            ClkMux       0      2607               RISE  1       
I__472/O                                            ClkMux       309    2915               RISE  1       
U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK          SB_RAM40_4K  0      2915               RISE  1       

6.4.2::Path details for port: Din[10]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : Din[10]
Clock Port        : Clock
Clock Reference   : fifo_test|Clock:R
Hold Time         : 362


Capture Clock Path Delay       2915
+ Hold  Time                     35
- Data Path Delay             -2588
---------------------------- ------
Hold Time                       362

Data Path
pin name                                         model name              delay  cummulative delay  edge  Fanout  
-----------------------------------------------  ----------------------  -----  -----------------  ----  ------  
Din[10]                                          fifo_test               0      0                  FALL  1       
Din_ibuf_10_iopad/PACKAGEPIN:in                  IO_PAD                  0      0                  FALL  1       
Din_ibuf_10_iopad/DOUT                           IO_PAD                  540    540                FALL  1       
Din_ibuf_10_preio/PADIN                          PRE_IO_PIN_TYPE_000001  0      540                FALL  1       
Din_ibuf_10_preio/DIN0                           PRE_IO_PIN_TYPE_000001  463    1003               FALL  1       
I__133/I                                         Odrv4                   0      1003               FALL  1       
I__133/O                                         Odrv4                   372    1375               FALL  1       
I__134/I                                         Span4Mux_h              0      1375               FALL  1       
I__134/O                                         Span4Mux_h              316    1690               FALL  1       
I__135/I                                         Span4Mux_v              0      1690               FALL  1       
I__135/O                                         Span4Mux_v              372    2062               FALL  1       
I__136/I                                         LocalMux                0      2062               FALL  1       
I__136/O                                         LocalMux                309    2371               FALL  1       
I__137/I                                         InMux                   0      2371               FALL  1       
I__137/O                                         InMux                   217    2588               FALL  1       
U1.fifo_mem_inst.mem_mem_0_0_physical/WDATA[10]  SB_RAM40_4K             0      2588               FALL  1       

Capture Clock Path
pin name                                            model name   delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -----------  -----  -----------------  ----  ------  
Clock                                               fifo_test    0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD       0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD       590    590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF  0      590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF  1862   2452               RISE  1       
I__460/I                                            gio2CtrlBuf  0      2452               RISE  1       
I__460/O                                            gio2CtrlBuf  0      2452               RISE  1       
I__461/I                                            GlobalMux    0      2452               RISE  1       
I__461/O                                            GlobalMux    154    2607               RISE  1       
I__472/I                                            ClkMux       0      2607               RISE  1       
I__472/O                                            ClkMux       309    2915               RISE  1       
U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK          SB_RAM40_4K  0      2915               RISE  1       

6.4.3::Path details for port: Din[1]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : Din[1]
Clock Port        : Clock
Clock Reference   : fifo_test|Clock:R
Hold Time         : 881


Capture Clock Path Delay       2915
+ Hold  Time                     35
- Data Path Delay             -2069
---------------------------- ------
Hold Time                       881

Data Path
pin name                                        model name              delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------  -----  -----------------  ----  ------  
Din[1]                                          fifo_test               0      0                  FALL  1       
Din_ibuf_1_iopad/PACKAGEPIN:in                  IO_PAD                  0      0                  FALL  1       
Din_ibuf_1_iopad/DOUT                           IO_PAD                  540    540                FALL  1       
Din_ibuf_1_preio/PADIN                          PRE_IO_PIN_TYPE_000001  0      540                FALL  1       
Din_ibuf_1_preio/DIN0                           PRE_IO_PIN_TYPE_000001  463    1003               FALL  1       
I__103/I                                        Odrv12                  0      1003               FALL  1       
I__103/O                                        Odrv12                  540    1543               FALL  1       
I__104/I                                        LocalMux                0      1543               FALL  1       
I__104/O                                        LocalMux                309    1852               FALL  1       
I__105/I                                        InMux                   0      1852               FALL  1       
I__105/O                                        InMux                   217    2069               FALL  1       
U1.fifo_mem_inst.mem_mem_0_0_physical/WDATA[1]  SB_RAM40_4K             0      2069               FALL  1       

Capture Clock Path
pin name                                            model name   delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -----------  -----  -----------------  ----  ------  
Clock                                               fifo_test    0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD       0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD       590    590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF  0      590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF  1862   2452               RISE  1       
I__460/I                                            gio2CtrlBuf  0      2452               RISE  1       
I__460/O                                            gio2CtrlBuf  0      2452               RISE  1       
I__461/I                                            GlobalMux    0      2452               RISE  1       
I__461/O                                            GlobalMux    154    2607               RISE  1       
I__472/I                                            ClkMux       0      2607               RISE  1       
I__472/O                                            ClkMux       309    2915               RISE  1       
U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK          SB_RAM40_4K  0      2915               RISE  1       

6.4.4::Path details for port: Din[2]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : Din[2]
Clock Port        : Clock
Clock Reference   : fifo_test|Clock:R
Hold Time         : 341


Capture Clock Path Delay       2915
+ Hold  Time                     35
- Data Path Delay             -2609
---------------------------- ------
Hold Time                       341

Data Path
pin name                                        model name              delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------  -----  -----------------  ----  ------  
Din[2]                                          fifo_test               0      0                  FALL  1       
Din_ibuf_2_iopad/PACKAGEPIN:in                  IO_PAD                  0      0                  FALL  1       
Din_ibuf_2_iopad/DOUT                           IO_PAD                  540    540                FALL  1       
Din_ibuf_2_preio/PADIN                          PRE_IO_PIN_TYPE_000001  0      540                FALL  1       
Din_ibuf_2_preio/DIN0                           PRE_IO_PIN_TYPE_000001  463    1003               FALL  1       
I__93/I                                         Odrv12                  0      1003               FALL  1       
I__93/O                                         Odrv12                  540    1543               FALL  1       
I__94/I                                         Span12Mux_v             0      1543               FALL  1       
I__94/O                                         Span12Mux_v             540    2083               FALL  1       
I__95/I                                         LocalMux                0      2083               FALL  1       
I__95/O                                         LocalMux                309    2392               FALL  1       
I__96/I                                         InMux                   0      2392               FALL  1       
I__96/O                                         InMux                   217    2609               FALL  1       
U1.fifo_mem_inst.mem_mem_0_0_physical/WDATA[2]  SB_RAM40_4K             0      2609               FALL  1       

Capture Clock Path
pin name                                            model name   delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -----------  -----  -----------------  ----  ------  
Clock                                               fifo_test    0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD       0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD       590    590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF  0      590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF  1862   2452               RISE  1       
I__460/I                                            gio2CtrlBuf  0      2452               RISE  1       
I__460/O                                            gio2CtrlBuf  0      2452               RISE  1       
I__461/I                                            GlobalMux    0      2452               RISE  1       
I__461/O                                            GlobalMux    154    2607               RISE  1       
I__472/I                                            ClkMux       0      2607               RISE  1       
I__472/O                                            ClkMux       309    2915               RISE  1       
U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK          SB_RAM40_4K  0      2915               RISE  1       

6.4.5::Path details for port: Din[3]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : Din[3]
Clock Port        : Clock
Clock Reference   : fifo_test|Clock:R
Hold Time         : -10


Capture Clock Path Delay       2915
+ Hold  Time                     35
- Data Path Delay             -2960
---------------------------- ------
Hold Time                       -10

Data Path
pin name                                        model name              delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------  -----  -----------------  ----  ------  
Din[3]                                          fifo_test               0      0                  FALL  1       
Din_ibuf_3_iopad/PACKAGEPIN:in                  IO_PAD                  0      0                  FALL  1       
Din_ibuf_3_iopad/DOUT                           IO_PAD                  540    540                FALL  1       
Din_ibuf_3_preio/PADIN                          PRE_IO_PIN_TYPE_000001  0      540                FALL  1       
Din_ibuf_3_preio/DIN0                           PRE_IO_PIN_TYPE_000001  463    1003               FALL  1       
I__83/I                                         Odrv4                   0      1003               FALL  1       
I__83/O                                         Odrv4                   372    1375               FALL  1       
I__84/I                                         Span4Mux_v              0      1375               FALL  1       
I__84/O                                         Span4Mux_v              372    1746               FALL  1       
I__85/I                                         Span4Mux_h              0      1746               FALL  1       
I__85/O                                         Span4Mux_h              316    2062               FALL  1       
I__86/I                                         Span4Mux_v              0      2062               FALL  1       
I__86/O                                         Span4Mux_v              372    2434               FALL  1       
I__87/I                                         LocalMux                0      2434               FALL  1       
I__87/O                                         LocalMux                309    2742               FALL  1       
I__88/I                                         InMux                   0      2742               FALL  1       
I__88/O                                         InMux                   217    2960               FALL  1       
U1.fifo_mem_inst.mem_mem_0_0_physical/WDATA[3]  SB_RAM40_4K             0      2960               FALL  1       

Capture Clock Path
pin name                                            model name   delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -----------  -----  -----------------  ----  ------  
Clock                                               fifo_test    0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD       0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD       590    590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF  0      590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF  1862   2452               RISE  1       
I__460/I                                            gio2CtrlBuf  0      2452               RISE  1       
I__460/O                                            gio2CtrlBuf  0      2452               RISE  1       
I__461/I                                            GlobalMux    0      2452               RISE  1       
I__461/O                                            GlobalMux    154    2607               RISE  1       
I__472/I                                            ClkMux       0      2607               RISE  1       
I__472/O                                            ClkMux       309    2915               RISE  1       
U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK          SB_RAM40_4K  0      2915               RISE  1       

6.4.6::Path details for port: Din[4]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : Din[4]
Clock Port        : Clock
Clock Reference   : fifo_test|Clock:R
Hold Time         : 341


Capture Clock Path Delay       2915
+ Hold  Time                     35
- Data Path Delay             -2609
---------------------------- ------
Hold Time                       341

Data Path
pin name                                        model name              delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------  -----  -----------------  ----  ------  
Din[4]                                          fifo_test               0      0                  FALL  1       
Din_ibuf_4_iopad/PACKAGEPIN:in                  IO_PAD                  0      0                  FALL  1       
Din_ibuf_4_iopad/DOUT                           IO_PAD                  540    540                FALL  1       
Din_ibuf_4_preio/PADIN                          PRE_IO_PIN_TYPE_000001  0      540                FALL  1       
Din_ibuf_4_preio/DIN0                           PRE_IO_PIN_TYPE_000001  463    1003               FALL  1       
I__129/I                                        Odrv12                  0      1003               FALL  1       
I__129/O                                        Odrv12                  540    1543               FALL  1       
I__130/I                                        Span12Mux_v             0      1543               FALL  1       
I__130/O                                        Span12Mux_v             540    2083               FALL  1       
I__131/I                                        LocalMux                0      2083               FALL  1       
I__131/O                                        LocalMux                309    2392               FALL  1       
I__132/I                                        InMux                   0      2392               FALL  1       
I__132/O                                        InMux                   217    2609               FALL  1       
U1.fifo_mem_inst.mem_mem_0_0_physical/WDATA[4]  SB_RAM40_4K             0      2609               FALL  1       

Capture Clock Path
pin name                                            model name   delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -----------  -----  -----------------  ----  ------  
Clock                                               fifo_test    0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD       0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD       590    590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF  0      590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF  1862   2452               RISE  1       
I__460/I                                            gio2CtrlBuf  0      2452               RISE  1       
I__460/O                                            gio2CtrlBuf  0      2452               RISE  1       
I__461/I                                            GlobalMux    0      2452               RISE  1       
I__461/O                                            GlobalMux    154    2607               RISE  1       
I__472/I                                            ClkMux       0      2607               RISE  1       
I__472/O                                            ClkMux       309    2915               RISE  1       
U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK          SB_RAM40_4K  0      2915               RISE  1       

6.4.7::Path details for port: Din[5]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : Din[5]
Clock Port        : Clock
Clock Reference   : fifo_test|Clock:R
Hold Time         : -423


Capture Clock Path Delay       2915
+ Hold  Time                     35
- Data Path Delay             -3373
---------------------------- ------
Hold Time                      -423

Data Path
pin name                                        model name              delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------  -----  -----------------  ----  ------  
Din[5]                                          fifo_test               0      0                  FALL  1       
Din_ibuf_5_iopad/PACKAGEPIN:in                  IO_PAD                  0      0                  FALL  1       
Din_ibuf_5_iopad/DOUT                           IO_PAD                  540    540                FALL  1       
Din_ibuf_5_preio/PADIN                          PRE_IO_PIN_TYPE_000001  0      540                FALL  1       
Din_ibuf_5_preio/DIN0                           PRE_IO_PIN_TYPE_000001  463    1003               FALL  1       
I__97/I                                         Odrv12                  0      1003               FALL  1       
I__97/O                                         Odrv12                  540    1543               FALL  1       
I__98/I                                         Span12Mux_v             0      1543               FALL  1       
I__98/O                                         Span12Mux_v             540    2083               FALL  1       
I__99/I                                         Sp12to4                 0      2083               FALL  1       
I__99/O                                         Sp12to4                 449    2532               FALL  1       
I__100/I                                        Span4Mux_h              0      2532               FALL  1       
I__100/O                                        Span4Mux_h              316    2847               FALL  1       
I__101/I                                        LocalMux                0      2847               FALL  1       
I__101/O                                        LocalMux                309    3156               FALL  1       
I__102/I                                        InMux                   0      3156               FALL  1       
I__102/O                                        InMux                   217    3373               FALL  1       
U1.fifo_mem_inst.mem_mem_0_0_physical/WDATA[5]  SB_RAM40_4K             0      3373               FALL  1       

Capture Clock Path
pin name                                            model name   delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -----------  -----  -----------------  ----  ------  
Clock                                               fifo_test    0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD       0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD       590    590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF  0      590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF  1862   2452               RISE  1       
I__460/I                                            gio2CtrlBuf  0      2452               RISE  1       
I__460/O                                            gio2CtrlBuf  0      2452               RISE  1       
I__461/I                                            GlobalMux    0      2452               RISE  1       
I__461/O                                            GlobalMux    154    2607               RISE  1       
I__472/I                                            ClkMux       0      2607               RISE  1       
I__472/O                                            ClkMux       309    2915               RISE  1       
U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK          SB_RAM40_4K  0      2915               RISE  1       

6.4.8::Path details for port: Din[6]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : Din[6]
Clock Port        : Clock
Clock Reference   : fifo_test|Clock:R
Hold Time         : 341


Capture Clock Path Delay       2915
+ Hold  Time                     35
- Data Path Delay             -2609
---------------------------- ------
Hold Time                       341

Data Path
pin name                                        model name              delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------  -----  -----------------  ----  ------  
Din[6]                                          fifo_test               0      0                  FALL  1       
Din_ibuf_6_iopad/PACKAGEPIN:in                  IO_PAD                  0      0                  FALL  1       
Din_ibuf_6_iopad/DOUT                           IO_PAD                  540    540                FALL  1       
Din_ibuf_6_preio/PADIN                          PRE_IO_PIN_TYPE_000001  0      540                FALL  1       
Din_ibuf_6_preio/DIN0                           PRE_IO_PIN_TYPE_000001  463    1003               FALL  1       
I__89/I                                         Odrv12                  0      1003               FALL  1       
I__89/O                                         Odrv12                  540    1543               FALL  1       
I__90/I                                         Span12Mux_v             0      1543               FALL  1       
I__90/O                                         Span12Mux_v             540    2083               FALL  1       
I__91/I                                         LocalMux                0      2083               FALL  1       
I__91/O                                         LocalMux                309    2392               FALL  1       
I__92/I                                         InMux                   0      2392               FALL  1       
I__92/O                                         InMux                   217    2609               FALL  1       
U1.fifo_mem_inst.mem_mem_0_0_physical/WDATA[6]  SB_RAM40_4K             0      2609               FALL  1       

Capture Clock Path
pin name                                            model name   delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -----------  -----  -----------------  ----  ------  
Clock                                               fifo_test    0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD       0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD       590    590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF  0      590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF  1862   2452               RISE  1       
I__460/I                                            gio2CtrlBuf  0      2452               RISE  1       
I__460/O                                            gio2CtrlBuf  0      2452               RISE  1       
I__461/I                                            GlobalMux    0      2452               RISE  1       
I__461/O                                            GlobalMux    154    2607               RISE  1       
I__472/I                                            ClkMux       0      2607               RISE  1       
I__472/O                                            ClkMux       309    2915               RISE  1       
U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK          SB_RAM40_4K  0      2915               RISE  1       

6.4.9::Path details for port: Din[7]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : Din[7]
Clock Port        : Clock
Clock Reference   : fifo_test|Clock:R
Hold Time         : -381


Capture Clock Path Delay       2915
+ Hold  Time                     35
- Data Path Delay             -3331
---------------------------- ------
Hold Time                      -381

Data Path
pin name                                        model name              delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------  -----  -----------------  ----  ------  
Din[7]                                          fifo_test               0      0                  FALL  1       
Din_ibuf_7_iopad/PACKAGEPIN:in                  IO_PAD                  0      0                  FALL  1       
Din_ibuf_7_iopad/DOUT                           IO_PAD                  540    540                FALL  1       
Din_ibuf_7_preio/PADIN                          PRE_IO_PIN_TYPE_000001  0      540                FALL  1       
Din_ibuf_7_preio/DIN0                           PRE_IO_PIN_TYPE_000001  463    1003               FALL  1       
I__110/I                                        Odrv4                   0      1003               FALL  1       
I__110/O                                        Odrv4                   372    1375               FALL  1       
I__111/I                                        Span4Mux_v              0      1375               FALL  1       
I__111/O                                        Span4Mux_v              372    1746               FALL  1       
I__112/I                                        Span4Mux_v              0      1746               FALL  1       
I__112/O                                        Span4Mux_v              372    2118               FALL  1       
I__113/I                                        Span4Mux_h              0      2118               FALL  1       
I__113/O                                        Span4Mux_h              316    2434               FALL  1       
I__114/I                                        Span4Mux_v              0      2434               FALL  1       
I__114/O                                        Span4Mux_v              372    2805               FALL  1       
I__115/I                                        LocalMux                0      2805               FALL  1       
I__115/O                                        LocalMux                309    3114               FALL  1       
I__116/I                                        InMux                   0      3114               FALL  1       
I__116/O                                        InMux                   217    3331               FALL  1       
U1.fifo_mem_inst.mem_mem_0_0_physical/WDATA[7]  SB_RAM40_4K             0      3331               FALL  1       

Capture Clock Path
pin name                                            model name   delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -----------  -----  -----------------  ----  ------  
Clock                                               fifo_test    0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD       0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD       590    590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF  0      590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF  1862   2452               RISE  1       
I__460/I                                            gio2CtrlBuf  0      2452               RISE  1       
I__460/O                                            gio2CtrlBuf  0      2452               RISE  1       
I__461/I                                            GlobalMux    0      2452               RISE  1       
I__461/O                                            GlobalMux    154    2607               RISE  1       
I__472/I                                            ClkMux       0      2607               RISE  1       
I__472/O                                            ClkMux       309    2915               RISE  1       
U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK          SB_RAM40_4K  0      2915               RISE  1       

6.4.10::Path details for port: Din[8]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : Din[8]
Clock Port        : Clock
Clock Reference   : fifo_test|Clock:R
Hold Time         : 341


Capture Clock Path Delay       2915
+ Hold  Time                     35
- Data Path Delay             -2609
---------------------------- ------
Hold Time                       341

Data Path
pin name                                        model name              delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------  -----  -----------------  ----  ------  
Din[8]                                          fifo_test               0      0                  FALL  1       
Din_ibuf_8_iopad/PACKAGEPIN:in                  IO_PAD                  0      0                  FALL  1       
Din_ibuf_8_iopad/DOUT                           IO_PAD                  540    540                FALL  1       
Din_ibuf_8_preio/PADIN                          PRE_IO_PIN_TYPE_000001  0      540                FALL  1       
Din_ibuf_8_preio/DIN0                           PRE_IO_PIN_TYPE_000001  463    1003               FALL  1       
I__106/I                                        Odrv12                  0      1003               FALL  1       
I__106/O                                        Odrv12                  540    1543               FALL  1       
I__107/I                                        Span12Mux_v             0      1543               FALL  1       
I__107/O                                        Span12Mux_v             540    2083               FALL  1       
I__108/I                                        LocalMux                0      2083               FALL  1       
I__108/O                                        LocalMux                309    2392               FALL  1       
I__109/I                                        InMux                   0      2392               FALL  1       
I__109/O                                        InMux                   217    2609               FALL  1       
U1.fifo_mem_inst.mem_mem_0_0_physical/WDATA[8]  SB_RAM40_4K             0      2609               FALL  1       

Capture Clock Path
pin name                                            model name   delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -----------  -----  -----------------  ----  ------  
Clock                                               fifo_test    0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD       0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD       590    590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF  0      590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF  1862   2452               RISE  1       
I__460/I                                            gio2CtrlBuf  0      2452               RISE  1       
I__460/O                                            gio2CtrlBuf  0      2452               RISE  1       
I__461/I                                            GlobalMux    0      2452               RISE  1       
I__461/O                                            GlobalMux    154    2607               RISE  1       
I__472/I                                            ClkMux       0      2607               RISE  1       
I__472/O                                            ClkMux       309    2915               RISE  1       
U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK          SB_RAM40_4K  0      2915               RISE  1       

6.4.11::Path details for port: Din[9]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : Din[9]
Clock Port        : Clock
Clock Reference   : fifo_test|Clock:R
Hold Time         : -381


Capture Clock Path Delay       2915
+ Hold  Time                     35
- Data Path Delay             -3331
---------------------------- ------
Hold Time                      -381

Data Path
pin name                                        model name              delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------  -----  -----------------  ----  ------  
Din[9]                                          fifo_test               0      0                  FALL  1       
Din_ibuf_9_iopad/PACKAGEPIN:in                  IO_PAD                  0      0                  FALL  1       
Din_ibuf_9_iopad/DOUT                           IO_PAD                  540    540                FALL  1       
Din_ibuf_9_preio/PADIN                          PRE_IO_PIN_TYPE_000001  0      540                FALL  1       
Din_ibuf_9_preio/DIN0                           PRE_IO_PIN_TYPE_000001  463    1003               FALL  1       
I__117/I                                        Odrv4                   0      1003               FALL  1       
I__117/O                                        Odrv4                   372    1375               FALL  1       
I__118/I                                        Span4Mux_v              0      1375               FALL  1       
I__118/O                                        Span4Mux_v              372    1746               FALL  1       
I__119/I                                        Span4Mux_v              0      1746               FALL  1       
I__119/O                                        Span4Mux_v              372    2118               FALL  1       
I__120/I                                        Span4Mux_h              0      2118               FALL  1       
I__120/O                                        Span4Mux_h              316    2434               FALL  1       
I__121/I                                        Span4Mux_v              0      2434               FALL  1       
I__121/O                                        Span4Mux_v              372    2805               FALL  1       
I__122/I                                        LocalMux                0      2805               FALL  1       
I__122/O                                        LocalMux                309    3114               FALL  1       
I__123/I                                        InMux                   0      3114               FALL  1       
I__123/O                                        InMux                   217    3331               FALL  1       
U1.fifo_mem_inst.mem_mem_0_0_physical/WDATA[9]  SB_RAM40_4K             0      3331               FALL  1       

Capture Clock Path
pin name                                            model name   delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -----------  -----  -----------------  ----  ------  
Clock                                               fifo_test    0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD       0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD       590    590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF  0      590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF  1862   2452               RISE  1       
I__460/I                                            gio2CtrlBuf  0      2452               RISE  1       
I__460/O                                            gio2CtrlBuf  0      2452               RISE  1       
I__461/I                                            GlobalMux    0      2452               RISE  1       
I__461/O                                            GlobalMux    154    2607               RISE  1       
I__472/I                                            ClkMux       0      2607               RISE  1       
I__472/O                                            ClkMux       309    2915               RISE  1       
U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK          SB_RAM40_4K  0      2915               RISE  1       

6.4.12::Path details for port: Read_enable
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : Read_enable
Clock Port        : Clock
Clock Reference   : fifo_test|Clock:R
Hold Time         : -907


Capture Clock Path Delay       2915
+ Hold  Time                      0
- Data Path Delay             -3822
---------------------------- ------
Hold Time                      -907

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Read_enable                                         fifo_test                  0      0                  FALL  1       
Read_enable_ibuf_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  FALL  1       
Read_enable_ibuf_iopad/DOUT                         IO_PAD                     540    540                FALL  1       
Read_enable_ibuf_preio/PADIN                        PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
Read_enable_ibuf_preio/DIN0                         PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__358/I                                            Odrv12                     0      1003               FALL  1       
I__358/O                                            Odrv12                     540    1543               FALL  1       
I__359/I                                            Sp12to4                    0      1543               FALL  1       
I__359/O                                            Sp12to4                    449    1992               FALL  1       
I__362/I                                            Span4Mux_v                 0      1992               FALL  1       
I__362/O                                            Span4Mux_v                 372    2363               FALL  1       
I__365/I                                            Span4Mux_h                 0      2363               FALL  1       
I__365/O                                            Span4Mux_h                 316    2679               FALL  1       
I__368/I                                            LocalMux                   0      2679               FALL  1       
I__368/O                                            LocalMux                   309    2988               FALL  1       
I__372/I                                            InMux                      0      2988               FALL  1       
I__372/O                                            InMux                      217    3205               FALL  1       
I__376/I                                            CascadeMux                 0      3205               FALL  1       
I__376/O                                            CascadeMux                 0      3205               FALL  1       
U1.Sync_wr_ctrl_inst.full_RNISNC31_LC_2_12_3/in2    LogicCell40_SEQ_MODE_0000  0      3205               FALL  1       
U1.Sync_wr_ctrl_inst.full_RNISNC31_LC_2_12_3/ltout  LogicCell40_SEQ_MODE_0000  309    3514               RISE  1       
I__232/I                                            CascadeMux                 0      3514               RISE  1       
I__232/O                                            CascadeMux                 0      3514               RISE  1       
U1.Sync_wr_ctrl_inst.full_RNI7A4U1_LC_2_12_4/in2    LogicCell40_SEQ_MODE_0000  0      3514               RISE  1       
U1.Sync_wr_ctrl_inst.full_RNI7A4U1_LC_2_12_4/ltout  LogicCell40_SEQ_MODE_0000  309    3822               RISE  1       
I__229/I                                            CascadeMux                 0      3822               RISE  1       
I__229/O                                            CascadeMux                 0      3822               RISE  1       
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/in2            LogicCell40_SEQ_MODE_1000  0      3822               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock                                               fifo_test                  0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__460/I                                            gio2CtrlBuf                0      2452               RISE  1       
I__460/O                                            gio2CtrlBuf                0      2452               RISE  1       
I__461/I                                            GlobalMux                  0      2452               RISE  1       
I__461/O                                            GlobalMux                  154    2607               RISE  1       
I__466/I                                            ClkMux                     0      2607               RISE  1       
I__466/O                                            ClkMux                     309    2915               RISE  1       
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk            LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

6.4.13::Path details for port: Reset    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : Reset
Clock Port        : Clock
Clock Reference   : fifo_test|Clock:R
Hold Time         : 846


Capture Clock Path Delay       2915
+ Hold  Time                      0
- Data Path Delay             -2069
---------------------------- ------
Hold Time                       846

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Reset                                          fifo_test                  0      0                  FALL  1       
Reset_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                     0      0                  FALL  1       
Reset_ibuf_iopad/DOUT                          IO_PAD                     540    540                FALL  1       
Reset_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
Reset_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__415/I                                       Odrv12                     0      1003               FALL  1       
I__415/O                                       Odrv12                     540    1543               FALL  1       
I__418/I                                       LocalMux                   0      1543               FALL  1       
I__418/O                                       LocalMux                   309    1852               FALL  1       
I__424/I                                       InMux                      0      1852               FALL  1       
I__424/O                                       InMux                      217    2069               FALL  1       
U1.Sync_rd_pointer_inst.count_0_LC_3_11_5/in0  LogicCell40_SEQ_MODE_1000  0      2069               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock                                               fifo_test                  0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__460/I                                            gio2CtrlBuf                0      2452               RISE  1       
I__460/O                                            gio2CtrlBuf                0      2452               RISE  1       
I__461/I                                            GlobalMux                  0      2452               RISE  1       
I__461/O                                            GlobalMux                  154    2607               RISE  1       
I__463/I                                            ClkMux                     0      2607               RISE  1       
I__463/O                                            ClkMux                     309    2915               RISE  1       
U1.Sync_rd_pointer_inst.count_0_LC_3_11_5/clk       LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

6.4.14::Path details for port: Write_enable
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : Write_enable
Clock Port        : Clock
Clock Reference   : fifo_test|Clock:R
Hold Time         : 306


Capture Clock Path Delay       2915
+ Hold  Time                      0
- Data Path Delay             -2609
---------------------------- ------
Hold Time                       306

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Write_enable                                        fifo_test                  0      0                  FALL  1       
Write_enable_ibuf_iopad/PACKAGEPIN:in               IO_PAD                     0      0                  FALL  1       
Write_enable_ibuf_iopad/DOUT                        IO_PAD                     540    540                FALL  1       
Write_enable_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
Write_enable_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__324/I                                            Odrv12                     0      1003               FALL  1       
I__324/O                                            Odrv12                     540    1543               FALL  1       
I__327/I                                            Span12Mux_v                0      1543               FALL  1       
I__327/O                                            Span12Mux_v                540    2083               FALL  1       
I__331/I                                            LocalMux                   0      2083               FALL  1       
I__331/O                                            LocalMux                   309    2392               FALL  1       
I__336/I                                            InMux                      0      2392               FALL  1       
I__336/O                                            InMux                      217    2609               FALL  1       
I__342/I                                            CascadeMux                 0      2609               FALL  1       
I__342/O                                            CascadeMux                 0      2609               FALL  1       
U1.Sync_data_counter_inst.data_cnt_0_LC_2_10_0/in2  LogicCell40_SEQ_MODE_1000  0      2609               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock                                               fifo_test                  0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__460/I                                            gio2CtrlBuf                0      2452               RISE  1       
I__460/O                                            gio2CtrlBuf                0      2452               RISE  1       
I__461/I                                            GlobalMux                  0      2452               RISE  1       
I__461/O                                            GlobalMux                  154    2607               RISE  1       
I__465/I                                            ClkMux                     0      2607               RISE  1       
I__465/O                                            ClkMux                     309    2915               RISE  1       
U1.Sync_data_counter_inst.data_cnt_0_LC_2_10_0/clk  LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: Dout[0]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Dout[0]
Clock Port         : Clock
Clock Reference    : fifo_test|Clock:R
Clock to Out Delay : 9562


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              6107
---------------------------- ------
Clock To Out Delay             9562

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock                                               fifo_test                  0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__460/I                                            gio2CtrlBuf                0      2452               RISE  1       
I__460/O                                            gio2CtrlBuf                0      2452               RISE  1       
I__461/I                                            GlobalMux                  0      2452               RISE  1       
I__461/O                                            GlobalMux                  154    2607               RISE  1       
I__470/I                                            ClkMux                     0      2607               RISE  1       
I__470/O                                            ClkMux                     309    2915               RISE  1       
U1.fifo_mem_inst.dout_esr_0_LC_3_9_0/clk            LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
U1.fifo_mem_inst.dout_esr_0_LC_3_9_0/lcout  LogicCell40_SEQ_MODE_1000  540    3455               RISE  1       
I__197/I                                    Odrv12                     0      3455               RISE  1       
I__197/O                                    Odrv12                     491    3946               RISE  1       
I__198/I                                    Span12Mux_v                0      3946               RISE  1       
I__198/O                                    Span12Mux_v                491    4437               RISE  1       
I__199/I                                    Span12Mux_s5_v             0      4437               RISE  1       
I__199/O                                    Span12Mux_s5_v             238    4676               RISE  1       
I__200/I                                    LocalMux                   0      4676               RISE  1       
I__200/O                                    LocalMux                   330    5005               RISE  1       
I__201/I                                    IoInMux                    0      5005               RISE  1       
I__201/O                                    IoInMux                    259    5265               RISE  1       
Dout_obuf_0_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      5265               RISE  1       
Dout_obuf_0_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2006   7271               RISE  1       
Dout_obuf_0_iopad/DIN                       IO_PAD                     0      7271               RISE  1       
Dout_obuf_0_iopad/PACKAGEPIN:out            IO_PAD                     2292   9562               RISE  1       
Dout[0]                                     fifo_test                  0      9562               RISE  1       

6.5.2::Path details for port: Dout[10]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Dout[10]
Clock Port         : Clock
Clock Reference    : fifo_test|Clock:R
Clock to Out Delay : 10551


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              7096
---------------------------- ------
Clock To Out Delay            10551

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock                                               fifo_test                  0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__460/I                                            gio2CtrlBuf                0      2452               RISE  1       
I__460/O                                            gio2CtrlBuf                0      2452               RISE  1       
I__461/I                                            GlobalMux                  0      2452               RISE  1       
I__461/O                                            GlobalMux                  154    2607               RISE  1       
I__467/I                                            ClkMux                     0      2607               RISE  1       
I__467/O                                            ClkMux                     309    2915               RISE  1       
U1.fifo_mem_inst.dout_esr_10_LC_2_9_5/clk           LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                                     model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------  -------------------------  -----  -----------------  ----  ------  
U1.fifo_mem_inst.dout_esr_10_LC_2_9_5/lcout  LogicCell40_SEQ_MODE_1000  540    3455               RISE  1       
I__166/I                                     Odrv12                     0      3455               RISE  1       
I__166/O                                     Odrv12                     491    3946               RISE  1       
I__167/I                                     Span12Mux_v                0      3946               RISE  1       
I__167/O                                     Span12Mux_v                491    4437               RISE  1       
I__168/I                                     Sp12to4                    0      4437               RISE  1       
I__168/O                                     Sp12to4                    428    4865               RISE  1       
I__169/I                                     Span4Mux_v                 0      4865               RISE  1       
I__169/O                                     Span4Mux_v                 351    5216               RISE  1       
I__170/I                                     Span4Mux_h                 0      5216               RISE  1       
I__170/O                                     Span4Mux_h                 302    5517               RISE  1       
I__171/I                                     Span4Mux_s0_h              0      5517               RISE  1       
I__171/O                                     Span4Mux_s0_h              147    5664               RISE  1       
I__172/I                                     LocalMux                   0      5664               RISE  1       
I__172/O                                     LocalMux                   330    5994               RISE  1       
I__173/I                                     IoInMux                    0      5994               RISE  1       
I__173/O                                     IoInMux                    259    6254               RISE  1       
Dout_obuf_10_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      6254               RISE  1       
Dout_obuf_10_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2006   8259               RISE  1       
Dout_obuf_10_iopad/DIN                       IO_PAD                     0      8259               RISE  1       
Dout_obuf_10_iopad/PACKAGEPIN:out            IO_PAD                     2292   10551              RISE  1       
Dout[10]                                     fifo_test                  0      10551              RISE  1       

6.5.3::Path details for port: Dout[1]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Dout[1]
Clock Port         : Clock
Clock Reference    : fifo_test|Clock:R
Clock to Out Delay : 10277


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              6822
---------------------------- ------
Clock To Out Delay            10277

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock                                               fifo_test                  0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__460/I                                            gio2CtrlBuf                0      2452               RISE  1       
I__460/O                                            gio2CtrlBuf                0      2452               RISE  1       
I__461/I                                            GlobalMux                  0      2452               RISE  1       
I__461/O                                            GlobalMux                  154    2607               RISE  1       
I__470/I                                            ClkMux                     0      2607               RISE  1       
I__470/O                                            ClkMux                     309    2915               RISE  1       
U1.fifo_mem_inst.dout_esr_1_LC_3_9_1/clk            LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
U1.fifo_mem_inst.dout_esr_1_LC_3_9_1/lcout  LogicCell40_SEQ_MODE_1000  540    3455               RISE  1       
I__299/I                                    Odrv12                     0      3455               RISE  1       
I__299/O                                    Odrv12                     491    3946               RISE  1       
I__300/I                                    Span12Mux_v                0      3946               RISE  1       
I__300/O                                    Span12Mux_v                491    4437               RISE  1       
I__301/I                                    Sp12to4                    0      4437               RISE  1       
I__301/O                                    Sp12to4                    428    4865               RISE  1       
I__302/I                                    Span4Mux_v                 0      4865               RISE  1       
I__302/O                                    Span4Mux_v                 351    5216               RISE  1       
I__303/I                                    Span4Mux_s1_h              0      5216               RISE  1       
I__303/O                                    Span4Mux_s1_h              175    5391               RISE  1       
I__304/I                                    LocalMux                   0      5391               RISE  1       
I__304/O                                    LocalMux                   330    5721               RISE  1       
I__305/I                                    IoInMux                    0      5721               RISE  1       
I__305/O                                    IoInMux                    259    5980               RISE  1       
Dout_obuf_1_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      5980               RISE  1       
Dout_obuf_1_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2006   7986               RISE  1       
Dout_obuf_1_iopad/DIN                       IO_PAD                     0      7986               RISE  1       
Dout_obuf_1_iopad/PACKAGEPIN:out            IO_PAD                     2292   10277              RISE  1       
Dout[1]                                     fifo_test                  0      10277              RISE  1       

6.5.4::Path details for port: Dout[2]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Dout[2]
Clock Port         : Clock
Clock Reference    : fifo_test|Clock:R
Clock to Out Delay : 10053


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              6598
---------------------------- ------
Clock To Out Delay            10053

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock                                               fifo_test                  0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__460/I                                            gio2CtrlBuf                0      2452               RISE  1       
I__460/O                                            gio2CtrlBuf                0      2452               RISE  1       
I__461/I                                            GlobalMux                  0      2452               RISE  1       
I__461/O                                            GlobalMux                  154    2607               RISE  1       
I__470/I                                            ClkMux                     0      2607               RISE  1       
I__470/O                                            ClkMux                     309    2915               RISE  1       
U1.fifo_mem_inst.dout_esr_2_LC_3_9_3/clk            LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
U1.fifo_mem_inst.dout_esr_2_LC_3_9_3/lcout  LogicCell40_SEQ_MODE_1000  540    3455               RISE  1       
I__284/I                                    Odrv12                     0      3455               RISE  1       
I__284/O                                    Odrv12                     491    3946               RISE  1       
I__285/I                                    Sp12to4                    0      3946               RISE  1       
I__285/O                                    Sp12to4                    428    4374               RISE  1       
I__286/I                                    Span4Mux_h                 0      4374               RISE  1       
I__286/O                                    Span4Mux_h                 302    4676               RISE  1       
I__287/I                                    Span4Mux_s2_h              0      4676               RISE  1       
I__287/O                                    Span4Mux_s2_h              203    4879               RISE  1       
I__288/I                                    IoSpan4Mux                 0      4879               RISE  1       
I__288/O                                    IoSpan4Mux                 288    5166               RISE  1       
I__289/I                                    LocalMux                   0      5166               RISE  1       
I__289/O                                    LocalMux                   330    5496               RISE  1       
I__290/I                                    IoInMux                    0      5496               RISE  1       
I__290/O                                    IoInMux                    259    5756               RISE  1       
Dout_obuf_2_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      5756               RISE  1       
Dout_obuf_2_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2006   7761               RISE  1       
Dout_obuf_2_iopad/DIN                       IO_PAD                     0      7761               RISE  1       
Dout_obuf_2_iopad/PACKAGEPIN:out            IO_PAD                     2292   10053              RISE  1       
Dout[2]                                     fifo_test                  0      10053              RISE  1       

6.5.5::Path details for port: Dout[3]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Dout[3]
Clock Port         : Clock
Clock Reference    : fifo_test|Clock:R
Clock to Out Delay : 10291


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              6836
---------------------------- ------
Clock To Out Delay            10291

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock                                               fifo_test                  0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__460/I                                            gio2CtrlBuf                0      2452               RISE  1       
I__460/O                                            gio2CtrlBuf                0      2452               RISE  1       
I__461/I                                            GlobalMux                  0      2452               RISE  1       
I__461/O                                            GlobalMux                  154    2607               RISE  1       
I__470/I                                            ClkMux                     0      2607               RISE  1       
I__470/O                                            ClkMux                     309    2915               RISE  1       
U1.fifo_mem_inst.dout_esr_3_LC_3_9_4/clk            LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
U1.fifo_mem_inst.dout_esr_3_LC_3_9_4/lcout  LogicCell40_SEQ_MODE_1000  540    3455               RISE  1       
I__275/I                                    Odrv12                     0      3455               RISE  1       
I__275/O                                    Odrv12                     491    3946               RISE  1       
I__276/I                                    Span12Mux_v                0      3946               RISE  1       
I__276/O                                    Span12Mux_v                491    4437               RISE  1       
I__277/I                                    Span12Mux_s6_h             0      4437               RISE  1       
I__277/O                                    Span12Mux_s6_h             252    4690               RISE  1       
I__278/I                                    Sp12to4                    0      4690               RISE  1       
I__278/O                                    Sp12to4                    428    5117               RISE  1       
I__279/I                                    IoSpan4Mux                 0      5117               RISE  1       
I__279/O                                    IoSpan4Mux                 288    5405               RISE  1       
I__280/I                                    LocalMux                   0      5405               RISE  1       
I__280/O                                    LocalMux                   330    5735               RISE  1       
I__281/I                                    IoInMux                    0      5735               RISE  1       
I__281/O                                    IoInMux                    259    5994               RISE  1       
Dout_obuf_3_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      5994               RISE  1       
Dout_obuf_3_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2006   8000               RISE  1       
Dout_obuf_3_iopad/DIN                       IO_PAD                     0      8000               RISE  1       
Dout_obuf_3_iopad/PACKAGEPIN:out            IO_PAD                     2292   10291              RISE  1       
Dout[3]                                     fifo_test                  0      10291              RISE  1       

6.5.6::Path details for port: Dout[4]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Dout[4]
Clock Port         : Clock
Clock Reference    : fifo_test|Clock:R
Clock to Out Delay : 9555


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              6100
---------------------------- ------
Clock To Out Delay             9555

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock                                               fifo_test                  0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__460/I                                            gio2CtrlBuf                0      2452               RISE  1       
I__460/O                                            gio2CtrlBuf                0      2452               RISE  1       
I__461/I                                            GlobalMux                  0      2452               RISE  1       
I__461/O                                            GlobalMux                  154    2607               RISE  1       
I__470/I                                            ClkMux                     0      2607               RISE  1       
I__470/O                                            ClkMux                     309    2915               RISE  1       
U1.fifo_mem_inst.dout_esr_4_LC_3_9_5/clk            LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
U1.fifo_mem_inst.dout_esr_4_LC_3_9_5/lcout  LogicCell40_SEQ_MODE_1000  540    3455               RISE  1       
I__268/I                                    Odrv12                     0      3455               RISE  1       
I__268/O                                    Odrv12                     491    3946               RISE  1       
I__269/I                                    Span12Mux_v                0      3946               RISE  1       
I__269/O                                    Span12Mux_v                491    4437               RISE  1       
I__270/I                                    Span12Mux_s5_h             0      4437               RISE  1       
I__270/O                                    Span12Mux_s5_h             231    4669               RISE  1       
I__271/I                                    LocalMux                   0      4669               RISE  1       
I__271/O                                    LocalMux                   330    4998               RISE  1       
I__272/I                                    IoInMux                    0      4998               RISE  1       
I__272/O                                    IoInMux                    259    5258               RISE  1       
Dout_obuf_4_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      5258               RISE  1       
Dout_obuf_4_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2006   7264               RISE  1       
Dout_obuf_4_iopad/DIN                       IO_PAD                     0      7264               RISE  1       
Dout_obuf_4_iopad/PACKAGEPIN:out            IO_PAD                     2292   9555               RISE  1       
Dout[4]                                     fifo_test                  0      9555               RISE  1       

6.5.7::Path details for port: Dout[5]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Dout[5]
Clock Port         : Clock
Clock Reference    : fifo_test|Clock:R
Clock to Out Delay : 9520


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              6065
---------------------------- ------
Clock To Out Delay             9520

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock                                               fifo_test                  0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__460/I                                            gio2CtrlBuf                0      2452               RISE  1       
I__460/O                                            gio2CtrlBuf                0      2452               RISE  1       
I__461/I                                            GlobalMux                  0      2452               RISE  1       
I__461/O                                            GlobalMux                  154    2607               RISE  1       
I__464/I                                            ClkMux                     0      2607               RISE  1       
I__464/O                                            ClkMux                     309    2915               RISE  1       
U1.fifo_mem_inst.dout_esr_5_LC_1_9_4/clk            LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
U1.fifo_mem_inst.dout_esr_5_LC_1_9_4/lcout  LogicCell40_SEQ_MODE_1000  540    3455               RISE  1       
I__151/I                                    Odrv12                     0      3455               RISE  1       
I__151/O                                    Odrv12                     491    3946               RISE  1       
I__152/I                                    Span12Mux_v                0      3946               RISE  1       
I__152/O                                    Span12Mux_v                491    4437               RISE  1       
I__153/I                                    Span12Mux_s4_h             0      4437               RISE  1       
I__153/O                                    Span12Mux_s4_h             196    4633               RISE  1       
I__154/I                                    LocalMux                   0      4633               RISE  1       
I__154/O                                    LocalMux                   330    4963               RISE  1       
I__155/I                                    IoInMux                    0      4963               RISE  1       
I__155/O                                    IoInMux                    259    5223               RISE  1       
Dout_obuf_5_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      5223               RISE  1       
Dout_obuf_5_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2006   7228               RISE  1       
Dout_obuf_5_iopad/DIN                       IO_PAD                     0      7228               RISE  1       
Dout_obuf_5_iopad/PACKAGEPIN:out            IO_PAD                     2292   9520               RISE  1       
Dout[5]                                     fifo_test                  0      9520               RISE  1       

6.5.8::Path details for port: Dout[6]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Dout[6]
Clock Port         : Clock
Clock Reference    : fifo_test|Clock:R
Clock to Out Delay : 9085


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              5630
---------------------------- ------
Clock To Out Delay             9085

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock                                               fifo_test                  0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__460/I                                            gio2CtrlBuf                0      2452               RISE  1       
I__460/O                                            gio2CtrlBuf                0      2452               RISE  1       
I__461/I                                            GlobalMux                  0      2452               RISE  1       
I__461/O                                            GlobalMux                  154    2607               RISE  1       
I__470/I                                            ClkMux                     0      2607               RISE  1       
I__470/O                                            ClkMux                     309    2915               RISE  1       
U1.fifo_mem_inst.dout_esr_6_LC_3_9_2/clk            LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
U1.fifo_mem_inst.dout_esr_6_LC_3_9_2/lcout  LogicCell40_SEQ_MODE_1000  540    3455               RISE  1       
I__293/I                                    Odrv12                     0      3455               RISE  1       
I__293/O                                    Odrv12                     491    3946               RISE  1       
I__294/I                                    Span12Mux_s6_h             0      3946               RISE  1       
I__294/O                                    Span12Mux_s6_h             252    4199               RISE  1       
I__295/I                                    LocalMux                   0      4199               RISE  1       
I__295/O                                    LocalMux                   330    4528               RISE  1       
I__296/I                                    IoInMux                    0      4528               RISE  1       
I__296/O                                    IoInMux                    259    4788               RISE  1       
Dout_obuf_6_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      4788               RISE  1       
Dout_obuf_6_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2006   6794               RISE  1       
Dout_obuf_6_iopad/DIN                       IO_PAD                     0      6794               RISE  1       
Dout_obuf_6_iopad/PACKAGEPIN:out            IO_PAD                     2292   9085               RISE  1       
Dout[6]                                     fifo_test                  0      9085               RISE  1       

6.5.9::Path details for port: Dout[7]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Dout[7]
Clock Port         : Clock
Clock Reference    : fifo_test|Clock:R
Clock to Out Delay : 9927


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              6472
---------------------------- ------
Clock To Out Delay             9927

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock                                               fifo_test                  0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__460/I                                            gio2CtrlBuf                0      2452               RISE  1       
I__460/O                                            gio2CtrlBuf                0      2452               RISE  1       
I__461/I                                            GlobalMux                  0      2452               RISE  1       
I__461/O                                            GlobalMux                  154    2607               RISE  1       
I__467/I                                            ClkMux                     0      2607               RISE  1       
I__467/O                                            ClkMux                     309    2915               RISE  1       
U1.fifo_mem_inst.dout_esr_7_LC_2_9_0/clk            LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
U1.fifo_mem_inst.dout_esr_7_LC_2_9_0/lcout  LogicCell40_SEQ_MODE_1000  540    3455               RISE  1       
I__186/I                                    Odrv12                     0      3455               RISE  1       
I__186/O                                    Odrv12                     491    3946               RISE  1       
I__187/I                                    Span12Mux_v                0      3946               RISE  1       
I__187/O                                    Span12Mux_v                491    4437               RISE  1       
I__188/I                                    Sp12to4                    0      4437               RISE  1       
I__188/O                                    Sp12to4                    428    4865               RISE  1       
I__189/I                                    Span4Mux_s1_h              0      4865               RISE  1       
I__189/O                                    Span4Mux_s1_h              175    5040               RISE  1       
I__190/I                                    LocalMux                   0      5040               RISE  1       
I__190/O                                    LocalMux                   330    5370               RISE  1       
I__191/I                                    IoInMux                    0      5370               RISE  1       
I__191/O                                    IoInMux                    259    5629               RISE  1       
Dout_obuf_7_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      5629               RISE  1       
Dout_obuf_7_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2006   7635               RISE  1       
Dout_obuf_7_iopad/DIN                       IO_PAD                     0      7635               RISE  1       
Dout_obuf_7_iopad/PACKAGEPIN:out            IO_PAD                     2292   9927               RISE  1       
Dout[7]                                     fifo_test                  0      9927               RISE  1       

6.5.10::Path details for port: Dout[8]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Dout[8]
Clock Port         : Clock
Clock Reference    : fifo_test|Clock:R
Clock to Out Delay : 9899


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              6444
---------------------------- ------
Clock To Out Delay             9899

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock                                               fifo_test                  0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__460/I                                            gio2CtrlBuf                0      2452               RISE  1       
I__460/O                                            gio2CtrlBuf                0      2452               RISE  1       
I__461/I                                            GlobalMux                  0      2452               RISE  1       
I__461/O                                            GlobalMux                  154    2607               RISE  1       
I__467/I                                            ClkMux                     0      2607               RISE  1       
I__467/O                                            ClkMux                     309    2915               RISE  1       
U1.fifo_mem_inst.dout_esr_8_LC_2_9_1/clk            LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
U1.fifo_mem_inst.dout_esr_8_LC_2_9_1/lcout  LogicCell40_SEQ_MODE_1000  540    3455               RISE  1       
I__177/I                                    Odrv12                     0      3455               RISE  1       
I__177/O                                    Odrv12                     491    3946               RISE  1       
I__178/I                                    Span12Mux_v                0      3946               RISE  1       
I__178/O                                    Span12Mux_v                491    4437               RISE  1       
I__179/I                                    Sp12to4                    0      4437               RISE  1       
I__179/O                                    Sp12to4                    428    4865               RISE  1       
I__180/I                                    Span4Mux_s0_h              0      4865               RISE  1       
I__180/O                                    Span4Mux_s0_h              147    5012               RISE  1       
I__181/I                                    LocalMux                   0      5012               RISE  1       
I__181/O                                    LocalMux                   330    5342               RISE  1       
I__182/I                                    IoInMux                    0      5342               RISE  1       
I__182/O                                    IoInMux                    259    5601               RISE  1       
Dout_obuf_8_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      5601               RISE  1       
Dout_obuf_8_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2006   7607               RISE  1       
Dout_obuf_8_iopad/DIN                       IO_PAD                     0      7607               RISE  1       
Dout_obuf_8_iopad/PACKAGEPIN:out            IO_PAD                     2292   9899               RISE  1       
Dout[8]                                     fifo_test                  0      9899               RISE  1       

6.5.11::Path details for port: Dout[9]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Dout[9]
Clock Port         : Clock
Clock Reference    : fifo_test|Clock:R
Clock to Out Delay : 9204


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              5749
---------------------------- ------
Clock To Out Delay             9204

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock                                               fifo_test                  0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__460/I                                            gio2CtrlBuf                0      2452               RISE  1       
I__460/O                                            gio2CtrlBuf                0      2452               RISE  1       
I__461/I                                            GlobalMux                  0      2452               RISE  1       
I__461/O                                            GlobalMux                  154    2607               RISE  1       
I__470/I                                            ClkMux                     0      2607               RISE  1       
I__470/O                                            ClkMux                     309    2915               RISE  1       
U1.fifo_mem_inst.dout_esr_9_LC_3_9_7/clk            LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
U1.fifo_mem_inst.dout_esr_9_LC_3_9_7/lcout  LogicCell40_SEQ_MODE_1000  540    3455               FALL  1       
I__261/I                                    Odrv4                      0      3455               FALL  1       
I__261/O                                    Odrv4                      372    3827               FALL  1       
I__262/I                                    Span4Mux_s3_h              0      3827               FALL  1       
I__262/O                                    Span4Mux_s3_h              231    4058               FALL  1       
I__263/I                                    IoSpan4Mux                 0      4058               FALL  1       
I__263/O                                    IoSpan4Mux                 323    4381               FALL  1       
I__264/I                                    LocalMux                   0      4381               FALL  1       
I__264/O                                    LocalMux                   309    4690               FALL  1       
I__265/I                                    IoInMux                    0      4690               FALL  1       
I__265/O                                    IoInMux                    217    4907               FALL  1       
Dout_obuf_9_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      4907               FALL  1       
Dout_obuf_9_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2006   6913               RISE  1       
Dout_obuf_9_iopad/DIN                       IO_PAD                     0      6913               RISE  1       
Dout_obuf_9_iopad/PACKAGEPIN:out            IO_PAD                     2292   9204               RISE  1       
Dout[9]                                     fifo_test                  0      9204               RISE  1       

6.5.12::Path details for port: Empty    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Empty
Clock Port         : Clock
Clock Reference    : fifo_test|Clock:R
Clock to Out Delay : 8819


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              5364
---------------------------- ------
Clock To Out Delay             8819

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock                                               fifo_test                  0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__460/I                                            gio2CtrlBuf                0      2452               RISE  1       
I__460/O                                            gio2CtrlBuf                0      2452               RISE  1       
I__461/I                                            GlobalMux                  0      2452               RISE  1       
I__461/O                                            GlobalMux                  154    2607               RISE  1       
I__466/I                                            ClkMux                     0      2607               RISE  1       
I__466/O                                            ClkMux                     309    2915               RISE  1       
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk            LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout  LogicCell40_SEQ_MODE_1000  540    3455               FALL  4       
I__220/I                                    Odrv12                     0      3455               FALL  1       
I__220/O                                    Odrv12                     540    3995               FALL  1       
I__224/I                                    LocalMux                   0      3995               FALL  1       
I__224/O                                    LocalMux                   309    4304               FALL  1       
I__225/I                                    IoInMux                    0      4304               FALL  1       
I__225/O                                    IoInMux                    217    4521               FALL  1       
Empty_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001     0      4521               FALL  1       
Empty_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001     2006   6527               RISE  1       
Empty_obuf_iopad/DIN                        IO_PAD                     0      6527               RISE  1       
Empty_obuf_iopad/PACKAGEPIN:out             IO_PAD                     2292   8819               RISE  1       
Empty                                       fifo_test                  0      8819               RISE  1       

6.5.13::Path details for port: Full     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Full
Clock Port         : Clock
Clock Reference    : fifo_test|Clock:R
Clock to Out Delay : 8819


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              5364
---------------------------- ------
Clock To Out Delay             8819

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock                                               fifo_test                  0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__460/I                                            gio2CtrlBuf                0      2452               RISE  1       
I__460/O                                            gio2CtrlBuf                0      2452               RISE  1       
I__461/I                                            GlobalMux                  0      2452               RISE  1       
I__461/O                                            GlobalMux                  154    2607               RISE  1       
I__466/I                                            ClkMux                     0      2607               RISE  1       
I__466/O                                            ClkMux                     309    2915               RISE  1       
U1.Sync_wr_ctrl_inst.full_LC_2_12_2/clk             LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
U1.Sync_wr_ctrl_inst.full_LC_2_12_2/lcout  LogicCell40_SEQ_MODE_1000  540    3455               FALL  5       
I__316/I                                   Odrv12                     0      3455               FALL  1       
I__316/O                                   Odrv12                     540    3995               FALL  1       
I__321/I                                   LocalMux                   0      3995               FALL  1       
I__321/O                                   LocalMux                   309    4304               FALL  1       
I__322/I                                   IoInMux                    0      4304               FALL  1       
I__322/O                                   IoInMux                    217    4521               FALL  1       
Full_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001     0      4521               FALL  1       
Full_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001     2006   6527               RISE  1       
Full_obuf_iopad/DIN                        IO_PAD                     0      6527               RISE  1       
Full_obuf_iopad/PACKAGEPIN:out             IO_PAD                     2292   8819               RISE  1       
Full                                       fifo_test                  0      8819               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout
Path End         : U1.Sync_data_counter_inst.data_cnt_4_LC_1_12_4/in3
Capture Clock    : U1.Sync_data_counter_inst.data_cnt_4_LC_1_12_4/clk
Setup Constraint : 7880p
Path slack       : 3799p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -274
------------------------------------------------   ----- 
End-of-path required time (ps)                     10522

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 3268
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6723
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                            model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout                          LogicCell40_SEQ_MODE_1000    540              3455   3798  RISE       4
I__217/I                                                            LocalMux                       0              3455   3798  RISE       1
I__217/O                                                            LocalMux                     330              3785   3798  RISE       1
I__221/I                                                            InMux                          0              3785   3798  RISE       1
I__221/O                                                            InMux                        259              4044   3798  RISE       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/in3                               LogicCell40_SEQ_MODE_0000      0              4044   3798  RISE       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/lcout                             LogicCell40_SEQ_MODE_0000    316              4360   3798  RISE      15
I__524/I                                                            LocalMux                       0              4360   3798  RISE       1
I__524/O                                                            LocalMux                     330              4690   3798  RISE       1
I__530/I                                                            InMux                          0              4690   3798  RISE       1
I__530/O                                                            InMux                        259              4949   3798  RISE       1
U1.Sync_data_counter_inst.un1_data_cnt_cry_0_c_RNO_LC_1_11_1/in3    LogicCell40_SEQ_MODE_0000      0              4949   3798  RISE       1
U1.Sync_data_counter_inst.un1_data_cnt_cry_0_c_RNO_LC_1_11_1/lcout  LogicCell40_SEQ_MODE_0000    316              5265   3798  RISE       1
I__147/I                                                            LocalMux                       0              5265   3798  RISE       1
I__147/O                                                            LocalMux                     330              5594   3798  RISE       1
I__148/I                                                            InMux                          0              5594   3798  RISE       1
I__148/O                                                            InMux                        259              5854   3798  RISE       1
I__149/I                                                            CascadeMux                     0              5854   3798  RISE       1
I__149/O                                                            CascadeMux                     0              5854   3798  RISE       1
U1.Sync_data_counter_inst.un1_data_cnt_cry_0_c_LC_1_12_0/in2        LogicCell40_SEQ_MODE_0000      0              5854   3798  RISE       1
U1.Sync_data_counter_inst.un1_data_cnt_cry_0_c_LC_1_12_0/carryout   LogicCell40_SEQ_MODE_0000    231              6085   3798  RISE       2
U1.Sync_data_counter_inst.data_cnt_1_LC_1_12_1/carryin              LogicCell40_SEQ_MODE_1000      0              6085   3798  RISE       1
U1.Sync_data_counter_inst.data_cnt_1_LC_1_12_1/carryout             LogicCell40_SEQ_MODE_1000    126              6211   3798  RISE       2
U1.Sync_data_counter_inst.data_cnt_2_LC_1_12_2/carryin              LogicCell40_SEQ_MODE_1000      0              6211   3798  RISE       1
U1.Sync_data_counter_inst.data_cnt_2_LC_1_12_2/carryout             LogicCell40_SEQ_MODE_1000    126              6338   3798  RISE       2
U1.Sync_data_counter_inst.data_cnt_3_LC_1_12_3/carryin              LogicCell40_SEQ_MODE_1000      0              6338   3798  RISE       1
U1.Sync_data_counter_inst.data_cnt_3_LC_1_12_3/carryout             LogicCell40_SEQ_MODE_1000    126              6464   3798  RISE       1
I__196/I                                                            InMux                          0              6464   3798  RISE       1
I__196/O                                                            InMux                        259              6723   3798  RISE       1
U1.Sync_data_counter_inst.data_cnt_4_LC_1_12_4/in3                  LogicCell40_SEQ_MODE_1000      0              6723   3798  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__462/I                                            ClkMux                         0              2607  RISE       1
I__462/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_data_counter_inst.data_cnt_4_LC_1_12_4/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout
Path End         : U1.Sync_data_counter_inst.data_cnt_3_LC_1_12_3/in3
Capture Clock    : U1.Sync_data_counter_inst.data_cnt_3_LC_1_12_3/clk
Setup Constraint : 7880p
Path slack       : 3925p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -274
------------------------------------------------   ----- 
End-of-path required time (ps)                     10522

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 3142
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6597
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                            model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout                          LogicCell40_SEQ_MODE_1000    540              3455   3798  RISE       4
I__217/I                                                            LocalMux                       0              3455   3798  RISE       1
I__217/O                                                            LocalMux                     330              3785   3798  RISE       1
I__221/I                                                            InMux                          0              3785   3798  RISE       1
I__221/O                                                            InMux                        259              4044   3798  RISE       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/in3                               LogicCell40_SEQ_MODE_0000      0              4044   3798  RISE       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/lcout                             LogicCell40_SEQ_MODE_0000    316              4360   3798  RISE      15
I__524/I                                                            LocalMux                       0              4360   3798  RISE       1
I__524/O                                                            LocalMux                     330              4690   3798  RISE       1
I__530/I                                                            InMux                          0              4690   3798  RISE       1
I__530/O                                                            InMux                        259              4949   3798  RISE       1
U1.Sync_data_counter_inst.un1_data_cnt_cry_0_c_RNO_LC_1_11_1/in3    LogicCell40_SEQ_MODE_0000      0              4949   3798  RISE       1
U1.Sync_data_counter_inst.un1_data_cnt_cry_0_c_RNO_LC_1_11_1/lcout  LogicCell40_SEQ_MODE_0000    316              5265   3798  RISE       1
I__147/I                                                            LocalMux                       0              5265   3798  RISE       1
I__147/O                                                            LocalMux                     330              5594   3798  RISE       1
I__148/I                                                            InMux                          0              5594   3798  RISE       1
I__148/O                                                            InMux                        259              5854   3798  RISE       1
I__149/I                                                            CascadeMux                     0              5854   3798  RISE       1
I__149/O                                                            CascadeMux                     0              5854   3798  RISE       1
U1.Sync_data_counter_inst.un1_data_cnt_cry_0_c_LC_1_12_0/in2        LogicCell40_SEQ_MODE_0000      0              5854   3798  RISE       1
U1.Sync_data_counter_inst.un1_data_cnt_cry_0_c_LC_1_12_0/carryout   LogicCell40_SEQ_MODE_0000    231              6085   3798  RISE       2
U1.Sync_data_counter_inst.data_cnt_1_LC_1_12_1/carryin              LogicCell40_SEQ_MODE_1000      0              6085   3798  RISE       1
U1.Sync_data_counter_inst.data_cnt_1_LC_1_12_1/carryout             LogicCell40_SEQ_MODE_1000    126              6211   3798  RISE       2
U1.Sync_data_counter_inst.data_cnt_2_LC_1_12_2/carryin              LogicCell40_SEQ_MODE_1000      0              6211   3798  RISE       1
U1.Sync_data_counter_inst.data_cnt_2_LC_1_12_2/carryout             LogicCell40_SEQ_MODE_1000    126              6338   3798  RISE       2
I__138/I                                                            InMux                          0              6338   3924  RISE       1
I__138/O                                                            InMux                        259              6597   3924  RISE       1
U1.Sync_data_counter_inst.data_cnt_3_LC_1_12_3/in3                  LogicCell40_SEQ_MODE_1000      0              6597   3924  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__462/I                                            ClkMux                         0              2607  RISE       1
I__462/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_data_counter_inst.data_cnt_3_LC_1_12_3/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout
Path End         : U1.Sync_data_counter_inst.data_cnt_2_LC_1_12_2/in3
Capture Clock    : U1.Sync_data_counter_inst.data_cnt_2_LC_1_12_2/clk
Setup Constraint : 7880p
Path slack       : 4051p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -274
------------------------------------------------   ----- 
End-of-path required time (ps)                     10522

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 3016
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6471
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                            model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout                          LogicCell40_SEQ_MODE_1000    540              3455   3798  RISE       4
I__217/I                                                            LocalMux                       0              3455   3798  RISE       1
I__217/O                                                            LocalMux                     330              3785   3798  RISE       1
I__221/I                                                            InMux                          0              3785   3798  RISE       1
I__221/O                                                            InMux                        259              4044   3798  RISE       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/in3                               LogicCell40_SEQ_MODE_0000      0              4044   3798  RISE       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/lcout                             LogicCell40_SEQ_MODE_0000    316              4360   3798  RISE      15
I__524/I                                                            LocalMux                       0              4360   3798  RISE       1
I__524/O                                                            LocalMux                     330              4690   3798  RISE       1
I__530/I                                                            InMux                          0              4690   3798  RISE       1
I__530/O                                                            InMux                        259              4949   3798  RISE       1
U1.Sync_data_counter_inst.un1_data_cnt_cry_0_c_RNO_LC_1_11_1/in3    LogicCell40_SEQ_MODE_0000      0              4949   3798  RISE       1
U1.Sync_data_counter_inst.un1_data_cnt_cry_0_c_RNO_LC_1_11_1/lcout  LogicCell40_SEQ_MODE_0000    316              5265   3798  RISE       1
I__147/I                                                            LocalMux                       0              5265   3798  RISE       1
I__147/O                                                            LocalMux                     330              5594   3798  RISE       1
I__148/I                                                            InMux                          0              5594   3798  RISE       1
I__148/O                                                            InMux                        259              5854   3798  RISE       1
I__149/I                                                            CascadeMux                     0              5854   3798  RISE       1
I__149/O                                                            CascadeMux                     0              5854   3798  RISE       1
U1.Sync_data_counter_inst.un1_data_cnt_cry_0_c_LC_1_12_0/in2        LogicCell40_SEQ_MODE_0000      0              5854   3798  RISE       1
U1.Sync_data_counter_inst.un1_data_cnt_cry_0_c_LC_1_12_0/carryout   LogicCell40_SEQ_MODE_0000    231              6085   3798  RISE       2
U1.Sync_data_counter_inst.data_cnt_1_LC_1_12_1/carryin              LogicCell40_SEQ_MODE_1000      0              6085   3798  RISE       1
U1.Sync_data_counter_inst.data_cnt_1_LC_1_12_1/carryout             LogicCell40_SEQ_MODE_1000    126              6211   3798  RISE       2
I__142/I                                                            InMux                          0              6211   4051  RISE       1
I__142/O                                                            InMux                        259              6471   4051  RISE       1
U1.Sync_data_counter_inst.data_cnt_2_LC_1_12_2/in3                  LogicCell40_SEQ_MODE_1000      0              6471   4051  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__462/I                                            ClkMux                         0              2607  RISE       1
I__462/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_data_counter_inst.data_cnt_2_LC_1_12_2/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.fifo_mem_inst.mem_mem_0_0_physical/RDATA[7]
Path End         : U1.fifo_mem_inst.dout_esr_7_LC_2_9_0/in3
Capture Clock    : U1.fifo_mem_inst.dout_esr_7_LC_2_9_0/clk
Setup Constraint : 7880p
Path slack       : 4170p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -274
------------------------------------------------   ----- 
End-of-path required time (ps)                     10522

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                      2146
+ Data Path Delay                                 1291
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6352
 
Launch Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
Clock                                               fifo_test        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf      0              2452  RISE       1
I__460/O                                            gio2CtrlBuf      0              2452  RISE       1
I__461/I                                            GlobalMux        0              2452  RISE       1
I__461/O                                            GlobalMux      154              2607  RISE       1
I__471/I                                            ClkMux           0              2607  RISE       1
I__471/O                                            ClkMux         309              2915  RISE       1
U1.fifo_mem_inst.mem_mem_0_0_physical/RCLK          SB_RAM40_4K      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.fifo_mem_inst.mem_mem_0_0_physical/RDATA[7]  SB_RAM40_4K                 2146              5061   4170  RISE       1
I__192/I                                        Odrv4                          0              5061   4170  RISE       1
I__192/O                                        Odrv4                        351              5412   4170  RISE       1
I__193/I                                        Span4Mux_v                     0              5412   4170  RISE       1
I__193/O                                        Span4Mux_v                   351              5763   4170  RISE       1
I__194/I                                        LocalMux                       0              5763   4170  RISE       1
I__194/O                                        LocalMux                     330              6092   4170  RISE       1
I__195/I                                        InMux                          0              6092   4170  RISE       1
I__195/O                                        InMux                        259              6352   4170  RISE       1
U1.fifo_mem_inst.dout_esr_7_LC_2_9_0/in3        LogicCell40_SEQ_MODE_1000      0              6352   4170  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__467/I                                            ClkMux                         0              2607  RISE       1
I__467/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_7_LC_2_9_0/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout
Path End         : U1.Sync_data_counter_inst.data_cnt_1_LC_1_12_1/in3
Capture Clock    : U1.Sync_data_counter_inst.data_cnt_1_LC_1_12_1/clk
Setup Constraint : 7880p
Path slack       : 4177p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -274
------------------------------------------------   ----- 
End-of-path required time (ps)                     10522

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 2890
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6345
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                            model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout                          LogicCell40_SEQ_MODE_1000    540              3455   3798  RISE       4
I__217/I                                                            LocalMux                       0              3455   3798  RISE       1
I__217/O                                                            LocalMux                     330              3785   3798  RISE       1
I__221/I                                                            InMux                          0              3785   3798  RISE       1
I__221/O                                                            InMux                        259              4044   3798  RISE       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/in3                               LogicCell40_SEQ_MODE_0000      0              4044   3798  RISE       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/lcout                             LogicCell40_SEQ_MODE_0000    316              4360   3798  RISE      15
I__524/I                                                            LocalMux                       0              4360   3798  RISE       1
I__524/O                                                            LocalMux                     330              4690   3798  RISE       1
I__530/I                                                            InMux                          0              4690   3798  RISE       1
I__530/O                                                            InMux                        259              4949   3798  RISE       1
U1.Sync_data_counter_inst.un1_data_cnt_cry_0_c_RNO_LC_1_11_1/in3    LogicCell40_SEQ_MODE_0000      0              4949   3798  RISE       1
U1.Sync_data_counter_inst.un1_data_cnt_cry_0_c_RNO_LC_1_11_1/lcout  LogicCell40_SEQ_MODE_0000    316              5265   3798  RISE       1
I__147/I                                                            LocalMux                       0              5265   3798  RISE       1
I__147/O                                                            LocalMux                     330              5594   3798  RISE       1
I__148/I                                                            InMux                          0              5594   3798  RISE       1
I__148/O                                                            InMux                        259              5854   3798  RISE       1
I__149/I                                                            CascadeMux                     0              5854   3798  RISE       1
I__149/O                                                            CascadeMux                     0              5854   3798  RISE       1
U1.Sync_data_counter_inst.un1_data_cnt_cry_0_c_LC_1_12_0/in2        LogicCell40_SEQ_MODE_0000      0              5854   3798  RISE       1
U1.Sync_data_counter_inst.un1_data_cnt_cry_0_c_LC_1_12_0/carryout   LogicCell40_SEQ_MODE_0000    231              6085   3798  RISE       2
I__146/I                                                            InMux                          0              6085   4177  RISE       1
I__146/O                                                            InMux                        259              6345   4177  RISE       1
U1.Sync_data_counter_inst.data_cnt_1_LC_1_12_1/in3                  LogicCell40_SEQ_MODE_1000      0              6345   4177  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__462/I                                            ClkMux                         0              2607  RISE       1
I__462/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_data_counter_inst.data_cnt_1_LC_1_12_1/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.fifo_mem_inst.mem_mem_0_0_physical/RDATA[5]
Path End         : U1.fifo_mem_inst.dout_esr_5_LC_1_9_4/in3
Capture Clock    : U1.fifo_mem_inst.dout_esr_5_LC_1_9_4/clk
Setup Constraint : 7880p
Path slack       : 4219p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -274
------------------------------------------------   ----- 
End-of-path required time (ps)                     10522

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                      2146
+ Data Path Delay                                 1242
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6303
 
Launch Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
Clock                                               fifo_test        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf      0              2452  RISE       1
I__460/O                                            gio2CtrlBuf      0              2452  RISE       1
I__461/I                                            GlobalMux        0              2452  RISE       1
I__461/O                                            GlobalMux      154              2607  RISE       1
I__471/I                                            ClkMux           0              2607  RISE       1
I__471/O                                            ClkMux         309              2915  RISE       1
U1.fifo_mem_inst.mem_mem_0_0_physical/RCLK          SB_RAM40_4K      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.fifo_mem_inst.mem_mem_0_0_physical/RDATA[5]  SB_RAM40_4K                 2146              5061   4219  RISE       1
I__156/I                                        Odrv4                          0              5061   4219  RISE       1
I__156/O                                        Odrv4                        351              5412   4219  RISE       1
I__157/I                                        Span4Mux_h                     0              5412   4219  RISE       1
I__157/O                                        Span4Mux_h                   302              5714   4219  RISE       1
I__158/I                                        LocalMux                       0              5714   4219  RISE       1
I__158/O                                        LocalMux                     330              6043   4219  RISE       1
I__159/I                                        InMux                          0              6043   4219  RISE       1
I__159/O                                        InMux                        259              6303   4219  RISE       1
U1.fifo_mem_inst.dout_esr_5_LC_1_9_4/in3        LogicCell40_SEQ_MODE_1000      0              6303   4219  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__464/I                                            ClkMux                         0              2607  RISE       1
I__464/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_5_LC_1_9_4/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_wr_ctrl_inst.full_LC_2_12_2/lcout
Path End         : U1.fifo_mem_inst.mem_mem_0_0_physical/WCLKE
Capture Clock    : U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK
Setup Constraint : 7880p
Path slack       : 4233p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -267
------------------------------------------------   ----- 
End-of-path required time (ps)                     10529

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 2841
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6296
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_ctrl_inst.full_LC_2_12_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_wr_ctrl_inst.full_LC_2_12_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   4233  RISE       5
I__315/I                                             LocalMux                       0              3455   4233  RISE       1
I__315/O                                             LocalMux                     330              3785   4233  RISE       1
I__320/I                                             InMux                          0              3785   4233  RISE       1
I__320/O                                             InMux                        259              4044   4233  RISE       1
U1.Sync_wr_ctrl_inst.full_RNIUQEU_0_LC_3_11_1/in3    LogicCell40_SEQ_MODE_0000      0              4044   4233  RISE       1
U1.Sync_wr_ctrl_inst.full_RNIUQEU_0_LC_3_11_1/lcout  LogicCell40_SEQ_MODE_0000    316              4360   4233  RISE       1
I__308/I                                             Odrv4                          0              4360   4233  RISE       1
I__308/O                                             Odrv4                        351              4711   4233  RISE       1
I__309/I                                             Span4Mux_h                     0              4711   4233  RISE       1
I__309/O                                             Span4Mux_h                   302              5012   4233  RISE       1
I__310/I                                             Span4Mux_v                     0              5012   4233  RISE       1
I__310/O                                             Span4Mux_v                   351              5363   4233  RISE       1
I__311/I                                             LocalMux                       0              5363   4233  RISE       1
I__311/O                                             LocalMux                     330              5693   4233  RISE       1
I__312/I                                             CEMux                          0              5693   4233  RISE       1
I__312/O                                             CEMux                        603              6296   4233  RISE       1
U1.fifo_mem_inst.mem_mem_0_0_physical/WCLKE          SB_RAM40_4K                    0              6296   4233  RISE       1

Capture Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
Clock                                               fifo_test        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf      0              2452  RISE       1
I__460/O                                            gio2CtrlBuf      0              2452  RISE       1
I__461/I                                            GlobalMux        0              2452  RISE       1
I__461/O                                            GlobalMux      154              2607  RISE       1
I__472/I                                            ClkMux           0              2607  RISE       1
I__472/O                                            ClkMux         309              2915  RISE       1
U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK          SB_RAM40_4K      0              2915  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.fifo_mem_inst.mem_mem_0_0_physical/RDATA[10]
Path End         : U1.fifo_mem_inst.dout_esr_10_LC_2_9_5/in0
Capture Clock    : U1.fifo_mem_inst.dout_esr_10_LC_2_9_5/clk
Setup Constraint : 7880p
Path slack       : 4324p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -470
------------------------------------------------   ----- 
End-of-path required time (ps)                     10325

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                      2146
+ Data Path Delay                                  940
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6001
 
Launch Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
Clock                                               fifo_test        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf      0              2452  RISE       1
I__460/O                                            gio2CtrlBuf      0              2452  RISE       1
I__461/I                                            GlobalMux        0              2452  RISE       1
I__461/O                                            GlobalMux      154              2607  RISE       1
I__471/I                                            ClkMux           0              2607  RISE       1
I__471/O                                            ClkMux         309              2915  RISE       1
U1.fifo_mem_inst.mem_mem_0_0_physical/RCLK          SB_RAM40_4K      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.fifo_mem_inst.mem_mem_0_0_physical/RDATA[10]  SB_RAM40_4K                 2146              5061   4324  RISE       1
I__174/I                                         Odrv4                          0              5061   4324  RISE       1
I__174/O                                         Odrv4                        351              5412   4324  RISE       1
I__175/I                                         LocalMux                       0              5412   4324  RISE       1
I__175/O                                         LocalMux                     330              5742   4324  RISE       1
I__176/I                                         InMux                          0              5742   4324  RISE       1
I__176/O                                         InMux                        259              6001   4324  RISE       1
U1.fifo_mem_inst.dout_esr_10_LC_2_9_5/in0        LogicCell40_SEQ_MODE_1000      0              6001   4324  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__467/I                                            ClkMux                         0              2607  RISE       1
I__467/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_10_LC_2_9_5/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout
Path End         : U1.Sync_data_counter_inst.data_cnt_2_LC_1_12_2/in2
Capture Clock    : U1.Sync_data_counter_inst.data_cnt_2_LC_1_12_2/clk
Setup Constraint : 7880p
Path slack       : 4506p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -372
------------------------------------------------   ----- 
End-of-path required time (ps)                     10423

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 2462
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5917
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                         model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout                       LogicCell40_SEQ_MODE_1000    540              3455   3798  RISE       4
I__217/I                                                         LocalMux                       0              3455   3798  RISE       1
I__217/O                                                         LocalMux                     330              3785   3798  RISE       1
I__221/I                                                         InMux                          0              3785   3798  RISE       1
I__221/O                                                         InMux                        259              4044   3798  RISE       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/in3                            LogicCell40_SEQ_MODE_0000      0              4044   3798  RISE       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/lcout                          LogicCell40_SEQ_MODE_0000    316              4360   3798  RISE      15
I__524/I                                                         LocalMux                       0              4360   3798  RISE       1
I__524/O                                                         LocalMux                     330              4690   3798  RISE       1
I__531/I                                                         InMux                          0              4690   3988  RISE       1
I__531/O                                                         InMux                        259              4949   3988  RISE       1
I__545/I                                                         CascadeMux                     0              4949   3988  RISE       1
I__545/O                                                         CascadeMux                     0              4949   3988  RISE       1
U1.Sync_data_counter_inst.un1_data_cnt_cry_2_ma_LC_1_11_2/in2    LogicCell40_SEQ_MODE_0000      0              4949   3988  RISE       1
U1.Sync_data_counter_inst.un1_data_cnt_cry_2_ma_LC_1_11_2/lcout  LogicCell40_SEQ_MODE_0000    379              5328   3988  RISE       1
I__143/I                                                         LocalMux                       0              5328   3988  RISE       1
I__143/O                                                         LocalMux                     330              5657   3988  RISE       1
I__144/I                                                         InMux                          0              5657   3988  RISE       1
I__144/O                                                         InMux                        259              5917   3988  RISE       1
I__145/I                                                         CascadeMux                     0              5917   3988  RISE       1
I__145/O                                                         CascadeMux                     0              5917   3988  RISE       1
U1.Sync_data_counter_inst.data_cnt_2_LC_1_12_2/in2               LogicCell40_SEQ_MODE_1000      0              5917   4507  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__462/I                                            ClkMux                         0              2607  RISE       1
I__462/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_data_counter_inst.data_cnt_2_LC_1_12_2/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.fifo_mem_inst.mem_mem_0_0_physical/RDATA[8]
Path End         : U1.fifo_mem_inst.dout_esr_8_LC_2_9_1/in3
Capture Clock    : U1.fifo_mem_inst.dout_esr_8_LC_2_9_1/clk
Setup Constraint : 7880p
Path slack       : 4521p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -274
------------------------------------------------   ----- 
End-of-path required time (ps)                     10522

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                      2146
+ Data Path Delay                                  940
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6001
 
Launch Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
Clock                                               fifo_test        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf      0              2452  RISE       1
I__460/O                                            gio2CtrlBuf      0              2452  RISE       1
I__461/I                                            GlobalMux        0              2452  RISE       1
I__461/O                                            GlobalMux      154              2607  RISE       1
I__471/I                                            ClkMux           0              2607  RISE       1
I__471/O                                            ClkMux         309              2915  RISE       1
U1.fifo_mem_inst.mem_mem_0_0_physical/RCLK          SB_RAM40_4K      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.fifo_mem_inst.mem_mem_0_0_physical/RDATA[8]  SB_RAM40_4K                 2146              5061   4521  RISE       1
I__183/I                                        Odrv4                          0              5061   4521  RISE       1
I__183/O                                        Odrv4                        351              5412   4521  RISE       1
I__184/I                                        LocalMux                       0              5412   4521  RISE       1
I__184/O                                        LocalMux                     330              5742   4521  RISE       1
I__185/I                                        InMux                          0              5742   4521  RISE       1
I__185/O                                        InMux                        259              6001   4521  RISE       1
U1.fifo_mem_inst.dout_esr_8_LC_2_9_1/in3        LogicCell40_SEQ_MODE_1000      0              6001   4521  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__467/I                                            ClkMux                         0              2607  RISE       1
I__467/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_8_LC_2_9_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout
Path End         : U1.Sync_data_counter_inst.data_cnt_3_LC_1_12_3/in2
Capture Clock    : U1.Sync_data_counter_inst.data_cnt_3_LC_1_12_3/clk
Setup Constraint : 7880p
Path slack       : 4569p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -372
------------------------------------------------   ----- 
End-of-path required time (ps)                     10423

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 2399
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5854
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                         model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout                       LogicCell40_SEQ_MODE_1000    540              3455   3798  RISE       4
I__217/I                                                         LocalMux                       0              3455   3798  RISE       1
I__217/O                                                         LocalMux                     330              3785   3798  RISE       1
I__221/I                                                         InMux                          0              3785   3798  RISE       1
I__221/O                                                         InMux                        259              4044   3798  RISE       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/in3                            LogicCell40_SEQ_MODE_0000      0              4044   3798  RISE       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/lcout                          LogicCell40_SEQ_MODE_0000    316              4360   3798  RISE      15
I__524/I                                                         LocalMux                       0              4360   3798  RISE       1
I__524/O                                                         LocalMux                     330              4690   3798  RISE       1
I__532/I                                                         InMux                          0              4690   4177  RISE       1
I__532/O                                                         InMux                        259              4949   4177  RISE       1
U1.Sync_data_counter_inst.un1_data_cnt_cry_3_ma_LC_1_11_3/in3    LogicCell40_SEQ_MODE_0000      0              4949   4177  RISE       1
U1.Sync_data_counter_inst.un1_data_cnt_cry_3_ma_LC_1_11_3/lcout  LogicCell40_SEQ_MODE_0000    316              5265   4177  RISE       1
I__139/I                                                         LocalMux                       0              5265   4177  RISE       1
I__139/O                                                         LocalMux                     330              5594   4177  RISE       1
I__140/I                                                         InMux                          0              5594   4177  RISE       1
I__140/O                                                         InMux                        259              5854   4177  RISE       1
I__141/I                                                         CascadeMux                     0              5854   4177  RISE       1
I__141/O                                                         CascadeMux                     0              5854   4177  RISE       1
U1.Sync_data_counter_inst.data_cnt_3_LC_1_12_3/in2               LogicCell40_SEQ_MODE_1000      0              5854   4570  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__462/I                                            ClkMux                         0              2607  RISE       1
I__462/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_data_counter_inst.data_cnt_3_LC_1_12_3/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout
Path End         : U1.fifo_mem_inst.dout_esr_10_LC_2_9_5/ce
Capture Clock    : U1.fifo_mem_inst.dout_esr_10_LC_2_9_5/clk
Setup Constraint : 7880p
Path slack       : 4598p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                     10795

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 2742
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6197
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout        LogicCell40_SEQ_MODE_1000    540              3455   3798  RISE       4
I__217/I                                          LocalMux                       0              3455   3798  RISE       1
I__217/O                                          LocalMux                     330              3785   3798  RISE       1
I__221/I                                          InMux                          0              3785   3798  RISE       1
I__221/O                                          InMux                        259              4044   3798  RISE       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/in3             LogicCell40_SEQ_MODE_0000      0              4044   3798  RISE       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/lcout           LogicCell40_SEQ_MODE_0000    316              4360   3798  RISE      15
I__527/I                                          LocalMux                       0              4360   4598  RISE       1
I__527/O                                          LocalMux                     330              4690   4598  RISE       1
I__540/I                                          InMux                          0              4690   4598  RISE       1
I__540/O                                          InMux                        259              4949   4598  RISE       1
U1.fifo_mem_inst.dout_esr_ctle_0_LC_2_10_2/in3    LogicCell40_SEQ_MODE_0000      0              4949   4598  RISE       1
U1.fifo_mem_inst.dout_esr_ctle_0_LC_2_10_2/lcout  LogicCell40_SEQ_MODE_0000    316              5265   4598  RISE      11
I__255/I                                          LocalMux                       0              5265   4598  RISE       1
I__255/O                                          LocalMux                     330              5594   4598  RISE       1
I__258/I                                          CEMux                          0              5594   4598  RISE       1
I__258/O                                          CEMux                        603              6197   4598  RISE       1
U1.fifo_mem_inst.dout_esr_10_LC_2_9_5/ce          LogicCell40_SEQ_MODE_1000      0              6197   4598  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__467/I                                            ClkMux                         0              2607  RISE       1
I__467/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_10_LC_2_9_5/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout
Path End         : U1.fifo_mem_inst.dout_esr_8_LC_2_9_1/ce
Capture Clock    : U1.fifo_mem_inst.dout_esr_8_LC_2_9_1/clk
Setup Constraint : 7880p
Path slack       : 4598p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                     10795

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 2742
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6197
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout        LogicCell40_SEQ_MODE_1000    540              3455   3798  RISE       4
I__217/I                                          LocalMux                       0              3455   3798  RISE       1
I__217/O                                          LocalMux                     330              3785   3798  RISE       1
I__221/I                                          InMux                          0              3785   3798  RISE       1
I__221/O                                          InMux                        259              4044   3798  RISE       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/in3             LogicCell40_SEQ_MODE_0000      0              4044   3798  RISE       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/lcout           LogicCell40_SEQ_MODE_0000    316              4360   3798  RISE      15
I__527/I                                          LocalMux                       0              4360   4598  RISE       1
I__527/O                                          LocalMux                     330              4690   4598  RISE       1
I__540/I                                          InMux                          0              4690   4598  RISE       1
I__540/O                                          InMux                        259              4949   4598  RISE       1
U1.fifo_mem_inst.dout_esr_ctle_0_LC_2_10_2/in3    LogicCell40_SEQ_MODE_0000      0              4949   4598  RISE       1
U1.fifo_mem_inst.dout_esr_ctle_0_LC_2_10_2/lcout  LogicCell40_SEQ_MODE_0000    316              5265   4598  RISE      11
I__255/I                                          LocalMux                       0              5265   4598  RISE       1
I__255/O                                          LocalMux                     330              5594   4598  RISE       1
I__258/I                                          CEMux                          0              5594   4598  RISE       1
I__258/O                                          CEMux                        603              6197   4598  RISE       1
U1.fifo_mem_inst.dout_esr_8_LC_2_9_1/ce           LogicCell40_SEQ_MODE_1000      0              6197   4598  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__467/I                                            ClkMux                         0              2607  RISE       1
I__467/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_8_LC_2_9_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout
Path End         : U1.fifo_mem_inst.dout_esr_7_LC_2_9_0/ce
Capture Clock    : U1.fifo_mem_inst.dout_esr_7_LC_2_9_0/clk
Setup Constraint : 7880p
Path slack       : 4598p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                     10795

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 2742
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6197
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout        LogicCell40_SEQ_MODE_1000    540              3455   3798  RISE       4
I__217/I                                          LocalMux                       0              3455   3798  RISE       1
I__217/O                                          LocalMux                     330              3785   3798  RISE       1
I__221/I                                          InMux                          0              3785   3798  RISE       1
I__221/O                                          InMux                        259              4044   3798  RISE       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/in3             LogicCell40_SEQ_MODE_0000      0              4044   3798  RISE       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/lcout           LogicCell40_SEQ_MODE_0000    316              4360   3798  RISE      15
I__527/I                                          LocalMux                       0              4360   4598  RISE       1
I__527/O                                          LocalMux                     330              4690   4598  RISE       1
I__540/I                                          InMux                          0              4690   4598  RISE       1
I__540/O                                          InMux                        259              4949   4598  RISE       1
U1.fifo_mem_inst.dout_esr_ctle_0_LC_2_10_2/in3    LogicCell40_SEQ_MODE_0000      0              4949   4598  RISE       1
U1.fifo_mem_inst.dout_esr_ctle_0_LC_2_10_2/lcout  LogicCell40_SEQ_MODE_0000    316              5265   4598  RISE      11
I__255/I                                          LocalMux                       0              5265   4598  RISE       1
I__255/O                                          LocalMux                     330              5594   4598  RISE       1
I__258/I                                          CEMux                          0              5594   4598  RISE       1
I__258/O                                          CEMux                        603              6197   4598  RISE       1
U1.fifo_mem_inst.dout_esr_7_LC_2_9_0/ce           LogicCell40_SEQ_MODE_1000      0              6197   4598  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__467/I                                            ClkMux                         0              2607  RISE       1
I__467/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_7_LC_2_9_0/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout
Path End         : U1.fifo_mem_inst.dout_esr_5_LC_1_9_4/ce
Capture Clock    : U1.fifo_mem_inst.dout_esr_5_LC_1_9_4/clk
Setup Constraint : 7880p
Path slack       : 4598p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                     10795

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 2742
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6197
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout        LogicCell40_SEQ_MODE_1000    540              3455   3798  RISE       4
I__217/I                                          LocalMux                       0              3455   3798  RISE       1
I__217/O                                          LocalMux                     330              3785   3798  RISE       1
I__221/I                                          InMux                          0              3785   3798  RISE       1
I__221/O                                          InMux                        259              4044   3798  RISE       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/in3             LogicCell40_SEQ_MODE_0000      0              4044   3798  RISE       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/lcout           LogicCell40_SEQ_MODE_0000    316              4360   3798  RISE      15
I__527/I                                          LocalMux                       0              4360   4598  RISE       1
I__527/O                                          LocalMux                     330              4690   4598  RISE       1
I__540/I                                          InMux                          0              4690   4598  RISE       1
I__540/O                                          InMux                        259              4949   4598  RISE       1
U1.fifo_mem_inst.dout_esr_ctle_0_LC_2_10_2/in3    LogicCell40_SEQ_MODE_0000      0              4949   4598  RISE       1
U1.fifo_mem_inst.dout_esr_ctle_0_LC_2_10_2/lcout  LogicCell40_SEQ_MODE_0000    316              5265   4598  RISE      11
I__256/I                                          LocalMux                       0              5265   4598  RISE       1
I__256/O                                          LocalMux                     330              5594   4598  RISE       1
I__259/I                                          CEMux                          0              5594   4598  RISE       1
I__259/O                                          CEMux                        603              6197   4598  RISE       1
U1.fifo_mem_inst.dout_esr_5_LC_1_9_4/ce           LogicCell40_SEQ_MODE_1000      0              6197   4598  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__464/I                                            ClkMux                         0              2607  RISE       1
I__464/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_5_LC_1_9_4/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout
Path End         : U1.fifo_mem_inst.dout_esr_9_LC_3_9_7/ce
Capture Clock    : U1.fifo_mem_inst.dout_esr_9_LC_3_9_7/clk
Setup Constraint : 7880p
Path slack       : 4598p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                     10795

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 2742
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6197
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout        LogicCell40_SEQ_MODE_1000    540              3455   3798  RISE       4
I__217/I                                          LocalMux                       0              3455   3798  RISE       1
I__217/O                                          LocalMux                     330              3785   3798  RISE       1
I__221/I                                          InMux                          0              3785   3798  RISE       1
I__221/O                                          InMux                        259              4044   3798  RISE       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/in3             LogicCell40_SEQ_MODE_0000      0              4044   3798  RISE       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/lcout           LogicCell40_SEQ_MODE_0000    316              4360   3798  RISE      15
I__527/I                                          LocalMux                       0              4360   4598  RISE       1
I__527/O                                          LocalMux                     330              4690   4598  RISE       1
I__540/I                                          InMux                          0              4690   4598  RISE       1
I__540/O                                          InMux                        259              4949   4598  RISE       1
U1.fifo_mem_inst.dout_esr_ctle_0_LC_2_10_2/in3    LogicCell40_SEQ_MODE_0000      0              4949   4598  RISE       1
U1.fifo_mem_inst.dout_esr_ctle_0_LC_2_10_2/lcout  LogicCell40_SEQ_MODE_0000    316              5265   4598  RISE      11
I__257/I                                          LocalMux                       0              5265   4598  RISE       1
I__257/O                                          LocalMux                     330              5594   4598  RISE       1
I__260/I                                          CEMux                          0              5594   4598  RISE       1
I__260/O                                          CEMux                        603              6197   4598  RISE       1
U1.fifo_mem_inst.dout_esr_9_LC_3_9_7/ce           LogicCell40_SEQ_MODE_1000      0              6197   4598  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__470/I                                            ClkMux                         0              2607  RISE       1
I__470/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_9_LC_3_9_7/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout
Path End         : U1.fifo_mem_inst.dout_esr_4_LC_3_9_5/ce
Capture Clock    : U1.fifo_mem_inst.dout_esr_4_LC_3_9_5/clk
Setup Constraint : 7880p
Path slack       : 4598p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                     10795

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 2742
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6197
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout        LogicCell40_SEQ_MODE_1000    540              3455   3798  RISE       4
I__217/I                                          LocalMux                       0              3455   3798  RISE       1
I__217/O                                          LocalMux                     330              3785   3798  RISE       1
I__221/I                                          InMux                          0              3785   3798  RISE       1
I__221/O                                          InMux                        259              4044   3798  RISE       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/in3             LogicCell40_SEQ_MODE_0000      0              4044   3798  RISE       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/lcout           LogicCell40_SEQ_MODE_0000    316              4360   3798  RISE      15
I__527/I                                          LocalMux                       0              4360   4598  RISE       1
I__527/O                                          LocalMux                     330              4690   4598  RISE       1
I__540/I                                          InMux                          0              4690   4598  RISE       1
I__540/O                                          InMux                        259              4949   4598  RISE       1
U1.fifo_mem_inst.dout_esr_ctle_0_LC_2_10_2/in3    LogicCell40_SEQ_MODE_0000      0              4949   4598  RISE       1
U1.fifo_mem_inst.dout_esr_ctle_0_LC_2_10_2/lcout  LogicCell40_SEQ_MODE_0000    316              5265   4598  RISE      11
I__257/I                                          LocalMux                       0              5265   4598  RISE       1
I__257/O                                          LocalMux                     330              5594   4598  RISE       1
I__260/I                                          CEMux                          0              5594   4598  RISE       1
I__260/O                                          CEMux                        603              6197   4598  RISE       1
U1.fifo_mem_inst.dout_esr_4_LC_3_9_5/ce           LogicCell40_SEQ_MODE_1000      0              6197   4598  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__470/I                                            ClkMux                         0              2607  RISE       1
I__470/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_4_LC_3_9_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout
Path End         : U1.fifo_mem_inst.dout_esr_3_LC_3_9_4/ce
Capture Clock    : U1.fifo_mem_inst.dout_esr_3_LC_3_9_4/clk
Setup Constraint : 7880p
Path slack       : 4598p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                     10795

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 2742
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6197
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout        LogicCell40_SEQ_MODE_1000    540              3455   3798  RISE       4
I__217/I                                          LocalMux                       0              3455   3798  RISE       1
I__217/O                                          LocalMux                     330              3785   3798  RISE       1
I__221/I                                          InMux                          0              3785   3798  RISE       1
I__221/O                                          InMux                        259              4044   3798  RISE       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/in3             LogicCell40_SEQ_MODE_0000      0              4044   3798  RISE       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/lcout           LogicCell40_SEQ_MODE_0000    316              4360   3798  RISE      15
I__527/I                                          LocalMux                       0              4360   4598  RISE       1
I__527/O                                          LocalMux                     330              4690   4598  RISE       1
I__540/I                                          InMux                          0              4690   4598  RISE       1
I__540/O                                          InMux                        259              4949   4598  RISE       1
U1.fifo_mem_inst.dout_esr_ctle_0_LC_2_10_2/in3    LogicCell40_SEQ_MODE_0000      0              4949   4598  RISE       1
U1.fifo_mem_inst.dout_esr_ctle_0_LC_2_10_2/lcout  LogicCell40_SEQ_MODE_0000    316              5265   4598  RISE      11
I__257/I                                          LocalMux                       0              5265   4598  RISE       1
I__257/O                                          LocalMux                     330              5594   4598  RISE       1
I__260/I                                          CEMux                          0              5594   4598  RISE       1
I__260/O                                          CEMux                        603              6197   4598  RISE       1
U1.fifo_mem_inst.dout_esr_3_LC_3_9_4/ce           LogicCell40_SEQ_MODE_1000      0              6197   4598  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__470/I                                            ClkMux                         0              2607  RISE       1
I__470/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_3_LC_3_9_4/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout
Path End         : U1.fifo_mem_inst.dout_esr_2_LC_3_9_3/ce
Capture Clock    : U1.fifo_mem_inst.dout_esr_2_LC_3_9_3/clk
Setup Constraint : 7880p
Path slack       : 4598p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                     10795

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 2742
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6197
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout        LogicCell40_SEQ_MODE_1000    540              3455   3798  RISE       4
I__217/I                                          LocalMux                       0              3455   3798  RISE       1
I__217/O                                          LocalMux                     330              3785   3798  RISE       1
I__221/I                                          InMux                          0              3785   3798  RISE       1
I__221/O                                          InMux                        259              4044   3798  RISE       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/in3             LogicCell40_SEQ_MODE_0000      0              4044   3798  RISE       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/lcout           LogicCell40_SEQ_MODE_0000    316              4360   3798  RISE      15
I__527/I                                          LocalMux                       0              4360   4598  RISE       1
I__527/O                                          LocalMux                     330              4690   4598  RISE       1
I__540/I                                          InMux                          0              4690   4598  RISE       1
I__540/O                                          InMux                        259              4949   4598  RISE       1
U1.fifo_mem_inst.dout_esr_ctle_0_LC_2_10_2/in3    LogicCell40_SEQ_MODE_0000      0              4949   4598  RISE       1
U1.fifo_mem_inst.dout_esr_ctle_0_LC_2_10_2/lcout  LogicCell40_SEQ_MODE_0000    316              5265   4598  RISE      11
I__257/I                                          LocalMux                       0              5265   4598  RISE       1
I__257/O                                          LocalMux                     330              5594   4598  RISE       1
I__260/I                                          CEMux                          0              5594   4598  RISE       1
I__260/O                                          CEMux                        603              6197   4598  RISE       1
U1.fifo_mem_inst.dout_esr_2_LC_3_9_3/ce           LogicCell40_SEQ_MODE_1000      0              6197   4598  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__470/I                                            ClkMux                         0              2607  RISE       1
I__470/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_2_LC_3_9_3/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout
Path End         : U1.fifo_mem_inst.dout_esr_6_LC_3_9_2/ce
Capture Clock    : U1.fifo_mem_inst.dout_esr_6_LC_3_9_2/clk
Setup Constraint : 7880p
Path slack       : 4598p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                     10795

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 2742
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6197
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout        LogicCell40_SEQ_MODE_1000    540              3455   3798  RISE       4
I__217/I                                          LocalMux                       0              3455   3798  RISE       1
I__217/O                                          LocalMux                     330              3785   3798  RISE       1
I__221/I                                          InMux                          0              3785   3798  RISE       1
I__221/O                                          InMux                        259              4044   3798  RISE       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/in3             LogicCell40_SEQ_MODE_0000      0              4044   3798  RISE       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/lcout           LogicCell40_SEQ_MODE_0000    316              4360   3798  RISE      15
I__527/I                                          LocalMux                       0              4360   4598  RISE       1
I__527/O                                          LocalMux                     330              4690   4598  RISE       1
I__540/I                                          InMux                          0              4690   4598  RISE       1
I__540/O                                          InMux                        259              4949   4598  RISE       1
U1.fifo_mem_inst.dout_esr_ctle_0_LC_2_10_2/in3    LogicCell40_SEQ_MODE_0000      0              4949   4598  RISE       1
U1.fifo_mem_inst.dout_esr_ctle_0_LC_2_10_2/lcout  LogicCell40_SEQ_MODE_0000    316              5265   4598  RISE      11
I__257/I                                          LocalMux                       0              5265   4598  RISE       1
I__257/O                                          LocalMux                     330              5594   4598  RISE       1
I__260/I                                          CEMux                          0              5594   4598  RISE       1
I__260/O                                          CEMux                        603              6197   4598  RISE       1
U1.fifo_mem_inst.dout_esr_6_LC_3_9_2/ce           LogicCell40_SEQ_MODE_1000      0              6197   4598  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__470/I                                            ClkMux                         0              2607  RISE       1
I__470/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_6_LC_3_9_2/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout
Path End         : U1.fifo_mem_inst.dout_esr_1_LC_3_9_1/ce
Capture Clock    : U1.fifo_mem_inst.dout_esr_1_LC_3_9_1/clk
Setup Constraint : 7880p
Path slack       : 4598p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                     10795

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 2742
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6197
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout        LogicCell40_SEQ_MODE_1000    540              3455   3798  RISE       4
I__217/I                                          LocalMux                       0              3455   3798  RISE       1
I__217/O                                          LocalMux                     330              3785   3798  RISE       1
I__221/I                                          InMux                          0              3785   3798  RISE       1
I__221/O                                          InMux                        259              4044   3798  RISE       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/in3             LogicCell40_SEQ_MODE_0000      0              4044   3798  RISE       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/lcout           LogicCell40_SEQ_MODE_0000    316              4360   3798  RISE      15
I__527/I                                          LocalMux                       0              4360   4598  RISE       1
I__527/O                                          LocalMux                     330              4690   4598  RISE       1
I__540/I                                          InMux                          0              4690   4598  RISE       1
I__540/O                                          InMux                        259              4949   4598  RISE       1
U1.fifo_mem_inst.dout_esr_ctle_0_LC_2_10_2/in3    LogicCell40_SEQ_MODE_0000      0              4949   4598  RISE       1
U1.fifo_mem_inst.dout_esr_ctle_0_LC_2_10_2/lcout  LogicCell40_SEQ_MODE_0000    316              5265   4598  RISE      11
I__257/I                                          LocalMux                       0              5265   4598  RISE       1
I__257/O                                          LocalMux                     330              5594   4598  RISE       1
I__260/I                                          CEMux                          0              5594   4598  RISE       1
I__260/O                                          CEMux                        603              6197   4598  RISE       1
U1.fifo_mem_inst.dout_esr_1_LC_3_9_1/ce           LogicCell40_SEQ_MODE_1000      0              6197   4598  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__470/I                                            ClkMux                         0              2607  RISE       1
I__470/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_1_LC_3_9_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout
Path End         : U1.fifo_mem_inst.dout_esr_0_LC_3_9_0/ce
Capture Clock    : U1.fifo_mem_inst.dout_esr_0_LC_3_9_0/clk
Setup Constraint : 7880p
Path slack       : 4598p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                     10795

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 2742
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6197
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout        LogicCell40_SEQ_MODE_1000    540              3455   3798  RISE       4
I__217/I                                          LocalMux                       0              3455   3798  RISE       1
I__217/O                                          LocalMux                     330              3785   3798  RISE       1
I__221/I                                          InMux                          0              3785   3798  RISE       1
I__221/O                                          InMux                        259              4044   3798  RISE       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/in3             LogicCell40_SEQ_MODE_0000      0              4044   3798  RISE       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/lcout           LogicCell40_SEQ_MODE_0000    316              4360   3798  RISE      15
I__527/I                                          LocalMux                       0              4360   4598  RISE       1
I__527/O                                          LocalMux                     330              4690   4598  RISE       1
I__540/I                                          InMux                          0              4690   4598  RISE       1
I__540/O                                          InMux                        259              4949   4598  RISE       1
U1.fifo_mem_inst.dout_esr_ctle_0_LC_2_10_2/in3    LogicCell40_SEQ_MODE_0000      0              4949   4598  RISE       1
U1.fifo_mem_inst.dout_esr_ctle_0_LC_2_10_2/lcout  LogicCell40_SEQ_MODE_0000    316              5265   4598  RISE      11
I__257/I                                          LocalMux                       0              5265   4598  RISE       1
I__257/O                                          LocalMux                     330              5594   4598  RISE       1
I__260/I                                          CEMux                          0              5594   4598  RISE       1
I__260/O                                          CEMux                        603              6197   4598  RISE       1
U1.fifo_mem_inst.dout_esr_0_LC_3_9_0/ce           LogicCell40_SEQ_MODE_1000      0              6197   4598  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__470/I                                            ClkMux                         0              2607  RISE       1
I__470/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_0_LC_3_9_0/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout
Path End         : U1.fifo_mem_inst.mem_mem_0_0_physical/RADDR[1]
Capture Clock    : U1.fifo_mem_inst.mem_mem_0_0_physical/RCLK
Setup Constraint : 7880p
Path slack       : 4605p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -203
------------------------------------------------   ----- 
End-of-path required time (ps)                     10592

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 2532
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout                LogicCell40_SEQ_MODE_1000    540              3455   3798  RISE       4
I__217/I                                                  LocalMux                       0              3455   3798  RISE       1
I__217/O                                                  LocalMux                     330              3785   3798  RISE       1
I__221/I                                                  InMux                          0              3785   3798  RISE       1
I__221/O                                                  InMux                        259              4044   3798  RISE       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/in3                     LogicCell40_SEQ_MODE_0000      0              4044   3798  RISE       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/lcout                   LogicCell40_SEQ_MODE_0000    316              4360   3798  RISE      15
I__526/I                                                  LocalMux                       0              4360   4605  RISE       1
I__526/O                                                  LocalMux                     330              4690   4605  RISE       1
I__535/I                                                  InMux                          0              4690   4605  RISE       1
I__535/O                                                  InMux                        259              4949   4605  RISE       1
U1.Sync_rd_pointer_inst.count_RNI8V4J1_1_LC_3_10_5/in0    LogicCell40_SEQ_MODE_0000      0              4949   4605  RISE       1
U1.Sync_rd_pointer_inst.count_RNI8V4J1_1_LC_3_10_5/lcout  LogicCell40_SEQ_MODE_0000    449              5398   4605  RISE       1
I__397/I                                                  LocalMux                       0              5398   4605  RISE       1
I__397/O                                                  LocalMux                     330              5728   4605  RISE       1
I__398/I                                                  InMux                          0              5728   4605  RISE       1
I__398/O                                                  InMux                        259              5987   4605  RISE       1
I__399/I                                                  CascadeMux                     0              5987   4605  RISE       1
I__399/O                                                  CascadeMux                     0              5987   4605  RISE       1
U1.fifo_mem_inst.mem_mem_0_0_physical/RADDR[1]            SB_RAM40_4K                    0              5987   4605  RISE       1

Capture Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
Clock                                               fifo_test        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf      0              2452  RISE       1
I__460/O                                            gio2CtrlBuf      0              2452  RISE       1
I__461/I                                            GlobalMux        0              2452  RISE       1
I__461/O                                            GlobalMux      154              2607  RISE       1
I__471/I                                            ClkMux           0              2607  RISE       1
I__471/O                                            ClkMux         309              2915  RISE       1
U1.fifo_mem_inst.mem_mem_0_0_physical/RCLK          SB_RAM40_4K      0              2915  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout
Path End         : U1.fifo_mem_inst.mem_mem_0_0_physical/RADDR[2]
Capture Clock    : U1.fifo_mem_inst.mem_mem_0_0_physical/RCLK
Setup Constraint : 7880p
Path slack       : 4605p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -203
------------------------------------------------   ----- 
End-of-path required time (ps)                     10592

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 2532
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout                LogicCell40_SEQ_MODE_1000    540              3455   3798  RISE       4
I__217/I                                                  LocalMux                       0              3455   3798  RISE       1
I__217/O                                                  LocalMux                     330              3785   3798  RISE       1
I__221/I                                                  InMux                          0              3785   3798  RISE       1
I__221/O                                                  InMux                        259              4044   3798  RISE       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/in3                     LogicCell40_SEQ_MODE_0000      0              4044   3798  RISE       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/lcout                   LogicCell40_SEQ_MODE_0000    316              4360   3798  RISE      15
I__526/I                                                  LocalMux                       0              4360   4605  RISE       1
I__526/O                                                  LocalMux                     330              4690   4605  RISE       1
I__536/I                                                  InMux                          0              4690   4605  RISE       1
I__536/O                                                  InMux                        259              4949   4605  RISE       1
U1.Sync_rd_pointer_inst.count_RNICQI22_2_LC_3_10_3/in0    LogicCell40_SEQ_MODE_0000      0              4949   4605  RISE       1
U1.Sync_rd_pointer_inst.count_RNICQI22_2_LC_3_10_3/lcout  LogicCell40_SEQ_MODE_0000    449              5398   4605  RISE       1
I__400/I                                                  LocalMux                       0              5398   4605  RISE       1
I__400/O                                                  LocalMux                     330              5728   4605  RISE       1
I__401/I                                                  InMux                          0              5728   4605  RISE       1
I__401/O                                                  InMux                        259              5987   4605  RISE       1
I__402/I                                                  CascadeMux                     0              5987   4605  RISE       1
I__402/O                                                  CascadeMux                     0              5987   4605  RISE       1
U1.fifo_mem_inst.mem_mem_0_0_physical/RADDR[2]            SB_RAM40_4K                    0              5987   4605  RISE       1

Capture Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
Clock                                               fifo_test        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf      0              2452  RISE       1
I__460/O                                            gio2CtrlBuf      0              2452  RISE       1
I__461/I                                            GlobalMux        0              2452  RISE       1
I__461/O                                            GlobalMux      154              2607  RISE       1
I__471/I                                            ClkMux           0              2607  RISE       1
I__471/O                                            ClkMux         309              2915  RISE       1
U1.fifo_mem_inst.mem_mem_0_0_physical/RCLK          SB_RAM40_4K      0              2915  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout
Path End         : U1.fifo_mem_inst.mem_mem_0_0_physical/RADDR[3]
Capture Clock    : U1.fifo_mem_inst.mem_mem_0_0_physical/RCLK
Setup Constraint : 7880p
Path slack       : 4605p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -203
------------------------------------------------   ----- 
End-of-path required time (ps)                     10592

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 2532
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout                LogicCell40_SEQ_MODE_1000    540              3455   3798  RISE       4
I__217/I                                                  LocalMux                       0              3455   3798  RISE       1
I__217/O                                                  LocalMux                     330              3785   3798  RISE       1
I__221/I                                                  InMux                          0              3785   3798  RISE       1
I__221/O                                                  InMux                        259              4044   3798  RISE       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/in3                     LogicCell40_SEQ_MODE_0000      0              4044   3798  RISE       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/lcout                   LogicCell40_SEQ_MODE_0000    316              4360   3798  RISE      15
I__526/I                                                  LocalMux                       0              4360   4605  RISE       1
I__526/O                                                  LocalMux                     330              4690   4605  RISE       1
I__537/I                                                  InMux                          0              4690   4605  RISE       1
I__537/O                                                  InMux                        259              4949   4605  RISE       1
U1.Sync_rd_pointer_inst.count_RNIHM0I2_3_LC_3_10_7/in0    LogicCell40_SEQ_MODE_0000      0              4949   4605  RISE       1
U1.Sync_rd_pointer_inst.count_RNIHM0I2_3_LC_3_10_7/lcout  LogicCell40_SEQ_MODE_0000    449              5398   4605  RISE       1
I__384/I                                                  LocalMux                       0              5398   4605  RISE       1
I__384/O                                                  LocalMux                     330              5728   4605  RISE       1
I__385/I                                                  InMux                          0              5728   4605  RISE       1
I__385/O                                                  InMux                        259              5987   4605  RISE       1
I__386/I                                                  CascadeMux                     0              5987   4605  RISE       1
I__386/O                                                  CascadeMux                     0              5987   4605  RISE       1
U1.fifo_mem_inst.mem_mem_0_0_physical/RADDR[3]            SB_RAM40_4K                    0              5987   4605  RISE       1

Capture Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
Clock                                               fifo_test        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf      0              2452  RISE       1
I__460/O                                            gio2CtrlBuf      0              2452  RISE       1
I__461/I                                            GlobalMux        0              2452  RISE       1
I__461/O                                            GlobalMux      154              2607  RISE       1
I__471/I                                            ClkMux           0              2607  RISE       1
I__471/O                                            ClkMux         309              2915  RISE       1
U1.fifo_mem_inst.mem_mem_0_0_physical/RCLK          SB_RAM40_4K      0              2915  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout
Path End         : U1.Sync_wr_ctrl_inst.full_LC_2_12_2/in3
Capture Clock    : U1.Sync_wr_ctrl_inst.full_LC_2_12_2/clk
Setup Constraint : 7880p
Path slack       : 4668p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -274
------------------------------------------------   ----- 
End-of-path required time (ps)                     10522

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 2399
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5854
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout          LogicCell40_SEQ_MODE_1000    540              3455   3798  RISE       4
I__217/I                                            LocalMux                       0              3455   3798  RISE       1
I__217/O                                            LocalMux                     330              3785   3798  RISE       1
I__221/I                                            InMux                          0              3785   3798  RISE       1
I__221/O                                            InMux                        259              4044   3798  RISE       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/in3               LogicCell40_SEQ_MODE_0000      0              4044   3798  RISE       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/lcout             LogicCell40_SEQ_MODE_0000    316              4360   3798  RISE      15
I__525/I                                            LocalMux                       0              4360   4668  RISE       1
I__525/O                                            LocalMux                     330              4690   4668  RISE       1
I__533/I                                            InMux                          0              4690   4668  RISE       1
I__533/O                                            InMux                        259              4949   4668  RISE       1
U1.Sync_wr_ctrl_inst.full_RNI7A4U1_LC_2_12_4/in3    LogicCell40_SEQ_MODE_0000      0              4949   4668  RISE       1
U1.Sync_wr_ctrl_inst.full_RNI7A4U1_LC_2_12_4/lcout  LogicCell40_SEQ_MODE_0000    316              5265   4668  RISE       1
I__230/I                                            LocalMux                       0              5265   4668  RISE       1
I__230/O                                            LocalMux                     330              5594   4668  RISE       1
I__231/I                                            InMux                          0              5594   4668  RISE       1
I__231/O                                            InMux                        259              5854   4668  RISE       1
U1.Sync_wr_ctrl_inst.full_LC_2_12_2/in3             LogicCell40_SEQ_MODE_1000      0              5854   4668  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_ctrl_inst.full_LC_2_12_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.fifo_mem_inst.mem_mem_0_0_physical/RDATA[1]
Path End         : U1.fifo_mem_inst.dout_esr_1_LC_3_9_1/in0
Capture Clock    : U1.fifo_mem_inst.dout_esr_1_LC_3_9_1/clk
Setup Constraint : 7880p
Path slack       : 4675p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -470
------------------------------------------------   ----- 
End-of-path required time (ps)                     10325

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                      2146
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5650
 
Launch Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
Clock                                               fifo_test        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf      0              2452  RISE       1
I__460/O                                            gio2CtrlBuf      0              2452  RISE       1
I__461/I                                            GlobalMux        0              2452  RISE       1
I__461/O                                            GlobalMux      154              2607  RISE       1
I__471/I                                            ClkMux           0              2607  RISE       1
I__471/O                                            ClkMux         309              2915  RISE       1
U1.fifo_mem_inst.mem_mem_0_0_physical/RCLK          SB_RAM40_4K      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.fifo_mem_inst.mem_mem_0_0_physical/RDATA[1]  SB_RAM40_4K                 2146              5061   4675  RISE       1
I__306/I                                        LocalMux                       0              5061   4675  RISE       1
I__306/O                                        LocalMux                     330              5391   4675  RISE       1
I__307/I                                        InMux                          0              5391   4675  RISE       1
I__307/O                                        InMux                        259              5650   4675  RISE       1
U1.fifo_mem_inst.dout_esr_1_LC_3_9_1/in0        LogicCell40_SEQ_MODE_1000      0              5650   4675  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__470/I                                            ClkMux                         0              2607  RISE       1
I__470/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_1_LC_3_9_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout
Path End         : U1.fifo_mem_inst.mem_mem_0_0_physical/RADDR[0]
Capture Clock    : U1.fifo_mem_inst.mem_mem_0_0_physical/RCLK
Setup Constraint : 7880p
Path slack       : 4738p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -203
------------------------------------------------   ----- 
End-of-path required time (ps)                     10592

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 2399
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5854
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout                LogicCell40_SEQ_MODE_1000    540              3455   3798  RISE       4
I__217/I                                                  LocalMux                       0              3455   3798  RISE       1
I__217/O                                                  LocalMux                     330              3785   3798  RISE       1
I__221/I                                                  InMux                          0              3785   3798  RISE       1
I__221/O                                                  InMux                        259              4044   3798  RISE       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/in3                     LogicCell40_SEQ_MODE_0000      0              4044   3798  RISE       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/lcout                   LogicCell40_SEQ_MODE_0000    316              4360   3798  RISE      15
I__526/I                                                  LocalMux                       0              4360   4605  RISE       1
I__526/O                                                  LocalMux                     330              4690   4605  RISE       1
I__534/I                                                  InMux                          0              4690   4738  RISE       1
I__534/O                                                  InMux                        259              4949   4738  RISE       1
U1.Sync_rd_pointer_inst.count_RNI55N31_0_LC_3_10_0/in3    LogicCell40_SEQ_MODE_0000      0              4949   4738  RISE       1
U1.Sync_rd_pointer_inst.count_RNI55N31_0_LC_3_10_0/lcout  LogicCell40_SEQ_MODE_0000    316              5265   4738  RISE       1
I__252/I                                                  LocalMux                       0              5265   4738  RISE       1
I__252/O                                                  LocalMux                     330              5594   4738  RISE       1
I__253/I                                                  InMux                          0              5594   4738  RISE       1
I__253/O                                                  InMux                        259              5854   4738  RISE       1
I__254/I                                                  CascadeMux                     0              5854   4738  RISE       1
I__254/O                                                  CascadeMux                     0              5854   4738  RISE       1
U1.fifo_mem_inst.mem_mem_0_0_physical/RADDR[0]            SB_RAM40_4K                    0              5854   4738  RISE       1

Capture Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
Clock                                               fifo_test        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf      0              2452  RISE       1
I__460/O                                            gio2CtrlBuf      0              2452  RISE       1
I__461/I                                            GlobalMux        0              2452  RISE       1
I__461/O                                            GlobalMux      154              2607  RISE       1
I__471/I                                            ClkMux           0              2607  RISE       1
I__471/O                                            ClkMux         309              2915  RISE       1
U1.fifo_mem_inst.mem_mem_0_0_physical/RCLK          SB_RAM40_4K      0              2915  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.fifo_mem_inst.mem_mem_0_0_physical/RDATA[9]
Path End         : U1.fifo_mem_inst.dout_esr_9_LC_3_9_7/in3
Capture Clock    : U1.fifo_mem_inst.dout_esr_9_LC_3_9_7/clk
Setup Constraint : 7880p
Path slack       : 4872p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -274
------------------------------------------------   ----- 
End-of-path required time (ps)                     10522

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                      2146
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5650
 
Launch Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
Clock                                               fifo_test        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf      0              2452  RISE       1
I__460/O                                            gio2CtrlBuf      0              2452  RISE       1
I__461/I                                            GlobalMux        0              2452  RISE       1
I__461/O                                            GlobalMux      154              2607  RISE       1
I__471/I                                            ClkMux           0              2607  RISE       1
I__471/O                                            ClkMux         309              2915  RISE       1
U1.fifo_mem_inst.mem_mem_0_0_physical/RCLK          SB_RAM40_4K      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.fifo_mem_inst.mem_mem_0_0_physical/RDATA[9]  SB_RAM40_4K                 2146              5061   4871  RISE       1
I__266/I                                        LocalMux                       0              5061   4871  RISE       1
I__266/O                                        LocalMux                     330              5391   4871  RISE       1
I__267/I                                        InMux                          0              5391   4871  RISE       1
I__267/O                                        InMux                        259              5650   4871  RISE       1
U1.fifo_mem_inst.dout_esr_9_LC_3_9_7/in3        LogicCell40_SEQ_MODE_1000      0              5650   4871  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__470/I                                            ClkMux                         0              2607  RISE       1
I__470/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_9_LC_3_9_7/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.fifo_mem_inst.mem_mem_0_0_physical/RDATA[6]
Path End         : U1.fifo_mem_inst.dout_esr_6_LC_3_9_2/in3
Capture Clock    : U1.fifo_mem_inst.dout_esr_6_LC_3_9_2/clk
Setup Constraint : 7880p
Path slack       : 4872p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -274
------------------------------------------------   ----- 
End-of-path required time (ps)                     10522

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                      2146
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5650
 
Launch Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
Clock                                               fifo_test        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf      0              2452  RISE       1
I__460/O                                            gio2CtrlBuf      0              2452  RISE       1
I__461/I                                            GlobalMux        0              2452  RISE       1
I__461/O                                            GlobalMux      154              2607  RISE       1
I__471/I                                            ClkMux           0              2607  RISE       1
I__471/O                                            ClkMux         309              2915  RISE       1
U1.fifo_mem_inst.mem_mem_0_0_physical/RCLK          SB_RAM40_4K      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.fifo_mem_inst.mem_mem_0_0_physical/RDATA[6]  SB_RAM40_4K                 2146              5061   4871  RISE       1
I__297/I                                        LocalMux                       0              5061   4871  RISE       1
I__297/O                                        LocalMux                     330              5391   4871  RISE       1
I__298/I                                        InMux                          0              5391   4871  RISE       1
I__298/O                                        InMux                        259              5650   4871  RISE       1
U1.fifo_mem_inst.dout_esr_6_LC_3_9_2/in3        LogicCell40_SEQ_MODE_1000      0              5650   4871  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__470/I                                            ClkMux                         0              2607  RISE       1
I__470/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_6_LC_3_9_2/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.fifo_mem_inst.mem_mem_0_0_physical/RDATA[4]
Path End         : U1.fifo_mem_inst.dout_esr_4_LC_3_9_5/in3
Capture Clock    : U1.fifo_mem_inst.dout_esr_4_LC_3_9_5/clk
Setup Constraint : 7880p
Path slack       : 4872p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -274
------------------------------------------------   ----- 
End-of-path required time (ps)                     10522

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                      2146
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5650
 
Launch Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
Clock                                               fifo_test        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf      0              2452  RISE       1
I__460/O                                            gio2CtrlBuf      0              2452  RISE       1
I__461/I                                            GlobalMux        0              2452  RISE       1
I__461/O                                            GlobalMux      154              2607  RISE       1
I__471/I                                            ClkMux           0              2607  RISE       1
I__471/O                                            ClkMux         309              2915  RISE       1
U1.fifo_mem_inst.mem_mem_0_0_physical/RCLK          SB_RAM40_4K      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.fifo_mem_inst.mem_mem_0_0_physical/RDATA[4]  SB_RAM40_4K                 2146              5061   4871  RISE       1
I__273/I                                        LocalMux                       0              5061   4871  RISE       1
I__273/O                                        LocalMux                     330              5391   4871  RISE       1
I__274/I                                        InMux                          0              5391   4871  RISE       1
I__274/O                                        InMux                        259              5650   4871  RISE       1
U1.fifo_mem_inst.dout_esr_4_LC_3_9_5/in3        LogicCell40_SEQ_MODE_1000      0              5650   4871  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__470/I                                            ClkMux                         0              2607  RISE       1
I__470/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_4_LC_3_9_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.fifo_mem_inst.mem_mem_0_0_physical/RDATA[3]
Path End         : U1.fifo_mem_inst.dout_esr_3_LC_3_9_4/in3
Capture Clock    : U1.fifo_mem_inst.dout_esr_3_LC_3_9_4/clk
Setup Constraint : 7880p
Path slack       : 4872p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -274
------------------------------------------------   ----- 
End-of-path required time (ps)                     10522

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                      2146
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5650
 
Launch Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
Clock                                               fifo_test        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf      0              2452  RISE       1
I__460/O                                            gio2CtrlBuf      0              2452  RISE       1
I__461/I                                            GlobalMux        0              2452  RISE       1
I__461/O                                            GlobalMux      154              2607  RISE       1
I__471/I                                            ClkMux           0              2607  RISE       1
I__471/O                                            ClkMux         309              2915  RISE       1
U1.fifo_mem_inst.mem_mem_0_0_physical/RCLK          SB_RAM40_4K      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.fifo_mem_inst.mem_mem_0_0_physical/RDATA[3]  SB_RAM40_4K                 2146              5061   4871  RISE       1
I__282/I                                        LocalMux                       0              5061   4871  RISE       1
I__282/O                                        LocalMux                     330              5391   4871  RISE       1
I__283/I                                        InMux                          0              5391   4871  RISE       1
I__283/O                                        InMux                        259              5650   4871  RISE       1
U1.fifo_mem_inst.dout_esr_3_LC_3_9_4/in3        LogicCell40_SEQ_MODE_1000      0              5650   4871  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__470/I                                            ClkMux                         0              2607  RISE       1
I__470/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_3_LC_3_9_4/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.fifo_mem_inst.mem_mem_0_0_physical/RDATA[2]
Path End         : U1.fifo_mem_inst.dout_esr_2_LC_3_9_3/in3
Capture Clock    : U1.fifo_mem_inst.dout_esr_2_LC_3_9_3/clk
Setup Constraint : 7880p
Path slack       : 4872p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -274
------------------------------------------------   ----- 
End-of-path required time (ps)                     10522

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                      2146
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5650
 
Launch Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
Clock                                               fifo_test        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf      0              2452  RISE       1
I__460/O                                            gio2CtrlBuf      0              2452  RISE       1
I__461/I                                            GlobalMux        0              2452  RISE       1
I__461/O                                            GlobalMux      154              2607  RISE       1
I__471/I                                            ClkMux           0              2607  RISE       1
I__471/O                                            ClkMux         309              2915  RISE       1
U1.fifo_mem_inst.mem_mem_0_0_physical/RCLK          SB_RAM40_4K      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.fifo_mem_inst.mem_mem_0_0_physical/RDATA[2]  SB_RAM40_4K                 2146              5061   4871  RISE       1
I__291/I                                        LocalMux                       0              5061   4871  RISE       1
I__291/O                                        LocalMux                     330              5391   4871  RISE       1
I__292/I                                        InMux                          0              5391   4871  RISE       1
I__292/O                                        InMux                        259              5650   4871  RISE       1
U1.fifo_mem_inst.dout_esr_2_LC_3_9_3/in3        LogicCell40_SEQ_MODE_1000      0              5650   4871  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__470/I                                            ClkMux                         0              2607  RISE       1
I__470/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_2_LC_3_9_3/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.fifo_mem_inst.mem_mem_0_0_physical/RDATA[0]
Path End         : U1.fifo_mem_inst.dout_esr_0_LC_3_9_0/in3
Capture Clock    : U1.fifo_mem_inst.dout_esr_0_LC_3_9_0/clk
Setup Constraint : 7880p
Path slack       : 4872p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -274
------------------------------------------------   ----- 
End-of-path required time (ps)                     10522

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                      2146
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5650
 
Launch Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
Clock                                               fifo_test        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf      0              2452  RISE       1
I__460/O                                            gio2CtrlBuf      0              2452  RISE       1
I__461/I                                            GlobalMux        0              2452  RISE       1
I__461/O                                            GlobalMux      154              2607  RISE       1
I__471/I                                            ClkMux           0              2607  RISE       1
I__471/O                                            ClkMux         309              2915  RISE       1
U1.fifo_mem_inst.mem_mem_0_0_physical/RCLK          SB_RAM40_4K      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.fifo_mem_inst.mem_mem_0_0_physical/RDATA[0]  SB_RAM40_4K                 2146              5061   4871  RISE       1
I__202/I                                        LocalMux                       0              5061   4871  RISE       1
I__202/O                                        LocalMux                     330              5391   4871  RISE       1
I__203/I                                        InMux                          0              5391   4871  RISE       1
I__203/O                                        InMux                        259              5650   4871  RISE       1
U1.fifo_mem_inst.dout_esr_0_LC_3_9_0/in3        LogicCell40_SEQ_MODE_1000      0              5650   4871  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__470/I                                            ClkMux                         0              2607  RISE       1
I__470/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_0_LC_3_9_0/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout
Path End         : U1.Sync_data_counter_inst.data_cnt_1_LC_1_12_1/in2
Capture Clock    : U1.Sync_data_counter_inst.data_cnt_1_LC_1_12_1/clk
Setup Constraint : 7880p
Path slack       : 5137p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -372
------------------------------------------------   ----- 
End-of-path required time (ps)                     10423

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 1831
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5286
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                         model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout                       LogicCell40_SEQ_MODE_1000    540              3455   3798  RISE       4
I__217/I                                                         LocalMux                       0              3455   3798  RISE       1
I__217/O                                                         LocalMux                     330              3785   3798  RISE       1
I__221/I                                                         InMux                          0              3785   3798  RISE       1
I__221/O                                                         InMux                        259              4044   3798  RISE       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/in3                            LogicCell40_SEQ_MODE_0000      0              4044   3798  RISE       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/ltout                          LogicCell40_SEQ_MODE_0000    274              4318   4493  FALL       1
I__163/I                                                         CascadeMux                     0              4318   4493  FALL       1
I__163/O                                                         CascadeMux                     0              4318   4493  FALL       1
U1.Sync_data_counter_inst.un1_data_cnt_cry_1_ma_LC_2_11_5/in2    LogicCell40_SEQ_MODE_0000      0              4318   4493  FALL       1
U1.Sync_data_counter_inst.un1_data_cnt_cry_1_ma_LC_2_11_5/lcout  LogicCell40_SEQ_MODE_0000    379              4697   4493  RISE       1
I__160/I                                                         LocalMux                       0              4697   4493  RISE       1
I__160/O                                                         LocalMux                     330              5026   4493  RISE       1
I__161/I                                                         InMux                          0              5026   4493  RISE       1
I__161/O                                                         InMux                        259              5286   4493  RISE       1
I__162/I                                                         CascadeMux                     0              5286   4493  RISE       1
I__162/O                                                         CascadeMux                     0              5286   4493  RISE       1
U1.Sync_data_counter_inst.data_cnt_1_LC_1_12_1/in2               LogicCell40_SEQ_MODE_1000      0              5286   5138  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__462/I                                            ClkMux                         0              2607  RISE       1
I__462/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_data_counter_inst.data_cnt_1_LC_1_12_1/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout
Path End         : U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/in2
Capture Clock    : U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk
Setup Constraint : 7880p
Path slack       : 5207p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -372
------------------------------------------------   ----- 
End-of-path required time (ps)                     10423

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 1761
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5216
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout          LogicCell40_SEQ_MODE_1000    540              3455   3798  RISE       4
I__217/I                                            LocalMux                       0              3455   3798  RISE       1
I__217/O                                            LocalMux                     330              3785   3798  RISE       1
I__221/I                                            InMux                          0              3785   3798  RISE       1
I__221/O                                            InMux                        259              4044   3798  RISE       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/in3               LogicCell40_SEQ_MODE_0000      0              4044   3798  RISE       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/lcout             LogicCell40_SEQ_MODE_0000    316              4360   3798  RISE      15
I__525/I                                            LocalMux                       0              4360   4668  RISE       1
I__525/O                                            LocalMux                     330              4690   4668  RISE       1
I__533/I                                            InMux                          0              4690   4668  RISE       1
I__533/O                                            InMux                        259              4949   4668  RISE       1
U1.Sync_wr_ctrl_inst.full_RNI7A4U1_LC_2_12_4/in3    LogicCell40_SEQ_MODE_0000      0              4949   4668  RISE       1
U1.Sync_wr_ctrl_inst.full_RNI7A4U1_LC_2_12_4/ltout  LogicCell40_SEQ_MODE_0000    267              5216   5208  RISE       1
I__229/I                                            CascadeMux                     0              5216   5208  RISE       1
I__229/O                                            CascadeMux                     0              5216   5208  RISE       1
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/in2            LogicCell40_SEQ_MODE_1000      0              5216   5208  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_data_counter_inst.data_cnt_4_LC_1_12_4/lcout
Path End         : U1.Sync_wr_ctrl_inst.full_LC_2_12_2/in0
Capture Clock    : U1.Sync_wr_ctrl_inst.full_LC_2_12_2/clk
Setup Constraint : 7880p
Path slack       : 5243p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -470
------------------------------------------------   ----- 
End-of-path required time (ps)                     10325

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 1627
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5082
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__462/I                                            ClkMux                         0              2607  RISE       1
I__462/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_data_counter_inst.data_cnt_4_LC_1_12_4/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_data_counter_inst.data_cnt_4_LC_1_12_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5243  RISE       2
I__248/I                                              LocalMux                       0              3455   5243  RISE       1
I__248/O                                              LocalMux                     330              3785   5243  RISE       1
I__250/I                                              InMux                          0              3785   5243  RISE       1
I__250/O                                              InMux                        259              4044   5243  RISE       1
U1.Sync_wr_ctrl_inst.m11_e_LC_2_12_0/in0              LogicCell40_SEQ_MODE_0000      0              4044   5243  RISE       1
U1.Sync_wr_ctrl_inst.m11_e_LC_2_12_0/lcout            LogicCell40_SEQ_MODE_0000    449              4493   5243  RISE       2
I__226/I                                              LocalMux                       0              4493   5243  RISE       1
I__226/O                                              LocalMux                     330              4823   5243  RISE       1
I__228/I                                              InMux                          0              4823   5243  RISE       1
I__228/O                                              InMux                        259              5082   5243  RISE       1
U1.Sync_wr_ctrl_inst.full_LC_2_12_2/in0               LogicCell40_SEQ_MODE_1000      0              5082   5243  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_ctrl_inst.full_LC_2_12_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_wr_ctrl_inst.full_LC_2_12_2/lcout
Path End         : U1.Sync_wr_pointer_inst.count_3_LC_3_12_0/in0
Capture Clock    : U1.Sync_wr_pointer_inst.count_3_LC_3_12_0/clk
Setup Constraint : 7880p
Path slack       : 5243p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -470
------------------------------------------------   ----- 
End-of-path required time (ps)                     10325

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 1627
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5082
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_ctrl_inst.full_LC_2_12_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_wr_ctrl_inst.full_LC_2_12_2/lcout          LogicCell40_SEQ_MODE_1000    540              3455   4233  RISE       5
I__314/I                                           LocalMux                       0              3455   5131  RISE       1
I__314/O                                           LocalMux                     330              3785   5131  RISE       1
I__319/I                                           InMux                          0              3785   5243  RISE       1
I__319/O                                           InMux                        259              4044   5243  RISE       1
U1.Sync_wr_ctrl_inst.full_RNIUQEU_LC_2_12_6/in0    LogicCell40_SEQ_MODE_0000      0              4044   5243  RISE       1
U1.Sync_wr_ctrl_inst.full_RNIUQEU_LC_2_12_6/lcout  LogicCell40_SEQ_MODE_0000    449              4493   5243  RISE       4
I__481/I                                           LocalMux                       0              4493   5243  RISE       1
I__481/O                                           LocalMux                     330              4823   5243  RISE       1
I__484/I                                           InMux                          0              4823   5243  RISE       1
I__484/O                                           InMux                        259              5082   5243  RISE       1
U1.Sync_wr_pointer_inst.count_3_LC_3_12_0/in0      LogicCell40_SEQ_MODE_1000      0              5082   5243  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__469/I                                            ClkMux                         0              2607  RISE       1
I__469/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_pointer_inst.count_3_LC_3_12_0/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_pointer_inst.count_2_LC_3_10_1/lcout
Path End         : U1.Sync_rd_pointer_inst.count_3_LC_3_10_4/in1
Capture Clock    : U1.Sync_rd_pointer_inst.count_3_LC_3_10_4/clk
Setup Constraint : 7880p
Path slack       : 5313p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -400
------------------------------------------------   ----- 
End-of-path required time (ps)                     10395

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 1627
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5082
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__468/I                                            ClkMux                         0              2607  RISE       1
I__468/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_pointer_inst.count_2_LC_3_10_1/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_pointer_inst.count_2_LC_3_10_1/lcout           LogicCell40_SEQ_MODE_1000    540              3455   5194  RISE       3
I__393/I                                                  LocalMux                       0              3455   5194  RISE       1
I__393/O                                                  LocalMux                     330              3785   5194  RISE       1
I__394/I                                                  InMux                          0              3785   5194  RISE       1
I__394/O                                                  InMux                        259              4044   5194  RISE       1
U1.Sync_rd_pointer_inst.count_RNI9E9E1_2_LC_3_10_6/in0    LogicCell40_SEQ_MODE_0000      0              4044   5194  RISE       1
U1.Sync_rd_pointer_inst.count_RNI9E9E1_2_LC_3_10_6/lcout  LogicCell40_SEQ_MODE_0000    449              4493   5313  RISE       1
I__391/I                                                  LocalMux                       0              4493   5313  RISE       1
I__391/O                                                  LocalMux                     330              4823   5313  RISE       1
I__392/I                                                  InMux                          0              4823   5313  RISE       1
I__392/O                                                  InMux                        259              5082   5313  RISE       1
U1.Sync_rd_pointer_inst.count_3_LC_3_10_4/in1             LogicCell40_SEQ_MODE_1000      0              5082   5313  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__468/I                                            ClkMux                         0              2607  RISE       1
I__468/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_pointer_inst.count_3_LC_3_10_4/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_pointer_inst.count_1_LC_3_11_0/lcout
Path End         : U1.Sync_rd_pointer_inst.count_2_LC_3_10_1/in1
Capture Clock    : U1.Sync_rd_pointer_inst.count_2_LC_3_10_1/clk
Setup Constraint : 7880p
Path slack       : 5362p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -400
------------------------------------------------   ----- 
End-of-path required time (ps)                     10395

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 1578
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5033
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__463/I                                            ClkMux                         0              2607  RISE       1
I__463/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_pointer_inst.count_1_LC_3_11_0/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_pointer_inst.count_1_LC_3_11_0/lcout          LogicCell40_SEQ_MODE_1000    540              3455   5201  RISE       4
I__377/I                                                 LocalMux                       0              3455   5201  RISE       1
I__377/O                                                 LocalMux                     330              3785   5201  RISE       1
I__380/I                                                 InMux                          0              3785   5201  RISE       1
I__380/O                                                 InMux                        259              4044   5201  RISE       1
U1.Sync_rd_pointer_inst.count_RNI5JRU_1_LC_3_10_2/in1    LogicCell40_SEQ_MODE_0000      0              4044   5201  RISE       1
U1.Sync_rd_pointer_inst.count_RNI5JRU_1_LC_3_10_2/lcout  LogicCell40_SEQ_MODE_0000    400              4444   5362  RISE       1
I__404/I                                                 LocalMux                       0              4444   5362  RISE       1
I__404/O                                                 LocalMux                     330              4774   5362  RISE       1
I__405/I                                                 InMux                          0              4774   5362  RISE       1
I__405/O                                                 InMux                        259              5033   5362  RISE       1
U1.Sync_rd_pointer_inst.count_2_LC_3_10_1/in1            LogicCell40_SEQ_MODE_1000      0              5033   5362  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__468/I                                            ClkMux                         0              2607  RISE       1
I__468/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_pointer_inst.count_2_LC_3_10_1/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_data_counter_inst.data_cnt_3_LC_1_12_3/lcout
Path End         : U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/in1
Capture Clock    : U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk
Setup Constraint : 7880p
Path slack       : 5362p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -400
------------------------------------------------   ----- 
End-of-path required time (ps)                     10395

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 1578
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5033
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__462/I                                            ClkMux                         0              2607  RISE       1
I__462/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_data_counter_inst.data_cnt_3_LC_1_12_3/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_data_counter_inst.data_cnt_3_LC_1_12_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5362  RISE       3
I__211/I                                              LocalMux                       0              3455   5362  RISE       1
I__211/O                                              LocalMux                     330              3785   5362  RISE       1
I__214/I                                              InMux                          0              3785   5362  RISE       1
I__214/O                                              InMux                        259              4044   5362  RISE       1
U1.Sync_wr_ctrl_inst.m14_e_1_LC_2_12_7/in1            LogicCell40_SEQ_MODE_0000      0              4044   5362  RISE       1
U1.Sync_wr_ctrl_inst.m14_e_1_LC_2_12_7/lcout          LogicCell40_SEQ_MODE_0000    400              4444   5362  RISE       1
I__204/I                                              LocalMux                       0              4444   5362  RISE       1
I__204/O                                              LocalMux                     330              4774   5362  RISE       1
I__205/I                                              InMux                          0              4774   5362  RISE       1
I__205/O                                              InMux                        259              5033   5362  RISE       1
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/in1              LogicCell40_SEQ_MODE_1000      0              5033   5362  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout
Path End         : U1.Sync_data_counter_inst.data_cnt_0_LC_2_10_0/in1
Capture Clock    : U1.Sync_data_counter_inst.data_cnt_0_LC_2_10_0/clk
Setup Constraint : 7880p
Path slack       : 5362p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -400
------------------------------------------------   ----- 
End-of-path required time (ps)                     10395

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 1578
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5033
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout          LogicCell40_SEQ_MODE_1000    540              3455   3798  RISE       4
I__218/I                                            LocalMux                       0              3455   4261  RISE       1
I__218/O                                            LocalMux                     330              3785   4261  RISE       1
I__222/I                                            InMux                          0              3785   4261  RISE       1
I__222/O                                            InMux                        259              4044   4261  RISE       1
U1.Sync_wr_ctrl_inst.full_RNI6PI21_LC_1_11_0/in1    LogicCell40_SEQ_MODE_0000      0              4044   4261  RISE       1
U1.Sync_wr_ctrl_inst.full_RNI6PI21_LC_1_11_0/lcout  LogicCell40_SEQ_MODE_0000    400              4444   5362  RISE       1
I__164/I                                            LocalMux                       0              4444   5362  RISE       1
I__164/O                                            LocalMux                     330              4774   5362  RISE       1
I__165/I                                            InMux                          0              4774   5362  RISE       1
I__165/O                                            InMux                        259              5033   5362  RISE       1
U1.Sync_data_counter_inst.data_cnt_0_LC_2_10_0/in1  LogicCell40_SEQ_MODE_1000      0              5033   5362  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__465/I                                            ClkMux                         0              2607  RISE       1
I__465/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_data_counter_inst.data_cnt_0_LC_2_10_0/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout
Path End         : U1.Sync_rd_pointer_inst.count_1_LC_3_11_0/in0
Capture Clock    : U1.Sync_rd_pointer_inst.count_1_LC_3_11_0/clk
Setup Constraint : 7880p
Path slack       : 5376p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -470
------------------------------------------------   ----- 
End-of-path required time (ps)                     10325

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 1494
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4949
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout     LogicCell40_SEQ_MODE_1000    540              3455   3798  RISE       4
I__217/I                                       LocalMux                       0              3455   3798  RISE       1
I__217/O                                       LocalMux                     330              3785   3798  RISE       1
I__221/I                                       InMux                          0              3785   3798  RISE       1
I__221/O                                       InMux                        259              4044   3798  RISE       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/in3          LogicCell40_SEQ_MODE_0000      0              4044   3798  RISE       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/lcout        LogicCell40_SEQ_MODE_0000    316              4360   3798  RISE      15
I__529/I                                       LocalMux                       0              4360   5376  RISE       1
I__529/O                                       LocalMux                     330              4690   5376  RISE       1
I__544/I                                       InMux                          0              4690   5376  RISE       1
I__544/O                                       InMux                        259              4949   5376  RISE       1
U1.Sync_rd_pointer_inst.count_1_LC_3_11_0/in0  LogicCell40_SEQ_MODE_1000      0              4949   5376  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__463/I                                            ClkMux                         0              2607  RISE       1
I__463/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_pointer_inst.count_1_LC_3_11_0/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout
Path End         : U1.Sync_rd_pointer_inst.count_2_LC_3_10_1/in0
Capture Clock    : U1.Sync_rd_pointer_inst.count_2_LC_3_10_1/clk
Setup Constraint : 7880p
Path slack       : 5376p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -470
------------------------------------------------   ----- 
End-of-path required time (ps)                     10325

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 1494
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4949
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout     LogicCell40_SEQ_MODE_1000    540              3455   3798  RISE       4
I__217/I                                       LocalMux                       0              3455   3798  RISE       1
I__217/O                                       LocalMux                     330              3785   3798  RISE       1
I__221/I                                       InMux                          0              3785   3798  RISE       1
I__221/O                                       InMux                        259              4044   3798  RISE       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/in3          LogicCell40_SEQ_MODE_0000      0              4044   3798  RISE       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/lcout        LogicCell40_SEQ_MODE_0000    316              4360   3798  RISE      15
I__526/I                                       LocalMux                       0              4360   4605  RISE       1
I__526/O                                       LocalMux                     330              4690   4605  RISE       1
I__538/I                                       InMux                          0              4690   5376  RISE       1
I__538/O                                       InMux                        259              4949   5376  RISE       1
U1.Sync_rd_pointer_inst.count_2_LC_3_10_1/in0  LogicCell40_SEQ_MODE_1000      0              4949   5376  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__468/I                                            ClkMux                         0              2607  RISE       1
I__468/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_pointer_inst.count_2_LC_3_10_1/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_wr_ctrl_inst.full_LC_2_12_2/lcout
Path End         : U1.Sync_wr_pointer_inst.count_0_LC_3_11_2/in3
Capture Clock    : U1.Sync_wr_pointer_inst.count_0_LC_3_11_2/clk
Setup Constraint : 7880p
Path slack       : 5440p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -274
------------------------------------------------   ----- 
End-of-path required time (ps)                     10522

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 1627
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5082
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_ctrl_inst.full_LC_2_12_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_wr_ctrl_inst.full_LC_2_12_2/lcout          LogicCell40_SEQ_MODE_1000    540              3455   4233  RISE       5
I__314/I                                           LocalMux                       0              3455   5131  RISE       1
I__314/O                                           LocalMux                     330              3785   5131  RISE       1
I__319/I                                           InMux                          0              3785   5243  RISE       1
I__319/O                                           InMux                        259              4044   5243  RISE       1
U1.Sync_wr_ctrl_inst.full_RNIUQEU_LC_2_12_6/in0    LogicCell40_SEQ_MODE_0000      0              4044   5243  RISE       1
U1.Sync_wr_ctrl_inst.full_RNIUQEU_LC_2_12_6/lcout  LogicCell40_SEQ_MODE_0000    449              4493   5243  RISE       4
I__482/I                                           LocalMux                       0              4493   5439  RISE       1
I__482/O                                           LocalMux                     330              4823   5439  RISE       1
I__485/I                                           InMux                          0              4823   5439  RISE       1
I__485/O                                           InMux                        259              5082   5439  RISE       1
U1.Sync_wr_pointer_inst.count_0_LC_3_11_2/in3      LogicCell40_SEQ_MODE_1000      0              5082   5439  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__463/I                                            ClkMux                         0              2607  RISE       1
I__463/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_pointer_inst.count_0_LC_3_11_2/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_data_counter_inst.data_cnt_4_LC_1_12_4/lcout
Path End         : U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/in3
Capture Clock    : U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk
Setup Constraint : 7880p
Path slack       : 5440p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -274
------------------------------------------------   ----- 
End-of-path required time (ps)                     10522

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 1627
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5082
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__462/I                                            ClkMux                         0              2607  RISE       1
I__462/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_data_counter_inst.data_cnt_4_LC_1_12_4/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_data_counter_inst.data_cnt_4_LC_1_12_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5243  RISE       2
I__248/I                                              LocalMux                       0              3455   5243  RISE       1
I__248/O                                              LocalMux                     330              3785   5243  RISE       1
I__250/I                                              InMux                          0              3785   5243  RISE       1
I__250/O                                              InMux                        259              4044   5243  RISE       1
U1.Sync_wr_ctrl_inst.m11_e_LC_2_12_0/in0              LogicCell40_SEQ_MODE_0000      0              4044   5243  RISE       1
U1.Sync_wr_ctrl_inst.m11_e_LC_2_12_0/lcout            LogicCell40_SEQ_MODE_0000    449              4493   5243  RISE       2
I__226/I                                              LocalMux                       0              4493   5243  RISE       1
I__226/O                                              LocalMux                     330              4823   5243  RISE       1
I__227/I                                              InMux                          0              4823   5439  RISE       1
I__227/O                                              InMux                        259              5082   5439  RISE       1
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/in3              LogicCell40_SEQ_MODE_1000      0              5082   5439  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_wr_ctrl_inst.full_LC_2_12_2/lcout
Path End         : U1.Sync_wr_pointer_inst.count_2_LC_3_12_5/in3
Capture Clock    : U1.Sync_wr_pointer_inst.count_2_LC_3_12_5/clk
Setup Constraint : 7880p
Path slack       : 5440p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -274
------------------------------------------------   ----- 
End-of-path required time (ps)                     10522

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 1627
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5082
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_ctrl_inst.full_LC_2_12_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_wr_ctrl_inst.full_LC_2_12_2/lcout          LogicCell40_SEQ_MODE_1000    540              3455   4233  RISE       5
I__314/I                                           LocalMux                       0              3455   5131  RISE       1
I__314/O                                           LocalMux                     330              3785   5131  RISE       1
I__319/I                                           InMux                          0              3785   5243  RISE       1
I__319/O                                           InMux                        259              4044   5243  RISE       1
U1.Sync_wr_ctrl_inst.full_RNIUQEU_LC_2_12_6/in0    LogicCell40_SEQ_MODE_0000      0              4044   5243  RISE       1
U1.Sync_wr_ctrl_inst.full_RNIUQEU_LC_2_12_6/lcout  LogicCell40_SEQ_MODE_0000    449              4493   5243  RISE       4
I__481/I                                           LocalMux                       0              4493   5243  RISE       1
I__481/O                                           LocalMux                     330              4823   5243  RISE       1
I__483/I                                           InMux                          0              4823   5439  RISE       1
I__483/O                                           InMux                        259              5082   5439  RISE       1
U1.Sync_wr_pointer_inst.count_2_LC_3_12_5/in3      LogicCell40_SEQ_MODE_1000      0              5082   5439  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__469/I                                            ClkMux                         0              2607  RISE       1
I__469/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_pointer_inst.count_2_LC_3_12_5/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_wr_ctrl_inst.full_LC_2_12_2/lcout
Path End         : U1.Sync_wr_pointer_inst.count_1_LC_3_11_6/in3
Capture Clock    : U1.Sync_wr_pointer_inst.count_1_LC_3_11_6/clk
Setup Constraint : 7880p
Path slack       : 5440p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -274
------------------------------------------------   ----- 
End-of-path required time (ps)                     10522

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 1627
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5082
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_ctrl_inst.full_LC_2_12_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_wr_ctrl_inst.full_LC_2_12_2/lcout          LogicCell40_SEQ_MODE_1000    540              3455   4233  RISE       5
I__314/I                                           LocalMux                       0              3455   5131  RISE       1
I__314/O                                           LocalMux                     330              3785   5131  RISE       1
I__319/I                                           InMux                          0              3785   5243  RISE       1
I__319/O                                           InMux                        259              4044   5243  RISE       1
U1.Sync_wr_ctrl_inst.full_RNIUQEU_LC_2_12_6/in0    LogicCell40_SEQ_MODE_0000      0              4044   5243  RISE       1
U1.Sync_wr_ctrl_inst.full_RNIUQEU_LC_2_12_6/lcout  LogicCell40_SEQ_MODE_0000    449              4493   5243  RISE       4
I__482/I                                           LocalMux                       0              4493   5439  RISE       1
I__482/O                                           LocalMux                     330              4823   5439  RISE       1
I__486/I                                           InMux                          0              4823   5439  RISE       1
I__486/O                                           InMux                        259              5082   5439  RISE       1
U1.Sync_wr_pointer_inst.count_1_LC_3_11_6/in3      LogicCell40_SEQ_MODE_1000      0              5082   5439  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__463/I                                            ClkMux                         0              2607  RISE       1
I__463/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_pointer_inst.count_1_LC_3_11_6/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout
Path End         : U1.Sync_data_counter_inst.data_cnt_4_LC_1_12_4/in1
Capture Clock    : U1.Sync_data_counter_inst.data_cnt_4_LC_1_12_4/clk
Setup Constraint : 7880p
Path slack       : 5446p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -400
------------------------------------------------   ----- 
End-of-path required time (ps)                     10395

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 1494
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4949
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout          LogicCell40_SEQ_MODE_1000    540              3455   3798  RISE       4
I__217/I                                            LocalMux                       0              3455   3798  RISE       1
I__217/O                                            LocalMux                     330              3785   3798  RISE       1
I__221/I                                            InMux                          0              3785   3798  RISE       1
I__221/O                                            InMux                        259              4044   3798  RISE       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/in3               LogicCell40_SEQ_MODE_0000      0              4044   3798  RISE       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/lcout             LogicCell40_SEQ_MODE_0000    316              4360   3798  RISE      15
I__528/I                                            LocalMux                       0              4360   5446  RISE       1
I__528/O                                            LocalMux                     330              4690   5446  RISE       1
I__542/I                                            InMux                          0              4690   5446  RISE       1
I__542/O                                            InMux                        259              4949   5446  RISE       1
U1.Sync_data_counter_inst.data_cnt_4_LC_1_12_4/in1  LogicCell40_SEQ_MODE_1000      0              4949   5446  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__462/I                                            ClkMux                         0              2607  RISE       1
I__462/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_data_counter_inst.data_cnt_4_LC_1_12_4/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_wr_pointer_inst.count_1_LC_3_11_6/lcout
Path End         : U1.Sync_wr_pointer_inst.count_3_LC_3_12_0/in3
Capture Clock    : U1.Sync_wr_pointer_inst.count_3_LC_3_12_0/clk
Setup Constraint : 7880p
Path slack       : 5489p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -274
------------------------------------------------   ----- 
End-of-path required time (ps)                     10522

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 1578
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5033
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__463/I                                            ClkMux                         0              2607  RISE       1
I__463/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_pointer_inst.count_1_LC_3_11_6/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_wr_pointer_inst.count_1_LC_3_11_6/lcout        LogicCell40_SEQ_MODE_1000    540              3455   5488  RISE       4
I__496/I                                               LocalMux                       0              3455   5488  RISE       1
I__496/O                                               LocalMux                     330              3785   5488  RISE       1
I__499/I                                               InMux                          0              3785   5488  RISE       1
I__499/O                                               InMux                        259              4044   5488  RISE       1
U1.Sync_wr_pointer_inst.count_RNO_0_3_LC_3_11_3/in1    LogicCell40_SEQ_MODE_0000      0              4044   5488  RISE       1
U1.Sync_wr_pointer_inst.count_RNO_0_3_LC_3_11_3/lcout  LogicCell40_SEQ_MODE_0000    400              4444   5488  RISE       1
I__512/I                                               LocalMux                       0              4444   5488  RISE       1
I__512/O                                               LocalMux                     330              4774   5488  RISE       1
I__513/I                                               InMux                          0              4774   5488  RISE       1
I__513/O                                               InMux                        259              5033   5488  RISE       1
U1.Sync_wr_pointer_inst.count_3_LC_3_12_0/in3          LogicCell40_SEQ_MODE_1000      0              5033   5488  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__469/I                                            ClkMux                         0              2607  RISE       1
I__469/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_pointer_inst.count_3_LC_3_12_0/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout
Path End         : U1.Sync_rd_pointer_inst.count_3_LC_3_10_4/in3
Capture Clock    : U1.Sync_rd_pointer_inst.count_3_LC_3_10_4/clk
Setup Constraint : 7880p
Path slack       : 5573p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -274
------------------------------------------------   ----- 
End-of-path required time (ps)                     10522

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 1494
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4949
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout     LogicCell40_SEQ_MODE_1000    540              3455   3798  RISE       4
I__217/I                                       LocalMux                       0              3455   3798  RISE       1
I__217/O                                       LocalMux                     330              3785   3798  RISE       1
I__221/I                                       InMux                          0              3785   3798  RISE       1
I__221/O                                       InMux                        259              4044   3798  RISE       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/in3          LogicCell40_SEQ_MODE_0000      0              4044   3798  RISE       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/lcout        LogicCell40_SEQ_MODE_0000    316              4360   3798  RISE      15
I__526/I                                       LocalMux                       0              4360   4605  RISE       1
I__526/O                                       LocalMux                     330              4690   4605  RISE       1
I__539/I                                       InMux                          0              4690   5573  RISE       1
I__539/O                                       InMux                        259              4949   5573  RISE       1
U1.Sync_rd_pointer_inst.count_3_LC_3_10_4/in3  LogicCell40_SEQ_MODE_1000      0              4949   5573  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__468/I                                            ClkMux                         0              2607  RISE       1
I__468/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_pointer_inst.count_3_LC_3_10_4/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout
Path End         : U1.Sync_data_counter_inst.data_cnt_0_LC_2_10_0/in3
Capture Clock    : U1.Sync_data_counter_inst.data_cnt_0_LC_2_10_0/clk
Setup Constraint : 7880p
Path slack       : 5573p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -274
------------------------------------------------   ----- 
End-of-path required time (ps)                     10522

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 1494
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4949
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout          LogicCell40_SEQ_MODE_1000    540              3455   3798  RISE       4
I__217/I                                            LocalMux                       0              3455   3798  RISE       1
I__217/O                                            LocalMux                     330              3785   3798  RISE       1
I__221/I                                            InMux                          0              3785   3798  RISE       1
I__221/O                                            InMux                        259              4044   3798  RISE       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/in3               LogicCell40_SEQ_MODE_0000      0              4044   3798  RISE       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/lcout             LogicCell40_SEQ_MODE_0000    316              4360   3798  RISE      15
I__527/I                                            LocalMux                       0              4360   4598  RISE       1
I__527/O                                            LocalMux                     330              4690   4598  RISE       1
I__541/I                                            InMux                          0              4690   5573  RISE       1
I__541/O                                            InMux                        259              4949   5573  RISE       1
U1.Sync_data_counter_inst.data_cnt_0_LC_2_10_0/in3  LogicCell40_SEQ_MODE_1000      0              4949   5573  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__465/I                                            ClkMux                         0              2607  RISE       1
I__465/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_data_counter_inst.data_cnt_0_LC_2_10_0/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout
Path End         : U1.Sync_rd_pointer_inst.count_0_LC_3_11_5/in3
Capture Clock    : U1.Sync_rd_pointer_inst.count_0_LC_3_11_5/clk
Setup Constraint : 7880p
Path slack       : 5573p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -274
------------------------------------------------   ----- 
End-of-path required time (ps)                     10522

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 1494
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4949
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout     LogicCell40_SEQ_MODE_1000    540              3455   3798  RISE       4
I__217/I                                       LocalMux                       0              3455   3798  RISE       1
I__217/O                                       LocalMux                     330              3785   3798  RISE       1
I__221/I                                       InMux                          0              3785   3798  RISE       1
I__221/O                                       InMux                        259              4044   3798  RISE       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/in3          LogicCell40_SEQ_MODE_0000      0              4044   3798  RISE       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/lcout        LogicCell40_SEQ_MODE_0000    316              4360   3798  RISE      15
I__529/I                                       LocalMux                       0              4360   5376  RISE       1
I__529/O                                       LocalMux                     330              4690   5376  RISE       1
I__543/I                                       InMux                          0              4690   5573  RISE       1
I__543/O                                       InMux                        259              4949   5573  RISE       1
U1.Sync_rd_pointer_inst.count_0_LC_3_11_5/in3  LogicCell40_SEQ_MODE_1000      0              4949   5573  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__463/I                                            ClkMux                         0              2607  RISE       1
I__463/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_pointer_inst.count_0_LC_3_11_5/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_data_counter_inst.data_cnt_2_LC_1_12_2/lcout
Path End         : U1.Sync_wr_ctrl_inst.full_LC_2_12_2/in2
Capture Clock    : U1.Sync_wr_ctrl_inst.full_LC_2_12_2/clk
Setup Constraint : 7880p
Path slack       : 6112p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -372
------------------------------------------------   ----- 
End-of-path required time (ps)                     10423

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                  856
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4311
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__462/I                                            ClkMux                         0              2607  RISE       1
I__462/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_data_counter_inst.data_cnt_2_LC_1_12_2/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_data_counter_inst.data_cnt_2_LC_1_12_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5446  RISE       3
I__206/I                                              LocalMux                       0              3455   5446  RISE       1
I__206/O                                              LocalMux                     330              3785   5446  RISE       1
I__209/I                                              InMux                          0              3785   6113  RISE       1
I__209/O                                              InMux                        259              4044   6113  RISE       1
U1.Sync_wr_ctrl_inst.full_RNO_0_LC_2_12_1/in3         LogicCell40_SEQ_MODE_0000      0              4044   6113  RISE       1
U1.Sync_wr_ctrl_inst.full_RNO_0_LC_2_12_1/ltout       LogicCell40_SEQ_MODE_0000    267              4311   6113  RISE       1
I__243/I                                              CascadeMux                     0              4311   6113  RISE       1
I__243/O                                              CascadeMux                     0              4311   6113  RISE       1
U1.Sync_wr_ctrl_inst.full_LC_2_12_2/in2               LogicCell40_SEQ_MODE_1000      0              4311   6113  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_ctrl_inst.full_LC_2_12_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_wr_pointer_inst.count_2_LC_3_12_5/lcout
Path End         : U1.fifo_mem_inst.mem_mem_0_0_physical/WADDR[2]
Capture Clock    : U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK
Setup Constraint : 7880p
Path slack       : 6176p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -224
------------------------------------------------   ----- 
End-of-path required time (ps)                     10571

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                  940
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4395
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__469/I                                            ClkMux                         0              2607  RISE       1
I__469/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_pointer_inst.count_2_LC_3_12_5/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_wr_pointer_inst.count_2_LC_3_12_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6176  RISE       3
I__474/I                                         Odrv4                          0              3455   6176  RISE       1
I__474/O                                         Odrv4                        351              3806   6176  RISE       1
I__477/I                                         LocalMux                       0              3806   6176  RISE       1
I__477/O                                         LocalMux                     330              4136   6176  RISE       1
I__479/I                                         InMux                          0              4136   6176  RISE       1
I__479/O                                         InMux                        259              4395   6176  RISE       1
I__480/I                                         CascadeMux                     0              4395   6176  RISE       1
I__480/O                                         CascadeMux                     0              4395   6176  RISE       1
U1.fifo_mem_inst.mem_mem_0_0_physical/WADDR[2]   SB_RAM40_4K                    0              4395   6176  RISE       1

Capture Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
Clock                                               fifo_test        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf      0              2452  RISE       1
I__460/O                                            gio2CtrlBuf      0              2452  RISE       1
I__461/I                                            GlobalMux        0              2452  RISE       1
I__461/O                                            GlobalMux      154              2607  RISE       1
I__472/I                                            ClkMux           0              2607  RISE       1
I__472/O                                            ClkMux         309              2915  RISE       1
U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK          SB_RAM40_4K      0              2915  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_wr_pointer_inst.count_3_LC_3_12_0/lcout
Path End         : U1.fifo_mem_inst.mem_mem_0_0_physical/WADDR[3]
Capture Clock    : U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK
Setup Constraint : 7880p
Path slack       : 6176p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -224
------------------------------------------------   ----- 
End-of-path required time (ps)                     10571

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                  940
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4395
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__469/I                                            ClkMux                         0              2607  RISE       1
I__469/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_pointer_inst.count_3_LC_3_12_0/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_wr_pointer_inst.count_3_LC_3_12_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6176  RISE       2
I__506/I                                         Odrv4                          0              3455   6176  RISE       1
I__506/O                                         Odrv4                        351              3806   6176  RISE       1
I__508/I                                         LocalMux                       0              3806   6176  RISE       1
I__508/O                                         LocalMux                     330              4136   6176  RISE       1
I__510/I                                         InMux                          0              4136   6176  RISE       1
I__510/O                                         InMux                        259              4395   6176  RISE       1
I__511/I                                         CascadeMux                     0              4395   6176  RISE       1
I__511/O                                         CascadeMux                     0              4395   6176  RISE       1
U1.fifo_mem_inst.mem_mem_0_0_physical/WADDR[3]   SB_RAM40_4K                    0              4395   6176  RISE       1

Capture Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
Clock                                               fifo_test        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf      0              2452  RISE       1
I__460/O                                            gio2CtrlBuf      0              2452  RISE       1
I__461/I                                            GlobalMux        0              2452  RISE       1
I__461/O                                            GlobalMux      154              2607  RISE       1
I__472/I                                            ClkMux           0              2607  RISE       1
I__472/O                                            ClkMux         309              2915  RISE       1
U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK          SB_RAM40_4K      0              2915  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_wr_pointer_inst.count_0_LC_3_11_2/lcout
Path End         : U1.Sync_wr_pointer_inst.count_0_LC_3_11_2/in0
Capture Clock    : U1.Sync_wr_pointer_inst.count_0_LC_3_11_2/clk
Setup Constraint : 7880p
Path slack       : 6281p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -470
------------------------------------------------   ----- 
End-of-path required time (ps)                     10325

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4044
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__463/I                                            ClkMux                         0              2607  RISE       1
I__463/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_pointer_inst.count_0_LC_3_11_2/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_wr_pointer_inst.count_0_LC_3_11_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5573  RISE       5
I__487/I                                         LocalMux                       0              3455   5573  RISE       1
I__487/O                                         LocalMux                     330              3785   5573  RISE       1
I__491/I                                         InMux                          0              3785   6281  RISE       1
I__491/O                                         InMux                        259              4044   6281  RISE       1
U1.Sync_wr_pointer_inst.count_0_LC_3_11_2/in0    LogicCell40_SEQ_MODE_1000      0              4044   6281  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__463/I                                            ClkMux                         0              2607  RISE       1
I__463/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_pointer_inst.count_0_LC_3_11_2/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_wr_pointer_inst.count_0_LC_3_11_2/lcout
Path End         : U1.Sync_wr_pointer_inst.count_1_LC_3_11_6/in0
Capture Clock    : U1.Sync_wr_pointer_inst.count_1_LC_3_11_6/clk
Setup Constraint : 7880p
Path slack       : 6281p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -470
------------------------------------------------   ----- 
End-of-path required time (ps)                     10325

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4044
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__463/I                                            ClkMux                         0              2607  RISE       1
I__463/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_pointer_inst.count_0_LC_3_11_2/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_wr_pointer_inst.count_0_LC_3_11_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5573  RISE       5
I__487/I                                         LocalMux                       0              3455   5573  RISE       1
I__487/O                                         LocalMux                     330              3785   5573  RISE       1
I__492/I                                         InMux                          0              3785   6281  RISE       1
I__492/O                                         InMux                        259              4044   6281  RISE       1
U1.Sync_wr_pointer_inst.count_1_LC_3_11_6/in0    LogicCell40_SEQ_MODE_1000      0              4044   6281  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__463/I                                            ClkMux                         0              2607  RISE       1
I__463/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_pointer_inst.count_1_LC_3_11_6/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_pointer_inst.count_3_LC_3_10_4/lcout
Path End         : U1.Sync_rd_pointer_inst.count_3_LC_3_10_4/in0
Capture Clock    : U1.Sync_rd_pointer_inst.count_3_LC_3_10_4/clk
Setup Constraint : 7880p
Path slack       : 6281p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -470
------------------------------------------------   ----- 
End-of-path required time (ps)                     10325

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4044
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__468/I                                            ClkMux                         0              2607  RISE       1
I__468/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_pointer_inst.count_3_LC_3_10_4/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_pointer_inst.count_3_LC_3_10_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5643  RISE       2
I__387/I                                         LocalMux                       0              3455   5643  RISE       1
I__387/O                                         LocalMux                     330              3785   5643  RISE       1
I__389/I                                         InMux                          0              3785   6281  RISE       1
I__389/O                                         InMux                        259              4044   6281  RISE       1
U1.Sync_rd_pointer_inst.count_3_LC_3_10_4/in0    LogicCell40_SEQ_MODE_1000      0              4044   6281  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__468/I                                            ClkMux                         0              2607  RISE       1
I__468/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_pointer_inst.count_3_LC_3_10_4/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_data_counter_inst.data_cnt_0_LC_2_10_0/lcout
Path End         : U1.Sync_data_counter_inst.data_cnt_0_LC_2_10_0/in0
Capture Clock    : U1.Sync_data_counter_inst.data_cnt_0_LC_2_10_0/clk
Setup Constraint : 7880p
Path slack       : 6281p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -470
------------------------------------------------   ----- 
End-of-path required time (ps)                     10325

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4044
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__465/I                                            ClkMux                         0              2607  RISE       1
I__465/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_data_counter_inst.data_cnt_0_LC_2_10_0/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_data_counter_inst.data_cnt_0_LC_2_10_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   4927  RISE       4
I__234/I                                              LocalMux                       0              3455   6281  RISE       1
I__234/O                                              LocalMux                     330              3785   6281  RISE       1
I__238/I                                              InMux                          0              3785   6281  RISE       1
I__238/O                                              InMux                        259              4044   6281  RISE       1
U1.Sync_data_counter_inst.data_cnt_0_LC_2_10_0/in0    LogicCell40_SEQ_MODE_1000      0              4044   6281  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__465/I                                            ClkMux                         0              2607  RISE       1
I__465/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_data_counter_inst.data_cnt_0_LC_2_10_0/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_data_counter_inst.data_cnt_4_LC_1_12_4/lcout
Path End         : U1.Sync_data_counter_inst.data_cnt_4_LC_1_12_4/in0
Capture Clock    : U1.Sync_data_counter_inst.data_cnt_4_LC_1_12_4/clk
Setup Constraint : 7880p
Path slack       : 6281p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -470
------------------------------------------------   ----- 
End-of-path required time (ps)                     10325

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4044
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__462/I                                            ClkMux                         0              2607  RISE       1
I__462/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_data_counter_inst.data_cnt_4_LC_1_12_4/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_data_counter_inst.data_cnt_4_LC_1_12_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5243  RISE       2
I__249/I                                              LocalMux                       0              3455   6281  RISE       1
I__249/O                                              LocalMux                     330              3785   6281  RISE       1
I__251/I                                              InMux                          0              3785   6281  RISE       1
I__251/O                                              InMux                        259              4044   6281  RISE       1
U1.Sync_data_counter_inst.data_cnt_4_LC_1_12_4/in0    LogicCell40_SEQ_MODE_1000      0              4044   6281  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__462/I                                            ClkMux                         0              2607  RISE       1
I__462/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_data_counter_inst.data_cnt_4_LC_1_12_4/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_wr_pointer_inst.count_1_LC_3_11_6/lcout
Path End         : U1.Sync_wr_pointer_inst.count_2_LC_3_12_5/in0
Capture Clock    : U1.Sync_wr_pointer_inst.count_2_LC_3_12_5/clk
Setup Constraint : 7880p
Path slack       : 6281p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -470
------------------------------------------------   ----- 
End-of-path required time (ps)                     10325

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4044
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__463/I                                            ClkMux                         0              2607  RISE       1
I__463/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_pointer_inst.count_1_LC_3_11_6/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_wr_pointer_inst.count_1_LC_3_11_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5488  RISE       4
I__497/I                                         LocalMux                       0              3455   6281  RISE       1
I__497/O                                         LocalMux                     330              3785   6281  RISE       1
I__501/I                                         InMux                          0              3785   6281  RISE       1
I__501/O                                         InMux                        259              4044   6281  RISE       1
U1.Sync_wr_pointer_inst.count_2_LC_3_12_5/in0    LogicCell40_SEQ_MODE_1000      0              4044   6281  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__469/I                                            ClkMux                         0              2607  RISE       1
I__469/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_pointer_inst.count_2_LC_3_12_5/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_pointer_inst.count_0_LC_3_11_5/lcout
Path End         : U1.Sync_rd_pointer_inst.count_0_LC_3_11_5/in1
Capture Clock    : U1.Sync_rd_pointer_inst.count_0_LC_3_11_5/clk
Setup Constraint : 7880p
Path slack       : 6351p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -400
------------------------------------------------   ----- 
End-of-path required time (ps)                     10395

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4044
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__463/I                                            ClkMux                         0              2607  RISE       1
I__463/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_pointer_inst.count_0_LC_3_11_5/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_pointer_inst.count_0_LC_3_11_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5306  RISE       6
I__515/I                                         LocalMux                       0              3455   6351  RISE       1
I__515/O                                         LocalMux                     330              3785   6351  RISE       1
I__520/I                                         InMux                          0              3785   6351  RISE       1
I__520/O                                         InMux                        259              4044   6351  RISE       1
U1.Sync_rd_pointer_inst.count_0_LC_3_11_5/in1    LogicCell40_SEQ_MODE_1000      0              4044   6351  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__463/I                                            ClkMux                         0              2607  RISE       1
I__463/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_pointer_inst.count_0_LC_3_11_5/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_data_counter_inst.data_cnt_1_LC_1_12_1/lcout
Path End         : U1.Sync_data_counter_inst.data_cnt_1_LC_1_12_1/in1
Capture Clock    : U1.Sync_data_counter_inst.data_cnt_1_LC_1_12_1/clk
Setup Constraint : 7880p
Path slack       : 6351p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -400
------------------------------------------------   ----- 
End-of-path required time (ps)                     10395

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4044
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__462/I                                            ClkMux                         0              2607  RISE       1
I__462/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_data_counter_inst.data_cnt_1_LC_1_12_1/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_data_counter_inst.data_cnt_1_LC_1_12_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5292  RISE       2
I__245/I                                              LocalMux                       0              3455   5706  RISE       1
I__245/O                                              LocalMux                     330              3785   5706  RISE       1
I__247/I                                              InMux                          0              3785   5706  RISE       1
I__247/O                                              InMux                        259              4044   5706  RISE       1
U1.Sync_data_counter_inst.data_cnt_1_LC_1_12_1/in1    LogicCell40_SEQ_MODE_1000      0              4044   6351  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__462/I                                            ClkMux                         0              2607  RISE       1
I__462/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_data_counter_inst.data_cnt_1_LC_1_12_1/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_data_counter_inst.data_cnt_2_LC_1_12_2/lcout
Path End         : U1.Sync_data_counter_inst.data_cnt_2_LC_1_12_2/in1
Capture Clock    : U1.Sync_data_counter_inst.data_cnt_2_LC_1_12_2/clk
Setup Constraint : 7880p
Path slack       : 6351p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -400
------------------------------------------------   ----- 
End-of-path required time (ps)                     10395

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4044
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__462/I                                            ClkMux                         0              2607  RISE       1
I__462/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_data_counter_inst.data_cnt_2_LC_1_12_2/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_data_counter_inst.data_cnt_2_LC_1_12_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5446  RISE       3
I__207/I                                              LocalMux                       0              3455   5832  RISE       1
I__207/O                                              LocalMux                     330              3785   5832  RISE       1
I__210/I                                              InMux                          0              3785   5832  RISE       1
I__210/O                                              InMux                        259              4044   5832  RISE       1
U1.Sync_data_counter_inst.data_cnt_2_LC_1_12_2/in1    LogicCell40_SEQ_MODE_1000      0              4044   6351  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__462/I                                            ClkMux                         0              2607  RISE       1
I__462/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_data_counter_inst.data_cnt_2_LC_1_12_2/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_data_counter_inst.data_cnt_3_LC_1_12_3/lcout
Path End         : U1.Sync_data_counter_inst.data_cnt_3_LC_1_12_3/in1
Capture Clock    : U1.Sync_data_counter_inst.data_cnt_3_LC_1_12_3/clk
Setup Constraint : 7880p
Path slack       : 6351p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -400
------------------------------------------------   ----- 
End-of-path required time (ps)                     10395

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4044
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__462/I                                            ClkMux                         0              2607  RISE       1
I__462/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_data_counter_inst.data_cnt_3_LC_1_12_3/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_data_counter_inst.data_cnt_3_LC_1_12_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5362  RISE       3
I__212/I                                              LocalMux                       0              3455   5958  RISE       1
I__212/O                                              LocalMux                     330              3785   5958  RISE       1
I__215/I                                              InMux                          0              3785   5958  RISE       1
I__215/O                                              InMux                        259              4044   5958  RISE       1
U1.Sync_data_counter_inst.data_cnt_3_LC_1_12_3/in1    LogicCell40_SEQ_MODE_1000      0              4044   6351  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__462/I                                            ClkMux                         0              2607  RISE       1
I__462/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_data_counter_inst.data_cnt_3_LC_1_12_3/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_data_counter_inst.data_cnt_3_LC_1_12_3/lcout
Path End         : U1.Sync_wr_ctrl_inst.full_LC_2_12_2/in1
Capture Clock    : U1.Sync_wr_ctrl_inst.full_LC_2_12_2/clk
Setup Constraint : 7880p
Path slack       : 6351p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -400
------------------------------------------------   ----- 
End-of-path required time (ps)                     10395

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4044
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__462/I                                            ClkMux                         0              2607  RISE       1
I__462/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_data_counter_inst.data_cnt_3_LC_1_12_3/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_data_counter_inst.data_cnt_3_LC_1_12_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5362  RISE       3
I__213/I                                              LocalMux                       0              3455   6351  RISE       1
I__213/O                                              LocalMux                     330              3785   6351  RISE       1
I__216/I                                              InMux                          0              3785   6351  RISE       1
I__216/O                                              InMux                        259              4044   6351  RISE       1
U1.Sync_wr_ctrl_inst.full_LC_2_12_2/in1               LogicCell40_SEQ_MODE_1000      0              4044   6351  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_ctrl_inst.full_LC_2_12_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_wr_pointer_inst.count_2_LC_3_12_5/lcout
Path End         : U1.Sync_wr_pointer_inst.count_3_LC_3_12_0/in1
Capture Clock    : U1.Sync_wr_pointer_inst.count_3_LC_3_12_0/clk
Setup Constraint : 7880p
Path slack       : 6351p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -400
------------------------------------------------   ----- 
End-of-path required time (ps)                     10395

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4044
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__469/I                                            ClkMux                         0              2607  RISE       1
I__469/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_pointer_inst.count_2_LC_3_12_5/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_wr_pointer_inst.count_2_LC_3_12_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6176  RISE       3
I__473/I                                         LocalMux                       0              3455   6351  RISE       1
I__473/O                                         LocalMux                     330              3785   6351  RISE       1
I__475/I                                         InMux                          0              3785   6351  RISE       1
I__475/O                                         InMux                        259              4044   6351  RISE       1
U1.Sync_wr_pointer_inst.count_3_LC_3_12_0/in1    LogicCell40_SEQ_MODE_1000      0              4044   6351  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__469/I                                            ClkMux                         0              2607  RISE       1
I__469/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_pointer_inst.count_3_LC_3_12_0/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_wr_pointer_inst.count_0_LC_3_11_2/lcout
Path End         : U1.Sync_wr_pointer_inst.count_2_LC_3_12_5/in1
Capture Clock    : U1.Sync_wr_pointer_inst.count_2_LC_3_12_5/clk
Setup Constraint : 7880p
Path slack       : 6351p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -400
------------------------------------------------   ----- 
End-of-path required time (ps)                     10395

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4044
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__463/I                                            ClkMux                         0              2607  RISE       1
I__463/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_pointer_inst.count_0_LC_3_11_2/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_wr_pointer_inst.count_0_LC_3_11_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5573  RISE       5
I__488/I                                         LocalMux                       0              3455   6351  RISE       1
I__488/O                                         LocalMux                     330              3785   6351  RISE       1
I__493/I                                         InMux                          0              3785   6351  RISE       1
I__493/O                                         InMux                        259              4044   6351  RISE       1
U1.Sync_wr_pointer_inst.count_2_LC_3_12_5/in1    LogicCell40_SEQ_MODE_1000      0              4044   6351  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__469/I                                            ClkMux                         0              2607  RISE       1
I__469/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_pointer_inst.count_2_LC_3_12_5/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_wr_pointer_inst.count_2_LC_3_12_5/lcout
Path End         : U1.Sync_wr_pointer_inst.count_2_LC_3_12_5/in2
Capture Clock    : U1.Sync_wr_pointer_inst.count_2_LC_3_12_5/clk
Setup Constraint : 7880p
Path slack       : 6379p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -372
------------------------------------------------   ----- 
End-of-path required time (ps)                     10423

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4044
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__469/I                                            ClkMux                         0              2607  RISE       1
I__469/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_pointer_inst.count_2_LC_3_12_5/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_wr_pointer_inst.count_2_LC_3_12_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6176  RISE       3
I__473/I                                         LocalMux                       0              3455   6351  RISE       1
I__473/O                                         LocalMux                     330              3785   6351  RISE       1
I__476/I                                         InMux                          0              3785   6379  RISE       1
I__476/O                                         InMux                        259              4044   6379  RISE       1
I__478/I                                         CascadeMux                     0              4044   6379  RISE       1
I__478/O                                         CascadeMux                     0              4044   6379  RISE       1
U1.Sync_wr_pointer_inst.count_2_LC_3_12_5/in2    LogicCell40_SEQ_MODE_1000      0              4044   6379  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__469/I                                            ClkMux                         0              2607  RISE       1
I__469/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_pointer_inst.count_2_LC_3_12_5/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_wr_pointer_inst.count_1_LC_3_11_6/lcout
Path End         : U1.Sync_wr_pointer_inst.count_1_LC_3_11_6/in2
Capture Clock    : U1.Sync_wr_pointer_inst.count_1_LC_3_11_6/clk
Setup Constraint : 7880p
Path slack       : 6379p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -372
------------------------------------------------   ----- 
End-of-path required time (ps)                     10423

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4044
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__463/I                                            ClkMux                         0              2607  RISE       1
I__463/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_pointer_inst.count_1_LC_3_11_6/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_wr_pointer_inst.count_1_LC_3_11_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5488  RISE       4
I__496/I                                         LocalMux                       0              3455   5488  RISE       1
I__496/O                                         LocalMux                     330              3785   5488  RISE       1
I__500/I                                         InMux                          0              3785   6379  RISE       1
I__500/O                                         InMux                        259              4044   6379  RISE       1
I__503/I                                         CascadeMux                     0              4044   6379  RISE       1
I__503/O                                         CascadeMux                     0              4044   6379  RISE       1
U1.Sync_wr_pointer_inst.count_1_LC_3_11_6/in2    LogicCell40_SEQ_MODE_1000      0              4044   6379  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__463/I                                            ClkMux                         0              2607  RISE       1
I__463/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_pointer_inst.count_1_LC_3_11_6/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_pointer_inst.count_0_LC_3_11_5/lcout
Path End         : U1.Sync_rd_pointer_inst.count_1_LC_3_11_0/in2
Capture Clock    : U1.Sync_rd_pointer_inst.count_1_LC_3_11_0/clk
Setup Constraint : 7880p
Path slack       : 6379p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -372
------------------------------------------------   ----- 
End-of-path required time (ps)                     10423

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4044
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__463/I                                            ClkMux                         0              2607  RISE       1
I__463/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_pointer_inst.count_0_LC_3_11_5/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_pointer_inst.count_0_LC_3_11_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5306  RISE       6
I__515/I                                         LocalMux                       0              3455   6351  RISE       1
I__515/O                                         LocalMux                     330              3785   6351  RISE       1
I__521/I                                         InMux                          0              3785   6379  RISE       1
I__521/O                                         InMux                        259              4044   6379  RISE       1
I__523/I                                         CascadeMux                     0              4044   6379  RISE       1
I__523/O                                         CascadeMux                     0              4044   6379  RISE       1
U1.Sync_rd_pointer_inst.count_1_LC_3_11_0/in2    LogicCell40_SEQ_MODE_1000      0              4044   6379  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__463/I                                            ClkMux                         0              2607  RISE       1
I__463/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_pointer_inst.count_1_LC_3_11_0/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_wr_pointer_inst.count_3_LC_3_12_0/lcout
Path End         : U1.Sync_wr_pointer_inst.count_3_LC_3_12_0/in2
Capture Clock    : U1.Sync_wr_pointer_inst.count_3_LC_3_12_0/clk
Setup Constraint : 7880p
Path slack       : 6379p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -372
------------------------------------------------   ----- 
End-of-path required time (ps)                     10423

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4044
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__469/I                                            ClkMux                         0              2607  RISE       1
I__469/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_pointer_inst.count_3_LC_3_12_0/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_wr_pointer_inst.count_3_LC_3_12_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6176  RISE       2
I__505/I                                         LocalMux                       0              3455   6379  RISE       1
I__505/O                                         LocalMux                     330              3785   6379  RISE       1
I__507/I                                         InMux                          0              3785   6379  RISE       1
I__507/O                                         InMux                        259              4044   6379  RISE       1
I__509/I                                         CascadeMux                     0              4044   6379  RISE       1
I__509/O                                         CascadeMux                     0              4044   6379  RISE       1
U1.Sync_wr_pointer_inst.count_3_LC_3_12_0/in2    LogicCell40_SEQ_MODE_1000      0              4044   6379  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__469/I                                            ClkMux                         0              2607  RISE       1
I__469/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_pointer_inst.count_3_LC_3_12_0/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_pointer_inst.count_1_LC_3_11_0/lcout
Path End         : U1.Sync_rd_pointer_inst.count_1_LC_3_11_0/in3
Capture Clock    : U1.Sync_rd_pointer_inst.count_1_LC_3_11_0/clk
Setup Constraint : 7880p
Path slack       : 6478p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -274
------------------------------------------------   ----- 
End-of-path required time (ps)                     10522

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4044
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__463/I                                            ClkMux                         0              2607  RISE       1
I__463/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_pointer_inst.count_1_LC_3_11_0/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_pointer_inst.count_1_LC_3_11_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5201  RISE       4
I__379/I                                         LocalMux                       0              3455   6477  RISE       1
I__379/O                                         LocalMux                     330              3785   6477  RISE       1
I__383/I                                         InMux                          0              3785   6477  RISE       1
I__383/O                                         InMux                        259              4044   6477  RISE       1
U1.Sync_rd_pointer_inst.count_1_LC_3_11_0/in3    LogicCell40_SEQ_MODE_1000      0              4044   6477  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__463/I                                            ClkMux                         0              2607  RISE       1
I__463/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_pointer_inst.count_1_LC_3_11_0/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_pointer_inst.count_2_LC_3_10_1/lcout
Path End         : U1.Sync_rd_pointer_inst.count_2_LC_3_10_1/in3
Capture Clock    : U1.Sync_rd_pointer_inst.count_2_LC_3_10_1/clk
Setup Constraint : 7880p
Path slack       : 6478p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -274
------------------------------------------------   ----- 
End-of-path required time (ps)                     10522

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4044
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__468/I                                            ClkMux                         0              2607  RISE       1
I__468/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_pointer_inst.count_2_LC_3_10_1/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_pointer_inst.count_2_LC_3_10_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5194  RISE       3
I__393/I                                         LocalMux                       0              3455   5194  RISE       1
I__393/O                                         LocalMux                     330              3785   5194  RISE       1
I__396/I                                         InMux                          0              3785   6477  RISE       1
I__396/O                                         InMux                        259              4044   6477  RISE       1
U1.Sync_rd_pointer_inst.count_2_LC_3_10_1/in3    LogicCell40_SEQ_MODE_1000      0              4044   6477  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__468/I                                            ClkMux                         0              2607  RISE       1
I__468/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_pointer_inst.count_2_LC_3_10_1/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_wr_pointer_inst.count_0_LC_3_11_2/lcout
Path End         : U1.fifo_mem_inst.mem_mem_0_0_physical/WADDR[0]
Capture Clock    : U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK
Setup Constraint : 7880p
Path slack       : 6527p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -224
------------------------------------------------   ----- 
End-of-path required time (ps)                     10571

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4044
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__463/I                                            ClkMux                         0              2607  RISE       1
I__463/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_pointer_inst.count_0_LC_3_11_2/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_wr_pointer_inst.count_0_LC_3_11_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5573  RISE       5
I__489/I                                         LocalMux                       0              3455   6526  RISE       1
I__489/O                                         LocalMux                     330              3785   6526  RISE       1
I__494/I                                         InMux                          0              3785   6526  RISE       1
I__494/O                                         InMux                        259              4044   6526  RISE       1
I__495/I                                         CascadeMux                     0              4044   6526  RISE       1
I__495/O                                         CascadeMux                     0              4044   6526  RISE       1
U1.fifo_mem_inst.mem_mem_0_0_physical/WADDR[0]   SB_RAM40_4K                    0              4044   6526  RISE       1

Capture Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
Clock                                               fifo_test        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf      0              2452  RISE       1
I__460/O                                            gio2CtrlBuf      0              2452  RISE       1
I__461/I                                            GlobalMux        0              2452  RISE       1
I__461/O                                            GlobalMux      154              2607  RISE       1
I__472/I                                            ClkMux           0              2607  RISE       1
I__472/O                                            ClkMux         309              2915  RISE       1
U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK          SB_RAM40_4K      0              2915  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_wr_pointer_inst.count_1_LC_3_11_6/lcout
Path End         : U1.fifo_mem_inst.mem_mem_0_0_physical/WADDR[1]
Capture Clock    : U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK
Setup Constraint : 7880p
Path slack       : 6527p

Capture Clock Arrival Time (fifo_test|Clock:R#2)    7880
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -224
------------------------------------------------   ----- 
End-of-path required time (ps)                     10571

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4044
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__463/I                                            ClkMux                         0              2607  RISE       1
I__463/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_pointer_inst.count_1_LC_3_11_6/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_wr_pointer_inst.count_1_LC_3_11_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5488  RISE       4
I__498/I                                         LocalMux                       0              3455   6526  RISE       1
I__498/O                                         LocalMux                     330              3785   6526  RISE       1
I__502/I                                         InMux                          0              3785   6526  RISE       1
I__502/O                                         InMux                        259              4044   6526  RISE       1
I__504/I                                         CascadeMux                     0              4044   6526  RISE       1
I__504/O                                         CascadeMux                     0              4044   6526  RISE       1
U1.fifo_mem_inst.mem_mem_0_0_physical/WADDR[1]   SB_RAM40_4K                    0              4044   6526  RISE       1

Capture Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
Clock                                               fifo_test        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf      0              2452  RISE       1
I__460/O                                            gio2CtrlBuf      0              2452  RISE       1
I__461/I                                            GlobalMux        0              2452  RISE       1
I__461/O                                            GlobalMux      154              2607  RISE       1
I__472/I                                            ClkMux           0              2607  RISE       1
I__472/O                                            ClkMux         309              2915  RISE       1
U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK          SB_RAM40_4K      0              2915  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Write_enable
Path End         : U1.Sync_data_counter_inst.data_cnt_4_LC_1_12_4/in2
Capture Clock    : U1.Sync_data_counter_inst.data_cnt_4_LC_1_12_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -323
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3753
---------------------------------------   ---- 
End-of-path arrival time (ps)             3753
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Write_enable                                        fifo_test                      0                 0   +INF  RISE       1
Write_enable_ibuf_iopad/PACKAGEPIN:in               IO_PAD                         0                 0   +INF  RISE       1
Write_enable_ibuf_iopad/DOUT                        IO_PAD                       590               590   +INF  RISE       1
Write_enable_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
Write_enable_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__324/I                                            Odrv12                         0              1053   +INF  FALL       1
I__324/O                                            Odrv12                       540              1593   +INF  FALL       1
I__326/I                                            Sp12to4                        0              1593   +INF  FALL       1
I__326/O                                            Sp12to4                      449              2042   +INF  FALL       1
I__330/I                                            Span4Mux_v                     0              2042   +INF  FALL       1
I__330/O                                            Span4Mux_v                   372              2413   +INF  FALL       1
I__334/I                                            LocalMux                       0              2413   +INF  FALL       1
I__334/O                                            LocalMux                     309              2722   +INF  FALL       1
I__340/I                                            InMux                          0              2722   +INF  FALL       1
I__340/O                                            InMux                        217              2940   +INF  FALL       1
Write_enable_ibuf_RNIMUP_LC_2_11_0/in3              LogicCell40_SEQ_MODE_0000      0              2940   +INF  FALL       1
Write_enable_ibuf_RNIMUP_LC_2_11_0/lcout            LogicCell40_SEQ_MODE_0000    288              3227   +INF  FALL       7
I__348/I                                            LocalMux                       0              3227   +INF  FALL       1
I__348/O                                            LocalMux                     309              3536   +INF  FALL       1
I__355/I                                            InMux                          0              3536   +INF  FALL       1
I__355/O                                            InMux                        217              3753   +INF  FALL       1
I__357/I                                            CascadeMux                     0              3753   +INF  FALL       1
I__357/O                                            CascadeMux                     0              3753   +INF  FALL       1
U1.Sync_data_counter_inst.data_cnt_4_LC_1_12_4/in2  LogicCell40_SEQ_MODE_1000      0              3753   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__462/I                                            ClkMux                         0              2607  RISE       1
I__462/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_data_counter_inst.data_cnt_4_LC_1_12_4/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Write_enable
Path End         : U1.Sync_data_counter_inst.data_cnt_0_LC_2_10_0/in2
Capture Clock    : U1.Sync_data_counter_inst.data_cnt_0_LC_2_10_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -323
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2609
---------------------------------------   ---- 
End-of-path arrival time (ps)             2609
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Write_enable                                        fifo_test                      0                 0   +INF  FALL       1
Write_enable_ibuf_iopad/PACKAGEPIN:in               IO_PAD                         0                 0   +INF  FALL       1
Write_enable_ibuf_iopad/DOUT                        IO_PAD                       540               540   +INF  FALL       1
Write_enable_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
Write_enable_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001       463              1003   +INF  FALL       1
I__324/I                                            Odrv12                         0              1003   +INF  FALL       1
I__324/O                                            Odrv12                       540              1543   +INF  FALL       1
I__327/I                                            Span12Mux_v                    0              1543   +INF  FALL       1
I__327/O                                            Span12Mux_v                  540              2083   +INF  FALL       1
I__331/I                                            LocalMux                       0              2083   +INF  FALL       1
I__331/O                                            LocalMux                     309              2392   +INF  FALL       1
I__336/I                                            InMux                          0              2392   +INF  FALL       1
I__336/O                                            InMux                        217              2609   +INF  FALL       1
I__342/I                                            CascadeMux                     0              2609   +INF  FALL       1
I__342/O                                            CascadeMux                     0              2609   +INF  FALL       1
U1.Sync_data_counter_inst.data_cnt_0_LC_2_10_0/in2  LogicCell40_SEQ_MODE_1000      0              2609   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__465/I                                            ClkMux                         0              2607  RISE       1
I__465/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_data_counter_inst.data_cnt_0_LC_2_10_0/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Reset
Path End         : U1.Sync_data_counter_inst.data_cnt_4_LC_1_12_4/sr
Capture Clock    : U1.Sync_data_counter_inst.data_cnt_4_LC_1_12_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -140
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2778
---------------------------------------   ---- 
End-of-path arrival time (ps)             2778
 
Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Reset                                              fifo_test                      0                 0   +INF  RISE       1
Reset_ibuf_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0   +INF  RISE       1
Reset_ibuf_iopad/DOUT                              IO_PAD                       590               590   +INF  RISE       1
Reset_ibuf_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
Reset_ibuf_preio/DIN0                              PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__414/I                                           Odrv4                          0              1053   +INF  FALL       1
I__414/O                                           Odrv4                        372              1425   +INF  FALL       1
I__417/I                                           Span4Mux_h                     0              1425   +INF  FALL       1
I__417/O                                           Span4Mux_h                   316              1740   +INF  FALL       1
I__423/I                                           Span4Mux_v                     0              1740   +INF  FALL       1
I__423/O                                           Span4Mux_v                   372              2112   +INF  FALL       1
I__434/I                                           LocalMux                       0              2112   +INF  FALL       1
I__434/O                                           LocalMux                     309              2421   +INF  FALL       1
I__443/I                                           SRMux                          0              2421   +INF  FALL       1
I__443/O                                           SRMux                        358              2778   +INF  FALL       1
U1.Sync_data_counter_inst.data_cnt_4_LC_1_12_4/sr  LogicCell40_SEQ_MODE_1000      0              2778   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__462/I                                            ClkMux                         0              2607  RISE       1
I__462/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_data_counter_inst.data_cnt_4_LC_1_12_4/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Reset
Path End         : U1.Sync_data_counter_inst.data_cnt_3_LC_1_12_3/sr
Capture Clock    : U1.Sync_data_counter_inst.data_cnt_3_LC_1_12_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -140
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2728
---------------------------------------   ---- 
End-of-path arrival time (ps)             2728
 
Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Reset                                              fifo_test                      0                 0   +INF  FALL       1
Reset_ibuf_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0   +INF  FALL       1
Reset_ibuf_iopad/DOUT                              IO_PAD                       540               540   +INF  FALL       1
Reset_ibuf_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
Reset_ibuf_preio/DIN0                              PRE_IO_PIN_TYPE_000001       463              1003   +INF  FALL       1
I__414/I                                           Odrv4                          0              1003   +INF  FALL       1
I__414/O                                           Odrv4                        372              1375   +INF  FALL       1
I__417/I                                           Span4Mux_h                     0              1375   +INF  FALL       1
I__417/O                                           Span4Mux_h                   316              1690   +INF  FALL       1
I__423/I                                           Span4Mux_v                     0              1690   +INF  FALL       1
I__423/O                                           Span4Mux_v                   372              2062   +INF  FALL       1
I__434/I                                           LocalMux                       0              2062   +INF  FALL       1
I__434/O                                           LocalMux                     309              2371   +INF  FALL       1
I__443/I                                           SRMux                          0              2371   +INF  FALL       1
I__443/O                                           SRMux                        358              2728   +INF  FALL       1
U1.Sync_data_counter_inst.data_cnt_3_LC_1_12_3/sr  LogicCell40_SEQ_MODE_1000      0              2728   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__462/I                                            ClkMux                         0              2607  RISE       1
I__462/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_data_counter_inst.data_cnt_3_LC_1_12_3/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Din[10]
Path End         : U1.fifo_mem_inst.mem_mem_0_0_physical/WDATA[10]
Capture Clock    : U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -161
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2638
---------------------------------------   ---- 
End-of-path arrival time (ps)             2638
 
Data path
pin name                                         model name              delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
Din[10]                                          fifo_test                   0                 0   +INF  RISE       1
Din_ibuf_10_iopad/PACKAGEPIN:in                  IO_PAD                      0                 0   +INF  RISE       1
Din_ibuf_10_iopad/DOUT                           IO_PAD                    590               590   +INF  RISE       1
Din_ibuf_10_preio/PADIN                          PRE_IO_PIN_TYPE_000001      0               590   +INF  RISE       1
Din_ibuf_10_preio/DIN0                           PRE_IO_PIN_TYPE_000001    463              1053   +INF  FALL       1
I__133/I                                         Odrv4                       0              1053   +INF  FALL       1
I__133/O                                         Odrv4                     372              1425   +INF  FALL       1
I__134/I                                         Span4Mux_h                  0              1425   +INF  FALL       1
I__134/O                                         Span4Mux_h                316              1740   +INF  FALL       1
I__135/I                                         Span4Mux_v                  0              1740   +INF  FALL       1
I__135/O                                         Span4Mux_v                372              2112   +INF  FALL       1
I__136/I                                         LocalMux                    0              2112   +INF  FALL       1
I__136/O                                         LocalMux                  309              2421   +INF  FALL       1
I__137/I                                         InMux                       0              2421   +INF  FALL       1
I__137/O                                         InMux                     217              2638   +INF  FALL       1
U1.fifo_mem_inst.mem_mem_0_0_physical/WDATA[10]  SB_RAM40_4K                 0              2638   +INF  FALL       1

Capture Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
Clock                                               fifo_test        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf      0              2452  RISE       1
I__460/O                                            gio2CtrlBuf      0              2452  RISE       1
I__461/I                                            GlobalMux        0              2452  RISE       1
I__461/O                                            GlobalMux      154              2607  RISE       1
I__472/I                                            ClkMux           0              2607  RISE       1
I__472/O                                            ClkMux         309              2915  RISE       1
U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK          SB_RAM40_4K      0              2915  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Din[9]
Path End         : U1.fifo_mem_inst.mem_mem_0_0_physical/WDATA[9]
Capture Clock    : U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -161
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3381
---------------------------------------   ---- 
End-of-path arrival time (ps)             3381
 
Data path
pin name                                        model name              delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
Din[9]                                          fifo_test                   0                 0   +INF  RISE       1
Din_ibuf_9_iopad/PACKAGEPIN:in                  IO_PAD                      0                 0   +INF  RISE       1
Din_ibuf_9_iopad/DOUT                           IO_PAD                    590               590   +INF  RISE       1
Din_ibuf_9_preio/PADIN                          PRE_IO_PIN_TYPE_000001      0               590   +INF  RISE       1
Din_ibuf_9_preio/DIN0                           PRE_IO_PIN_TYPE_000001    463              1053   +INF  FALL       1
I__117/I                                        Odrv4                       0              1053   +INF  FALL       1
I__117/O                                        Odrv4                     372              1425   +INF  FALL       1
I__118/I                                        Span4Mux_v                  0              1425   +INF  FALL       1
I__118/O                                        Span4Mux_v                372              1796   +INF  FALL       1
I__119/I                                        Span4Mux_v                  0              1796   +INF  FALL       1
I__119/O                                        Span4Mux_v                372              2168   +INF  FALL       1
I__120/I                                        Span4Mux_h                  0              2168   +INF  FALL       1
I__120/O                                        Span4Mux_h                316              2484   +INF  FALL       1
I__121/I                                        Span4Mux_v                  0              2484   +INF  FALL       1
I__121/O                                        Span4Mux_v                372              2855   +INF  FALL       1
I__122/I                                        LocalMux                    0              2855   +INF  FALL       1
I__122/O                                        LocalMux                  309              3164   +INF  FALL       1
I__123/I                                        InMux                       0              3164   +INF  FALL       1
I__123/O                                        InMux                     217              3381   +INF  FALL       1
U1.fifo_mem_inst.mem_mem_0_0_physical/WDATA[9]  SB_RAM40_4K                 0              3381   +INF  FALL       1

Capture Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
Clock                                               fifo_test        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf      0              2452  RISE       1
I__460/O                                            gio2CtrlBuf      0              2452  RISE       1
I__461/I                                            GlobalMux        0              2452  RISE       1
I__461/O                                            GlobalMux      154              2607  RISE       1
I__472/I                                            ClkMux           0              2607  RISE       1
I__472/O                                            ClkMux         309              2915  RISE       1
U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK          SB_RAM40_4K      0              2915  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Din[8]
Path End         : U1.fifo_mem_inst.mem_mem_0_0_physical/WDATA[8]
Capture Clock    : U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -161
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2659
---------------------------------------   ---- 
End-of-path arrival time (ps)             2659
 
Data path
pin name                                        model name              delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
Din[8]                                          fifo_test                   0                 0   +INF  RISE       1
Din_ibuf_8_iopad/PACKAGEPIN:in                  IO_PAD                      0                 0   +INF  RISE       1
Din_ibuf_8_iopad/DOUT                           IO_PAD                    590               590   +INF  RISE       1
Din_ibuf_8_preio/PADIN                          PRE_IO_PIN_TYPE_000001      0               590   +INF  RISE       1
Din_ibuf_8_preio/DIN0                           PRE_IO_PIN_TYPE_000001    463              1053   +INF  FALL       1
I__106/I                                        Odrv12                      0              1053   +INF  FALL       1
I__106/O                                        Odrv12                    540              1593   +INF  FALL       1
I__107/I                                        Span12Mux_v                 0              1593   +INF  FALL       1
I__107/O                                        Span12Mux_v               540              2133   +INF  FALL       1
I__108/I                                        LocalMux                    0              2133   +INF  FALL       1
I__108/O                                        LocalMux                  309              2442   +INF  FALL       1
I__109/I                                        InMux                       0              2442   +INF  FALL       1
I__109/O                                        InMux                     217              2659   +INF  FALL       1
U1.fifo_mem_inst.mem_mem_0_0_physical/WDATA[8]  SB_RAM40_4K                 0              2659   +INF  FALL       1

Capture Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
Clock                                               fifo_test        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf      0              2452  RISE       1
I__460/O                                            gio2CtrlBuf      0              2452  RISE       1
I__461/I                                            GlobalMux        0              2452  RISE       1
I__461/O                                            GlobalMux      154              2607  RISE       1
I__472/I                                            ClkMux           0              2607  RISE       1
I__472/O                                            ClkMux         309              2915  RISE       1
U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK          SB_RAM40_4K      0              2915  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Din[7]
Path End         : U1.fifo_mem_inst.mem_mem_0_0_physical/WDATA[7]
Capture Clock    : U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -161
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3381
---------------------------------------   ---- 
End-of-path arrival time (ps)             3381
 
Data path
pin name                                        model name              delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
Din[7]                                          fifo_test                   0                 0   +INF  RISE       1
Din_ibuf_7_iopad/PACKAGEPIN:in                  IO_PAD                      0                 0   +INF  RISE       1
Din_ibuf_7_iopad/DOUT                           IO_PAD                    590               590   +INF  RISE       1
Din_ibuf_7_preio/PADIN                          PRE_IO_PIN_TYPE_000001      0               590   +INF  RISE       1
Din_ibuf_7_preio/DIN0                           PRE_IO_PIN_TYPE_000001    463              1053   +INF  FALL       1
I__110/I                                        Odrv4                       0              1053   +INF  FALL       1
I__110/O                                        Odrv4                     372              1425   +INF  FALL       1
I__111/I                                        Span4Mux_v                  0              1425   +INF  FALL       1
I__111/O                                        Span4Mux_v                372              1796   +INF  FALL       1
I__112/I                                        Span4Mux_v                  0              1796   +INF  FALL       1
I__112/O                                        Span4Mux_v                372              2168   +INF  FALL       1
I__113/I                                        Span4Mux_h                  0              2168   +INF  FALL       1
I__113/O                                        Span4Mux_h                316              2484   +INF  FALL       1
I__114/I                                        Span4Mux_v                  0              2484   +INF  FALL       1
I__114/O                                        Span4Mux_v                372              2855   +INF  FALL       1
I__115/I                                        LocalMux                    0              2855   +INF  FALL       1
I__115/O                                        LocalMux                  309              3164   +INF  FALL       1
I__116/I                                        InMux                       0              3164   +INF  FALL       1
I__116/O                                        InMux                     217              3381   +INF  FALL       1
U1.fifo_mem_inst.mem_mem_0_0_physical/WDATA[7]  SB_RAM40_4K                 0              3381   +INF  FALL       1

Capture Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
Clock                                               fifo_test        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf      0              2452  RISE       1
I__460/O                                            gio2CtrlBuf      0              2452  RISE       1
I__461/I                                            GlobalMux        0              2452  RISE       1
I__461/O                                            GlobalMux      154              2607  RISE       1
I__472/I                                            ClkMux           0              2607  RISE       1
I__472/O                                            ClkMux         309              2915  RISE       1
U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK          SB_RAM40_4K      0              2915  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Din[6]
Path End         : U1.fifo_mem_inst.mem_mem_0_0_physical/WDATA[6]
Capture Clock    : U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -161
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2659
---------------------------------------   ---- 
End-of-path arrival time (ps)             2659
 
Data path
pin name                                        model name              delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
Din[6]                                          fifo_test                   0                 0   +INF  RISE       1
Din_ibuf_6_iopad/PACKAGEPIN:in                  IO_PAD                      0                 0   +INF  RISE       1
Din_ibuf_6_iopad/DOUT                           IO_PAD                    590               590   +INF  RISE       1
Din_ibuf_6_preio/PADIN                          PRE_IO_PIN_TYPE_000001      0               590   +INF  RISE       1
Din_ibuf_6_preio/DIN0                           PRE_IO_PIN_TYPE_000001    463              1053   +INF  FALL       1
I__89/I                                         Odrv12                      0              1053   +INF  FALL       1
I__89/O                                         Odrv12                    540              1593   +INF  FALL       1
I__90/I                                         Span12Mux_v                 0              1593   +INF  FALL       1
I__90/O                                         Span12Mux_v               540              2133   +INF  FALL       1
I__91/I                                         LocalMux                    0              2133   +INF  FALL       1
I__91/O                                         LocalMux                  309              2442   +INF  FALL       1
I__92/I                                         InMux                       0              2442   +INF  FALL       1
I__92/O                                         InMux                     217              2659   +INF  FALL       1
U1.fifo_mem_inst.mem_mem_0_0_physical/WDATA[6]  SB_RAM40_4K                 0              2659   +INF  FALL       1

Capture Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
Clock                                               fifo_test        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf      0              2452  RISE       1
I__460/O                                            gio2CtrlBuf      0              2452  RISE       1
I__461/I                                            GlobalMux        0              2452  RISE       1
I__461/O                                            GlobalMux      154              2607  RISE       1
I__472/I                                            ClkMux           0              2607  RISE       1
I__472/O                                            ClkMux         309              2915  RISE       1
U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK          SB_RAM40_4K      0              2915  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Din[5]
Path End         : U1.fifo_mem_inst.mem_mem_0_0_physical/WDATA[5]
Capture Clock    : U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -161
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3423
---------------------------------------   ---- 
End-of-path arrival time (ps)             3423
 
Data path
pin name                                        model name              delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
Din[5]                                          fifo_test                   0                 0   +INF  RISE       1
Din_ibuf_5_iopad/PACKAGEPIN:in                  IO_PAD                      0                 0   +INF  RISE       1
Din_ibuf_5_iopad/DOUT                           IO_PAD                    590               590   +INF  RISE       1
Din_ibuf_5_preio/PADIN                          PRE_IO_PIN_TYPE_000001      0               590   +INF  RISE       1
Din_ibuf_5_preio/DIN0                           PRE_IO_PIN_TYPE_000001    463              1053   +INF  FALL       1
I__97/I                                         Odrv12                      0              1053   +INF  FALL       1
I__97/O                                         Odrv12                    540              1593   +INF  FALL       1
I__98/I                                         Span12Mux_v                 0              1593   +INF  FALL       1
I__98/O                                         Span12Mux_v               540              2133   +INF  FALL       1
I__99/I                                         Sp12to4                     0              2133   +INF  FALL       1
I__99/O                                         Sp12to4                   449              2582   +INF  FALL       1
I__100/I                                        Span4Mux_h                  0              2582   +INF  FALL       1
I__100/O                                        Span4Mux_h                316              2897   +INF  FALL       1
I__101/I                                        LocalMux                    0              2897   +INF  FALL       1
I__101/O                                        LocalMux                  309              3206   +INF  FALL       1
I__102/I                                        InMux                       0              3206   +INF  FALL       1
I__102/O                                        InMux                     217              3423   +INF  FALL       1
U1.fifo_mem_inst.mem_mem_0_0_physical/WDATA[5]  SB_RAM40_4K                 0              3423   +INF  FALL       1

Capture Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
Clock                                               fifo_test        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf      0              2452  RISE       1
I__460/O                                            gio2CtrlBuf      0              2452  RISE       1
I__461/I                                            GlobalMux        0              2452  RISE       1
I__461/O                                            GlobalMux      154              2607  RISE       1
I__472/I                                            ClkMux           0              2607  RISE       1
I__472/O                                            ClkMux         309              2915  RISE       1
U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK          SB_RAM40_4K      0              2915  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Din[4]
Path End         : U1.fifo_mem_inst.mem_mem_0_0_physical/WDATA[4]
Capture Clock    : U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -161
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2659
---------------------------------------   ---- 
End-of-path arrival time (ps)             2659
 
Data path
pin name                                        model name              delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
Din[4]                                          fifo_test                   0                 0   +INF  RISE       1
Din_ibuf_4_iopad/PACKAGEPIN:in                  IO_PAD                      0                 0   +INF  RISE       1
Din_ibuf_4_iopad/DOUT                           IO_PAD                    590               590   +INF  RISE       1
Din_ibuf_4_preio/PADIN                          PRE_IO_PIN_TYPE_000001      0               590   +INF  RISE       1
Din_ibuf_4_preio/DIN0                           PRE_IO_PIN_TYPE_000001    463              1053   +INF  FALL       1
I__129/I                                        Odrv12                      0              1053   +INF  FALL       1
I__129/O                                        Odrv12                    540              1593   +INF  FALL       1
I__130/I                                        Span12Mux_v                 0              1593   +INF  FALL       1
I__130/O                                        Span12Mux_v               540              2133   +INF  FALL       1
I__131/I                                        LocalMux                    0              2133   +INF  FALL       1
I__131/O                                        LocalMux                  309              2442   +INF  FALL       1
I__132/I                                        InMux                       0              2442   +INF  FALL       1
I__132/O                                        InMux                     217              2659   +INF  FALL       1
U1.fifo_mem_inst.mem_mem_0_0_physical/WDATA[4]  SB_RAM40_4K                 0              2659   +INF  FALL       1

Capture Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
Clock                                               fifo_test        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf      0              2452  RISE       1
I__460/O                                            gio2CtrlBuf      0              2452  RISE       1
I__461/I                                            GlobalMux        0              2452  RISE       1
I__461/O                                            GlobalMux      154              2607  RISE       1
I__472/I                                            ClkMux           0              2607  RISE       1
I__472/O                                            ClkMux         309              2915  RISE       1
U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK          SB_RAM40_4K      0              2915  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Din[3]
Path End         : U1.fifo_mem_inst.mem_mem_0_0_physical/WDATA[3]
Capture Clock    : U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -161
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3010
---------------------------------------   ---- 
End-of-path arrival time (ps)             3010
 
Data path
pin name                                        model name              delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
Din[3]                                          fifo_test                   0                 0   +INF  RISE       1
Din_ibuf_3_iopad/PACKAGEPIN:in                  IO_PAD                      0                 0   +INF  RISE       1
Din_ibuf_3_iopad/DOUT                           IO_PAD                    590               590   +INF  RISE       1
Din_ibuf_3_preio/PADIN                          PRE_IO_PIN_TYPE_000001      0               590   +INF  RISE       1
Din_ibuf_3_preio/DIN0                           PRE_IO_PIN_TYPE_000001    463              1053   +INF  FALL       1
I__83/I                                         Odrv4                       0              1053   +INF  FALL       1
I__83/O                                         Odrv4                     372              1425   +INF  FALL       1
I__84/I                                         Span4Mux_v                  0              1425   +INF  FALL       1
I__84/O                                         Span4Mux_v                372              1796   +INF  FALL       1
I__85/I                                         Span4Mux_h                  0              1796   +INF  FALL       1
I__85/O                                         Span4Mux_h                316              2112   +INF  FALL       1
I__86/I                                         Span4Mux_v                  0              2112   +INF  FALL       1
I__86/O                                         Span4Mux_v                372              2484   +INF  FALL       1
I__87/I                                         LocalMux                    0              2484   +INF  FALL       1
I__87/O                                         LocalMux                  309              2792   +INF  FALL       1
I__88/I                                         InMux                       0              2792   +INF  FALL       1
I__88/O                                         InMux                     217              3010   +INF  FALL       1
U1.fifo_mem_inst.mem_mem_0_0_physical/WDATA[3]  SB_RAM40_4K                 0              3010   +INF  FALL       1

Capture Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
Clock                                               fifo_test        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf      0              2452  RISE       1
I__460/O                                            gio2CtrlBuf      0              2452  RISE       1
I__461/I                                            GlobalMux        0              2452  RISE       1
I__461/O                                            GlobalMux      154              2607  RISE       1
I__472/I                                            ClkMux           0              2607  RISE       1
I__472/O                                            ClkMux         309              2915  RISE       1
U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK          SB_RAM40_4K      0              2915  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Din[2]
Path End         : U1.fifo_mem_inst.mem_mem_0_0_physical/WDATA[2]
Capture Clock    : U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -161
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2659
---------------------------------------   ---- 
End-of-path arrival time (ps)             2659
 
Data path
pin name                                        model name              delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
Din[2]                                          fifo_test                   0                 0   +INF  RISE       1
Din_ibuf_2_iopad/PACKAGEPIN:in                  IO_PAD                      0                 0   +INF  RISE       1
Din_ibuf_2_iopad/DOUT                           IO_PAD                    590               590   +INF  RISE       1
Din_ibuf_2_preio/PADIN                          PRE_IO_PIN_TYPE_000001      0               590   +INF  RISE       1
Din_ibuf_2_preio/DIN0                           PRE_IO_PIN_TYPE_000001    463              1053   +INF  FALL       1
I__93/I                                         Odrv12                      0              1053   +INF  FALL       1
I__93/O                                         Odrv12                    540              1593   +INF  FALL       1
I__94/I                                         Span12Mux_v                 0              1593   +INF  FALL       1
I__94/O                                         Span12Mux_v               540              2133   +INF  FALL       1
I__95/I                                         LocalMux                    0              2133   +INF  FALL       1
I__95/O                                         LocalMux                  309              2442   +INF  FALL       1
I__96/I                                         InMux                       0              2442   +INF  FALL       1
I__96/O                                         InMux                     217              2659   +INF  FALL       1
U1.fifo_mem_inst.mem_mem_0_0_physical/WDATA[2]  SB_RAM40_4K                 0              2659   +INF  FALL       1

Capture Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
Clock                                               fifo_test        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf      0              2452  RISE       1
I__460/O                                            gio2CtrlBuf      0              2452  RISE       1
I__461/I                                            GlobalMux        0              2452  RISE       1
I__461/O                                            GlobalMux      154              2607  RISE       1
I__472/I                                            ClkMux           0              2607  RISE       1
I__472/O                                            ClkMux         309              2915  RISE       1
U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK          SB_RAM40_4K      0              2915  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Din[1]
Path End         : U1.fifo_mem_inst.mem_mem_0_0_physical/WDATA[1]
Capture Clock    : U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -161
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2119
---------------------------------------   ---- 
End-of-path arrival time (ps)             2119
 
Data path
pin name                                        model name              delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
Din[1]                                          fifo_test                   0                 0   +INF  RISE       1
Din_ibuf_1_iopad/PACKAGEPIN:in                  IO_PAD                      0                 0   +INF  RISE       1
Din_ibuf_1_iopad/DOUT                           IO_PAD                    590               590   +INF  RISE       1
Din_ibuf_1_preio/PADIN                          PRE_IO_PIN_TYPE_000001      0               590   +INF  RISE       1
Din_ibuf_1_preio/DIN0                           PRE_IO_PIN_TYPE_000001    463              1053   +INF  FALL       1
I__103/I                                        Odrv12                      0              1053   +INF  FALL       1
I__103/O                                        Odrv12                    540              1593   +INF  FALL       1
I__104/I                                        LocalMux                    0              1593   +INF  FALL       1
I__104/O                                        LocalMux                  309              1902   +INF  FALL       1
I__105/I                                        InMux                       0              1902   +INF  FALL       1
I__105/O                                        InMux                     217              2119   +INF  FALL       1
U1.fifo_mem_inst.mem_mem_0_0_physical/WDATA[1]  SB_RAM40_4K                 0              2119   +INF  FALL       1

Capture Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
Clock                                               fifo_test        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf      0              2452  RISE       1
I__460/O                                            gio2CtrlBuf      0              2452  RISE       1
I__461/I                                            GlobalMux        0              2452  RISE       1
I__461/O                                            GlobalMux      154              2607  RISE       1
I__472/I                                            ClkMux           0              2607  RISE       1
I__472/O                                            ClkMux         309              2915  RISE       1
U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK          SB_RAM40_4K      0              2915  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Din[0]
Path End         : U1.fifo_mem_inst.mem_mem_0_0_physical/WDATA[0]
Capture Clock    : U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -161
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3199
---------------------------------------   ---- 
End-of-path arrival time (ps)             3199
 
Data path
pin name                                        model name              delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
Din[0]                                          fifo_test                   0                 0   +INF  RISE       1
Din_ibuf_0_iopad/PACKAGEPIN:in                  IO_PAD                      0                 0   +INF  RISE       1
Din_ibuf_0_iopad/DOUT                           IO_PAD                    590               590   +INF  RISE       1
Din_ibuf_0_preio/PADIN                          PRE_IO_PIN_TYPE_000001      0               590   +INF  RISE       1
Din_ibuf_0_preio/DIN0                           PRE_IO_PIN_TYPE_000001    463              1053   +INF  FALL       1
I__124/I                                        Odrv12                      0              1053   +INF  FALL       1
I__124/O                                        Odrv12                    540              1593   +INF  FALL       1
I__125/I                                        Span12Mux_v                 0              1593   +INF  FALL       1
I__125/O                                        Span12Mux_v               540              2133   +INF  FALL       1
I__126/I                                        Span12Mux_h                 0              2133   +INF  FALL       1
I__126/O                                        Span12Mux_h               540              2673   +INF  FALL       1
I__127/I                                        LocalMux                    0              2673   +INF  FALL       1
I__127/O                                        LocalMux                  309              2982   +INF  FALL       1
I__128/I                                        InMux                       0              2982   +INF  FALL       1
I__128/O                                        InMux                     217              3199   +INF  FALL       1
U1.fifo_mem_inst.mem_mem_0_0_physical/WDATA[0]  SB_RAM40_4K                 0              3199   +INF  FALL       1

Capture Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
Clock                                               fifo_test        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf      0              2452  RISE       1
I__460/O                                            gio2CtrlBuf      0              2452  RISE       1
I__461/I                                            GlobalMux        0              2452  RISE       1
I__461/O                                            GlobalMux      154              2607  RISE       1
I__472/I                                            ClkMux           0              2607  RISE       1
I__472/O                                            ClkMux         309              2915  RISE       1
U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK          SB_RAM40_4K      0              2915  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.fifo_mem_inst.dout_esr_9_LC_3_9_7/lcout
Path End         : Dout[9]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 6049
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9504
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__470/I                                            ClkMux                         0              2607  RISE       1
I__470/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_9_LC_3_9_7/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.fifo_mem_inst.dout_esr_9_LC_3_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       1
I__261/I                                    Odrv4                          0              3455   +INF  RISE       1
I__261/O                                    Odrv4                        351              3806   +INF  RISE       1
I__262/I                                    Span4Mux_s3_h                  0              3806   +INF  RISE       1
I__262/O                                    Span4Mux_s3_h                231              4037   +INF  RISE       1
I__263/I                                    IoSpan4Mux                     0              4037   +INF  RISE       1
I__263/O                                    IoSpan4Mux                   288              4325   +INF  RISE       1
I__264/I                                    LocalMux                       0              4325   +INF  RISE       1
I__264/O                                    LocalMux                     330              4655   +INF  RISE       1
I__265/I                                    IoInMux                        0              4655   +INF  RISE       1
I__265/O                                    IoInMux                      259              4914   +INF  RISE       1
Dout_obuf_9_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0              4914   +INF  RISE       1
Dout_obuf_9_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237              7151   +INF  FALL       1
Dout_obuf_9_iopad/DIN                       IO_PAD                         0              7151   +INF  FALL       1
Dout_obuf_9_iopad/PACKAGEPIN:out            IO_PAD                      2353              9504   +INF  FALL       1
Dout[9]                                     fifo_test                      0              9504   +INF  FALL       1


++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.fifo_mem_inst.dout_esr_4_LC_3_9_5/lcout
Path End         : Dout[4]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 6393
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9848
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__470/I                                            ClkMux                         0              2607  RISE       1
I__470/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_4_LC_3_9_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.fifo_mem_inst.dout_esr_4_LC_3_9_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       1
I__268/I                                    Odrv12                         0              3455   +INF  RISE       1
I__268/O                                    Odrv12                       491              3946   +INF  RISE       1
I__269/I                                    Span12Mux_v                    0              3946   +INF  RISE       1
I__269/O                                    Span12Mux_v                  491              4437   +INF  RISE       1
I__270/I                                    Span12Mux_s5_h                 0              4437   +INF  RISE       1
I__270/O                                    Span12Mux_s5_h               231              4669   +INF  RISE       1
I__271/I                                    LocalMux                       0              4669   +INF  RISE       1
I__271/O                                    LocalMux                     330              4998   +INF  RISE       1
I__272/I                                    IoInMux                        0              4998   +INF  RISE       1
I__272/O                                    IoInMux                      259              5258   +INF  RISE       1
Dout_obuf_4_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0              5258   +INF  RISE       1
Dout_obuf_4_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237              7495   +INF  FALL       1
Dout_obuf_4_iopad/DIN                       IO_PAD                         0              7495   +INF  FALL       1
Dout_obuf_4_iopad/PACKAGEPIN:out            IO_PAD                      2353              9848   +INF  FALL       1
Dout[4]                                     fifo_test                      0              9848   +INF  FALL       1


++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.fifo_mem_inst.dout_esr_3_LC_3_9_4/lcout
Path End         : Dout[3]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (fifo_test|Clock:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  7130
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     10585
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__470/I                                            ClkMux                         0              2607  RISE       1
I__470/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_3_LC_3_9_4/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.fifo_mem_inst.dout_esr_3_LC_3_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       1
I__275/I                                    Odrv12                         0              3455   +INF  RISE       1
I__275/O                                    Odrv12                       491              3946   +INF  RISE       1
I__276/I                                    Span12Mux_v                    0              3946   +INF  RISE       1
I__276/O                                    Span12Mux_v                  491              4437   +INF  RISE       1
I__277/I                                    Span12Mux_s6_h                 0              4437   +INF  RISE       1
I__277/O                                    Span12Mux_s6_h               252              4690   +INF  RISE       1
I__278/I                                    Sp12to4                        0              4690   +INF  RISE       1
I__278/O                                    Sp12to4                      428              5117   +INF  RISE       1
I__279/I                                    IoSpan4Mux                     0              5117   +INF  RISE       1
I__279/O                                    IoSpan4Mux                   288              5405   +INF  RISE       1
I__280/I                                    LocalMux                       0              5405   +INF  RISE       1
I__280/O                                    LocalMux                     330              5735   +INF  RISE       1
I__281/I                                    IoInMux                        0              5735   +INF  RISE       1
I__281/O                                    IoInMux                      259              5994   +INF  RISE       1
Dout_obuf_3_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0              5994   +INF  RISE       1
Dout_obuf_3_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237              8231   +INF  FALL       1
Dout_obuf_3_iopad/DIN                       IO_PAD                         0              8231   +INF  FALL       1
Dout_obuf_3_iopad/PACKAGEPIN:out            IO_PAD                      2353             10585   +INF  FALL       1
Dout[3]                                     fifo_test                      0             10585   +INF  FALL       1


++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.fifo_mem_inst.dout_esr_2_LC_3_9_3/lcout
Path End         : Dout[2]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (fifo_test|Clock:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  6891
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     10346
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__470/I                                            ClkMux                         0              2607  RISE       1
I__470/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_2_LC_3_9_3/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.fifo_mem_inst.dout_esr_2_LC_3_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       1
I__284/I                                    Odrv12                         0              3455   +INF  RISE       1
I__284/O                                    Odrv12                       491              3946   +INF  RISE       1
I__285/I                                    Sp12to4                        0              3946   +INF  RISE       1
I__285/O                                    Sp12to4                      428              4374   +INF  RISE       1
I__286/I                                    Span4Mux_h                     0              4374   +INF  RISE       1
I__286/O                                    Span4Mux_h                   302              4676   +INF  RISE       1
I__287/I                                    Span4Mux_s2_h                  0              4676   +INF  RISE       1
I__287/O                                    Span4Mux_s2_h                203              4879   +INF  RISE       1
I__288/I                                    IoSpan4Mux                     0              4879   +INF  RISE       1
I__288/O                                    IoSpan4Mux                   288              5166   +INF  RISE       1
I__289/I                                    LocalMux                       0              5166   +INF  RISE       1
I__289/O                                    LocalMux                     330              5496   +INF  RISE       1
I__290/I                                    IoInMux                        0              5496   +INF  RISE       1
I__290/O                                    IoInMux                      259              5756   +INF  RISE       1
Dout_obuf_2_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0              5756   +INF  RISE       1
Dout_obuf_2_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237              7993   +INF  FALL       1
Dout_obuf_2_iopad/DIN                       IO_PAD                         0              7993   +INF  FALL       1
Dout_obuf_2_iopad/PACKAGEPIN:out            IO_PAD                      2353             10346   +INF  FALL       1
Dout[2]                                     fifo_test                      0             10346   +INF  FALL       1


++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.fifo_mem_inst.dout_esr_6_LC_3_9_2/lcout
Path End         : Dout[6]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 5923
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9378
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__470/I                                            ClkMux                         0              2607  RISE       1
I__470/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_6_LC_3_9_2/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.fifo_mem_inst.dout_esr_6_LC_3_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       1
I__293/I                                    Odrv12                         0              3455   +INF  RISE       1
I__293/O                                    Odrv12                       491              3946   +INF  RISE       1
I__294/I                                    Span12Mux_s6_h                 0              3946   +INF  RISE       1
I__294/O                                    Span12Mux_s6_h               252              4199   +INF  RISE       1
I__295/I                                    LocalMux                       0              4199   +INF  RISE       1
I__295/O                                    LocalMux                     330              4528   +INF  RISE       1
I__296/I                                    IoInMux                        0              4528   +INF  RISE       1
I__296/O                                    IoInMux                      259              4788   +INF  RISE       1
Dout_obuf_6_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0              4788   +INF  RISE       1
Dout_obuf_6_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237              7025   +INF  FALL       1
Dout_obuf_6_iopad/DIN                       IO_PAD                         0              7025   +INF  FALL       1
Dout_obuf_6_iopad/PACKAGEPIN:out            IO_PAD                      2353              9378   +INF  FALL       1
Dout[6]                                     fifo_test                      0              9378   +INF  FALL       1


++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.fifo_mem_inst.dout_esr_1_LC_3_9_1/lcout
Path End         : Dout[1]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (fifo_test|Clock:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  7116
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     10571
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__470/I                                            ClkMux                         0              2607  RISE       1
I__470/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_1_LC_3_9_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.fifo_mem_inst.dout_esr_1_LC_3_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       1
I__299/I                                    Odrv12                         0              3455   +INF  RISE       1
I__299/O                                    Odrv12                       491              3946   +INF  RISE       1
I__300/I                                    Span12Mux_v                    0              3946   +INF  RISE       1
I__300/O                                    Span12Mux_v                  491              4437   +INF  RISE       1
I__301/I                                    Sp12to4                        0              4437   +INF  RISE       1
I__301/O                                    Sp12to4                      428              4865   +INF  RISE       1
I__302/I                                    Span4Mux_v                     0              4865   +INF  RISE       1
I__302/O                                    Span4Mux_v                   351              5216   +INF  RISE       1
I__303/I                                    Span4Mux_s1_h                  0              5216   +INF  RISE       1
I__303/O                                    Span4Mux_s1_h                175              5391   +INF  RISE       1
I__304/I                                    LocalMux                       0              5391   +INF  RISE       1
I__304/O                                    LocalMux                     330              5721   +INF  RISE       1
I__305/I                                    IoInMux                        0              5721   +INF  RISE       1
I__305/O                                    IoInMux                      259              5980   +INF  RISE       1
Dout_obuf_1_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0              5980   +INF  RISE       1
Dout_obuf_1_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237              8217   +INF  FALL       1
Dout_obuf_1_iopad/DIN                       IO_PAD                         0              8217   +INF  FALL       1
Dout_obuf_1_iopad/PACKAGEPIN:out            IO_PAD                      2353             10571   +INF  FALL       1
Dout[1]                                     fifo_test                      0             10571   +INF  FALL       1


++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.fifo_mem_inst.dout_esr_0_LC_3_9_0/lcout
Path End         : Dout[0]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 6400
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9855
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__470/I                                            ClkMux                         0              2607  RISE       1
I__470/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_0_LC_3_9_0/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.fifo_mem_inst.dout_esr_0_LC_3_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       1
I__197/I                                    Odrv12                         0              3455   +INF  RISE       1
I__197/O                                    Odrv12                       491              3946   +INF  RISE       1
I__198/I                                    Span12Mux_v                    0              3946   +INF  RISE       1
I__198/O                                    Span12Mux_v                  491              4437   +INF  RISE       1
I__199/I                                    Span12Mux_s5_v                 0              4437   +INF  RISE       1
I__199/O                                    Span12Mux_s5_v               238              4676   +INF  RISE       1
I__200/I                                    LocalMux                       0              4676   +INF  RISE       1
I__200/O                                    LocalMux                     330              5005   +INF  RISE       1
I__201/I                                    IoInMux                        0              5005   +INF  RISE       1
I__201/O                                    IoInMux                      259              5265   +INF  RISE       1
Dout_obuf_0_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0              5265   +INF  RISE       1
Dout_obuf_0_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237              7502   +INF  FALL       1
Dout_obuf_0_iopad/DIN                       IO_PAD                         0              7502   +INF  FALL       1
Dout_obuf_0_iopad/PACKAGEPIN:out            IO_PAD                      2353              9855   +INF  FALL       1
Dout[0]                                     fifo_test                      0              9855   +INF  FALL       1


++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout
Path End         : Empty
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 5671
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9126
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       4
I__220/I                                    Odrv12                         0              3455   +INF  RISE       1
I__220/O                                    Odrv12                       491              3946   +INF  RISE       1
I__224/I                                    LocalMux                       0              3946   +INF  RISE       1
I__224/O                                    LocalMux                     330              4276   +INF  RISE       1
I__225/I                                    IoInMux                        0              4276   +INF  RISE       1
I__225/O                                    IoInMux                      259              4535   +INF  RISE       1
Empty_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001         0              4535   +INF  RISE       1
Empty_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001      2237              6773   +INF  FALL       1
Empty_obuf_iopad/DIN                        IO_PAD                         0              6773   +INF  FALL       1
Empty_obuf_iopad/PACKAGEPIN:out             IO_PAD                      2353              9126   +INF  FALL       1
Empty                                       fifo_test                      0              9126   +INF  FALL       1


++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_wr_ctrl_inst.full_LC_2_12_2/lcout
Path End         : Full
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 5671
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9126
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_ctrl_inst.full_LC_2_12_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_wr_ctrl_inst.full_LC_2_12_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       5
I__316/I                                   Odrv12                         0              3455   +INF  RISE       1
I__316/O                                   Odrv12                       491              3946   +INF  RISE       1
I__321/I                                   LocalMux                       0              3946   +INF  RISE       1
I__321/O                                   LocalMux                     330              4276   +INF  RISE       1
I__322/I                                   IoInMux                        0              4276   +INF  RISE       1
I__322/O                                   IoInMux                      259              4535   +INF  RISE       1
Full_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001         0              4535   +INF  RISE       1
Full_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001      2237              6773   +INF  FALL       1
Full_obuf_iopad/DIN                        IO_PAD                         0              6773   +INF  FALL       1
Full_obuf_iopad/PACKAGEPIN:out             IO_PAD                      2353              9126   +INF  FALL       1
Full                                       fifo_test                      0              9126   +INF  FALL       1


++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.fifo_mem_inst.dout_esr_10_LC_2_9_5/lcout
Path End         : Dout[10]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (fifo_test|Clock:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  7389
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     10844
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__467/I                                            ClkMux                         0              2607  RISE       1
I__467/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_10_LC_2_9_5/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.fifo_mem_inst.dout_esr_10_LC_2_9_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       1
I__166/I                                     Odrv12                         0              3455   +INF  RISE       1
I__166/O                                     Odrv12                       491              3946   +INF  RISE       1
I__167/I                                     Span12Mux_v                    0              3946   +INF  RISE       1
I__167/O                                     Span12Mux_v                  491              4437   +INF  RISE       1
I__168/I                                     Sp12to4                        0              4437   +INF  RISE       1
I__168/O                                     Sp12to4                      428              4865   +INF  RISE       1
I__169/I                                     Span4Mux_v                     0              4865   +INF  RISE       1
I__169/O                                     Span4Mux_v                   351              5216   +INF  RISE       1
I__170/I                                     Span4Mux_h                     0              5216   +INF  RISE       1
I__170/O                                     Span4Mux_h                   302              5517   +INF  RISE       1
I__171/I                                     Span4Mux_s0_h                  0              5517   +INF  RISE       1
I__171/O                                     Span4Mux_s0_h                147              5664   +INF  RISE       1
I__172/I                                     LocalMux                       0              5664   +INF  RISE       1
I__172/O                                     LocalMux                     330              5994   +INF  RISE       1
I__173/I                                     IoInMux                        0              5994   +INF  RISE       1
I__173/O                                     IoInMux                      259              6254   +INF  RISE       1
Dout_obuf_10_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0              6254   +INF  RISE       1
Dout_obuf_10_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237              8491   +INF  FALL       1
Dout_obuf_10_iopad/DIN                       IO_PAD                         0              8491   +INF  FALL       1
Dout_obuf_10_iopad/PACKAGEPIN:out            IO_PAD                      2353             10844   +INF  FALL       1
Dout[10]                                     fifo_test                      0             10844   +INF  FALL       1


++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.fifo_mem_inst.dout_esr_8_LC_2_9_1/lcout
Path End         : Dout[8]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (fifo_test|Clock:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  6737
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     10192
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__467/I                                            ClkMux                         0              2607  RISE       1
I__467/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_8_LC_2_9_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.fifo_mem_inst.dout_esr_8_LC_2_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       1
I__177/I                                    Odrv12                         0              3455   +INF  RISE       1
I__177/O                                    Odrv12                       491              3946   +INF  RISE       1
I__178/I                                    Span12Mux_v                    0              3946   +INF  RISE       1
I__178/O                                    Span12Mux_v                  491              4437   +INF  RISE       1
I__179/I                                    Sp12to4                        0              4437   +INF  RISE       1
I__179/O                                    Sp12to4                      428              4865   +INF  RISE       1
I__180/I                                    Span4Mux_s0_h                  0              4865   +INF  RISE       1
I__180/O                                    Span4Mux_s0_h                147              5012   +INF  RISE       1
I__181/I                                    LocalMux                       0              5012   +INF  RISE       1
I__181/O                                    LocalMux                     330              5342   +INF  RISE       1
I__182/I                                    IoInMux                        0              5342   +INF  RISE       1
I__182/O                                    IoInMux                      259              5601   +INF  RISE       1
Dout_obuf_8_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0              5601   +INF  RISE       1
Dout_obuf_8_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237              7839   +INF  FALL       1
Dout_obuf_8_iopad/DIN                       IO_PAD                         0              7839   +INF  FALL       1
Dout_obuf_8_iopad/PACKAGEPIN:out            IO_PAD                      2353             10192   +INF  FALL       1
Dout[8]                                     fifo_test                      0             10192   +INF  FALL       1


++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.fifo_mem_inst.dout_esr_7_LC_2_9_0/lcout
Path End         : Dout[7]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (fifo_test|Clock:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  6765
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     10220
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__467/I                                            ClkMux                         0              2607  RISE       1
I__467/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_7_LC_2_9_0/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.fifo_mem_inst.dout_esr_7_LC_2_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       1
I__186/I                                    Odrv12                         0              3455   +INF  RISE       1
I__186/O                                    Odrv12                       491              3946   +INF  RISE       1
I__187/I                                    Span12Mux_v                    0              3946   +INF  RISE       1
I__187/O                                    Span12Mux_v                  491              4437   +INF  RISE       1
I__188/I                                    Sp12to4                        0              4437   +INF  RISE       1
I__188/O                                    Sp12to4                      428              4865   +INF  RISE       1
I__189/I                                    Span4Mux_s1_h                  0              4865   +INF  RISE       1
I__189/O                                    Span4Mux_s1_h                175              5040   +INF  RISE       1
I__190/I                                    LocalMux                       0              5040   +INF  RISE       1
I__190/O                                    LocalMux                     330              5370   +INF  RISE       1
I__191/I                                    IoInMux                        0              5370   +INF  RISE       1
I__191/O                                    IoInMux                      259              5629   +INF  RISE       1
Dout_obuf_7_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0              5629   +INF  RISE       1
Dout_obuf_7_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237              7867   +INF  FALL       1
Dout_obuf_7_iopad/DIN                       IO_PAD                         0              7867   +INF  FALL       1
Dout_obuf_7_iopad/PACKAGEPIN:out            IO_PAD                      2353             10220   +INF  FALL       1
Dout[7]                                     fifo_test                      0             10220   +INF  FALL       1


++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Reset
Path End         : U1.Sync_data_counter_inst.data_cnt_2_LC_1_12_2/sr
Capture Clock    : U1.Sync_data_counter_inst.data_cnt_2_LC_1_12_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -140
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2778
---------------------------------------   ---- 
End-of-path arrival time (ps)             2778
 
Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Reset                                              fifo_test                      0                 0   +INF  RISE       1
Reset_ibuf_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0   +INF  RISE       1
Reset_ibuf_iopad/DOUT                              IO_PAD                       590               590   +INF  RISE       1
Reset_ibuf_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
Reset_ibuf_preio/DIN0                              PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__414/I                                           Odrv4                          0              1053   +INF  FALL       1
I__414/O                                           Odrv4                        372              1425   +INF  FALL       1
I__417/I                                           Span4Mux_h                     0              1425   +INF  FALL       1
I__417/O                                           Span4Mux_h                   316              1740   +INF  FALL       1
I__423/I                                           Span4Mux_v                     0              1740   +INF  FALL       1
I__423/O                                           Span4Mux_v                   372              2112   +INF  FALL       1
I__434/I                                           LocalMux                       0              2112   +INF  FALL       1
I__434/O                                           LocalMux                     309              2421   +INF  FALL       1
I__443/I                                           SRMux                          0              2421   +INF  FALL       1
I__443/O                                           SRMux                        358              2778   +INF  FALL       1
U1.Sync_data_counter_inst.data_cnt_2_LC_1_12_2/sr  LogicCell40_SEQ_MODE_1000      0              2778   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__462/I                                            ClkMux                         0              2607  RISE       1
I__462/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_data_counter_inst.data_cnt_2_LC_1_12_2/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Reset
Path End         : U1.Sync_data_counter_inst.data_cnt_1_LC_1_12_1/sr
Capture Clock    : U1.Sync_data_counter_inst.data_cnt_1_LC_1_12_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -140
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2778
---------------------------------------   ---- 
End-of-path arrival time (ps)             2778
 
Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Reset                                              fifo_test                      0                 0   +INF  RISE       1
Reset_ibuf_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0   +INF  RISE       1
Reset_ibuf_iopad/DOUT                              IO_PAD                       590               590   +INF  RISE       1
Reset_ibuf_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
Reset_ibuf_preio/DIN0                              PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__414/I                                           Odrv4                          0              1053   +INF  FALL       1
I__414/O                                           Odrv4                        372              1425   +INF  FALL       1
I__417/I                                           Span4Mux_h                     0              1425   +INF  FALL       1
I__417/O                                           Span4Mux_h                   316              1740   +INF  FALL       1
I__423/I                                           Span4Mux_v                     0              1740   +INF  FALL       1
I__423/O                                           Span4Mux_v                   372              2112   +INF  FALL       1
I__434/I                                           LocalMux                       0              2112   +INF  FALL       1
I__434/O                                           LocalMux                     309              2421   +INF  FALL       1
I__443/I                                           SRMux                          0              2421   +INF  FALL       1
I__443/O                                           SRMux                        358              2778   +INF  FALL       1
U1.Sync_data_counter_inst.data_cnt_1_LC_1_12_1/sr  LogicCell40_SEQ_MODE_1000      0              2778   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__462/I                                            ClkMux                         0              2607  RISE       1
I__462/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_data_counter_inst.data_cnt_1_LC_1_12_1/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.fifo_mem_inst.dout_esr_5_LC_1_9_4/lcout
Path End         : Dout[5]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 6358
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9813
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__464/I                                            ClkMux                         0              2607  RISE       1
I__464/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_5_LC_1_9_4/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.fifo_mem_inst.dout_esr_5_LC_1_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       1
I__151/I                                    Odrv12                         0              3455   +INF  RISE       1
I__151/O                                    Odrv12                       491              3946   +INF  RISE       1
I__152/I                                    Span12Mux_v                    0              3946   +INF  RISE       1
I__152/O                                    Span12Mux_v                  491              4437   +INF  RISE       1
I__153/I                                    Span12Mux_s4_h                 0              4437   +INF  RISE       1
I__153/O                                    Span12Mux_s4_h               196              4633   +INF  RISE       1
I__154/I                                    LocalMux                       0              4633   +INF  RISE       1
I__154/O                                    LocalMux                     330              4963   +INF  RISE       1
I__155/I                                    IoInMux                        0              4963   +INF  RISE       1
I__155/O                                    IoInMux                      259              5223   +INF  RISE       1
Dout_obuf_5_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0              5223   +INF  RISE       1
Dout_obuf_5_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237              7460   +INF  FALL       1
Dout_obuf_5_iopad/DIN                       IO_PAD                         0              7460   +INF  FALL       1
Dout_obuf_5_iopad/PACKAGEPIN:out            IO_PAD                      2353              9813   +INF  FALL       1
Dout[5]                                     fifo_test                      0              9813   +INF  FALL       1


++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Reset
Path End         : U1.Sync_rd_pointer_inst.count_0_LC_3_11_5/in0
Capture Clock    : U1.Sync_rd_pointer_inst.count_0_LC_3_11_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -400
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2119
---------------------------------------   ---- 
End-of-path arrival time (ps)             2119
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Reset                                          fifo_test                      0                 0   +INF  RISE       1
Reset_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
Reset_ibuf_iopad/DOUT                          IO_PAD                       590               590   +INF  RISE       1
Reset_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
Reset_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__415/I                                       Odrv12                         0              1053   +INF  FALL       1
I__415/O                                       Odrv12                       540              1593   +INF  FALL       1
I__418/I                                       LocalMux                       0              1593   +INF  FALL       1
I__418/O                                       LocalMux                     309              1902   +INF  FALL       1
I__424/I                                       InMux                          0              1902   +INF  FALL       1
I__424/O                                       InMux                        217              2119   +INF  FALL       1
U1.Sync_rd_pointer_inst.count_0_LC_3_11_5/in0  LogicCell40_SEQ_MODE_1000      0              2119   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__463/I                                            ClkMux                         0              2607  RISE       1
I__463/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_pointer_inst.count_0_LC_3_11_5/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Reset
Path End         : U1.Sync_rd_pointer_inst.count_1_LC_3_11_0/in1
Capture Clock    : U1.Sync_rd_pointer_inst.count_1_LC_3_11_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -379
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2069
---------------------------------------   ---- 
End-of-path arrival time (ps)             2069
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Reset                                          fifo_test                      0                 0   +INF  FALL       1
Reset_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  FALL       1
Reset_ibuf_iopad/DOUT                          IO_PAD                       540               540   +INF  FALL       1
Reset_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
Reset_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463              1003   +INF  FALL       1
I__415/I                                       Odrv12                         0              1003   +INF  FALL       1
I__415/O                                       Odrv12                       540              1543   +INF  FALL       1
I__418/I                                       LocalMux                       0              1543   +INF  FALL       1
I__418/O                                       LocalMux                     309              1852   +INF  FALL       1
I__425/I                                       InMux                          0              1852   +INF  FALL       1
I__425/O                                       InMux                        217              2069   +INF  FALL       1
U1.Sync_rd_pointer_inst.count_1_LC_3_11_0/in1  LogicCell40_SEQ_MODE_1000      0              2069   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__463/I                                            ClkMux                         0              2607  RISE       1
I__463/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_pointer_inst.count_1_LC_3_11_0/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Reset
Path End         : U1.fifo_mem_inst.dout_esr_10_LC_2_9_5/sr
Capture Clock    : U1.fifo_mem_inst.dout_esr_10_LC_2_9_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -140
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2799
---------------------------------------   ---- 
End-of-path arrival time (ps)             2799
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Reset                                     fifo_test                      0                 0   +INF  RISE       1
Reset_ibuf_iopad/PACKAGEPIN:in            IO_PAD                         0                 0   +INF  RISE       1
Reset_ibuf_iopad/DOUT                     IO_PAD                       590               590   +INF  RISE       1
Reset_ibuf_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
Reset_ibuf_preio/DIN0                     PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__416/I                                  Odrv12                         0              1053   +INF  FALL       1
I__416/O                                  Odrv12                       540              1593   +INF  FALL       1
I__422/I                                  Span12Mux_v                    0              1593   +INF  FALL       1
I__422/O                                  Span12Mux_v                  540              2133   +INF  FALL       1
I__433/I                                  LocalMux                       0              2133   +INF  FALL       1
I__433/O                                  LocalMux                     309              2442   +INF  FALL       1
I__442/I                                  SRMux                          0              2442   +INF  FALL       1
I__442/O                                  SRMux                        358              2799   +INF  FALL       1
U1.fifo_mem_inst.dout_esr_10_LC_2_9_5/sr  LogicCell40_SEQ_MODE_1000      0              2799   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__467/I                                            ClkMux                         0              2607  RISE       1
I__467/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_10_LC_2_9_5/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Reset
Path End         : U1.fifo_mem_inst.dout_esr_8_LC_2_9_1/sr
Capture Clock    : U1.fifo_mem_inst.dout_esr_8_LC_2_9_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -140
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2799
---------------------------------------   ---- 
End-of-path arrival time (ps)             2799
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Reset                                    fifo_test                      0                 0   +INF  RISE       1
Reset_ibuf_iopad/PACKAGEPIN:in           IO_PAD                         0                 0   +INF  RISE       1
Reset_ibuf_iopad/DOUT                    IO_PAD                       590               590   +INF  RISE       1
Reset_ibuf_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
Reset_ibuf_preio/DIN0                    PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__416/I                                 Odrv12                         0              1053   +INF  FALL       1
I__416/O                                 Odrv12                       540              1593   +INF  FALL       1
I__422/I                                 Span12Mux_v                    0              1593   +INF  FALL       1
I__422/O                                 Span12Mux_v                  540              2133   +INF  FALL       1
I__433/I                                 LocalMux                       0              2133   +INF  FALL       1
I__433/O                                 LocalMux                     309              2442   +INF  FALL       1
I__442/I                                 SRMux                          0              2442   +INF  FALL       1
I__442/O                                 SRMux                        358              2799   +INF  FALL       1
U1.fifo_mem_inst.dout_esr_8_LC_2_9_1/sr  LogicCell40_SEQ_MODE_1000      0              2799   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__467/I                                            ClkMux                         0              2607  RISE       1
I__467/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_8_LC_2_9_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Reset
Path End         : U1.fifo_mem_inst.dout_esr_7_LC_2_9_0/sr
Capture Clock    : U1.fifo_mem_inst.dout_esr_7_LC_2_9_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -140
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2799
---------------------------------------   ---- 
End-of-path arrival time (ps)             2799
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Reset                                    fifo_test                      0                 0   +INF  RISE       1
Reset_ibuf_iopad/PACKAGEPIN:in           IO_PAD                         0                 0   +INF  RISE       1
Reset_ibuf_iopad/DOUT                    IO_PAD                       590               590   +INF  RISE       1
Reset_ibuf_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
Reset_ibuf_preio/DIN0                    PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__416/I                                 Odrv12                         0              1053   +INF  FALL       1
I__416/O                                 Odrv12                       540              1593   +INF  FALL       1
I__422/I                                 Span12Mux_v                    0              1593   +INF  FALL       1
I__422/O                                 Span12Mux_v                  540              2133   +INF  FALL       1
I__433/I                                 LocalMux                       0              2133   +INF  FALL       1
I__433/O                                 LocalMux                     309              2442   +INF  FALL       1
I__442/I                                 SRMux                          0              2442   +INF  FALL       1
I__442/O                                 SRMux                        358              2799   +INF  FALL       1
U1.fifo_mem_inst.dout_esr_7_LC_2_9_0/sr  LogicCell40_SEQ_MODE_1000      0              2799   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__467/I                                            ClkMux                         0              2607  RISE       1
I__467/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_7_LC_2_9_0/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Reset
Path End         : U1.fifo_mem_inst.dout_esr_5_LC_1_9_4/sr
Capture Clock    : U1.fifo_mem_inst.dout_esr_5_LC_1_9_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -140
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3080
---------------------------------------   ---- 
End-of-path arrival time (ps)             3080
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Reset                                    fifo_test                      0                 0   +INF  RISE       1
Reset_ibuf_iopad/PACKAGEPIN:in           IO_PAD                         0                 0   +INF  RISE       1
Reset_ibuf_iopad/DOUT                    IO_PAD                       590               590   +INF  RISE       1
Reset_ibuf_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
Reset_ibuf_preio/DIN0                    PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__415/I                                 Odrv12                         0              1053   +INF  FALL       1
I__415/O                                 Odrv12                       540              1593   +INF  FALL       1
I__419/I                                 Sp12to4                        0              1593   +INF  FALL       1
I__419/O                                 Sp12to4                      449              2042   +INF  FALL       1
I__428/I                                 Span4Mux_v                     0              2042   +INF  FALL       1
I__428/O                                 Span4Mux_v                   372              2413   +INF  FALL       1
I__435/I                                 LocalMux                       0              2413   +INF  FALL       1
I__435/O                                 LocalMux                     309              2722   +INF  FALL       1
I__444/I                                 SRMux                          0              2722   +INF  FALL       1
I__444/O                                 SRMux                        358              3080   +INF  FALL       1
U1.fifo_mem_inst.dout_esr_5_LC_1_9_4/sr  LogicCell40_SEQ_MODE_1000      0              3080   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__464/I                                            ClkMux                         0              2607  RISE       1
I__464/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_5_LC_1_9_4/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Reset
Path End         : U1.Sync_data_counter_inst.data_cnt_0_LC_2_10_0/sr
Capture Clock    : U1.Sync_data_counter_inst.data_cnt_0_LC_2_10_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -140
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3080
---------------------------------------   ---- 
End-of-path arrival time (ps)             3080
 
Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Reset                                              fifo_test                      0                 0   +INF  RISE       1
Reset_ibuf_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0   +INF  RISE       1
Reset_ibuf_iopad/DOUT                              IO_PAD                       590               590   +INF  RISE       1
Reset_ibuf_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
Reset_ibuf_preio/DIN0                              PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__415/I                                           Odrv12                         0              1053   +INF  FALL       1
I__415/O                                           Odrv12                       540              1593   +INF  FALL       1
I__420/I                                           Sp12to4                        0              1593   +INF  FALL       1
I__420/O                                           Sp12to4                      449              2042   +INF  FALL       1
I__429/I                                           Span4Mux_v                     0              2042   +INF  FALL       1
I__429/O                                           Span4Mux_v                   372              2413   +INF  FALL       1
I__436/I                                           LocalMux                       0              2413   +INF  FALL       1
I__436/O                                           LocalMux                     309              2722   +INF  FALL       1
I__445/I                                           SRMux                          0              2722   +INF  FALL       1
I__445/O                                           SRMux                        358              3080   +INF  FALL       1
U1.Sync_data_counter_inst.data_cnt_0_LC_2_10_0/sr  LogicCell40_SEQ_MODE_1000      0              3080   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__465/I                                            ClkMux                         0              2607  RISE       1
I__465/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_data_counter_inst.data_cnt_0_LC_2_10_0/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Reset
Path End         : U1.Sync_rd_pointer_inst.count_2_LC_3_10_1/in2
Capture Clock    : U1.Sync_rd_pointer_inst.count_2_LC_3_10_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -323
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2890
---------------------------------------   ---- 
End-of-path arrival time (ps)             2890
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Reset                                          fifo_test                      0                 0   +INF  FALL       1
Reset_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  FALL       1
Reset_ibuf_iopad/DOUT                          IO_PAD                       540               540   +INF  FALL       1
Reset_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
Reset_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463              1003   +INF  FALL       1
I__415/I                                       Odrv12                         0              1003   +INF  FALL       1
I__415/O                                       Odrv12                       540              1543   +INF  FALL       1
I__420/I                                       Sp12to4                        0              1543   +INF  FALL       1
I__420/O                                       Sp12to4                      449              1992   +INF  FALL       1
I__429/I                                       Span4Mux_v                     0              1992   +INF  FALL       1
I__429/O                                       Span4Mux_v                   372              2363   +INF  FALL       1
I__437/I                                       LocalMux                       0              2363   +INF  FALL       1
I__437/O                                       LocalMux                     309              2672   +INF  FALL       1
I__447/I                                       InMux                          0              2672   +INF  FALL       1
I__447/O                                       InMux                        217              2890   +INF  FALL       1
I__458/I                                       CascadeMux                     0              2890   +INF  FALL       1
I__458/O                                       CascadeMux                     0              2890   +INF  FALL       1
U1.Sync_rd_pointer_inst.count_2_LC_3_10_1/in2  LogicCell40_SEQ_MODE_1000      0              2890   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__468/I                                            ClkMux                         0              2607  RISE       1
I__468/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_pointer_inst.count_2_LC_3_10_1/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Reset
Path End         : U1.fifo_mem_inst.dout_esr_9_LC_3_9_7/sr
Capture Clock    : U1.fifo_mem_inst.dout_esr_9_LC_3_9_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -140
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3080
---------------------------------------   ---- 
End-of-path arrival time (ps)             3080
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Reset                                    fifo_test                      0                 0   +INF  RISE       1
Reset_ibuf_iopad/PACKAGEPIN:in           IO_PAD                         0                 0   +INF  RISE       1
Reset_ibuf_iopad/DOUT                    IO_PAD                       590               590   +INF  RISE       1
Reset_ibuf_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
Reset_ibuf_preio/DIN0                    PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__415/I                                 Odrv12                         0              1053   +INF  FALL       1
I__415/O                                 Odrv12                       540              1593   +INF  FALL       1
I__421/I                                 Sp12to4                        0              1593   +INF  FALL       1
I__421/O                                 Sp12to4                      449              2042   +INF  FALL       1
I__432/I                                 Span4Mux_v                     0              2042   +INF  FALL       1
I__432/O                                 Span4Mux_v                   372              2413   +INF  FALL       1
I__441/I                                 LocalMux                       0              2413   +INF  FALL       1
I__441/O                                 LocalMux                     309              2722   +INF  FALL       1
I__457/I                                 SRMux                          0              2722   +INF  FALL       1
I__457/O                                 SRMux                        358              3080   +INF  FALL       1
U1.fifo_mem_inst.dout_esr_9_LC_3_9_7/sr  LogicCell40_SEQ_MODE_1000      0              3080   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__470/I                                            ClkMux                         0              2607  RISE       1
I__470/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_9_LC_3_9_7/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Reset
Path End         : U1.fifo_mem_inst.dout_esr_4_LC_3_9_5/sr
Capture Clock    : U1.fifo_mem_inst.dout_esr_4_LC_3_9_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -140
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3080
---------------------------------------   ---- 
End-of-path arrival time (ps)             3080
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Reset                                    fifo_test                      0                 0   +INF  RISE       1
Reset_ibuf_iopad/PACKAGEPIN:in           IO_PAD                         0                 0   +INF  RISE       1
Reset_ibuf_iopad/DOUT                    IO_PAD                       590               590   +INF  RISE       1
Reset_ibuf_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
Reset_ibuf_preio/DIN0                    PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__415/I                                 Odrv12                         0              1053   +INF  FALL       1
I__415/O                                 Odrv12                       540              1593   +INF  FALL       1
I__421/I                                 Sp12to4                        0              1593   +INF  FALL       1
I__421/O                                 Sp12to4                      449              2042   +INF  FALL       1
I__432/I                                 Span4Mux_v                     0              2042   +INF  FALL       1
I__432/O                                 Span4Mux_v                   372              2413   +INF  FALL       1
I__441/I                                 LocalMux                       0              2413   +INF  FALL       1
I__441/O                                 LocalMux                     309              2722   +INF  FALL       1
I__457/I                                 SRMux                          0              2722   +INF  FALL       1
I__457/O                                 SRMux                        358              3080   +INF  FALL       1
U1.fifo_mem_inst.dout_esr_4_LC_3_9_5/sr  LogicCell40_SEQ_MODE_1000      0              3080   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__470/I                                            ClkMux                         0              2607  RISE       1
I__470/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_4_LC_3_9_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Reset
Path End         : U1.fifo_mem_inst.dout_esr_3_LC_3_9_4/sr
Capture Clock    : U1.fifo_mem_inst.dout_esr_3_LC_3_9_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -140
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3080
---------------------------------------   ---- 
End-of-path arrival time (ps)             3080
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Reset                                    fifo_test                      0                 0   +INF  RISE       1
Reset_ibuf_iopad/PACKAGEPIN:in           IO_PAD                         0                 0   +INF  RISE       1
Reset_ibuf_iopad/DOUT                    IO_PAD                       590               590   +INF  RISE       1
Reset_ibuf_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
Reset_ibuf_preio/DIN0                    PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__415/I                                 Odrv12                         0              1053   +INF  FALL       1
I__415/O                                 Odrv12                       540              1593   +INF  FALL       1
I__421/I                                 Sp12to4                        0              1593   +INF  FALL       1
I__421/O                                 Sp12to4                      449              2042   +INF  FALL       1
I__432/I                                 Span4Mux_v                     0              2042   +INF  FALL       1
I__432/O                                 Span4Mux_v                   372              2413   +INF  FALL       1
I__441/I                                 LocalMux                       0              2413   +INF  FALL       1
I__441/O                                 LocalMux                     309              2722   +INF  FALL       1
I__457/I                                 SRMux                          0              2722   +INF  FALL       1
I__457/O                                 SRMux                        358              3080   +INF  FALL       1
U1.fifo_mem_inst.dout_esr_3_LC_3_9_4/sr  LogicCell40_SEQ_MODE_1000      0              3080   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__470/I                                            ClkMux                         0              2607  RISE       1
I__470/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_3_LC_3_9_4/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Reset
Path End         : U1.fifo_mem_inst.dout_esr_2_LC_3_9_3/sr
Capture Clock    : U1.fifo_mem_inst.dout_esr_2_LC_3_9_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -140
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3080
---------------------------------------   ---- 
End-of-path arrival time (ps)             3080
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Reset                                    fifo_test                      0                 0   +INF  RISE       1
Reset_ibuf_iopad/PACKAGEPIN:in           IO_PAD                         0                 0   +INF  RISE       1
Reset_ibuf_iopad/DOUT                    IO_PAD                       590               590   +INF  RISE       1
Reset_ibuf_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
Reset_ibuf_preio/DIN0                    PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__415/I                                 Odrv12                         0              1053   +INF  FALL       1
I__415/O                                 Odrv12                       540              1593   +INF  FALL       1
I__421/I                                 Sp12to4                        0              1593   +INF  FALL       1
I__421/O                                 Sp12to4                      449              2042   +INF  FALL       1
I__432/I                                 Span4Mux_v                     0              2042   +INF  FALL       1
I__432/O                                 Span4Mux_v                   372              2413   +INF  FALL       1
I__441/I                                 LocalMux                       0              2413   +INF  FALL       1
I__441/O                                 LocalMux                     309              2722   +INF  FALL       1
I__457/I                                 SRMux                          0              2722   +INF  FALL       1
I__457/O                                 SRMux                        358              3080   +INF  FALL       1
U1.fifo_mem_inst.dout_esr_2_LC_3_9_3/sr  LogicCell40_SEQ_MODE_1000      0              3080   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__470/I                                            ClkMux                         0              2607  RISE       1
I__470/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_2_LC_3_9_3/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Reset
Path End         : U1.fifo_mem_inst.dout_esr_6_LC_3_9_2/sr
Capture Clock    : U1.fifo_mem_inst.dout_esr_6_LC_3_9_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -140
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3080
---------------------------------------   ---- 
End-of-path arrival time (ps)             3080
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Reset                                    fifo_test                      0                 0   +INF  RISE       1
Reset_ibuf_iopad/PACKAGEPIN:in           IO_PAD                         0                 0   +INF  RISE       1
Reset_ibuf_iopad/DOUT                    IO_PAD                       590               590   +INF  RISE       1
Reset_ibuf_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
Reset_ibuf_preio/DIN0                    PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__415/I                                 Odrv12                         0              1053   +INF  FALL       1
I__415/O                                 Odrv12                       540              1593   +INF  FALL       1
I__421/I                                 Sp12to4                        0              1593   +INF  FALL       1
I__421/O                                 Sp12to4                      449              2042   +INF  FALL       1
I__432/I                                 Span4Mux_v                     0              2042   +INF  FALL       1
I__432/O                                 Span4Mux_v                   372              2413   +INF  FALL       1
I__441/I                                 LocalMux                       0              2413   +INF  FALL       1
I__441/O                                 LocalMux                     309              2722   +INF  FALL       1
I__457/I                                 SRMux                          0              2722   +INF  FALL       1
I__457/O                                 SRMux                        358              3080   +INF  FALL       1
U1.fifo_mem_inst.dout_esr_6_LC_3_9_2/sr  LogicCell40_SEQ_MODE_1000      0              3080   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__470/I                                            ClkMux                         0              2607  RISE       1
I__470/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_6_LC_3_9_2/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Reset
Path End         : U1.fifo_mem_inst.dout_esr_1_LC_3_9_1/sr
Capture Clock    : U1.fifo_mem_inst.dout_esr_1_LC_3_9_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -140
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3080
---------------------------------------   ---- 
End-of-path arrival time (ps)             3080
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Reset                                    fifo_test                      0                 0   +INF  RISE       1
Reset_ibuf_iopad/PACKAGEPIN:in           IO_PAD                         0                 0   +INF  RISE       1
Reset_ibuf_iopad/DOUT                    IO_PAD                       590               590   +INF  RISE       1
Reset_ibuf_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
Reset_ibuf_preio/DIN0                    PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__415/I                                 Odrv12                         0              1053   +INF  FALL       1
I__415/O                                 Odrv12                       540              1593   +INF  FALL       1
I__421/I                                 Sp12to4                        0              1593   +INF  FALL       1
I__421/O                                 Sp12to4                      449              2042   +INF  FALL       1
I__432/I                                 Span4Mux_v                     0              2042   +INF  FALL       1
I__432/O                                 Span4Mux_v                   372              2413   +INF  FALL       1
I__441/I                                 LocalMux                       0              2413   +INF  FALL       1
I__441/O                                 LocalMux                     309              2722   +INF  FALL       1
I__457/I                                 SRMux                          0              2722   +INF  FALL       1
I__457/O                                 SRMux                        358              3080   +INF  FALL       1
U1.fifo_mem_inst.dout_esr_1_LC_3_9_1/sr  LogicCell40_SEQ_MODE_1000      0              3080   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__470/I                                            ClkMux                         0              2607  RISE       1
I__470/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_1_LC_3_9_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Reset
Path End         : U1.fifo_mem_inst.dout_esr_0_LC_3_9_0/sr
Capture Clock    : U1.fifo_mem_inst.dout_esr_0_LC_3_9_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -140
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3080
---------------------------------------   ---- 
End-of-path arrival time (ps)             3080
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Reset                                    fifo_test                      0                 0   +INF  RISE       1
Reset_ibuf_iopad/PACKAGEPIN:in           IO_PAD                         0                 0   +INF  RISE       1
Reset_ibuf_iopad/DOUT                    IO_PAD                       590               590   +INF  RISE       1
Reset_ibuf_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
Reset_ibuf_preio/DIN0                    PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__415/I                                 Odrv12                         0              1053   +INF  FALL       1
I__415/O                                 Odrv12                       540              1593   +INF  FALL       1
I__421/I                                 Sp12to4                        0              1593   +INF  FALL       1
I__421/O                                 Sp12to4                      449              2042   +INF  FALL       1
I__432/I                                 Span4Mux_v                     0              2042   +INF  FALL       1
I__432/O                                 Span4Mux_v                   372              2413   +INF  FALL       1
I__441/I                                 LocalMux                       0              2413   +INF  FALL       1
I__441/O                                 LocalMux                     309              2722   +INF  FALL       1
I__457/I                                 SRMux                          0              2722   +INF  FALL       1
I__457/O                                 SRMux                        358              3080   +INF  FALL       1
U1.fifo_mem_inst.dout_esr_0_LC_3_9_0/sr  LogicCell40_SEQ_MODE_1000      0              3080   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__470/I                                            ClkMux                         0              2607  RISE       1
I__470/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_0_LC_3_9_0/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Reset
Path End         : U1.Sync_wr_pointer_inst.count_0_LC_3_11_2/in1
Capture Clock    : U1.Sync_wr_pointer_inst.count_0_LC_3_11_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -379
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2119
---------------------------------------   ---- 
End-of-path arrival time (ps)             2119
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Reset                                          fifo_test                      0                 0   +INF  RISE       1
Reset_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
Reset_ibuf_iopad/DOUT                          IO_PAD                       590               590   +INF  RISE       1
Reset_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
Reset_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__415/I                                       Odrv12                         0              1053   +INF  FALL       1
I__415/O                                       Odrv12                       540              1593   +INF  FALL       1
I__418/I                                       LocalMux                       0              1593   +INF  FALL       1
I__418/O                                       LocalMux                     309              1902   +INF  FALL       1
I__426/I                                       InMux                          0              1902   +INF  FALL       1
I__426/O                                       InMux                        217              2119   +INF  FALL       1
U1.Sync_wr_pointer_inst.count_0_LC_3_11_2/in1  LogicCell40_SEQ_MODE_1000      0              2119   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__463/I                                            ClkMux                         0              2607  RISE       1
I__463/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_pointer_inst.count_0_LC_3_11_2/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Reset
Path End         : U1.Sync_wr_pointer_inst.count_1_LC_3_11_6/in1
Capture Clock    : U1.Sync_wr_pointer_inst.count_1_LC_3_11_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -379
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2119
---------------------------------------   ---- 
End-of-path arrival time (ps)             2119
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Reset                                          fifo_test                      0                 0   +INF  RISE       1
Reset_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
Reset_ibuf_iopad/DOUT                          IO_PAD                       590               590   +INF  RISE       1
Reset_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
Reset_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__415/I                                       Odrv12                         0              1053   +INF  FALL       1
I__415/O                                       Odrv12                       540              1593   +INF  FALL       1
I__418/I                                       LocalMux                       0              1593   +INF  FALL       1
I__418/O                                       LocalMux                     309              1902   +INF  FALL       1
I__427/I                                       InMux                          0              1902   +INF  FALL       1
I__427/O                                       InMux                        217              2119   +INF  FALL       1
U1.Sync_wr_pointer_inst.count_1_LC_3_11_6/in1  LogicCell40_SEQ_MODE_1000      0              2119   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__463/I                                            ClkMux                         0              2607  RISE       1
I__463/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_pointer_inst.count_1_LC_3_11_6/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Reset
Path End         : U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/in0
Capture Clock    : U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -400
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2940
---------------------------------------   ---- 
End-of-path arrival time (ps)             2940
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Reset                                     fifo_test                      0                 0   +INF  RISE       1
Reset_ibuf_iopad/PACKAGEPIN:in            IO_PAD                         0                 0   +INF  RISE       1
Reset_ibuf_iopad/DOUT                     IO_PAD                       590               590   +INF  RISE       1
Reset_ibuf_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
Reset_ibuf_preio/DIN0                     PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__415/I                                  Odrv12                         0              1053   +INF  FALL       1
I__415/O                                  Odrv12                       540              1593   +INF  FALL       1
I__420/I                                  Sp12to4                        0              1593   +INF  FALL       1
I__420/O                                  Sp12to4                      449              2042   +INF  FALL       1
I__430/I                                  Span4Mux_v                     0              2042   +INF  FALL       1
I__430/O                                  Span4Mux_v                   372              2413   +INF  FALL       1
I__438/I                                  LocalMux                       0              2413   +INF  FALL       1
I__438/O                                  LocalMux                     309              2722   +INF  FALL       1
I__448/I                                  InMux                          0              2722   +INF  FALL       1
I__448/O                                  InMux                        217              2940   +INF  FALL       1
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/in0  LogicCell40_SEQ_MODE_1000      0              2940   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Reset
Path End         : U1.Sync_wr_pointer_inst.count_2_LC_3_12_5/sr
Capture Clock    : U1.Sync_wr_pointer_inst.count_2_LC_3_12_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -140
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3030
---------------------------------------   ---- 
End-of-path arrival time (ps)             3030
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Reset                                         fifo_test                      0                 0   +INF  FALL       1
Reset_ibuf_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  FALL       1
Reset_ibuf_iopad/DOUT                         IO_PAD                       540               540   +INF  FALL       1
Reset_ibuf_preio/PADIN                        PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
Reset_ibuf_preio/DIN0                         PRE_IO_PIN_TYPE_000001       463              1003   +INF  FALL       1
I__415/I                                      Odrv12                         0              1003   +INF  FALL       1
I__415/O                                      Odrv12                       540              1543   +INF  FALL       1
I__420/I                                      Sp12to4                        0              1543   +INF  FALL       1
I__420/O                                      Sp12to4                      449              1992   +INF  FALL       1
I__430/I                                      Span4Mux_v                     0              1992   +INF  FALL       1
I__430/O                                      Span4Mux_v                   372              2363   +INF  FALL       1
I__439/I                                      LocalMux                       0              2363   +INF  FALL       1
I__439/O                                      LocalMux                     309              2672   +INF  FALL       1
I__451/I                                      SRMux                          0              2672   +INF  FALL       1
I__451/O                                      SRMux                        358              3030   +INF  FALL       1
U1.Sync_wr_pointer_inst.count_2_LC_3_12_5/sr  LogicCell40_SEQ_MODE_1000      0              3030   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__469/I                                            ClkMux                         0              2607  RISE       1
I__469/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_pointer_inst.count_2_LC_3_12_5/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Reset
Path End         : U1.Sync_wr_pointer_inst.count_3_LC_3_12_0/sr
Capture Clock    : U1.Sync_wr_pointer_inst.count_3_LC_3_12_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -140
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3030
---------------------------------------   ---- 
End-of-path arrival time (ps)             3030
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Reset                                         fifo_test                      0                 0   +INF  FALL       1
Reset_ibuf_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  FALL       1
Reset_ibuf_iopad/DOUT                         IO_PAD                       540               540   +INF  FALL       1
Reset_ibuf_preio/PADIN                        PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
Reset_ibuf_preio/DIN0                         PRE_IO_PIN_TYPE_000001       463              1003   +INF  FALL       1
I__415/I                                      Odrv12                         0              1003   +INF  FALL       1
I__415/O                                      Odrv12                       540              1543   +INF  FALL       1
I__420/I                                      Sp12to4                        0              1543   +INF  FALL       1
I__420/O                                      Sp12to4                      449              1992   +INF  FALL       1
I__430/I                                      Span4Mux_v                     0              1992   +INF  FALL       1
I__430/O                                      Span4Mux_v                   372              2363   +INF  FALL       1
I__439/I                                      LocalMux                       0              2363   +INF  FALL       1
I__439/O                                      LocalMux                     309              2672   +INF  FALL       1
I__451/I                                      SRMux                          0              2672   +INF  FALL       1
I__451/O                                      SRMux                        358              3030   +INF  FALL       1
U1.Sync_wr_pointer_inst.count_3_LC_3_12_0/sr  LogicCell40_SEQ_MODE_1000      0              3030   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__469/I                                            ClkMux                         0              2607  RISE       1
I__469/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_pointer_inst.count_3_LC_3_12_0/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Reset
Path End         : U1.Sync_rd_pointer_inst.count_3_LC_3_10_4/in2
Capture Clock    : U1.Sync_rd_pointer_inst.count_3_LC_3_10_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -323
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2940
---------------------------------------   ---- 
End-of-path arrival time (ps)             2940
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Reset                                          fifo_test                      0                 0   +INF  RISE       1
Reset_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
Reset_ibuf_iopad/DOUT                          IO_PAD                       590               590   +INF  RISE       1
Reset_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
Reset_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__415/I                                       Odrv12                         0              1053   +INF  FALL       1
I__415/O                                       Odrv12                       540              1593   +INF  FALL       1
I__420/I                                       Sp12to4                        0              1593   +INF  FALL       1
I__420/O                                       Sp12to4                      449              2042   +INF  FALL       1
I__431/I                                       Span4Mux_v                     0              2042   +INF  FALL       1
I__431/O                                       Span4Mux_v                   372              2413   +INF  FALL       1
I__440/I                                       LocalMux                       0              2413   +INF  FALL       1
I__440/O                                       LocalMux                     309              2722   +INF  FALL       1
I__452/I                                       InMux                          0              2722   +INF  FALL       1
I__452/O                                       InMux                        217              2940   +INF  FALL       1
I__459/I                                       CascadeMux                     0              2940   +INF  FALL       1
I__459/O                                       CascadeMux                     0              2940   +INF  FALL       1
U1.Sync_rd_pointer_inst.count_3_LC_3_10_4/in2  LogicCell40_SEQ_MODE_1000      0              2940   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__468/I                                            ClkMux                         0              2607  RISE       1
I__468/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_pointer_inst.count_3_LC_3_10_4/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1


===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_wr_pointer_inst.count_1_LC_3_11_6/lcout
Path End         : U1.fifo_mem_inst.mem_mem_0_0_physical/WADDR[1]
Capture Clock    : U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK
Hold Constraint  : 0p
Path slack       : 1031p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                         35
------------------------------------------------   ---- 
End-of-path required time (ps)                     2950

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3981
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__463/I                                            ClkMux                         0              2607  RISE       1
I__463/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_pointer_inst.count_1_LC_3_11_6/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_wr_pointer_inst.count_1_LC_3_11_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1031  FALL       4
I__498/I                                         LocalMux                       0              3455   1031  FALL       1
I__498/O                                         LocalMux                     309              3764   1031  FALL       1
I__502/I                                         InMux                          0              3764   1031  FALL       1
I__502/O                                         InMux                        217              3981   1031  FALL       1
I__504/I                                         CascadeMux                     0              3981   1031  FALL       1
I__504/O                                         CascadeMux                     0              3981   1031  FALL       1
U1.fifo_mem_inst.mem_mem_0_0_physical/WADDR[1]   SB_RAM40_4K                    0              3981   1031  FALL       1

Capture Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
Clock                                               fifo_test        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf      0              2452  RISE       1
I__460/O                                            gio2CtrlBuf      0              2452  RISE       1
I__461/I                                            GlobalMux        0              2452  RISE       1
I__461/O                                            GlobalMux      154              2607  RISE       1
I__472/I                                            ClkMux           0              2607  RISE       1
I__472/O                                            ClkMux         309              2915  RISE       1
U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK          SB_RAM40_4K      0              2915  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_wr_pointer_inst.count_0_LC_3_11_2/lcout
Path End         : U1.fifo_mem_inst.mem_mem_0_0_physical/WADDR[0]
Capture Clock    : U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK
Hold Constraint  : 0p
Path slack       : 1031p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                         35
------------------------------------------------   ---- 
End-of-path required time (ps)                     2950

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3981
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__463/I                                            ClkMux                         0              2607  RISE       1
I__463/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_pointer_inst.count_0_LC_3_11_2/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_wr_pointer_inst.count_0_LC_3_11_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1031  FALL       5
I__489/I                                         LocalMux                       0              3455   1031  FALL       1
I__489/O                                         LocalMux                     309              3764   1031  FALL       1
I__494/I                                         InMux                          0              3764   1031  FALL       1
I__494/O                                         InMux                        217              3981   1031  FALL       1
I__495/I                                         CascadeMux                     0              3981   1031  FALL       1
I__495/O                                         CascadeMux                     0              3981   1031  FALL       1
U1.fifo_mem_inst.mem_mem_0_0_physical/WADDR[0]   SB_RAM40_4K                    0              3981   1031  FALL       1

Capture Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
Clock                                               fifo_test        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf      0              2452  RISE       1
I__460/O                                            gio2CtrlBuf      0              2452  RISE       1
I__461/I                                            GlobalMux        0              2452  RISE       1
I__461/O                                            GlobalMux      154              2607  RISE       1
I__472/I                                            ClkMux           0              2607  RISE       1
I__472/O                                            ClkMux         309              2915  RISE       1
U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK          SB_RAM40_4K      0              2915  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_wr_pointer_inst.count_2_LC_3_12_5/lcout
Path End         : U1.Sync_wr_pointer_inst.count_3_LC_3_12_0/in1
Capture Clock    : U1.Sync_wr_pointer_inst.count_3_LC_3_12_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2915

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3981
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__469/I                                            ClkMux                         0              2607  RISE       1
I__469/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_pointer_inst.count_2_LC_3_12_5/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_wr_pointer_inst.count_2_LC_3_12_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__473/I                                         LocalMux                       0              3455   1066  FALL       1
I__473/O                                         LocalMux                     309              3764   1066  FALL       1
I__475/I                                         InMux                          0              3764   1066  FALL       1
I__475/O                                         InMux                        217              3981   1066  FALL       1
U1.Sync_wr_pointer_inst.count_3_LC_3_12_0/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__469/I                                            ClkMux                         0              2607  RISE       1
I__469/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_pointer_inst.count_3_LC_3_12_0/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_wr_pointer_inst.count_3_LC_3_12_0/lcout
Path End         : U1.Sync_wr_pointer_inst.count_3_LC_3_12_0/in2
Capture Clock    : U1.Sync_wr_pointer_inst.count_3_LC_3_12_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2915

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3981
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__469/I                                            ClkMux                         0              2607  RISE       1
I__469/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_pointer_inst.count_3_LC_3_12_0/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_wr_pointer_inst.count_3_LC_3_12_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__505/I                                         LocalMux                       0              3455   1066  FALL       1
I__505/O                                         LocalMux                     309              3764   1066  FALL       1
I__507/I                                         InMux                          0              3764   1066  FALL       1
I__507/O                                         InMux                        217              3981   1066  FALL       1
I__509/I                                         CascadeMux                     0              3981   1066  FALL       1
I__509/O                                         CascadeMux                     0              3981   1066  FALL       1
U1.Sync_wr_pointer_inst.count_3_LC_3_12_0/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__469/I                                            ClkMux                         0              2607  RISE       1
I__469/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_pointer_inst.count_3_LC_3_12_0/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_pointer_inst.count_0_LC_3_11_5/lcout
Path End         : U1.Sync_rd_pointer_inst.count_0_LC_3_11_5/in1
Capture Clock    : U1.Sync_rd_pointer_inst.count_0_LC_3_11_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2915

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3981
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__463/I                                            ClkMux                         0              2607  RISE       1
I__463/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_pointer_inst.count_0_LC_3_11_5/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_pointer_inst.count_0_LC_3_11_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       6
I__515/I                                         LocalMux                       0              3455   1066  FALL       1
I__515/O                                         LocalMux                     309              3764   1066  FALL       1
I__520/I                                         InMux                          0              3764   1066  FALL       1
I__520/O                                         InMux                        217              3981   1066  FALL       1
U1.Sync_rd_pointer_inst.count_0_LC_3_11_5/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__463/I                                            ClkMux                         0              2607  RISE       1
I__463/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_pointer_inst.count_0_LC_3_11_5/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_pointer_inst.count_1_LC_3_11_0/lcout
Path End         : U1.Sync_rd_pointer_inst.count_1_LC_3_11_0/in3
Capture Clock    : U1.Sync_rd_pointer_inst.count_1_LC_3_11_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2915

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3981
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__463/I                                            ClkMux                         0              2607  RISE       1
I__463/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_pointer_inst.count_1_LC_3_11_0/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_pointer_inst.count_1_LC_3_11_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__379/I                                         LocalMux                       0              3455   1066  FALL       1
I__379/O                                         LocalMux                     309              3764   1066  FALL       1
I__383/I                                         InMux                          0              3764   1066  FALL       1
I__383/O                                         InMux                        217              3981   1066  FALL       1
U1.Sync_rd_pointer_inst.count_1_LC_3_11_0/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__463/I                                            ClkMux                         0              2607  RISE       1
I__463/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_pointer_inst.count_1_LC_3_11_0/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_pointer_inst.count_3_LC_3_10_4/lcout
Path End         : U1.Sync_rd_pointer_inst.count_3_LC_3_10_4/in0
Capture Clock    : U1.Sync_rd_pointer_inst.count_3_LC_3_10_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2915

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3981
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__468/I                                            ClkMux                         0              2607  RISE       1
I__468/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_pointer_inst.count_3_LC_3_10_4/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_pointer_inst.count_3_LC_3_10_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__387/I                                         LocalMux                       0              3455   1066  FALL       1
I__387/O                                         LocalMux                     309              3764   1066  FALL       1
I__389/I                                         InMux                          0              3764   1066  FALL       1
I__389/O                                         InMux                        217              3981   1066  FALL       1
U1.Sync_rd_pointer_inst.count_3_LC_3_10_4/in0    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__468/I                                            ClkMux                         0              2607  RISE       1
I__468/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_pointer_inst.count_3_LC_3_10_4/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_pointer_inst.count_2_LC_3_10_1/lcout
Path End         : U1.Sync_rd_pointer_inst.count_2_LC_3_10_1/in3
Capture Clock    : U1.Sync_rd_pointer_inst.count_2_LC_3_10_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2915

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3981
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__468/I                                            ClkMux                         0              2607  RISE       1
I__468/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_pointer_inst.count_2_LC_3_10_1/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_pointer_inst.count_2_LC_3_10_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__393/I                                         LocalMux                       0              3455   1066  FALL       1
I__393/O                                         LocalMux                     309              3764   1066  FALL       1
I__396/I                                         InMux                          0              3764   1066  FALL       1
I__396/O                                         InMux                        217              3981   1066  FALL       1
U1.Sync_rd_pointer_inst.count_2_LC_3_10_1/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__468/I                                            ClkMux                         0              2607  RISE       1
I__468/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_pointer_inst.count_2_LC_3_10_1/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_data_counter_inst.data_cnt_0_LC_2_10_0/lcout
Path End         : U1.Sync_data_counter_inst.data_cnt_0_LC_2_10_0/in0
Capture Clock    : U1.Sync_data_counter_inst.data_cnt_0_LC_2_10_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2915

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3981
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__465/I                                            ClkMux                         0              2607  RISE       1
I__465/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_data_counter_inst.data_cnt_0_LC_2_10_0/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_data_counter_inst.data_cnt_0_LC_2_10_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__234/I                                              LocalMux                       0              3455   1066  FALL       1
I__234/O                                              LocalMux                     309              3764   1066  FALL       1
I__238/I                                              InMux                          0              3764   1066  FALL       1
I__238/O                                              InMux                        217              3981   1066  FALL       1
U1.Sync_data_counter_inst.data_cnt_0_LC_2_10_0/in0    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__465/I                                            ClkMux                         0              2607  RISE       1
I__465/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_data_counter_inst.data_cnt_0_LC_2_10_0/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_data_counter_inst.data_cnt_4_LC_1_12_4/lcout
Path End         : U1.Sync_data_counter_inst.data_cnt_4_LC_1_12_4/in0
Capture Clock    : U1.Sync_data_counter_inst.data_cnt_4_LC_1_12_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2915

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3981
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__462/I                                            ClkMux                         0              2607  RISE       1
I__462/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_data_counter_inst.data_cnt_4_LC_1_12_4/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_data_counter_inst.data_cnt_4_LC_1_12_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__249/I                                              LocalMux                       0              3455   1066  FALL       1
I__249/O                                              LocalMux                     309              3764   1066  FALL       1
I__251/I                                              InMux                          0              3764   1066  FALL       1
I__251/O                                              InMux                        217              3981   1066  FALL       1
U1.Sync_data_counter_inst.data_cnt_4_LC_1_12_4/in0    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__462/I                                            ClkMux                         0              2607  RISE       1
I__462/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_data_counter_inst.data_cnt_4_LC_1_12_4/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_data_counter_inst.data_cnt_3_LC_1_12_3/lcout
Path End         : U1.Sync_data_counter_inst.data_cnt_3_LC_1_12_3/in1
Capture Clock    : U1.Sync_data_counter_inst.data_cnt_3_LC_1_12_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2915

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3981
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__462/I                                            ClkMux                         0              2607  RISE       1
I__462/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_data_counter_inst.data_cnt_3_LC_1_12_3/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_data_counter_inst.data_cnt_3_LC_1_12_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__212/I                                              LocalMux                       0              3455   1066  FALL       1
I__212/O                                              LocalMux                     309              3764   1066  FALL       1
I__215/I                                              InMux                          0              3764   1066  FALL       1
I__215/O                                              InMux                        217              3981   1066  FALL       1
U1.Sync_data_counter_inst.data_cnt_3_LC_1_12_3/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__462/I                                            ClkMux                         0              2607  RISE       1
I__462/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_data_counter_inst.data_cnt_3_LC_1_12_3/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_data_counter_inst.data_cnt_2_LC_1_12_2/lcout
Path End         : U1.Sync_data_counter_inst.data_cnt_2_LC_1_12_2/in1
Capture Clock    : U1.Sync_data_counter_inst.data_cnt_2_LC_1_12_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2915

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3981
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__462/I                                            ClkMux                         0              2607  RISE       1
I__462/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_data_counter_inst.data_cnt_2_LC_1_12_2/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_data_counter_inst.data_cnt_2_LC_1_12_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__207/I                                              LocalMux                       0              3455   1066  FALL       1
I__207/O                                              LocalMux                     309              3764   1066  FALL       1
I__210/I                                              InMux                          0              3764   1066  FALL       1
I__210/O                                              InMux                        217              3981   1066  FALL       1
U1.Sync_data_counter_inst.data_cnt_2_LC_1_12_2/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__462/I                                            ClkMux                         0              2607  RISE       1
I__462/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_data_counter_inst.data_cnt_2_LC_1_12_2/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_data_counter_inst.data_cnt_1_LC_1_12_1/lcout
Path End         : U1.Sync_data_counter_inst.data_cnt_1_LC_1_12_1/in1
Capture Clock    : U1.Sync_data_counter_inst.data_cnt_1_LC_1_12_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2915

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3981
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__462/I                                            ClkMux                         0              2607  RISE       1
I__462/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_data_counter_inst.data_cnt_1_LC_1_12_1/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_data_counter_inst.data_cnt_1_LC_1_12_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__245/I                                              LocalMux                       0              3455   1066  FALL       1
I__245/O                                              LocalMux                     309              3764   1066  FALL       1
I__247/I                                              InMux                          0              3764   1066  FALL       1
I__247/O                                              InMux                        217              3981   1066  FALL       1
U1.Sync_data_counter_inst.data_cnt_1_LC_1_12_1/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__462/I                                            ClkMux                         0              2607  RISE       1
I__462/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_data_counter_inst.data_cnt_1_LC_1_12_1/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_data_counter_inst.data_cnt_3_LC_1_12_3/lcout
Path End         : U1.Sync_wr_ctrl_inst.full_LC_2_12_2/in1
Capture Clock    : U1.Sync_wr_ctrl_inst.full_LC_2_12_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2915

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3981
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__462/I                                            ClkMux                         0              2607  RISE       1
I__462/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_data_counter_inst.data_cnt_3_LC_1_12_3/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_data_counter_inst.data_cnt_3_LC_1_12_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__213/I                                              LocalMux                       0              3455   1066  FALL       1
I__213/O                                              LocalMux                     309              3764   1066  FALL       1
I__216/I                                              InMux                          0              3764   1066  FALL       1
I__216/O                                              InMux                        217              3981   1066  FALL       1
U1.Sync_wr_ctrl_inst.full_LC_2_12_2/in1               LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_ctrl_inst.full_LC_2_12_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_wr_pointer_inst.count_2_LC_3_12_5/lcout
Path End         : U1.Sync_wr_pointer_inst.count_2_LC_3_12_5/in2
Capture Clock    : U1.Sync_wr_pointer_inst.count_2_LC_3_12_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2915

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3981
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__469/I                                            ClkMux                         0              2607  RISE       1
I__469/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_pointer_inst.count_2_LC_3_12_5/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_wr_pointer_inst.count_2_LC_3_12_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__473/I                                         LocalMux                       0              3455   1066  FALL       1
I__473/O                                         LocalMux                     309              3764   1066  FALL       1
I__476/I                                         InMux                          0              3764   1066  FALL       1
I__476/O                                         InMux                        217              3981   1066  FALL       1
I__478/I                                         CascadeMux                     0              3981   1066  FALL       1
I__478/O                                         CascadeMux                     0              3981   1066  FALL       1
U1.Sync_wr_pointer_inst.count_2_LC_3_12_5/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__469/I                                            ClkMux                         0              2607  RISE       1
I__469/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_pointer_inst.count_2_LC_3_12_5/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_wr_pointer_inst.count_0_LC_3_11_2/lcout
Path End         : U1.Sync_wr_pointer_inst.count_0_LC_3_11_2/in0
Capture Clock    : U1.Sync_wr_pointer_inst.count_0_LC_3_11_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2915

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3981
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__463/I                                            ClkMux                         0              2607  RISE       1
I__463/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_pointer_inst.count_0_LC_3_11_2/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_wr_pointer_inst.count_0_LC_3_11_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1031  FALL       5
I__487/I                                         LocalMux                       0              3455   1066  FALL       1
I__487/O                                         LocalMux                     309              3764   1066  FALL       1
I__491/I                                         InMux                          0              3764   1066  FALL       1
I__491/O                                         InMux                        217              3981   1066  FALL       1
U1.Sync_wr_pointer_inst.count_0_LC_3_11_2/in0    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__463/I                                            ClkMux                         0              2607  RISE       1
I__463/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_pointer_inst.count_0_LC_3_11_2/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_wr_pointer_inst.count_0_LC_3_11_2/lcout
Path End         : U1.Sync_wr_pointer_inst.count_2_LC_3_12_5/in1
Capture Clock    : U1.Sync_wr_pointer_inst.count_2_LC_3_12_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2915

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3981
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__463/I                                            ClkMux                         0              2607  RISE       1
I__463/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_pointer_inst.count_0_LC_3_11_2/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_wr_pointer_inst.count_0_LC_3_11_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1031  FALL       5
I__488/I                                         LocalMux                       0              3455   1066  FALL       1
I__488/O                                         LocalMux                     309              3764   1066  FALL       1
I__493/I                                         InMux                          0              3764   1066  FALL       1
I__493/O                                         InMux                        217              3981   1066  FALL       1
U1.Sync_wr_pointer_inst.count_2_LC_3_12_5/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__469/I                                            ClkMux                         0              2607  RISE       1
I__469/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_pointer_inst.count_2_LC_3_12_5/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_wr_pointer_inst.count_0_LC_3_11_2/lcout
Path End         : U1.Sync_wr_pointer_inst.count_1_LC_3_11_6/in0
Capture Clock    : U1.Sync_wr_pointer_inst.count_1_LC_3_11_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2915

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3981
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__463/I                                            ClkMux                         0              2607  RISE       1
I__463/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_pointer_inst.count_0_LC_3_11_2/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_wr_pointer_inst.count_0_LC_3_11_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1031  FALL       5
I__487/I                                         LocalMux                       0              3455   1066  FALL       1
I__487/O                                         LocalMux                     309              3764   1066  FALL       1
I__492/I                                         InMux                          0              3764   1066  FALL       1
I__492/O                                         InMux                        217              3981   1066  FALL       1
U1.Sync_wr_pointer_inst.count_1_LC_3_11_6/in0    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__463/I                                            ClkMux                         0              2607  RISE       1
I__463/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_pointer_inst.count_1_LC_3_11_6/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_wr_pointer_inst.count_1_LC_3_11_6/lcout
Path End         : U1.Sync_wr_pointer_inst.count_1_LC_3_11_6/in2
Capture Clock    : U1.Sync_wr_pointer_inst.count_1_LC_3_11_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2915

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3981
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__463/I                                            ClkMux                         0              2607  RISE       1
I__463/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_pointer_inst.count_1_LC_3_11_6/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_wr_pointer_inst.count_1_LC_3_11_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1031  FALL       4
I__496/I                                         LocalMux                       0              3455   1066  FALL       1
I__496/O                                         LocalMux                     309              3764   1066  FALL       1
I__500/I                                         InMux                          0              3764   1066  FALL       1
I__500/O                                         InMux                        217              3981   1066  FALL       1
I__503/I                                         CascadeMux                     0              3981   1066  FALL       1
I__503/O                                         CascadeMux                     0              3981   1066  FALL       1
U1.Sync_wr_pointer_inst.count_1_LC_3_11_6/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__463/I                                            ClkMux                         0              2607  RISE       1
I__463/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_pointer_inst.count_1_LC_3_11_6/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_wr_pointer_inst.count_1_LC_3_11_6/lcout
Path End         : U1.Sync_wr_pointer_inst.count_2_LC_3_12_5/in0
Capture Clock    : U1.Sync_wr_pointer_inst.count_2_LC_3_12_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2915

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3981
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__463/I                                            ClkMux                         0              2607  RISE       1
I__463/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_pointer_inst.count_1_LC_3_11_6/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_wr_pointer_inst.count_1_LC_3_11_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1031  FALL       4
I__497/I                                         LocalMux                       0              3455   1066  FALL       1
I__497/O                                         LocalMux                     309              3764   1066  FALL       1
I__501/I                                         InMux                          0              3764   1066  FALL       1
I__501/O                                         InMux                        217              3981   1066  FALL       1
U1.Sync_wr_pointer_inst.count_2_LC_3_12_5/in0    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__469/I                                            ClkMux                         0              2607  RISE       1
I__469/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_pointer_inst.count_2_LC_3_12_5/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_pointer_inst.count_0_LC_3_11_5/lcout
Path End         : U1.Sync_rd_pointer_inst.count_1_LC_3_11_0/in2
Capture Clock    : U1.Sync_rd_pointer_inst.count_1_LC_3_11_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2915

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3981
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__463/I                                            ClkMux                         0              2607  RISE       1
I__463/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_pointer_inst.count_0_LC_3_11_5/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_pointer_inst.count_0_LC_3_11_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       6
I__515/I                                         LocalMux                       0              3455   1066  FALL       1
I__515/O                                         LocalMux                     309              3764   1066  FALL       1
I__521/I                                         InMux                          0              3764   1066  FALL       1
I__521/O                                         InMux                        217              3981   1066  FALL       1
I__523/I                                         CascadeMux                     0              3981   1066  FALL       1
I__523/O                                         CascadeMux                     0              3981   1066  FALL       1
U1.Sync_rd_pointer_inst.count_1_LC_3_11_0/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__463/I                                            ClkMux                         0              2607  RISE       1
I__463/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_pointer_inst.count_1_LC_3_11_0/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_data_counter_inst.data_cnt_2_LC_1_12_2/lcout
Path End         : U1.Sync_wr_ctrl_inst.full_LC_2_12_2/in2
Capture Clock    : U1.Sync_wr_ctrl_inst.full_LC_2_12_2/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2915

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                  793
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4248
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__462/I                                            ClkMux                         0              2607  RISE       1
I__462/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_data_counter_inst.data_cnt_2_LC_1_12_2/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_data_counter_inst.data_cnt_2_LC_1_12_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__206/I                                              LocalMux                       0              3455   1333  FALL       1
I__206/O                                              LocalMux                     309              3764   1333  FALL       1
I__209/I                                              InMux                          0              3764   1333  FALL       1
I__209/O                                              InMux                        217              3981   1333  FALL       1
U1.Sync_wr_ctrl_inst.full_RNO_0_LC_2_12_1/in3         LogicCell40_SEQ_MODE_0000      0              3981   1333  FALL       1
U1.Sync_wr_ctrl_inst.full_RNO_0_LC_2_12_1/ltout       LogicCell40_SEQ_MODE_0000    267              4248   1333  RISE       1
I__243/I                                              CascadeMux                     0              4248   1333  RISE       1
I__243/O                                              CascadeMux                     0              4248   1333  RISE       1
U1.Sync_wr_ctrl_inst.full_LC_2_12_2/in2               LogicCell40_SEQ_MODE_1000      0              4248   1333  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_ctrl_inst.full_LC_2_12_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_wr_pointer_inst.count_2_LC_3_12_5/lcout
Path End         : U1.fifo_mem_inst.mem_mem_0_0_physical/WADDR[2]
Capture Clock    : U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK
Hold Constraint  : 0p
Path slack       : 1403p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                         35
------------------------------------------------   ---- 
End-of-path required time (ps)                     2950

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                  898
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4353
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__469/I                                            ClkMux                         0              2607  RISE       1
I__469/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_pointer_inst.count_2_LC_3_12_5/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_wr_pointer_inst.count_2_LC_3_12_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__474/I                                         Odrv4                          0              3455   1403  FALL       1
I__474/O                                         Odrv4                        372              3827   1403  FALL       1
I__477/I                                         LocalMux                       0              3827   1403  FALL       1
I__477/O                                         LocalMux                     309              4136   1403  FALL       1
I__479/I                                         InMux                          0              4136   1403  FALL       1
I__479/O                                         InMux                        217              4353   1403  FALL       1
I__480/I                                         CascadeMux                     0              4353   1403  FALL       1
I__480/O                                         CascadeMux                     0              4353   1403  FALL       1
U1.fifo_mem_inst.mem_mem_0_0_physical/WADDR[2]   SB_RAM40_4K                    0              4353   1403  FALL       1

Capture Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
Clock                                               fifo_test        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf      0              2452  RISE       1
I__460/O                                            gio2CtrlBuf      0              2452  RISE       1
I__461/I                                            GlobalMux        0              2452  RISE       1
I__461/O                                            GlobalMux      154              2607  RISE       1
I__472/I                                            ClkMux           0              2607  RISE       1
I__472/O                                            ClkMux         309              2915  RISE       1
U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK          SB_RAM40_4K      0              2915  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_wr_pointer_inst.count_3_LC_3_12_0/lcout
Path End         : U1.fifo_mem_inst.mem_mem_0_0_physical/WADDR[3]
Capture Clock    : U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK
Hold Constraint  : 0p
Path slack       : 1403p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                         35
------------------------------------------------   ---- 
End-of-path required time (ps)                     2950

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                  898
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4353
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__469/I                                            ClkMux                         0              2607  RISE       1
I__469/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_pointer_inst.count_3_LC_3_12_0/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_wr_pointer_inst.count_3_LC_3_12_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__506/I                                         Odrv4                          0              3455   1403  FALL       1
I__506/O                                         Odrv4                        372              3827   1403  FALL       1
I__508/I                                         LocalMux                       0              3827   1403  FALL       1
I__508/O                                         LocalMux                     309              4136   1403  FALL       1
I__510/I                                         InMux                          0              4136   1403  FALL       1
I__510/O                                         InMux                        217              4353   1403  FALL       1
I__511/I                                         CascadeMux                     0              4353   1403  FALL       1
I__511/O                                         CascadeMux                     0              4353   1403  FALL       1
U1.fifo_mem_inst.mem_mem_0_0_physical/WADDR[3]   SB_RAM40_4K                    0              4353   1403  FALL       1

Capture Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
Clock                                               fifo_test        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf      0              2452  RISE       1
I__460/O                                            gio2CtrlBuf      0              2452  RISE       1
I__461/I                                            GlobalMux        0              2452  RISE       1
I__461/O                                            GlobalMux      154              2607  RISE       1
I__472/I                                            ClkMux           0              2607  RISE       1
I__472/O                                            ClkMux         309              2915  RISE       1
U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK          SB_RAM40_4K      0              2915  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_data_counter_inst.data_cnt_3_LC_1_12_3/lcout
Path End         : U1.Sync_data_counter_inst.data_cnt_4_LC_1_12_4/in3
Capture Clock    : U1.Sync_data_counter_inst.data_cnt_4_LC_1_12_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2915

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                  989
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4444
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__462/I                                            ClkMux                         0              2607  RISE       1
I__462/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_data_counter_inst.data_cnt_3_LC_1_12_3/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_data_counter_inst.data_cnt_3_LC_1_12_3/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__212/I                                                 LocalMux                       0              3455   1066  FALL       1
I__212/O                                                 LocalMux                     309              3764   1066  FALL       1
I__215/I                                                 InMux                          0              3764   1066  FALL       1
I__215/O                                                 InMux                        217              3981   1066  FALL       1
U1.Sync_data_counter_inst.data_cnt_3_LC_1_12_3/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
U1.Sync_data_counter_inst.data_cnt_3_LC_1_12_3/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       1
I__196/I                                                 InMux                          0              4227   1529  FALL       1
I__196/O                                                 InMux                        217              4444   1529  FALL       1
U1.Sync_data_counter_inst.data_cnt_4_LC_1_12_4/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__462/I                                            ClkMux                         0              2607  RISE       1
I__462/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_data_counter_inst.data_cnt_4_LC_1_12_4/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_data_counter_inst.data_cnt_2_LC_1_12_2/lcout
Path End         : U1.Sync_data_counter_inst.data_cnt_3_LC_1_12_3/in3
Capture Clock    : U1.Sync_data_counter_inst.data_cnt_3_LC_1_12_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2915

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                  989
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4444
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__462/I                                            ClkMux                         0              2607  RISE       1
I__462/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_data_counter_inst.data_cnt_2_LC_1_12_2/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_data_counter_inst.data_cnt_2_LC_1_12_2/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__207/I                                                 LocalMux                       0              3455   1066  FALL       1
I__207/O                                                 LocalMux                     309              3764   1066  FALL       1
I__210/I                                                 InMux                          0              3764   1066  FALL       1
I__210/O                                                 InMux                        217              3981   1066  FALL       1
U1.Sync_data_counter_inst.data_cnt_2_LC_1_12_2/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
U1.Sync_data_counter_inst.data_cnt_2_LC_1_12_2/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__138/I                                                 InMux                          0              4227   1529  FALL       1
I__138/O                                                 InMux                        217              4444   1529  FALL       1
U1.Sync_data_counter_inst.data_cnt_3_LC_1_12_3/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__462/I                                            ClkMux                         0              2607  RISE       1
I__462/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_data_counter_inst.data_cnt_3_LC_1_12_3/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_data_counter_inst.data_cnt_1_LC_1_12_1/lcout
Path End         : U1.Sync_data_counter_inst.data_cnt_2_LC_1_12_2/in3
Capture Clock    : U1.Sync_data_counter_inst.data_cnt_2_LC_1_12_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2915

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                  989
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4444
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__462/I                                            ClkMux                         0              2607  RISE       1
I__462/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_data_counter_inst.data_cnt_1_LC_1_12_1/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_data_counter_inst.data_cnt_1_LC_1_12_1/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__245/I                                                 LocalMux                       0              3455   1066  FALL       1
I__245/O                                                 LocalMux                     309              3764   1066  FALL       1
I__247/I                                                 InMux                          0              3764   1066  FALL       1
I__247/O                                                 InMux                        217              3981   1066  FALL       1
U1.Sync_data_counter_inst.data_cnt_1_LC_1_12_1/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
U1.Sync_data_counter_inst.data_cnt_1_LC_1_12_1/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__142/I                                                 InMux                          0              4227   1529  FALL       1
I__142/O                                                 InMux                        217              4444   1529  FALL       1
U1.Sync_data_counter_inst.data_cnt_2_LC_1_12_2/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__462/I                                            ClkMux                         0              2607  RISE       1
I__462/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_data_counter_inst.data_cnt_2_LC_1_12_2/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout
Path End         : U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/in2
Capture Clock    : U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk
Hold Constraint  : 0p
Path slack       : 1641p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2915

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 1101
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4556
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout          LogicCell40_SEQ_MODE_1000    540              3455   1641  FALL       4
I__219/I                                            LocalMux                       0              3455   1641  FALL       1
I__219/O                                            LocalMux                     309              3764   1641  FALL       1
I__223/I                                            InMux                          0              3764   1641  FALL       1
I__223/O                                            InMux                        217              3981   1641  FALL       1
U1.Sync_wr_ctrl_inst.full_RNISNC31_LC_2_12_3/in3    LogicCell40_SEQ_MODE_0000      0              3981   1641  FALL       1
U1.Sync_wr_ctrl_inst.full_RNISNC31_LC_2_12_3/ltout  LogicCell40_SEQ_MODE_0000    267              4248   1641  RISE       1
I__232/I                                            CascadeMux                     0              4248   1641  RISE       1
I__232/O                                            CascadeMux                     0              4248   1641  RISE       1
U1.Sync_wr_ctrl_inst.full_RNI7A4U1_LC_2_12_4/in2    LogicCell40_SEQ_MODE_0000      0              4248   1641  RISE       1
U1.Sync_wr_ctrl_inst.full_RNI7A4U1_LC_2_12_4/ltout  LogicCell40_SEQ_MODE_0000    309              4556   1641  RISE       1
I__229/I                                            CascadeMux                     0              4556   1641  RISE       1
I__229/O                                            CascadeMux                     0              4556   1641  RISE       1
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/in2            LogicCell40_SEQ_MODE_1000      0              4556   1641  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_pointer_inst.count_3_LC_3_10_4/lcout
Path End         : U1.fifo_mem_inst.mem_mem_0_0_physical/RADDR[3]
Capture Clock    : U1.fifo_mem_inst.mem_mem_0_0_physical/RCLK
Hold Constraint  : 0p
Path slack       : 1824p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                         56
------------------------------------------------   ---- 
End-of-path required time (ps)                     2971

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 1340
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4795
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__468/I                                            ClkMux                         0              2607  RISE       1
I__468/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_pointer_inst.count_3_LC_3_10_4/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_pointer_inst.count_3_LC_3_10_4/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__387/I                                                  LocalMux                       0              3455   1066  FALL       1
I__387/O                                                  LocalMux                     309              3764   1066  FALL       1
I__388/I                                                  InMux                          0              3764   1823  FALL       1
I__388/O                                                  InMux                        217              3981   1823  FALL       1
U1.Sync_rd_pointer_inst.count_RNIHM0I2_3_LC_3_10_7/in3    LogicCell40_SEQ_MODE_0000      0              3981   1823  FALL       1
U1.Sync_rd_pointer_inst.count_RNIHM0I2_3_LC_3_10_7/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1823  FALL       1
I__384/I                                                  LocalMux                       0              4269   1823  FALL       1
I__384/O                                                  LocalMux                     309              4577   1823  FALL       1
I__385/I                                                  InMux                          0              4577   1823  FALL       1
I__385/O                                                  InMux                        217              4795   1823  FALL       1
I__386/I                                                  CascadeMux                     0              4795   1823  FALL       1
I__386/O                                                  CascadeMux                     0              4795   1823  FALL       1
U1.fifo_mem_inst.mem_mem_0_0_physical/RADDR[3]            SB_RAM40_4K                    0              4795   1823  FALL       1

Capture Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
Clock                                               fifo_test        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf      0              2452  RISE       1
I__460/O                                            gio2CtrlBuf      0              2452  RISE       1
I__461/I                                            GlobalMux        0              2452  RISE       1
I__461/O                                            GlobalMux      154              2607  RISE       1
I__471/I                                            ClkMux           0              2607  RISE       1
I__471/O                                            ClkMux         309              2915  RISE       1
U1.fifo_mem_inst.mem_mem_0_0_physical/RCLK          SB_RAM40_4K      0              2915  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_pointer_inst.count_2_LC_3_10_1/lcout
Path End         : U1.fifo_mem_inst.mem_mem_0_0_physical/RADDR[2]
Capture Clock    : U1.fifo_mem_inst.mem_mem_0_0_physical/RCLK
Hold Constraint  : 0p
Path slack       : 1824p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                         56
------------------------------------------------   ---- 
End-of-path required time (ps)                     2971

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 1340
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4795
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__468/I                                            ClkMux                         0              2607  RISE       1
I__468/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_pointer_inst.count_2_LC_3_10_1/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_pointer_inst.count_2_LC_3_10_1/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__393/I                                                  LocalMux                       0              3455   1066  FALL       1
I__393/O                                                  LocalMux                     309              3764   1066  FALL       1
I__395/I                                                  InMux                          0              3764   1823  FALL       1
I__395/O                                                  InMux                        217              3981   1823  FALL       1
U1.Sync_rd_pointer_inst.count_RNICQI22_2_LC_3_10_3/in3    LogicCell40_SEQ_MODE_0000      0              3981   1823  FALL       1
U1.Sync_rd_pointer_inst.count_RNICQI22_2_LC_3_10_3/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1823  FALL       1
I__400/I                                                  LocalMux                       0              4269   1823  FALL       1
I__400/O                                                  LocalMux                     309              4577   1823  FALL       1
I__401/I                                                  InMux                          0              4577   1823  FALL       1
I__401/O                                                  InMux                        217              4795   1823  FALL       1
I__402/I                                                  CascadeMux                     0              4795   1823  FALL       1
I__402/O                                                  CascadeMux                     0              4795   1823  FALL       1
U1.fifo_mem_inst.mem_mem_0_0_physical/RADDR[2]            SB_RAM40_4K                    0              4795   1823  FALL       1

Capture Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
Clock                                               fifo_test        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf      0              2452  RISE       1
I__460/O                                            gio2CtrlBuf      0              2452  RISE       1
I__461/I                                            GlobalMux        0              2452  RISE       1
I__461/O                                            GlobalMux      154              2607  RISE       1
I__471/I                                            ClkMux           0              2607  RISE       1
I__471/O                                            ClkMux         309              2915  RISE       1
U1.fifo_mem_inst.mem_mem_0_0_physical/RCLK          SB_RAM40_4K      0              2915  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_wr_ctrl_inst.full_LC_2_12_2/lcout
Path End         : U1.Sync_data_counter_inst.data_cnt_0_LC_2_10_0/in1
Capture Clock    : U1.Sync_data_counter_inst.data_cnt_0_LC_2_10_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2915

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 1340
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4795
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_ctrl_inst.full_LC_2_12_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_wr_ctrl_inst.full_LC_2_12_2/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1697  FALL       5
I__313/I                                            LocalMux                       0              3455   1880  FALL       1
I__313/O                                            LocalMux                     309              3764   1880  FALL       1
I__317/I                                            InMux                          0              3764   1880  FALL       1
I__317/O                                            InMux                        217              3981   1880  FALL       1
U1.Sync_wr_ctrl_inst.full_RNI6PI21_LC_1_11_0/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
U1.Sync_wr_ctrl_inst.full_RNI6PI21_LC_1_11_0/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL       1
I__164/I                                            LocalMux                       0              4269   1880  FALL       1
I__164/O                                            LocalMux                     309              4577   1880  FALL       1
I__165/I                                            InMux                          0              4577   1880  FALL       1
I__165/O                                            InMux                        217              4795   1880  FALL       1
U1.Sync_data_counter_inst.data_cnt_0_LC_2_10_0/in1  LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__465/I                                            ClkMux                         0              2607  RISE       1
I__465/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_data_counter_inst.data_cnt_0_LC_2_10_0/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_data_counter_inst.data_cnt_2_LC_1_12_2/lcout
Path End         : U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/in1
Capture Clock    : U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2915

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 1340
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4795
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__462/I                                            ClkMux                         0              2607  RISE       1
I__462/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_data_counter_inst.data_cnt_2_LC_1_12_2/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_data_counter_inst.data_cnt_2_LC_1_12_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__206/I                                              LocalMux                       0              3455   1333  FALL       1
I__206/O                                              LocalMux                     309              3764   1333  FALL       1
I__208/I                                              InMux                          0              3764   1880  FALL       1
I__208/O                                              InMux                        217              3981   1880  FALL       1
U1.Sync_wr_ctrl_inst.m14_e_1_LC_2_12_7/in3            LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
U1.Sync_wr_ctrl_inst.m14_e_1_LC_2_12_7/lcout          LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL       1
I__204/I                                              LocalMux                       0              4269   1880  FALL       1
I__204/O                                              LocalMux                     309              4577   1880  FALL       1
I__205/I                                              InMux                          0              4577   1880  FALL       1
I__205/O                                              InMux                        217              4795   1880  FALL       1
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/in1              LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout
Path End         : U1.Sync_rd_pointer_inst.count_2_LC_3_10_1/in0
Capture Clock    : U1.Sync_rd_pointer_inst.count_2_LC_3_10_1/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2915

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 1340
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4795
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1641  FALL       4
I__217/I                                       LocalMux                       0              3455   1880  FALL       1
I__217/O                                       LocalMux                     309              3764   1880  FALL       1
I__221/I                                       InMux                          0              3764   1880  FALL       1
I__221/O                                       InMux                        217              3981   1880  FALL       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/in3          LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/lcout        LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL      15
I__526/I                                       LocalMux                       0              4269   1880  FALL       1
I__526/O                                       LocalMux                     309              4577   1880  FALL       1
I__538/I                                       InMux                          0              4577   1880  FALL       1
I__538/O                                       InMux                        217              4795   1880  FALL       1
U1.Sync_rd_pointer_inst.count_2_LC_3_10_1/in0  LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__468/I                                            ClkMux                         0              2607  RISE       1
I__468/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_pointer_inst.count_2_LC_3_10_1/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_wr_pointer_inst.count_0_LC_3_11_2/lcout
Path End         : U1.Sync_wr_pointer_inst.count_3_LC_3_12_0/in3
Capture Clock    : U1.Sync_wr_pointer_inst.count_3_LC_3_12_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2915

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 1340
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4795
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__463/I                                            ClkMux                         0              2607  RISE       1
I__463/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_pointer_inst.count_0_LC_3_11_2/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_wr_pointer_inst.count_0_LC_3_11_2/lcout        LogicCell40_SEQ_MODE_1000    540              3455   1031  FALL       5
I__487/I                                               LocalMux                       0              3455   1066  FALL       1
I__487/O                                               LocalMux                     309              3764   1066  FALL       1
I__490/I                                               InMux                          0              3764   1880  FALL       1
I__490/O                                               InMux                        217              3981   1880  FALL       1
U1.Sync_wr_pointer_inst.count_RNO_0_3_LC_3_11_3/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
U1.Sync_wr_pointer_inst.count_RNO_0_3_LC_3_11_3/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL       1
I__512/I                                               LocalMux                       0              4269   1880  FALL       1
I__512/O                                               LocalMux                     309              4577   1880  FALL       1
I__513/I                                               InMux                          0              4577   1880  FALL       1
I__513/O                                               InMux                        217              4795   1880  FALL       1
U1.Sync_wr_pointer_inst.count_3_LC_3_12_0/in3          LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__469/I                                            ClkMux                         0              2607  RISE       1
I__469/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_pointer_inst.count_3_LC_3_12_0/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_pointer_inst.count_0_LC_3_11_5/lcout
Path End         : U1.Sync_rd_pointer_inst.count_2_LC_3_10_1/in1
Capture Clock    : U1.Sync_rd_pointer_inst.count_2_LC_3_10_1/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2915

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 1340
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4795
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__463/I                                            ClkMux                         0              2607  RISE       1
I__463/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_pointer_inst.count_0_LC_3_11_5/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_pointer_inst.count_0_LC_3_11_5/lcout          LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       6
I__514/I                                                 LocalMux                       0              3455   1880  FALL       1
I__514/O                                                 LocalMux                     309              3764   1880  FALL       1
I__516/I                                                 InMux                          0              3764   1880  FALL       1
I__516/O                                                 InMux                        217              3981   1880  FALL       1
U1.Sync_rd_pointer_inst.count_RNI5JRU_1_LC_3_10_2/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
U1.Sync_rd_pointer_inst.count_RNI5JRU_1_LC_3_10_2/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL       1
I__404/I                                                 LocalMux                       0              4269   1880  FALL       1
I__404/O                                                 LocalMux                     309              4577   1880  FALL       1
I__405/I                                                 InMux                          0              4577   1880  FALL       1
I__405/O                                                 InMux                        217              4795   1880  FALL       1
U1.Sync_rd_pointer_inst.count_2_LC_3_10_1/in1            LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__468/I                                            ClkMux                         0              2607  RISE       1
I__468/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_pointer_inst.count_2_LC_3_10_1/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_pointer_inst.count_0_LC_3_11_5/lcout
Path End         : U1.Sync_rd_pointer_inst.count_3_LC_3_10_4/in1
Capture Clock    : U1.Sync_rd_pointer_inst.count_3_LC_3_10_4/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2915

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 1340
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4795
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__463/I                                            ClkMux                         0              2607  RISE       1
I__463/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_pointer_inst.count_0_LC_3_11_5/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_pointer_inst.count_0_LC_3_11_5/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       6
I__514/I                                                  LocalMux                       0              3455   1880  FALL       1
I__514/O                                                  LocalMux                     309              3764   1880  FALL       1
I__517/I                                                  InMux                          0              3764   1880  FALL       1
I__517/O                                                  InMux                        217              3981   1880  FALL       1
U1.Sync_rd_pointer_inst.count_RNI9E9E1_2_LC_3_10_6/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
U1.Sync_rd_pointer_inst.count_RNI9E9E1_2_LC_3_10_6/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL       1
I__391/I                                                  LocalMux                       0              4269   1880  FALL       1
I__391/O                                                  LocalMux                     309              4577   1880  FALL       1
I__392/I                                                  InMux                          0              4577   1880  FALL       1
I__392/O                                                  InMux                        217              4795   1880  FALL       1
U1.Sync_rd_pointer_inst.count_3_LC_3_10_4/in1             LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__468/I                                            ClkMux                         0              2607  RISE       1
I__468/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_pointer_inst.count_3_LC_3_10_4/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout
Path End         : U1.Sync_data_counter_inst.data_cnt_0_LC_2_10_0/in3
Capture Clock    : U1.Sync_data_counter_inst.data_cnt_0_LC_2_10_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2915

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 1340
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4795
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout          LogicCell40_SEQ_MODE_1000    540              3455   1641  FALL       4
I__217/I                                            LocalMux                       0              3455   1880  FALL       1
I__217/O                                            LocalMux                     309              3764   1880  FALL       1
I__221/I                                            InMux                          0              3764   1880  FALL       1
I__221/O                                            InMux                        217              3981   1880  FALL       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/in3               LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/lcout             LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL      15
I__527/I                                            LocalMux                       0              4269   1880  FALL       1
I__527/O                                            LocalMux                     309              4577   1880  FALL       1
I__541/I                                            InMux                          0              4577   1880  FALL       1
I__541/O                                            InMux                        217              4795   1880  FALL       1
U1.Sync_data_counter_inst.data_cnt_0_LC_2_10_0/in3  LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__465/I                                            ClkMux                         0              2607  RISE       1
I__465/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_data_counter_inst.data_cnt_0_LC_2_10_0/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout
Path End         : U1.Sync_data_counter_inst.data_cnt_4_LC_1_12_4/in1
Capture Clock    : U1.Sync_data_counter_inst.data_cnt_4_LC_1_12_4/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2915

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 1340
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4795
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout          LogicCell40_SEQ_MODE_1000    540              3455   1641  FALL       4
I__217/I                                            LocalMux                       0              3455   1880  FALL       1
I__217/O                                            LocalMux                     309              3764   1880  FALL       1
I__221/I                                            InMux                          0              3764   1880  FALL       1
I__221/O                                            InMux                        217              3981   1880  FALL       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/in3               LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/lcout             LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL      15
I__528/I                                            LocalMux                       0              4269   1880  FALL       1
I__528/O                                            LocalMux                     309              4577   1880  FALL       1
I__542/I                                            InMux                          0              4577   1880  FALL       1
I__542/O                                            InMux                        217              4795   1880  FALL       1
U1.Sync_data_counter_inst.data_cnt_4_LC_1_12_4/in1  LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__462/I                                            ClkMux                         0              2607  RISE       1
I__462/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_data_counter_inst.data_cnt_4_LC_1_12_4/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout
Path End         : U1.Sync_rd_pointer_inst.count_0_LC_3_11_5/in3
Capture Clock    : U1.Sync_rd_pointer_inst.count_0_LC_3_11_5/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2915

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 1340
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4795
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1641  FALL       4
I__217/I                                       LocalMux                       0              3455   1880  FALL       1
I__217/O                                       LocalMux                     309              3764   1880  FALL       1
I__221/I                                       InMux                          0              3764   1880  FALL       1
I__221/O                                       InMux                        217              3981   1880  FALL       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/in3          LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/lcout        LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL      15
I__529/I                                       LocalMux                       0              4269   1880  FALL       1
I__529/O                                       LocalMux                     309              4577   1880  FALL       1
I__543/I                                       InMux                          0              4577   1880  FALL       1
I__543/O                                       InMux                        217              4795   1880  FALL       1
U1.Sync_rd_pointer_inst.count_0_LC_3_11_5/in3  LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__463/I                                            ClkMux                         0              2607  RISE       1
I__463/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_pointer_inst.count_0_LC_3_11_5/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout
Path End         : U1.Sync_rd_pointer_inst.count_3_LC_3_10_4/in3
Capture Clock    : U1.Sync_rd_pointer_inst.count_3_LC_3_10_4/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2915

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 1340
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4795
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1641  FALL       4
I__217/I                                       LocalMux                       0              3455   1880  FALL       1
I__217/O                                       LocalMux                     309              3764   1880  FALL       1
I__221/I                                       InMux                          0              3764   1880  FALL       1
I__221/O                                       InMux                        217              3981   1880  FALL       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/in3          LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/lcout        LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL      15
I__526/I                                       LocalMux                       0              4269   1880  FALL       1
I__526/O                                       LocalMux                     309              4577   1880  FALL       1
I__539/I                                       InMux                          0              4577   1880  FALL       1
I__539/O                                       InMux                        217              4795   1880  FALL       1
U1.Sync_rd_pointer_inst.count_3_LC_3_10_4/in3  LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__468/I                                            ClkMux                         0              2607  RISE       1
I__468/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_pointer_inst.count_3_LC_3_10_4/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout
Path End         : U1.Sync_rd_pointer_inst.count_1_LC_3_11_0/in0
Capture Clock    : U1.Sync_rd_pointer_inst.count_1_LC_3_11_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2915

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 1340
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4795
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1641  FALL       4
I__217/I                                       LocalMux                       0              3455   1880  FALL       1
I__217/O                                       LocalMux                     309              3764   1880  FALL       1
I__221/I                                       InMux                          0              3764   1880  FALL       1
I__221/O                                       InMux                        217              3981   1880  FALL       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/in3          LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/lcout        LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL      15
I__529/I                                       LocalMux                       0              4269   1880  FALL       1
I__529/O                                       LocalMux                     309              4577   1880  FALL       1
I__544/I                                       InMux                          0              4577   1880  FALL       1
I__544/O                                       InMux                        217              4795   1880  FALL       1
U1.Sync_rd_pointer_inst.count_1_LC_3_11_0/in0  LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__463/I                                            ClkMux                         0              2607  RISE       1
I__463/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_pointer_inst.count_1_LC_3_11_0/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_pointer_inst.count_0_LC_3_11_5/lcout
Path End         : U1.fifo_mem_inst.mem_mem_0_0_physical/RADDR[1]
Capture Clock    : U1.fifo_mem_inst.mem_mem_0_0_physical/RCLK
Hold Constraint  : 0p
Path slack       : 1887p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                         56
------------------------------------------------   ---- 
End-of-path required time (ps)                     2971

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 1403
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4858
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__463/I                                            ClkMux                         0              2607  RISE       1
I__463/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_pointer_inst.count_0_LC_3_11_5/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_pointer_inst.count_0_LC_3_11_5/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       6
I__514/I                                                  LocalMux                       0              3455   1880  FALL       1
I__514/O                                                  LocalMux                     309              3764   1880  FALL       1
I__519/I                                                  InMux                          0              3764   1887  FALL       1
I__519/O                                                  InMux                        217              3981   1887  FALL       1
I__522/I                                                  CascadeMux                     0              3981   1887  FALL       1
I__522/O                                                  CascadeMux                     0              3981   1887  FALL       1
U1.Sync_rd_pointer_inst.count_RNI8V4J1_1_LC_3_10_5/in2    LogicCell40_SEQ_MODE_0000      0              3981   1887  FALL       1
U1.Sync_rd_pointer_inst.count_RNI8V4J1_1_LC_3_10_5/lcout  LogicCell40_SEQ_MODE_0000    351              4332   1887  FALL       1
I__397/I                                                  LocalMux                       0              4332   1887  FALL       1
I__397/O                                                  LocalMux                     309              4640   1887  FALL       1
I__398/I                                                  InMux                          0              4640   1887  FALL       1
I__398/O                                                  InMux                        217              4858   1887  FALL       1
I__399/I                                                  CascadeMux                     0              4858   1887  FALL       1
I__399/O                                                  CascadeMux                     0              4858   1887  FALL       1
U1.fifo_mem_inst.mem_mem_0_0_physical/RADDR[1]            SB_RAM40_4K                    0              4858   1887  FALL       1

Capture Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
Clock                                               fifo_test        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf      0              2452  RISE       1
I__460/O                                            gio2CtrlBuf      0              2452  RISE       1
I__461/I                                            GlobalMux        0              2452  RISE       1
I__461/O                                            GlobalMux      154              2607  RISE       1
I__471/I                                            ClkMux           0              2607  RISE       1
I__471/O                                            ClkMux         309              2915  RISE       1
U1.fifo_mem_inst.mem_mem_0_0_physical/RCLK          SB_RAM40_4K      0              2915  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_pointer_inst.count_0_LC_3_11_5/lcout
Path End         : U1.fifo_mem_inst.mem_mem_0_0_physical/RADDR[0]
Capture Clock    : U1.fifo_mem_inst.mem_mem_0_0_physical/RCLK
Hold Constraint  : 0p
Path slack       : 1915p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                         56
------------------------------------------------   ---- 
End-of-path required time (ps)                     2971

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 1431
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4886
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__463/I                                            ClkMux                         0              2607  RISE       1
I__463/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_pointer_inst.count_0_LC_3_11_5/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_pointer_inst.count_0_LC_3_11_5/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       6
I__514/I                                                  LocalMux                       0              3455   1880  FALL       1
I__514/O                                                  LocalMux                     309              3764   1880  FALL       1
I__518/I                                                  InMux                          0              3764   1915  FALL       1
I__518/O                                                  InMux                        217              3981   1915  FALL       1
U1.Sync_rd_pointer_inst.count_RNI55N31_0_LC_3_10_0/in1    LogicCell40_SEQ_MODE_0000      0              3981   1915  FALL       1
U1.Sync_rd_pointer_inst.count_RNI55N31_0_LC_3_10_0/lcout  LogicCell40_SEQ_MODE_0000    379              4360   1915  FALL       1
I__252/I                                                  LocalMux                       0              4360   1915  FALL       1
I__252/O                                                  LocalMux                     309              4669   1915  FALL       1
I__253/I                                                  InMux                          0              4669   1915  FALL       1
I__253/O                                                  InMux                        217              4886   1915  FALL       1
I__254/I                                                  CascadeMux                     0              4886   1915  FALL       1
I__254/O                                                  CascadeMux                     0              4886   1915  FALL       1
U1.fifo_mem_inst.mem_mem_0_0_physical/RADDR[0]            SB_RAM40_4K                    0              4886   1915  FALL       1

Capture Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
Clock                                               fifo_test        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf      0              2452  RISE       1
I__460/O                                            gio2CtrlBuf      0              2452  RISE       1
I__461/I                                            GlobalMux        0              2452  RISE       1
I__461/O                                            GlobalMux      154              2607  RISE       1
I__471/I                                            ClkMux           0              2607  RISE       1
I__471/O                                            ClkMux         309              2915  RISE       1
U1.fifo_mem_inst.mem_mem_0_0_physical/RCLK          SB_RAM40_4K      0              2915  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_data_counter_inst.data_cnt_1_LC_1_12_1/lcout
Path End         : U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/in3
Capture Clock    : U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2915

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 1431
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4886
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__462/I                                            ClkMux                         0              2607  RISE       1
I__462/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_data_counter_inst.data_cnt_1_LC_1_12_1/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_data_counter_inst.data_cnt_1_LC_1_12_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__244/I                                              LocalMux                       0              3455   1971  FALL       1
I__244/O                                              LocalMux                     309              3764   1971  FALL       1
I__246/I                                              InMux                          0              3764   1971  FALL       1
I__246/O                                              InMux                        217              3981   1971  FALL       1
U1.Sync_wr_ctrl_inst.m11_e_LC_2_12_0/in1              LogicCell40_SEQ_MODE_0000      0              3981   1971  FALL       1
U1.Sync_wr_ctrl_inst.m11_e_LC_2_12_0/lcout            LogicCell40_SEQ_MODE_0000    379              4360   1971  FALL       2
I__226/I                                              LocalMux                       0              4360   1971  FALL       1
I__226/O                                              LocalMux                     309              4669   1971  FALL       1
I__227/I                                              InMux                          0              4669   1971  FALL       1
I__227/O                                              InMux                        217              4886   1971  FALL       1
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/in3              LogicCell40_SEQ_MODE_1000      0              4886   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_data_counter_inst.data_cnt_1_LC_1_12_1/lcout
Path End         : U1.Sync_wr_ctrl_inst.full_LC_2_12_2/in0
Capture Clock    : U1.Sync_wr_ctrl_inst.full_LC_2_12_2/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2915

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 1431
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4886
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__462/I                                            ClkMux                         0              2607  RISE       1
I__462/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_data_counter_inst.data_cnt_1_LC_1_12_1/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_data_counter_inst.data_cnt_1_LC_1_12_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__244/I                                              LocalMux                       0              3455   1971  FALL       1
I__244/O                                              LocalMux                     309              3764   1971  FALL       1
I__246/I                                              InMux                          0              3764   1971  FALL       1
I__246/O                                              InMux                        217              3981   1971  FALL       1
U1.Sync_wr_ctrl_inst.m11_e_LC_2_12_0/in1              LogicCell40_SEQ_MODE_0000      0              3981   1971  FALL       1
U1.Sync_wr_ctrl_inst.m11_e_LC_2_12_0/lcout            LogicCell40_SEQ_MODE_0000    379              4360   1971  FALL       2
I__226/I                                              LocalMux                       0              4360   1971  FALL       1
I__226/O                                              LocalMux                     309              4669   1971  FALL       1
I__228/I                                              InMux                          0              4669   1971  FALL       1
I__228/O                                              InMux                        217              4886   1971  FALL       1
U1.Sync_wr_ctrl_inst.full_LC_2_12_2/in0               LogicCell40_SEQ_MODE_1000      0              4886   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_ctrl_inst.full_LC_2_12_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_wr_ctrl_inst.full_LC_2_12_2/lcout
Path End         : U1.Sync_wr_pointer_inst.count_2_LC_3_12_5/in3
Capture Clock    : U1.Sync_wr_pointer_inst.count_2_LC_3_12_5/clk
Hold Constraint  : 0p
Path slack       : 1978p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2915

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 1438
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4893
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_ctrl_inst.full_LC_2_12_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_wr_ctrl_inst.full_LC_2_12_2/lcout          LogicCell40_SEQ_MODE_1000    540              3455   1697  FALL       5
I__314/I                                           LocalMux                       0              3455   1697  FALL       1
I__314/O                                           LocalMux                     309              3764   1697  FALL       1
I__319/I                                           InMux                          0              3764   1978  FALL       1
I__319/O                                           InMux                        217              3981   1978  FALL       1
U1.Sync_wr_ctrl_inst.full_RNIUQEU_LC_2_12_6/in0    LogicCell40_SEQ_MODE_0000      0              3981   1978  FALL       1
U1.Sync_wr_ctrl_inst.full_RNIUQEU_LC_2_12_6/lcout  LogicCell40_SEQ_MODE_0000    386              4367   1978  FALL       4
I__481/I                                           LocalMux                       0              4367   1978  FALL       1
I__481/O                                           LocalMux                     309              4676   1978  FALL       1
I__483/I                                           InMux                          0              4676   1978  FALL       1
I__483/O                                           InMux                        217              4893   1978  FALL       1
U1.Sync_wr_pointer_inst.count_2_LC_3_12_5/in3      LogicCell40_SEQ_MODE_1000      0              4893   1978  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__469/I                                            ClkMux                         0              2607  RISE       1
I__469/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_pointer_inst.count_2_LC_3_12_5/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_wr_ctrl_inst.full_LC_2_12_2/lcout
Path End         : U1.Sync_wr_pointer_inst.count_0_LC_3_11_2/in3
Capture Clock    : U1.Sync_wr_pointer_inst.count_0_LC_3_11_2/clk
Hold Constraint  : 0p
Path slack       : 1978p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2915

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 1438
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4893
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_ctrl_inst.full_LC_2_12_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_wr_ctrl_inst.full_LC_2_12_2/lcout          LogicCell40_SEQ_MODE_1000    540              3455   1697  FALL       5
I__314/I                                           LocalMux                       0              3455   1697  FALL       1
I__314/O                                           LocalMux                     309              3764   1697  FALL       1
I__319/I                                           InMux                          0              3764   1978  FALL       1
I__319/O                                           InMux                        217              3981   1978  FALL       1
U1.Sync_wr_ctrl_inst.full_RNIUQEU_LC_2_12_6/in0    LogicCell40_SEQ_MODE_0000      0              3981   1978  FALL       1
U1.Sync_wr_ctrl_inst.full_RNIUQEU_LC_2_12_6/lcout  LogicCell40_SEQ_MODE_0000    386              4367   1978  FALL       4
I__482/I                                           LocalMux                       0              4367   1978  FALL       1
I__482/O                                           LocalMux                     309              4676   1978  FALL       1
I__485/I                                           InMux                          0              4676   1978  FALL       1
I__485/O                                           InMux                        217              4893   1978  FALL       1
U1.Sync_wr_pointer_inst.count_0_LC_3_11_2/in3      LogicCell40_SEQ_MODE_1000      0              4893   1978  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__463/I                                            ClkMux                         0              2607  RISE       1
I__463/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_pointer_inst.count_0_LC_3_11_2/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_wr_ctrl_inst.full_LC_2_12_2/lcout
Path End         : U1.Sync_wr_pointer_inst.count_3_LC_3_12_0/in0
Capture Clock    : U1.Sync_wr_pointer_inst.count_3_LC_3_12_0/clk
Hold Constraint  : 0p
Path slack       : 1978p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2915

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 1438
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4893
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_ctrl_inst.full_LC_2_12_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_wr_ctrl_inst.full_LC_2_12_2/lcout          LogicCell40_SEQ_MODE_1000    540              3455   1697  FALL       5
I__314/I                                           LocalMux                       0              3455   1697  FALL       1
I__314/O                                           LocalMux                     309              3764   1697  FALL       1
I__319/I                                           InMux                          0              3764   1978  FALL       1
I__319/O                                           InMux                        217              3981   1978  FALL       1
U1.Sync_wr_ctrl_inst.full_RNIUQEU_LC_2_12_6/in0    LogicCell40_SEQ_MODE_0000      0              3981   1978  FALL       1
U1.Sync_wr_ctrl_inst.full_RNIUQEU_LC_2_12_6/lcout  LogicCell40_SEQ_MODE_0000    386              4367   1978  FALL       4
I__481/I                                           LocalMux                       0              4367   1978  FALL       1
I__481/O                                           LocalMux                     309              4676   1978  FALL       1
I__484/I                                           InMux                          0              4676   1978  FALL       1
I__484/O                                           InMux                        217              4893   1978  FALL       1
U1.Sync_wr_pointer_inst.count_3_LC_3_12_0/in0      LogicCell40_SEQ_MODE_1000      0              4893   1978  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__469/I                                            ClkMux                         0              2607  RISE       1
I__469/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_pointer_inst.count_3_LC_3_12_0/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_wr_ctrl_inst.full_LC_2_12_2/lcout
Path End         : U1.Sync_wr_pointer_inst.count_1_LC_3_11_6/in3
Capture Clock    : U1.Sync_wr_pointer_inst.count_1_LC_3_11_6/clk
Hold Constraint  : 0p
Path slack       : 1978p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2915

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 1438
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4893
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_ctrl_inst.full_LC_2_12_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_wr_ctrl_inst.full_LC_2_12_2/lcout          LogicCell40_SEQ_MODE_1000    540              3455   1697  FALL       5
I__314/I                                           LocalMux                       0              3455   1697  FALL       1
I__314/O                                           LocalMux                     309              3764   1697  FALL       1
I__319/I                                           InMux                          0              3764   1978  FALL       1
I__319/O                                           InMux                        217              3981   1978  FALL       1
U1.Sync_wr_ctrl_inst.full_RNIUQEU_LC_2_12_6/in0    LogicCell40_SEQ_MODE_0000      0              3981   1978  FALL       1
U1.Sync_wr_ctrl_inst.full_RNIUQEU_LC_2_12_6/lcout  LogicCell40_SEQ_MODE_0000    386              4367   1978  FALL       4
I__482/I                                           LocalMux                       0              4367   1978  FALL       1
I__482/O                                           LocalMux                     309              4676   1978  FALL       1
I__486/I                                           InMux                          0              4676   1978  FALL       1
I__486/O                                           InMux                        217              4893   1978  FALL       1
U1.Sync_wr_pointer_inst.count_1_LC_3_11_6/in3      LogicCell40_SEQ_MODE_1000      0              4893   1978  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__463/I                                            ClkMux                         0              2607  RISE       1
I__463/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_pointer_inst.count_1_LC_3_11_6/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout
Path End         : U1.Sync_wr_ctrl_inst.full_LC_2_12_2/in3
Capture Clock    : U1.Sync_wr_ctrl_inst.full_LC_2_12_2/clk
Hold Constraint  : 0p
Path slack       : 2209p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2915

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 1669
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5124
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout          LogicCell40_SEQ_MODE_1000    540              3455   1641  FALL       4
I__219/I                                            LocalMux                       0              3455   1641  FALL       1
I__219/O                                            LocalMux                     309              3764   1641  FALL       1
I__223/I                                            InMux                          0              3764   1641  FALL       1
I__223/O                                            InMux                        217              3981   1641  FALL       1
U1.Sync_wr_ctrl_inst.full_RNISNC31_LC_2_12_3/in3    LogicCell40_SEQ_MODE_0000      0              3981   1641  FALL       1
U1.Sync_wr_ctrl_inst.full_RNISNC31_LC_2_12_3/ltout  LogicCell40_SEQ_MODE_0000    267              4248   1641  RISE       1
I__232/I                                            CascadeMux                     0              4248   1641  RISE       1
I__232/O                                            CascadeMux                     0              4248   1641  RISE       1
U1.Sync_wr_ctrl_inst.full_RNI7A4U1_LC_2_12_4/in2    LogicCell40_SEQ_MODE_0000      0              4248   1641  RISE       1
U1.Sync_wr_ctrl_inst.full_RNI7A4U1_LC_2_12_4/lcout  LogicCell40_SEQ_MODE_0000    351              4598   2209  FALL       1
I__230/I                                            LocalMux                       0              4598   2209  FALL       1
I__230/O                                            LocalMux                     309              4907   2209  FALL       1
I__231/I                                            InMux                          0              4907   2209  FALL       1
I__231/O                                            InMux                        217              5124   2209  FALL       1
U1.Sync_wr_ctrl_inst.full_LC_2_12_2/in3             LogicCell40_SEQ_MODE_1000      0              5124   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_ctrl_inst.full_LC_2_12_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout
Path End         : U1.Sync_data_counter_inst.data_cnt_1_LC_1_12_1/in2
Capture Clock    : U1.Sync_data_counter_inst.data_cnt_1_LC_1_12_1/clk
Hold Constraint  : 0p
Path slack       : 2209p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2915

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 1669
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5124
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                         model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout                       LogicCell40_SEQ_MODE_1000    540              3455   1641  FALL       4
I__217/I                                                         LocalMux                       0              3455   1880  FALL       1
I__217/O                                                         LocalMux                     309              3764   1880  FALL       1
I__221/I                                                         InMux                          0              3764   1880  FALL       1
I__221/O                                                         InMux                        217              3981   1880  FALL       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/in3                            LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/ltout                          LogicCell40_SEQ_MODE_0000    267              4248   2209  RISE       1
I__163/I                                                         CascadeMux                     0              4248   2209  RISE       1
I__163/O                                                         CascadeMux                     0              4248   2209  RISE       1
U1.Sync_data_counter_inst.un1_data_cnt_cry_1_ma_LC_2_11_5/in2    LogicCell40_SEQ_MODE_0000      0              4248   2209  RISE       1
U1.Sync_data_counter_inst.un1_data_cnt_cry_1_ma_LC_2_11_5/lcout  LogicCell40_SEQ_MODE_0000    351              4598   2209  FALL       1
I__160/I                                                         LocalMux                       0              4598   2209  FALL       1
I__160/O                                                         LocalMux                     309              4907   2209  FALL       1
I__161/I                                                         InMux                          0              4907   2209  FALL       1
I__161/O                                                         InMux                        217              5124   2209  FALL       1
I__162/I                                                         CascadeMux                     0              5124   2209  FALL       1
I__162/O                                                         CascadeMux                     0              5124   2209  FALL       1
U1.Sync_data_counter_inst.data_cnt_1_LC_1_12_1/in2               LogicCell40_SEQ_MODE_1000      0              5124   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__462/I                                            ClkMux                         0              2607  RISE       1
I__462/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_data_counter_inst.data_cnt_1_LC_1_12_1/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_data_counter_inst.data_cnt_0_LC_2_10_0/lcout
Path End         : U1.Sync_data_counter_inst.data_cnt_1_LC_1_12_1/in3
Capture Clock    : U1.Sync_data_counter_inst.data_cnt_1_LC_1_12_1/clk
Hold Constraint  : 0p
Path slack       : 2216p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2915

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 1676
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5131
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__465/I                                            ClkMux                         0              2607  RISE       1
I__465/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_data_counter_inst.data_cnt_0_LC_2_10_0/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_data_counter_inst.data_cnt_0_LC_2_10_0/lcout               LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__233/I                                                           Odrv4                          0              3455   1760  FALL       1
I__233/O                                                           Odrv4                        372              3827   1760  FALL       1
I__236/I                                                           Span4Mux_h                     0              3827   2216  FALL       1
I__236/O                                                           Span4Mux_h                   316              4143   2216  FALL       1
I__240/I                                                           LocalMux                       0              4143   2216  FALL       1
I__240/O                                                           LocalMux                     309              4451   2216  FALL       1
I__242/I                                                           InMux                          0              4451   2216  FALL       1
I__242/O                                                           InMux                        217              4669   2216  FALL       1
U1.Sync_data_counter_inst.un1_data_cnt_cry_0_c_LC_1_12_0/in1       LogicCell40_SEQ_MODE_0000      0              4669   2216  FALL       1
U1.Sync_data_counter_inst.un1_data_cnt_cry_0_c_LC_1_12_0/carryout  LogicCell40_SEQ_MODE_0000    245              4914   2216  FALL       2
I__146/I                                                           InMux                          0              4914   2216  FALL       1
I__146/O                                                           InMux                        217              5131   2216  FALL       1
U1.Sync_data_counter_inst.data_cnt_1_LC_1_12_1/in3                 LogicCell40_SEQ_MODE_1000      0              5131   2216  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__462/I                                            ClkMux                         0              2607  RISE       1
I__462/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_data_counter_inst.data_cnt_1_LC_1_12_1/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.fifo_mem_inst.mem_mem_0_0_physical/RDATA[9]
Path End         : U1.fifo_mem_inst.dout_esr_9_LC_3_9_7/in3
Capture Clock    : U1.fifo_mem_inst.dout_esr_9_LC_3_9_7/clk
Hold Constraint  : 0p
Path slack       : 2672p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2915

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                      2146
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5587
 
Launch Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
Clock                                               fifo_test        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf      0              2452  RISE       1
I__460/O                                            gio2CtrlBuf      0              2452  RISE       1
I__461/I                                            GlobalMux        0              2452  RISE       1
I__461/O                                            GlobalMux      154              2607  RISE       1
I__471/I                                            ClkMux           0              2607  RISE       1
I__471/O                                            ClkMux         309              2915  RISE       1
U1.fifo_mem_inst.mem_mem_0_0_physical/RCLK          SB_RAM40_4K      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.fifo_mem_inst.mem_mem_0_0_physical/RDATA[9]  SB_RAM40_4K                 2146              5061   2672  FALL       1
I__266/I                                        LocalMux                       0              5061   2672  FALL       1
I__266/O                                        LocalMux                     309              5370   2672  FALL       1
I__267/I                                        InMux                          0              5370   2672  FALL       1
I__267/O                                        InMux                        217              5587   2672  FALL       1
U1.fifo_mem_inst.dout_esr_9_LC_3_9_7/in3        LogicCell40_SEQ_MODE_1000      0              5587   2672  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__470/I                                            ClkMux                         0              2607  RISE       1
I__470/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_9_LC_3_9_7/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.fifo_mem_inst.mem_mem_0_0_physical/RDATA[6]
Path End         : U1.fifo_mem_inst.dout_esr_6_LC_3_9_2/in3
Capture Clock    : U1.fifo_mem_inst.dout_esr_6_LC_3_9_2/clk
Hold Constraint  : 0p
Path slack       : 2672p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2915

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                      2146
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5587
 
Launch Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
Clock                                               fifo_test        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf      0              2452  RISE       1
I__460/O                                            gio2CtrlBuf      0              2452  RISE       1
I__461/I                                            GlobalMux        0              2452  RISE       1
I__461/O                                            GlobalMux      154              2607  RISE       1
I__471/I                                            ClkMux           0              2607  RISE       1
I__471/O                                            ClkMux         309              2915  RISE       1
U1.fifo_mem_inst.mem_mem_0_0_physical/RCLK          SB_RAM40_4K      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.fifo_mem_inst.mem_mem_0_0_physical/RDATA[6]  SB_RAM40_4K                 2146              5061   2672  FALL       1
I__297/I                                        LocalMux                       0              5061   2672  FALL       1
I__297/O                                        LocalMux                     309              5370   2672  FALL       1
I__298/I                                        InMux                          0              5370   2672  FALL       1
I__298/O                                        InMux                        217              5587   2672  FALL       1
U1.fifo_mem_inst.dout_esr_6_LC_3_9_2/in3        LogicCell40_SEQ_MODE_1000      0              5587   2672  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__470/I                                            ClkMux                         0              2607  RISE       1
I__470/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_6_LC_3_9_2/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.fifo_mem_inst.mem_mem_0_0_physical/RDATA[4]
Path End         : U1.fifo_mem_inst.dout_esr_4_LC_3_9_5/in3
Capture Clock    : U1.fifo_mem_inst.dout_esr_4_LC_3_9_5/clk
Hold Constraint  : 0p
Path slack       : 2672p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2915

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                      2146
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5587
 
Launch Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
Clock                                               fifo_test        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf      0              2452  RISE       1
I__460/O                                            gio2CtrlBuf      0              2452  RISE       1
I__461/I                                            GlobalMux        0              2452  RISE       1
I__461/O                                            GlobalMux      154              2607  RISE       1
I__471/I                                            ClkMux           0              2607  RISE       1
I__471/O                                            ClkMux         309              2915  RISE       1
U1.fifo_mem_inst.mem_mem_0_0_physical/RCLK          SB_RAM40_4K      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.fifo_mem_inst.mem_mem_0_0_physical/RDATA[4]  SB_RAM40_4K                 2146              5061   2672  FALL       1
I__273/I                                        LocalMux                       0              5061   2672  FALL       1
I__273/O                                        LocalMux                     309              5370   2672  FALL       1
I__274/I                                        InMux                          0              5370   2672  FALL       1
I__274/O                                        InMux                        217              5587   2672  FALL       1
U1.fifo_mem_inst.dout_esr_4_LC_3_9_5/in3        LogicCell40_SEQ_MODE_1000      0              5587   2672  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__470/I                                            ClkMux                         0              2607  RISE       1
I__470/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_4_LC_3_9_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.fifo_mem_inst.mem_mem_0_0_physical/RDATA[3]
Path End         : U1.fifo_mem_inst.dout_esr_3_LC_3_9_4/in3
Capture Clock    : U1.fifo_mem_inst.dout_esr_3_LC_3_9_4/clk
Hold Constraint  : 0p
Path slack       : 2672p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2915

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                      2146
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5587
 
Launch Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
Clock                                               fifo_test        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf      0              2452  RISE       1
I__460/O                                            gio2CtrlBuf      0              2452  RISE       1
I__461/I                                            GlobalMux        0              2452  RISE       1
I__461/O                                            GlobalMux      154              2607  RISE       1
I__471/I                                            ClkMux           0              2607  RISE       1
I__471/O                                            ClkMux         309              2915  RISE       1
U1.fifo_mem_inst.mem_mem_0_0_physical/RCLK          SB_RAM40_4K      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.fifo_mem_inst.mem_mem_0_0_physical/RDATA[3]  SB_RAM40_4K                 2146              5061   2672  FALL       1
I__282/I                                        LocalMux                       0              5061   2672  FALL       1
I__282/O                                        LocalMux                     309              5370   2672  FALL       1
I__283/I                                        InMux                          0              5370   2672  FALL       1
I__283/O                                        InMux                        217              5587   2672  FALL       1
U1.fifo_mem_inst.dout_esr_3_LC_3_9_4/in3        LogicCell40_SEQ_MODE_1000      0              5587   2672  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__470/I                                            ClkMux                         0              2607  RISE       1
I__470/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_3_LC_3_9_4/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.fifo_mem_inst.mem_mem_0_0_physical/RDATA[2]
Path End         : U1.fifo_mem_inst.dout_esr_2_LC_3_9_3/in3
Capture Clock    : U1.fifo_mem_inst.dout_esr_2_LC_3_9_3/clk
Hold Constraint  : 0p
Path slack       : 2672p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2915

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                      2146
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5587
 
Launch Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
Clock                                               fifo_test        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf      0              2452  RISE       1
I__460/O                                            gio2CtrlBuf      0              2452  RISE       1
I__461/I                                            GlobalMux        0              2452  RISE       1
I__461/O                                            GlobalMux      154              2607  RISE       1
I__471/I                                            ClkMux           0              2607  RISE       1
I__471/O                                            ClkMux         309              2915  RISE       1
U1.fifo_mem_inst.mem_mem_0_0_physical/RCLK          SB_RAM40_4K      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.fifo_mem_inst.mem_mem_0_0_physical/RDATA[2]  SB_RAM40_4K                 2146              5061   2672  FALL       1
I__291/I                                        LocalMux                       0              5061   2672  FALL       1
I__291/O                                        LocalMux                     309              5370   2672  FALL       1
I__292/I                                        InMux                          0              5370   2672  FALL       1
I__292/O                                        InMux                        217              5587   2672  FALL       1
U1.fifo_mem_inst.dout_esr_2_LC_3_9_3/in3        LogicCell40_SEQ_MODE_1000      0              5587   2672  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__470/I                                            ClkMux                         0              2607  RISE       1
I__470/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_2_LC_3_9_3/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.fifo_mem_inst.mem_mem_0_0_physical/RDATA[1]
Path End         : U1.fifo_mem_inst.dout_esr_1_LC_3_9_1/in0
Capture Clock    : U1.fifo_mem_inst.dout_esr_1_LC_3_9_1/clk
Hold Constraint  : 0p
Path slack       : 2672p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2915

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                      2146
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5587
 
Launch Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
Clock                                               fifo_test        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf      0              2452  RISE       1
I__460/O                                            gio2CtrlBuf      0              2452  RISE       1
I__461/I                                            GlobalMux        0              2452  RISE       1
I__461/O                                            GlobalMux      154              2607  RISE       1
I__471/I                                            ClkMux           0              2607  RISE       1
I__471/O                                            ClkMux         309              2915  RISE       1
U1.fifo_mem_inst.mem_mem_0_0_physical/RCLK          SB_RAM40_4K      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.fifo_mem_inst.mem_mem_0_0_physical/RDATA[1]  SB_RAM40_4K                 2146              5061   2672  FALL       1
I__306/I                                        LocalMux                       0              5061   2672  FALL       1
I__306/O                                        LocalMux                     309              5370   2672  FALL       1
I__307/I                                        InMux                          0              5370   2672  FALL       1
I__307/O                                        InMux                        217              5587   2672  FALL       1
U1.fifo_mem_inst.dout_esr_1_LC_3_9_1/in0        LogicCell40_SEQ_MODE_1000      0              5587   2672  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__470/I                                            ClkMux                         0              2607  RISE       1
I__470/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_1_LC_3_9_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.fifo_mem_inst.mem_mem_0_0_physical/RDATA[0]
Path End         : U1.fifo_mem_inst.dout_esr_0_LC_3_9_0/in3
Capture Clock    : U1.fifo_mem_inst.dout_esr_0_LC_3_9_0/clk
Hold Constraint  : 0p
Path slack       : 2672p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2915

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                      2146
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5587
 
Launch Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
Clock                                               fifo_test        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf      0              2452  RISE       1
I__460/O                                            gio2CtrlBuf      0              2452  RISE       1
I__461/I                                            GlobalMux        0              2452  RISE       1
I__461/O                                            GlobalMux      154              2607  RISE       1
I__471/I                                            ClkMux           0              2607  RISE       1
I__471/O                                            ClkMux         309              2915  RISE       1
U1.fifo_mem_inst.mem_mem_0_0_physical/RCLK          SB_RAM40_4K      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.fifo_mem_inst.mem_mem_0_0_physical/RDATA[0]  SB_RAM40_4K                 2146              5061   2672  FALL       1
I__202/I                                        LocalMux                       0              5061   2672  FALL       1
I__202/O                                        LocalMux                     309              5370   2672  FALL       1
I__203/I                                        InMux                          0              5370   2672  FALL       1
I__203/O                                        InMux                        217              5587   2672  FALL       1
U1.fifo_mem_inst.dout_esr_0_LC_3_9_0/in3        LogicCell40_SEQ_MODE_1000      0              5587   2672  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__470/I                                            ClkMux                         0              2607  RISE       1
I__470/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_0_LC_3_9_0/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout
Path End         : U1.Sync_data_counter_inst.data_cnt_3_LC_1_12_3/in2
Capture Clock    : U1.Sync_data_counter_inst.data_cnt_3_LC_1_12_3/clk
Hold Constraint  : 0p
Path slack       : 2693p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2915

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 2153
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5608
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                         model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout                       LogicCell40_SEQ_MODE_1000    540              3455   1641  FALL       4
I__217/I                                                         LocalMux                       0              3455   1880  FALL       1
I__217/O                                                         LocalMux                     309              3764   1880  FALL       1
I__221/I                                                         InMux                          0              3764   1880  FALL       1
I__221/O                                                         InMux                        217              3981   1880  FALL       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/in3                            LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/lcout                          LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL      15
I__524/I                                                         LocalMux                       0              4269   2693  FALL       1
I__524/O                                                         LocalMux                     309              4577   2693  FALL       1
I__532/I                                                         InMux                          0              4577   2693  FALL       1
I__532/O                                                         InMux                        217              4795   2693  FALL       1
U1.Sync_data_counter_inst.un1_data_cnt_cry_3_ma_LC_1_11_3/in3    LogicCell40_SEQ_MODE_0000      0              4795   2693  FALL       1
U1.Sync_data_counter_inst.un1_data_cnt_cry_3_ma_LC_1_11_3/lcout  LogicCell40_SEQ_MODE_0000    288              5082   2693  FALL       1
I__139/I                                                         LocalMux                       0              5082   2693  FALL       1
I__139/O                                                         LocalMux                     309              5391   2693  FALL       1
I__140/I                                                         InMux                          0              5391   2693  FALL       1
I__140/O                                                         InMux                        217              5608   2693  FALL       1
I__141/I                                                         CascadeMux                     0              5608   2693  FALL       1
I__141/O                                                         CascadeMux                     0              5608   2693  FALL       1
U1.Sync_data_counter_inst.data_cnt_3_LC_1_12_3/in2               LogicCell40_SEQ_MODE_1000      0              5608   2693  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__462/I                                            ClkMux                         0              2607  RISE       1
I__462/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_data_counter_inst.data_cnt_3_LC_1_12_3/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout
Path End         : U1.Sync_data_counter_inst.data_cnt_2_LC_1_12_2/in2
Capture Clock    : U1.Sync_data_counter_inst.data_cnt_2_LC_1_12_2/clk
Hold Constraint  : 0p
Path slack       : 2756p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2915

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 2216
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5671
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                         model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout                       LogicCell40_SEQ_MODE_1000    540              3455   1641  FALL       4
I__217/I                                                         LocalMux                       0              3455   1880  FALL       1
I__217/O                                                         LocalMux                     309              3764   1880  FALL       1
I__221/I                                                         InMux                          0              3764   1880  FALL       1
I__221/O                                                         InMux                        217              3981   1880  FALL       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/in3                            LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/lcout                          LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL      15
I__524/I                                                         LocalMux                       0              4269   2693  FALL       1
I__524/O                                                         LocalMux                     309              4577   2693  FALL       1
I__531/I                                                         InMux                          0              4577   2756  FALL       1
I__531/O                                                         InMux                        217              4795   2756  FALL       1
I__545/I                                                         CascadeMux                     0              4795   2756  FALL       1
I__545/O                                                         CascadeMux                     0              4795   2756  FALL       1
U1.Sync_data_counter_inst.un1_data_cnt_cry_2_ma_LC_1_11_2/in2    LogicCell40_SEQ_MODE_0000      0              4795   2756  FALL       1
U1.Sync_data_counter_inst.un1_data_cnt_cry_2_ma_LC_1_11_2/lcout  LogicCell40_SEQ_MODE_0000    351              5145   2756  FALL       1
I__143/I                                                         LocalMux                       0              5145   2756  FALL       1
I__143/O                                                         LocalMux                     309              5454   2756  FALL       1
I__144/I                                                         InMux                          0              5454   2756  FALL       1
I__144/O                                                         InMux                        217              5671   2756  FALL       1
I__145/I                                                         CascadeMux                     0              5671   2756  FALL       1
I__145/O                                                         CascadeMux                     0              5671   2756  FALL       1
U1.Sync_data_counter_inst.data_cnt_2_LC_1_12_2/in2               LogicCell40_SEQ_MODE_1000      0              5671   2756  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__462/I                                            ClkMux                         0              2607  RISE       1
I__462/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_data_counter_inst.data_cnt_2_LC_1_12_2/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout
Path End         : U1.fifo_mem_inst.dout_esr_10_LC_2_9_5/ce
Capture Clock    : U1.fifo_mem_inst.dout_esr_10_LC_2_9_5/clk
Hold Constraint  : 0p
Path slack       : 3030p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2915

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 2490
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5945
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout        LogicCell40_SEQ_MODE_1000    540              3455   1641  FALL       4
I__217/I                                          LocalMux                       0              3455   1880  FALL       1
I__217/O                                          LocalMux                     309              3764   1880  FALL       1
I__221/I                                          InMux                          0              3764   1880  FALL       1
I__221/O                                          InMux                        217              3981   1880  FALL       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/in3             LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/lcout           LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL      15
I__527/I                                          LocalMux                       0              4269   1880  FALL       1
I__527/O                                          LocalMux                     309              4577   1880  FALL       1
I__540/I                                          InMux                          0              4577   3030  FALL       1
I__540/O                                          InMux                        217              4795   3030  FALL       1
U1.fifo_mem_inst.dout_esr_ctle_0_LC_2_10_2/in3    LogicCell40_SEQ_MODE_0000      0              4795   3030  FALL       1
U1.fifo_mem_inst.dout_esr_ctle_0_LC_2_10_2/lcout  LogicCell40_SEQ_MODE_0000    288              5082   3030  FALL      11
I__255/I                                          LocalMux                       0              5082   3030  FALL       1
I__255/O                                          LocalMux                     309              5391   3030  FALL       1
I__258/I                                          CEMux                          0              5391   3030  FALL       1
I__258/O                                          CEMux                        554              5945   3030  FALL       1
U1.fifo_mem_inst.dout_esr_10_LC_2_9_5/ce          LogicCell40_SEQ_MODE_1000      0              5945   3030  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__467/I                                            ClkMux                         0              2607  RISE       1
I__467/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_10_LC_2_9_5/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout
Path End         : U1.fifo_mem_inst.dout_esr_8_LC_2_9_1/ce
Capture Clock    : U1.fifo_mem_inst.dout_esr_8_LC_2_9_1/clk
Hold Constraint  : 0p
Path slack       : 3030p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2915

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 2490
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5945
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout        LogicCell40_SEQ_MODE_1000    540              3455   1641  FALL       4
I__217/I                                          LocalMux                       0              3455   1880  FALL       1
I__217/O                                          LocalMux                     309              3764   1880  FALL       1
I__221/I                                          InMux                          0              3764   1880  FALL       1
I__221/O                                          InMux                        217              3981   1880  FALL       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/in3             LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/lcout           LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL      15
I__527/I                                          LocalMux                       0              4269   1880  FALL       1
I__527/O                                          LocalMux                     309              4577   1880  FALL       1
I__540/I                                          InMux                          0              4577   3030  FALL       1
I__540/O                                          InMux                        217              4795   3030  FALL       1
U1.fifo_mem_inst.dout_esr_ctle_0_LC_2_10_2/in3    LogicCell40_SEQ_MODE_0000      0              4795   3030  FALL       1
U1.fifo_mem_inst.dout_esr_ctle_0_LC_2_10_2/lcout  LogicCell40_SEQ_MODE_0000    288              5082   3030  FALL      11
I__255/I                                          LocalMux                       0              5082   3030  FALL       1
I__255/O                                          LocalMux                     309              5391   3030  FALL       1
I__258/I                                          CEMux                          0              5391   3030  FALL       1
I__258/O                                          CEMux                        554              5945   3030  FALL       1
U1.fifo_mem_inst.dout_esr_8_LC_2_9_1/ce           LogicCell40_SEQ_MODE_1000      0              5945   3030  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__467/I                                            ClkMux                         0              2607  RISE       1
I__467/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_8_LC_2_9_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout
Path End         : U1.fifo_mem_inst.dout_esr_7_LC_2_9_0/ce
Capture Clock    : U1.fifo_mem_inst.dout_esr_7_LC_2_9_0/clk
Hold Constraint  : 0p
Path slack       : 3030p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2915

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 2490
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5945
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout        LogicCell40_SEQ_MODE_1000    540              3455   1641  FALL       4
I__217/I                                          LocalMux                       0              3455   1880  FALL       1
I__217/O                                          LocalMux                     309              3764   1880  FALL       1
I__221/I                                          InMux                          0              3764   1880  FALL       1
I__221/O                                          InMux                        217              3981   1880  FALL       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/in3             LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/lcout           LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL      15
I__527/I                                          LocalMux                       0              4269   1880  FALL       1
I__527/O                                          LocalMux                     309              4577   1880  FALL       1
I__540/I                                          InMux                          0              4577   3030  FALL       1
I__540/O                                          InMux                        217              4795   3030  FALL       1
U1.fifo_mem_inst.dout_esr_ctle_0_LC_2_10_2/in3    LogicCell40_SEQ_MODE_0000      0              4795   3030  FALL       1
U1.fifo_mem_inst.dout_esr_ctle_0_LC_2_10_2/lcout  LogicCell40_SEQ_MODE_0000    288              5082   3030  FALL      11
I__255/I                                          LocalMux                       0              5082   3030  FALL       1
I__255/O                                          LocalMux                     309              5391   3030  FALL       1
I__258/I                                          CEMux                          0              5391   3030  FALL       1
I__258/O                                          CEMux                        554              5945   3030  FALL       1
U1.fifo_mem_inst.dout_esr_7_LC_2_9_0/ce           LogicCell40_SEQ_MODE_1000      0              5945   3030  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__467/I                                            ClkMux                         0              2607  RISE       1
I__467/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_7_LC_2_9_0/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout
Path End         : U1.fifo_mem_inst.dout_esr_5_LC_1_9_4/ce
Capture Clock    : U1.fifo_mem_inst.dout_esr_5_LC_1_9_4/clk
Hold Constraint  : 0p
Path slack       : 3030p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2915

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 2490
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5945
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout        LogicCell40_SEQ_MODE_1000    540              3455   1641  FALL       4
I__217/I                                          LocalMux                       0              3455   1880  FALL       1
I__217/O                                          LocalMux                     309              3764   1880  FALL       1
I__221/I                                          InMux                          0              3764   1880  FALL       1
I__221/O                                          InMux                        217              3981   1880  FALL       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/in3             LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/lcout           LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL      15
I__527/I                                          LocalMux                       0              4269   1880  FALL       1
I__527/O                                          LocalMux                     309              4577   1880  FALL       1
I__540/I                                          InMux                          0              4577   3030  FALL       1
I__540/O                                          InMux                        217              4795   3030  FALL       1
U1.fifo_mem_inst.dout_esr_ctle_0_LC_2_10_2/in3    LogicCell40_SEQ_MODE_0000      0              4795   3030  FALL       1
U1.fifo_mem_inst.dout_esr_ctle_0_LC_2_10_2/lcout  LogicCell40_SEQ_MODE_0000    288              5082   3030  FALL      11
I__256/I                                          LocalMux                       0              5082   3030  FALL       1
I__256/O                                          LocalMux                     309              5391   3030  FALL       1
I__259/I                                          CEMux                          0              5391   3030  FALL       1
I__259/O                                          CEMux                        554              5945   3030  FALL       1
U1.fifo_mem_inst.dout_esr_5_LC_1_9_4/ce           LogicCell40_SEQ_MODE_1000      0              5945   3030  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__464/I                                            ClkMux                         0              2607  RISE       1
I__464/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_5_LC_1_9_4/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout
Path End         : U1.fifo_mem_inst.dout_esr_9_LC_3_9_7/ce
Capture Clock    : U1.fifo_mem_inst.dout_esr_9_LC_3_9_7/clk
Hold Constraint  : 0p
Path slack       : 3030p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2915

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 2490
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5945
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout        LogicCell40_SEQ_MODE_1000    540              3455   1641  FALL       4
I__217/I                                          LocalMux                       0              3455   1880  FALL       1
I__217/O                                          LocalMux                     309              3764   1880  FALL       1
I__221/I                                          InMux                          0              3764   1880  FALL       1
I__221/O                                          InMux                        217              3981   1880  FALL       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/in3             LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/lcout           LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL      15
I__527/I                                          LocalMux                       0              4269   1880  FALL       1
I__527/O                                          LocalMux                     309              4577   1880  FALL       1
I__540/I                                          InMux                          0              4577   3030  FALL       1
I__540/O                                          InMux                        217              4795   3030  FALL       1
U1.fifo_mem_inst.dout_esr_ctle_0_LC_2_10_2/in3    LogicCell40_SEQ_MODE_0000      0              4795   3030  FALL       1
U1.fifo_mem_inst.dout_esr_ctle_0_LC_2_10_2/lcout  LogicCell40_SEQ_MODE_0000    288              5082   3030  FALL      11
I__257/I                                          LocalMux                       0              5082   3030  FALL       1
I__257/O                                          LocalMux                     309              5391   3030  FALL       1
I__260/I                                          CEMux                          0              5391   3030  FALL       1
I__260/O                                          CEMux                        554              5945   3030  FALL       1
U1.fifo_mem_inst.dout_esr_9_LC_3_9_7/ce           LogicCell40_SEQ_MODE_1000      0              5945   3030  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__470/I                                            ClkMux                         0              2607  RISE       1
I__470/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_9_LC_3_9_7/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout
Path End         : U1.fifo_mem_inst.dout_esr_4_LC_3_9_5/ce
Capture Clock    : U1.fifo_mem_inst.dout_esr_4_LC_3_9_5/clk
Hold Constraint  : 0p
Path slack       : 3030p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2915

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 2490
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5945
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout        LogicCell40_SEQ_MODE_1000    540              3455   1641  FALL       4
I__217/I                                          LocalMux                       0              3455   1880  FALL       1
I__217/O                                          LocalMux                     309              3764   1880  FALL       1
I__221/I                                          InMux                          0              3764   1880  FALL       1
I__221/O                                          InMux                        217              3981   1880  FALL       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/in3             LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/lcout           LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL      15
I__527/I                                          LocalMux                       0              4269   1880  FALL       1
I__527/O                                          LocalMux                     309              4577   1880  FALL       1
I__540/I                                          InMux                          0              4577   3030  FALL       1
I__540/O                                          InMux                        217              4795   3030  FALL       1
U1.fifo_mem_inst.dout_esr_ctle_0_LC_2_10_2/in3    LogicCell40_SEQ_MODE_0000      0              4795   3030  FALL       1
U1.fifo_mem_inst.dout_esr_ctle_0_LC_2_10_2/lcout  LogicCell40_SEQ_MODE_0000    288              5082   3030  FALL      11
I__257/I                                          LocalMux                       0              5082   3030  FALL       1
I__257/O                                          LocalMux                     309              5391   3030  FALL       1
I__260/I                                          CEMux                          0              5391   3030  FALL       1
I__260/O                                          CEMux                        554              5945   3030  FALL       1
U1.fifo_mem_inst.dout_esr_4_LC_3_9_5/ce           LogicCell40_SEQ_MODE_1000      0              5945   3030  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__470/I                                            ClkMux                         0              2607  RISE       1
I__470/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_4_LC_3_9_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout
Path End         : U1.fifo_mem_inst.dout_esr_3_LC_3_9_4/ce
Capture Clock    : U1.fifo_mem_inst.dout_esr_3_LC_3_9_4/clk
Hold Constraint  : 0p
Path slack       : 3030p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2915

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 2490
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5945
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout        LogicCell40_SEQ_MODE_1000    540              3455   1641  FALL       4
I__217/I                                          LocalMux                       0              3455   1880  FALL       1
I__217/O                                          LocalMux                     309              3764   1880  FALL       1
I__221/I                                          InMux                          0              3764   1880  FALL       1
I__221/O                                          InMux                        217              3981   1880  FALL       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/in3             LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/lcout           LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL      15
I__527/I                                          LocalMux                       0              4269   1880  FALL       1
I__527/O                                          LocalMux                     309              4577   1880  FALL       1
I__540/I                                          InMux                          0              4577   3030  FALL       1
I__540/O                                          InMux                        217              4795   3030  FALL       1
U1.fifo_mem_inst.dout_esr_ctle_0_LC_2_10_2/in3    LogicCell40_SEQ_MODE_0000      0              4795   3030  FALL       1
U1.fifo_mem_inst.dout_esr_ctle_0_LC_2_10_2/lcout  LogicCell40_SEQ_MODE_0000    288              5082   3030  FALL      11
I__257/I                                          LocalMux                       0              5082   3030  FALL       1
I__257/O                                          LocalMux                     309              5391   3030  FALL       1
I__260/I                                          CEMux                          0              5391   3030  FALL       1
I__260/O                                          CEMux                        554              5945   3030  FALL       1
U1.fifo_mem_inst.dout_esr_3_LC_3_9_4/ce           LogicCell40_SEQ_MODE_1000      0              5945   3030  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__470/I                                            ClkMux                         0              2607  RISE       1
I__470/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_3_LC_3_9_4/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout
Path End         : U1.fifo_mem_inst.dout_esr_2_LC_3_9_3/ce
Capture Clock    : U1.fifo_mem_inst.dout_esr_2_LC_3_9_3/clk
Hold Constraint  : 0p
Path slack       : 3030p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2915

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 2490
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5945
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout        LogicCell40_SEQ_MODE_1000    540              3455   1641  FALL       4
I__217/I                                          LocalMux                       0              3455   1880  FALL       1
I__217/O                                          LocalMux                     309              3764   1880  FALL       1
I__221/I                                          InMux                          0              3764   1880  FALL       1
I__221/O                                          InMux                        217              3981   1880  FALL       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/in3             LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/lcout           LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL      15
I__527/I                                          LocalMux                       0              4269   1880  FALL       1
I__527/O                                          LocalMux                     309              4577   1880  FALL       1
I__540/I                                          InMux                          0              4577   3030  FALL       1
I__540/O                                          InMux                        217              4795   3030  FALL       1
U1.fifo_mem_inst.dout_esr_ctle_0_LC_2_10_2/in3    LogicCell40_SEQ_MODE_0000      0              4795   3030  FALL       1
U1.fifo_mem_inst.dout_esr_ctle_0_LC_2_10_2/lcout  LogicCell40_SEQ_MODE_0000    288              5082   3030  FALL      11
I__257/I                                          LocalMux                       0              5082   3030  FALL       1
I__257/O                                          LocalMux                     309              5391   3030  FALL       1
I__260/I                                          CEMux                          0              5391   3030  FALL       1
I__260/O                                          CEMux                        554              5945   3030  FALL       1
U1.fifo_mem_inst.dout_esr_2_LC_3_9_3/ce           LogicCell40_SEQ_MODE_1000      0              5945   3030  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__470/I                                            ClkMux                         0              2607  RISE       1
I__470/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_2_LC_3_9_3/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout
Path End         : U1.fifo_mem_inst.dout_esr_6_LC_3_9_2/ce
Capture Clock    : U1.fifo_mem_inst.dout_esr_6_LC_3_9_2/clk
Hold Constraint  : 0p
Path slack       : 3030p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2915

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 2490
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5945
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout        LogicCell40_SEQ_MODE_1000    540              3455   1641  FALL       4
I__217/I                                          LocalMux                       0              3455   1880  FALL       1
I__217/O                                          LocalMux                     309              3764   1880  FALL       1
I__221/I                                          InMux                          0              3764   1880  FALL       1
I__221/O                                          InMux                        217              3981   1880  FALL       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/in3             LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/lcout           LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL      15
I__527/I                                          LocalMux                       0              4269   1880  FALL       1
I__527/O                                          LocalMux                     309              4577   1880  FALL       1
I__540/I                                          InMux                          0              4577   3030  FALL       1
I__540/O                                          InMux                        217              4795   3030  FALL       1
U1.fifo_mem_inst.dout_esr_ctle_0_LC_2_10_2/in3    LogicCell40_SEQ_MODE_0000      0              4795   3030  FALL       1
U1.fifo_mem_inst.dout_esr_ctle_0_LC_2_10_2/lcout  LogicCell40_SEQ_MODE_0000    288              5082   3030  FALL      11
I__257/I                                          LocalMux                       0              5082   3030  FALL       1
I__257/O                                          LocalMux                     309              5391   3030  FALL       1
I__260/I                                          CEMux                          0              5391   3030  FALL       1
I__260/O                                          CEMux                        554              5945   3030  FALL       1
U1.fifo_mem_inst.dout_esr_6_LC_3_9_2/ce           LogicCell40_SEQ_MODE_1000      0              5945   3030  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__470/I                                            ClkMux                         0              2607  RISE       1
I__470/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_6_LC_3_9_2/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout
Path End         : U1.fifo_mem_inst.dout_esr_1_LC_3_9_1/ce
Capture Clock    : U1.fifo_mem_inst.dout_esr_1_LC_3_9_1/clk
Hold Constraint  : 0p
Path slack       : 3030p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2915

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 2490
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5945
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout        LogicCell40_SEQ_MODE_1000    540              3455   1641  FALL       4
I__217/I                                          LocalMux                       0              3455   1880  FALL       1
I__217/O                                          LocalMux                     309              3764   1880  FALL       1
I__221/I                                          InMux                          0              3764   1880  FALL       1
I__221/O                                          InMux                        217              3981   1880  FALL       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/in3             LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/lcout           LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL      15
I__527/I                                          LocalMux                       0              4269   1880  FALL       1
I__527/O                                          LocalMux                     309              4577   1880  FALL       1
I__540/I                                          InMux                          0              4577   3030  FALL       1
I__540/O                                          InMux                        217              4795   3030  FALL       1
U1.fifo_mem_inst.dout_esr_ctle_0_LC_2_10_2/in3    LogicCell40_SEQ_MODE_0000      0              4795   3030  FALL       1
U1.fifo_mem_inst.dout_esr_ctle_0_LC_2_10_2/lcout  LogicCell40_SEQ_MODE_0000    288              5082   3030  FALL      11
I__257/I                                          LocalMux                       0              5082   3030  FALL       1
I__257/O                                          LocalMux                     309              5391   3030  FALL       1
I__260/I                                          CEMux                          0              5391   3030  FALL       1
I__260/O                                          CEMux                        554              5945   3030  FALL       1
U1.fifo_mem_inst.dout_esr_1_LC_3_9_1/ce           LogicCell40_SEQ_MODE_1000      0              5945   3030  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__470/I                                            ClkMux                         0              2607  RISE       1
I__470/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_1_LC_3_9_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout
Path End         : U1.fifo_mem_inst.dout_esr_0_LC_3_9_0/ce
Capture Clock    : U1.fifo_mem_inst.dout_esr_0_LC_3_9_0/clk
Hold Constraint  : 0p
Path slack       : 3030p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2915

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 2490
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5945
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout        LogicCell40_SEQ_MODE_1000    540              3455   1641  FALL       4
I__217/I                                          LocalMux                       0              3455   1880  FALL       1
I__217/O                                          LocalMux                     309              3764   1880  FALL       1
I__221/I                                          InMux                          0              3764   1880  FALL       1
I__221/O                                          InMux                        217              3981   1880  FALL       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/in3             LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
U1.Sync_wr_ctrl_inst.m1_LC_2_11_4/lcout           LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL      15
I__527/I                                          LocalMux                       0              4269   1880  FALL       1
I__527/O                                          LocalMux                     309              4577   1880  FALL       1
I__540/I                                          InMux                          0              4577   3030  FALL       1
I__540/O                                          InMux                        217              4795   3030  FALL       1
U1.fifo_mem_inst.dout_esr_ctle_0_LC_2_10_2/in3    LogicCell40_SEQ_MODE_0000      0              4795   3030  FALL       1
U1.fifo_mem_inst.dout_esr_ctle_0_LC_2_10_2/lcout  LogicCell40_SEQ_MODE_0000    288              5082   3030  FALL      11
I__257/I                                          LocalMux                       0              5082   3030  FALL       1
I__257/O                                          LocalMux                     309              5391   3030  FALL       1
I__260/I                                          CEMux                          0              5391   3030  FALL       1
I__260/O                                          CEMux                        554              5945   3030  FALL       1
U1.fifo_mem_inst.dout_esr_0_LC_3_9_0/ce           LogicCell40_SEQ_MODE_1000      0              5945   3030  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__470/I                                            ClkMux                         0              2607  RISE       1
I__470/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_0_LC_3_9_0/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.fifo_mem_inst.mem_mem_0_0_physical/RDATA[10]
Path End         : U1.fifo_mem_inst.dout_esr_10_LC_2_9_5/in0
Capture Clock    : U1.fifo_mem_inst.dout_esr_10_LC_2_9_5/clk
Hold Constraint  : 0p
Path slack       : 3044p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2915

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                      2146
+ Data Path Delay                                  898
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5959
 
Launch Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
Clock                                               fifo_test        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf      0              2452  RISE       1
I__460/O                                            gio2CtrlBuf      0              2452  RISE       1
I__461/I                                            GlobalMux        0              2452  RISE       1
I__461/O                                            GlobalMux      154              2607  RISE       1
I__471/I                                            ClkMux           0              2607  RISE       1
I__471/O                                            ClkMux         309              2915  RISE       1
U1.fifo_mem_inst.mem_mem_0_0_physical/RCLK          SB_RAM40_4K      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.fifo_mem_inst.mem_mem_0_0_physical/RDATA[10]  SB_RAM40_4K                 2146              5061   3044  FALL       1
I__174/I                                         Odrv4                          0              5061   3044  FALL       1
I__174/O                                         Odrv4                        372              5433   3044  FALL       1
I__175/I                                         LocalMux                       0              5433   3044  FALL       1
I__175/O                                         LocalMux                     309              5742   3044  FALL       1
I__176/I                                         InMux                          0              5742   3044  FALL       1
I__176/O                                         InMux                        217              5959   3044  FALL       1
U1.fifo_mem_inst.dout_esr_10_LC_2_9_5/in0        LogicCell40_SEQ_MODE_1000      0              5959   3044  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__467/I                                            ClkMux                         0              2607  RISE       1
I__467/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_10_LC_2_9_5/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.fifo_mem_inst.mem_mem_0_0_physical/RDATA[8]
Path End         : U1.fifo_mem_inst.dout_esr_8_LC_2_9_1/in3
Capture Clock    : U1.fifo_mem_inst.dout_esr_8_LC_2_9_1/clk
Hold Constraint  : 0p
Path slack       : 3044p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2915

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                      2146
+ Data Path Delay                                  898
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5959
 
Launch Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
Clock                                               fifo_test        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf      0              2452  RISE       1
I__460/O                                            gio2CtrlBuf      0              2452  RISE       1
I__461/I                                            GlobalMux        0              2452  RISE       1
I__461/O                                            GlobalMux      154              2607  RISE       1
I__471/I                                            ClkMux           0              2607  RISE       1
I__471/O                                            ClkMux         309              2915  RISE       1
U1.fifo_mem_inst.mem_mem_0_0_physical/RCLK          SB_RAM40_4K      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.fifo_mem_inst.mem_mem_0_0_physical/RDATA[8]  SB_RAM40_4K                 2146              5061   3044  FALL       1
I__183/I                                        Odrv4                          0              5061   3044  FALL       1
I__183/O                                        Odrv4                        372              5433   3044  FALL       1
I__184/I                                        LocalMux                       0              5433   3044  FALL       1
I__184/O                                        LocalMux                     309              5742   3044  FALL       1
I__185/I                                        InMux                          0              5742   3044  FALL       1
I__185/O                                        InMux                        217              5959   3044  FALL       1
U1.fifo_mem_inst.dout_esr_8_LC_2_9_1/in3        LogicCell40_SEQ_MODE_1000      0              5959   3044  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__467/I                                            ClkMux                         0              2607  RISE       1
I__467/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_8_LC_2_9_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_wr_ctrl_inst.full_LC_2_12_2/lcout
Path End         : U1.fifo_mem_inst.mem_mem_0_0_physical/WCLKE
Capture Clock    : U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK
Hold Constraint  : 0p
Path slack       : 3247p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                         27
------------------------------------------------   ---- 
End-of-path required time (ps)                     2943

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 2735
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6190
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_ctrl_inst.full_LC_2_12_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_wr_ctrl_inst.full_LC_2_12_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1697  FALL       5
I__315/I                                             LocalMux                       0              3455   3248  FALL       1
I__315/O                                             LocalMux                     309              3764   3248  FALL       1
I__320/I                                             InMux                          0              3764   3248  FALL       1
I__320/O                                             InMux                        217              3981   3248  FALL       1
U1.Sync_wr_ctrl_inst.full_RNIUQEU_0_LC_3_11_1/in3    LogicCell40_SEQ_MODE_0000      0              3981   3248  FALL       1
U1.Sync_wr_ctrl_inst.full_RNIUQEU_0_LC_3_11_1/lcout  LogicCell40_SEQ_MODE_0000    288              4269   3248  FALL       1
I__308/I                                             Odrv4                          0              4269   3248  FALL       1
I__308/O                                             Odrv4                        372              4640   3248  FALL       1
I__309/I                                             Span4Mux_h                     0              4640   3248  FALL       1
I__309/O                                             Span4Mux_h                   316              4956   3248  FALL       1
I__310/I                                             Span4Mux_v                     0              4956   3248  FALL       1
I__310/O                                             Span4Mux_v                   372              5328   3248  FALL       1
I__311/I                                             LocalMux                       0              5328   3248  FALL       1
I__311/O                                             LocalMux                     309              5636   3248  FALL       1
I__312/I                                             CEMux                          0              5636   3248  FALL       1
I__312/O                                             CEMux                        554              6190   3248  FALL       1
U1.fifo_mem_inst.mem_mem_0_0_physical/WCLKE          SB_RAM40_4K                    0              6190   3248  FALL       1

Capture Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
Clock                                               fifo_test        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf      0              2452  RISE       1
I__460/O                                            gio2CtrlBuf      0              2452  RISE       1
I__461/I                                            GlobalMux        0              2452  RISE       1
I__461/O                                            GlobalMux      154              2607  RISE       1
I__472/I                                            ClkMux           0              2607  RISE       1
I__472/O                                            ClkMux         309              2915  RISE       1
U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK          SB_RAM40_4K      0              2915  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.fifo_mem_inst.mem_mem_0_0_physical/RDATA[5]
Path End         : U1.fifo_mem_inst.dout_esr_5_LC_1_9_4/in3
Capture Clock    : U1.fifo_mem_inst.dout_esr_5_LC_1_9_4/clk
Hold Constraint  : 0p
Path slack       : 3360p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2915

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                      2146
+ Data Path Delay                                 1214
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6275
 
Launch Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
Clock                                               fifo_test        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf      0              2452  RISE       1
I__460/O                                            gio2CtrlBuf      0              2452  RISE       1
I__461/I                                            GlobalMux        0              2452  RISE       1
I__461/O                                            GlobalMux      154              2607  RISE       1
I__471/I                                            ClkMux           0              2607  RISE       1
I__471/O                                            ClkMux         309              2915  RISE       1
U1.fifo_mem_inst.mem_mem_0_0_physical/RCLK          SB_RAM40_4K      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.fifo_mem_inst.mem_mem_0_0_physical/RDATA[5]  SB_RAM40_4K                 2146              5061   3359  FALL       1
I__156/I                                        Odrv4                          0              5061   3359  FALL       1
I__156/O                                        Odrv4                        372              5433   3359  FALL       1
I__157/I                                        Span4Mux_h                     0              5433   3359  FALL       1
I__157/O                                        Span4Mux_h                   316              5749   3359  FALL       1
I__158/I                                        LocalMux                       0              5749   3359  FALL       1
I__158/O                                        LocalMux                     309              6057   3359  FALL       1
I__159/I                                        InMux                          0              6057   3359  FALL       1
I__159/O                                        InMux                        217              6275   3359  FALL       1
U1.fifo_mem_inst.dout_esr_5_LC_1_9_4/in3        LogicCell40_SEQ_MODE_1000      0              6275   3359  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__464/I                                            ClkMux                         0              2607  RISE       1
I__464/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_5_LC_1_9_4/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.fifo_mem_inst.mem_mem_0_0_physical/RDATA[7]
Path End         : U1.fifo_mem_inst.dout_esr_7_LC_2_9_0/in3
Capture Clock    : U1.fifo_mem_inst.dout_esr_7_LC_2_9_0/clk
Hold Constraint  : 0p
Path slack       : 3416p

Capture Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2915

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                      2146
+ Data Path Delay                                 1270
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6331
 
Launch Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
Clock                                               fifo_test        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf      0              2452  RISE       1
I__460/O                                            gio2CtrlBuf      0              2452  RISE       1
I__461/I                                            GlobalMux        0              2452  RISE       1
I__461/O                                            GlobalMux      154              2607  RISE       1
I__471/I                                            ClkMux           0              2607  RISE       1
I__471/O                                            ClkMux         309              2915  RISE       1
U1.fifo_mem_inst.mem_mem_0_0_physical/RCLK          SB_RAM40_4K      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.fifo_mem_inst.mem_mem_0_0_physical/RDATA[7]  SB_RAM40_4K                 2146              5061   3416  FALL       1
I__192/I                                        Odrv4                          0              5061   3416  FALL       1
I__192/O                                        Odrv4                        372              5433   3416  FALL       1
I__193/I                                        Span4Mux_v                     0              5433   3416  FALL       1
I__193/O                                        Span4Mux_v                   372              5805   3416  FALL       1
I__194/I                                        LocalMux                       0              5805   3416  FALL       1
I__194/O                                        LocalMux                     309              6113   3416  FALL       1
I__195/I                                        InMux                          0              6113   3416  FALL       1
I__195/O                                        InMux                        217              6331   3416  FALL       1
U1.fifo_mem_inst.dout_esr_7_LC_2_9_0/in3        LogicCell40_SEQ_MODE_1000      0              6331   3416  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__467/I                                            ClkMux                         0              2607  RISE       1
I__467/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_7_LC_2_9_0/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Write_enable
Path End         : U1.Sync_data_counter_inst.data_cnt_4_LC_1_12_4/in2
Capture Clock    : U1.Sync_data_counter_inst.data_cnt_4_LC_1_12_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3753
---------------------------------------   ---- 
End-of-path arrival time (ps)             3753
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Write_enable                                        fifo_test                      0                 0   +INF  RISE       1
Write_enable_ibuf_iopad/PACKAGEPIN:in               IO_PAD                         0                 0   +INF  RISE       1
Write_enable_ibuf_iopad/DOUT                        IO_PAD                       590               590   +INF  RISE       1
Write_enable_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
Write_enable_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__324/I                                            Odrv12                         0              1053   +INF  FALL       1
I__324/O                                            Odrv12                       540              1593   +INF  FALL       1
I__326/I                                            Sp12to4                        0              1593   +INF  FALL       1
I__326/O                                            Sp12to4                      449              2042   +INF  FALL       1
I__330/I                                            Span4Mux_v                     0              2042   +INF  FALL       1
I__330/O                                            Span4Mux_v                   372              2413   +INF  FALL       1
I__334/I                                            LocalMux                       0              2413   +INF  FALL       1
I__334/O                                            LocalMux                     309              2722   +INF  FALL       1
I__340/I                                            InMux                          0              2722   +INF  FALL       1
I__340/O                                            InMux                        217              2940   +INF  FALL       1
Write_enable_ibuf_RNIMUP_LC_2_11_0/in3              LogicCell40_SEQ_MODE_0000      0              2940   +INF  FALL       1
Write_enable_ibuf_RNIMUP_LC_2_11_0/lcout            LogicCell40_SEQ_MODE_0000    288              3227   +INF  FALL       7
I__348/I                                            LocalMux                       0              3227   +INF  FALL       1
I__348/O                                            LocalMux                     309              3536   +INF  FALL       1
I__355/I                                            InMux                          0              3536   +INF  FALL       1
I__355/O                                            InMux                        217              3753   +INF  FALL       1
I__357/I                                            CascadeMux                     0              3753   +INF  FALL       1
I__357/O                                            CascadeMux                     0              3753   +INF  FALL       1
U1.Sync_data_counter_inst.data_cnt_4_LC_1_12_4/in2  LogicCell40_SEQ_MODE_1000      0              3753   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__462/I                                            ClkMux                         0              2607  RISE       1
I__462/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_data_counter_inst.data_cnt_4_LC_1_12_4/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Write_enable
Path End         : U1.Sync_data_counter_inst.data_cnt_0_LC_2_10_0/in2
Capture Clock    : U1.Sync_data_counter_inst.data_cnt_0_LC_2_10_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2609
---------------------------------------   ---- 
End-of-path arrival time (ps)             2609
 
Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Write_enable                                        fifo_test                      0                 0   +INF  FALL       1
Write_enable_ibuf_iopad/PACKAGEPIN:in               IO_PAD                         0                 0   +INF  FALL       1
Write_enable_ibuf_iopad/DOUT                        IO_PAD                       540               540   +INF  FALL       1
Write_enable_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
Write_enable_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001       463              1003   +INF  FALL       1
I__324/I                                            Odrv12                         0              1003   +INF  FALL       1
I__324/O                                            Odrv12                       540              1543   +INF  FALL       1
I__327/I                                            Span12Mux_v                    0              1543   +INF  FALL       1
I__327/O                                            Span12Mux_v                  540              2083   +INF  FALL       1
I__331/I                                            LocalMux                       0              2083   +INF  FALL       1
I__331/O                                            LocalMux                     309              2392   +INF  FALL       1
I__336/I                                            InMux                          0              2392   +INF  FALL       1
I__336/O                                            InMux                        217              2609   +INF  FALL       1
I__342/I                                            CascadeMux                     0              2609   +INF  FALL       1
I__342/O                                            CascadeMux                     0              2609   +INF  FALL       1
U1.Sync_data_counter_inst.data_cnt_0_LC_2_10_0/in2  LogicCell40_SEQ_MODE_1000      0              2609   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__465/I                                            ClkMux                         0              2607  RISE       1
I__465/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_data_counter_inst.data_cnt_0_LC_2_10_0/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Reset
Path End         : U1.Sync_data_counter_inst.data_cnt_4_LC_1_12_4/sr
Capture Clock    : U1.Sync_data_counter_inst.data_cnt_4_LC_1_12_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -197
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2778
---------------------------------------   ---- 
End-of-path arrival time (ps)             2778
 
Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Reset                                              fifo_test                      0                 0   +INF  RISE       1
Reset_ibuf_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0   +INF  RISE       1
Reset_ibuf_iopad/DOUT                              IO_PAD                       590               590   +INF  RISE       1
Reset_ibuf_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
Reset_ibuf_preio/DIN0                              PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__414/I                                           Odrv4                          0              1053   +INF  FALL       1
I__414/O                                           Odrv4                        372              1425   +INF  FALL       1
I__417/I                                           Span4Mux_h                     0              1425   +INF  FALL       1
I__417/O                                           Span4Mux_h                   316              1740   +INF  FALL       1
I__423/I                                           Span4Mux_v                     0              1740   +INF  FALL       1
I__423/O                                           Span4Mux_v                   372              2112   +INF  FALL       1
I__434/I                                           LocalMux                       0              2112   +INF  FALL       1
I__434/O                                           LocalMux                     309              2421   +INF  FALL       1
I__443/I                                           SRMux                          0              2421   +INF  FALL       1
I__443/O                                           SRMux                        358              2778   +INF  FALL       1
U1.Sync_data_counter_inst.data_cnt_4_LC_1_12_4/sr  LogicCell40_SEQ_MODE_1000      0              2778   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__462/I                                            ClkMux                         0              2607  RISE       1
I__462/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_data_counter_inst.data_cnt_4_LC_1_12_4/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Reset
Path End         : U1.Sync_data_counter_inst.data_cnt_3_LC_1_12_3/sr
Capture Clock    : U1.Sync_data_counter_inst.data_cnt_3_LC_1_12_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -197
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2728
---------------------------------------   ---- 
End-of-path arrival time (ps)             2728
 
Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Reset                                              fifo_test                      0                 0   +INF  FALL       1
Reset_ibuf_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0   +INF  FALL       1
Reset_ibuf_iopad/DOUT                              IO_PAD                       540               540   +INF  FALL       1
Reset_ibuf_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
Reset_ibuf_preio/DIN0                              PRE_IO_PIN_TYPE_000001       463              1003   +INF  FALL       1
I__414/I                                           Odrv4                          0              1003   +INF  FALL       1
I__414/O                                           Odrv4                        372              1375   +INF  FALL       1
I__417/I                                           Span4Mux_h                     0              1375   +INF  FALL       1
I__417/O                                           Span4Mux_h                   316              1690   +INF  FALL       1
I__423/I                                           Span4Mux_v                     0              1690   +INF  FALL       1
I__423/O                                           Span4Mux_v                   372              2062   +INF  FALL       1
I__434/I                                           LocalMux                       0              2062   +INF  FALL       1
I__434/O                                           LocalMux                     309              2371   +INF  FALL       1
I__443/I                                           SRMux                          0              2371   +INF  FALL       1
I__443/O                                           SRMux                        358              2728   +INF  FALL       1
U1.Sync_data_counter_inst.data_cnt_3_LC_1_12_3/sr  LogicCell40_SEQ_MODE_1000      0              2728   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__462/I                                            ClkMux                         0              2607  RISE       1
I__462/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_data_counter_inst.data_cnt_3_LC_1_12_3/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Din[10]
Path End         : U1.fifo_mem_inst.mem_mem_0_0_physical/WDATA[10]
Capture Clock    : U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                          35
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2638
---------------------------------------   ---- 
End-of-path arrival time (ps)             2638
 
Data path
pin name                                         model name              delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
Din[10]                                          fifo_test                   0                 0   +INF  RISE       1
Din_ibuf_10_iopad/PACKAGEPIN:in                  IO_PAD                      0                 0   +INF  RISE       1
Din_ibuf_10_iopad/DOUT                           IO_PAD                    590               590   +INF  RISE       1
Din_ibuf_10_preio/PADIN                          PRE_IO_PIN_TYPE_000001      0               590   +INF  RISE       1
Din_ibuf_10_preio/DIN0                           PRE_IO_PIN_TYPE_000001    463              1053   +INF  FALL       1
I__133/I                                         Odrv4                       0              1053   +INF  FALL       1
I__133/O                                         Odrv4                     372              1425   +INF  FALL       1
I__134/I                                         Span4Mux_h                  0              1425   +INF  FALL       1
I__134/O                                         Span4Mux_h                316              1740   +INF  FALL       1
I__135/I                                         Span4Mux_v                  0              1740   +INF  FALL       1
I__135/O                                         Span4Mux_v                372              2112   +INF  FALL       1
I__136/I                                         LocalMux                    0              2112   +INF  FALL       1
I__136/O                                         LocalMux                  309              2421   +INF  FALL       1
I__137/I                                         InMux                       0              2421   +INF  FALL       1
I__137/O                                         InMux                     217              2638   +INF  FALL       1
U1.fifo_mem_inst.mem_mem_0_0_physical/WDATA[10]  SB_RAM40_4K                 0              2638   +INF  FALL       1

Capture Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
Clock                                               fifo_test        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf      0              2452  RISE       1
I__460/O                                            gio2CtrlBuf      0              2452  RISE       1
I__461/I                                            GlobalMux        0              2452  RISE       1
I__461/O                                            GlobalMux      154              2607  RISE       1
I__472/I                                            ClkMux           0              2607  RISE       1
I__472/O                                            ClkMux         309              2915  RISE       1
U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK          SB_RAM40_4K      0              2915  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Din[9]
Path End         : U1.fifo_mem_inst.mem_mem_0_0_physical/WDATA[9]
Capture Clock    : U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                          35
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3381
---------------------------------------   ---- 
End-of-path arrival time (ps)             3381
 
Data path
pin name                                        model name              delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
Din[9]                                          fifo_test                   0                 0   +INF  RISE       1
Din_ibuf_9_iopad/PACKAGEPIN:in                  IO_PAD                      0                 0   +INF  RISE       1
Din_ibuf_9_iopad/DOUT                           IO_PAD                    590               590   +INF  RISE       1
Din_ibuf_9_preio/PADIN                          PRE_IO_PIN_TYPE_000001      0               590   +INF  RISE       1
Din_ibuf_9_preio/DIN0                           PRE_IO_PIN_TYPE_000001    463              1053   +INF  FALL       1
I__117/I                                        Odrv4                       0              1053   +INF  FALL       1
I__117/O                                        Odrv4                     372              1425   +INF  FALL       1
I__118/I                                        Span4Mux_v                  0              1425   +INF  FALL       1
I__118/O                                        Span4Mux_v                372              1796   +INF  FALL       1
I__119/I                                        Span4Mux_v                  0              1796   +INF  FALL       1
I__119/O                                        Span4Mux_v                372              2168   +INF  FALL       1
I__120/I                                        Span4Mux_h                  0              2168   +INF  FALL       1
I__120/O                                        Span4Mux_h                316              2484   +INF  FALL       1
I__121/I                                        Span4Mux_v                  0              2484   +INF  FALL       1
I__121/O                                        Span4Mux_v                372              2855   +INF  FALL       1
I__122/I                                        LocalMux                    0              2855   +INF  FALL       1
I__122/O                                        LocalMux                  309              3164   +INF  FALL       1
I__123/I                                        InMux                       0              3164   +INF  FALL       1
I__123/O                                        InMux                     217              3381   +INF  FALL       1
U1.fifo_mem_inst.mem_mem_0_0_physical/WDATA[9]  SB_RAM40_4K                 0              3381   +INF  FALL       1

Capture Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
Clock                                               fifo_test        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf      0              2452  RISE       1
I__460/O                                            gio2CtrlBuf      0              2452  RISE       1
I__461/I                                            GlobalMux        0              2452  RISE       1
I__461/O                                            GlobalMux      154              2607  RISE       1
I__472/I                                            ClkMux           0              2607  RISE       1
I__472/O                                            ClkMux         309              2915  RISE       1
U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK          SB_RAM40_4K      0              2915  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Din[8]
Path End         : U1.fifo_mem_inst.mem_mem_0_0_physical/WDATA[8]
Capture Clock    : U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                          35
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2659
---------------------------------------   ---- 
End-of-path arrival time (ps)             2659
 
Data path
pin name                                        model name              delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
Din[8]                                          fifo_test                   0                 0   +INF  RISE       1
Din_ibuf_8_iopad/PACKAGEPIN:in                  IO_PAD                      0                 0   +INF  RISE       1
Din_ibuf_8_iopad/DOUT                           IO_PAD                    590               590   +INF  RISE       1
Din_ibuf_8_preio/PADIN                          PRE_IO_PIN_TYPE_000001      0               590   +INF  RISE       1
Din_ibuf_8_preio/DIN0                           PRE_IO_PIN_TYPE_000001    463              1053   +INF  FALL       1
I__106/I                                        Odrv12                      0              1053   +INF  FALL       1
I__106/O                                        Odrv12                    540              1593   +INF  FALL       1
I__107/I                                        Span12Mux_v                 0              1593   +INF  FALL       1
I__107/O                                        Span12Mux_v               540              2133   +INF  FALL       1
I__108/I                                        LocalMux                    0              2133   +INF  FALL       1
I__108/O                                        LocalMux                  309              2442   +INF  FALL       1
I__109/I                                        InMux                       0              2442   +INF  FALL       1
I__109/O                                        InMux                     217              2659   +INF  FALL       1
U1.fifo_mem_inst.mem_mem_0_0_physical/WDATA[8]  SB_RAM40_4K                 0              2659   +INF  FALL       1

Capture Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
Clock                                               fifo_test        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf      0              2452  RISE       1
I__460/O                                            gio2CtrlBuf      0              2452  RISE       1
I__461/I                                            GlobalMux        0              2452  RISE       1
I__461/O                                            GlobalMux      154              2607  RISE       1
I__472/I                                            ClkMux           0              2607  RISE       1
I__472/O                                            ClkMux         309              2915  RISE       1
U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK          SB_RAM40_4K      0              2915  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Din[7]
Path End         : U1.fifo_mem_inst.mem_mem_0_0_physical/WDATA[7]
Capture Clock    : U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                          35
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3381
---------------------------------------   ---- 
End-of-path arrival time (ps)             3381
 
Data path
pin name                                        model name              delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
Din[7]                                          fifo_test                   0                 0   +INF  RISE       1
Din_ibuf_7_iopad/PACKAGEPIN:in                  IO_PAD                      0                 0   +INF  RISE       1
Din_ibuf_7_iopad/DOUT                           IO_PAD                    590               590   +INF  RISE       1
Din_ibuf_7_preio/PADIN                          PRE_IO_PIN_TYPE_000001      0               590   +INF  RISE       1
Din_ibuf_7_preio/DIN0                           PRE_IO_PIN_TYPE_000001    463              1053   +INF  FALL       1
I__110/I                                        Odrv4                       0              1053   +INF  FALL       1
I__110/O                                        Odrv4                     372              1425   +INF  FALL       1
I__111/I                                        Span4Mux_v                  0              1425   +INF  FALL       1
I__111/O                                        Span4Mux_v                372              1796   +INF  FALL       1
I__112/I                                        Span4Mux_v                  0              1796   +INF  FALL       1
I__112/O                                        Span4Mux_v                372              2168   +INF  FALL       1
I__113/I                                        Span4Mux_h                  0              2168   +INF  FALL       1
I__113/O                                        Span4Mux_h                316              2484   +INF  FALL       1
I__114/I                                        Span4Mux_v                  0              2484   +INF  FALL       1
I__114/O                                        Span4Mux_v                372              2855   +INF  FALL       1
I__115/I                                        LocalMux                    0              2855   +INF  FALL       1
I__115/O                                        LocalMux                  309              3164   +INF  FALL       1
I__116/I                                        InMux                       0              3164   +INF  FALL       1
I__116/O                                        InMux                     217              3381   +INF  FALL       1
U1.fifo_mem_inst.mem_mem_0_0_physical/WDATA[7]  SB_RAM40_4K                 0              3381   +INF  FALL       1

Capture Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
Clock                                               fifo_test        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf      0              2452  RISE       1
I__460/O                                            gio2CtrlBuf      0              2452  RISE       1
I__461/I                                            GlobalMux        0              2452  RISE       1
I__461/O                                            GlobalMux      154              2607  RISE       1
I__472/I                                            ClkMux           0              2607  RISE       1
I__472/O                                            ClkMux         309              2915  RISE       1
U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK          SB_RAM40_4K      0              2915  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Din[6]
Path End         : U1.fifo_mem_inst.mem_mem_0_0_physical/WDATA[6]
Capture Clock    : U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                          35
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2659
---------------------------------------   ---- 
End-of-path arrival time (ps)             2659
 
Data path
pin name                                        model name              delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
Din[6]                                          fifo_test                   0                 0   +INF  RISE       1
Din_ibuf_6_iopad/PACKAGEPIN:in                  IO_PAD                      0                 0   +INF  RISE       1
Din_ibuf_6_iopad/DOUT                           IO_PAD                    590               590   +INF  RISE       1
Din_ibuf_6_preio/PADIN                          PRE_IO_PIN_TYPE_000001      0               590   +INF  RISE       1
Din_ibuf_6_preio/DIN0                           PRE_IO_PIN_TYPE_000001    463              1053   +INF  FALL       1
I__89/I                                         Odrv12                      0              1053   +INF  FALL       1
I__89/O                                         Odrv12                    540              1593   +INF  FALL       1
I__90/I                                         Span12Mux_v                 0              1593   +INF  FALL       1
I__90/O                                         Span12Mux_v               540              2133   +INF  FALL       1
I__91/I                                         LocalMux                    0              2133   +INF  FALL       1
I__91/O                                         LocalMux                  309              2442   +INF  FALL       1
I__92/I                                         InMux                       0              2442   +INF  FALL       1
I__92/O                                         InMux                     217              2659   +INF  FALL       1
U1.fifo_mem_inst.mem_mem_0_0_physical/WDATA[6]  SB_RAM40_4K                 0              2659   +INF  FALL       1

Capture Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
Clock                                               fifo_test        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf      0              2452  RISE       1
I__460/O                                            gio2CtrlBuf      0              2452  RISE       1
I__461/I                                            GlobalMux        0              2452  RISE       1
I__461/O                                            GlobalMux      154              2607  RISE       1
I__472/I                                            ClkMux           0              2607  RISE       1
I__472/O                                            ClkMux         309              2915  RISE       1
U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK          SB_RAM40_4K      0              2915  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Din[5]
Path End         : U1.fifo_mem_inst.mem_mem_0_0_physical/WDATA[5]
Capture Clock    : U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                          35
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3423
---------------------------------------   ---- 
End-of-path arrival time (ps)             3423
 
Data path
pin name                                        model name              delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
Din[5]                                          fifo_test                   0                 0   +INF  RISE       1
Din_ibuf_5_iopad/PACKAGEPIN:in                  IO_PAD                      0                 0   +INF  RISE       1
Din_ibuf_5_iopad/DOUT                           IO_PAD                    590               590   +INF  RISE       1
Din_ibuf_5_preio/PADIN                          PRE_IO_PIN_TYPE_000001      0               590   +INF  RISE       1
Din_ibuf_5_preio/DIN0                           PRE_IO_PIN_TYPE_000001    463              1053   +INF  FALL       1
I__97/I                                         Odrv12                      0              1053   +INF  FALL       1
I__97/O                                         Odrv12                    540              1593   +INF  FALL       1
I__98/I                                         Span12Mux_v                 0              1593   +INF  FALL       1
I__98/O                                         Span12Mux_v               540              2133   +INF  FALL       1
I__99/I                                         Sp12to4                     0              2133   +INF  FALL       1
I__99/O                                         Sp12to4                   449              2582   +INF  FALL       1
I__100/I                                        Span4Mux_h                  0              2582   +INF  FALL       1
I__100/O                                        Span4Mux_h                316              2897   +INF  FALL       1
I__101/I                                        LocalMux                    0              2897   +INF  FALL       1
I__101/O                                        LocalMux                  309              3206   +INF  FALL       1
I__102/I                                        InMux                       0              3206   +INF  FALL       1
I__102/O                                        InMux                     217              3423   +INF  FALL       1
U1.fifo_mem_inst.mem_mem_0_0_physical/WDATA[5]  SB_RAM40_4K                 0              3423   +INF  FALL       1

Capture Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
Clock                                               fifo_test        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf      0              2452  RISE       1
I__460/O                                            gio2CtrlBuf      0              2452  RISE       1
I__461/I                                            GlobalMux        0              2452  RISE       1
I__461/O                                            GlobalMux      154              2607  RISE       1
I__472/I                                            ClkMux           0              2607  RISE       1
I__472/O                                            ClkMux         309              2915  RISE       1
U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK          SB_RAM40_4K      0              2915  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Din[4]
Path End         : U1.fifo_mem_inst.mem_mem_0_0_physical/WDATA[4]
Capture Clock    : U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                          35
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2659
---------------------------------------   ---- 
End-of-path arrival time (ps)             2659
 
Data path
pin name                                        model name              delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
Din[4]                                          fifo_test                   0                 0   +INF  RISE       1
Din_ibuf_4_iopad/PACKAGEPIN:in                  IO_PAD                      0                 0   +INF  RISE       1
Din_ibuf_4_iopad/DOUT                           IO_PAD                    590               590   +INF  RISE       1
Din_ibuf_4_preio/PADIN                          PRE_IO_PIN_TYPE_000001      0               590   +INF  RISE       1
Din_ibuf_4_preio/DIN0                           PRE_IO_PIN_TYPE_000001    463              1053   +INF  FALL       1
I__129/I                                        Odrv12                      0              1053   +INF  FALL       1
I__129/O                                        Odrv12                    540              1593   +INF  FALL       1
I__130/I                                        Span12Mux_v                 0              1593   +INF  FALL       1
I__130/O                                        Span12Mux_v               540              2133   +INF  FALL       1
I__131/I                                        LocalMux                    0              2133   +INF  FALL       1
I__131/O                                        LocalMux                  309              2442   +INF  FALL       1
I__132/I                                        InMux                       0              2442   +INF  FALL       1
I__132/O                                        InMux                     217              2659   +INF  FALL       1
U1.fifo_mem_inst.mem_mem_0_0_physical/WDATA[4]  SB_RAM40_4K                 0              2659   +INF  FALL       1

Capture Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
Clock                                               fifo_test        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf      0              2452  RISE       1
I__460/O                                            gio2CtrlBuf      0              2452  RISE       1
I__461/I                                            GlobalMux        0              2452  RISE       1
I__461/O                                            GlobalMux      154              2607  RISE       1
I__472/I                                            ClkMux           0              2607  RISE       1
I__472/O                                            ClkMux         309              2915  RISE       1
U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK          SB_RAM40_4K      0              2915  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Din[3]
Path End         : U1.fifo_mem_inst.mem_mem_0_0_physical/WDATA[3]
Capture Clock    : U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                          35
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3010
---------------------------------------   ---- 
End-of-path arrival time (ps)             3010
 
Data path
pin name                                        model name              delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
Din[3]                                          fifo_test                   0                 0   +INF  RISE       1
Din_ibuf_3_iopad/PACKAGEPIN:in                  IO_PAD                      0                 0   +INF  RISE       1
Din_ibuf_3_iopad/DOUT                           IO_PAD                    590               590   +INF  RISE       1
Din_ibuf_3_preio/PADIN                          PRE_IO_PIN_TYPE_000001      0               590   +INF  RISE       1
Din_ibuf_3_preio/DIN0                           PRE_IO_PIN_TYPE_000001    463              1053   +INF  FALL       1
I__83/I                                         Odrv4                       0              1053   +INF  FALL       1
I__83/O                                         Odrv4                     372              1425   +INF  FALL       1
I__84/I                                         Span4Mux_v                  0              1425   +INF  FALL       1
I__84/O                                         Span4Mux_v                372              1796   +INF  FALL       1
I__85/I                                         Span4Mux_h                  0              1796   +INF  FALL       1
I__85/O                                         Span4Mux_h                316              2112   +INF  FALL       1
I__86/I                                         Span4Mux_v                  0              2112   +INF  FALL       1
I__86/O                                         Span4Mux_v                372              2484   +INF  FALL       1
I__87/I                                         LocalMux                    0              2484   +INF  FALL       1
I__87/O                                         LocalMux                  309              2792   +INF  FALL       1
I__88/I                                         InMux                       0              2792   +INF  FALL       1
I__88/O                                         InMux                     217              3010   +INF  FALL       1
U1.fifo_mem_inst.mem_mem_0_0_physical/WDATA[3]  SB_RAM40_4K                 0              3010   +INF  FALL       1

Capture Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
Clock                                               fifo_test        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf      0              2452  RISE       1
I__460/O                                            gio2CtrlBuf      0              2452  RISE       1
I__461/I                                            GlobalMux        0              2452  RISE       1
I__461/O                                            GlobalMux      154              2607  RISE       1
I__472/I                                            ClkMux           0              2607  RISE       1
I__472/O                                            ClkMux         309              2915  RISE       1
U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK          SB_RAM40_4K      0              2915  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Din[2]
Path End         : U1.fifo_mem_inst.mem_mem_0_0_physical/WDATA[2]
Capture Clock    : U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                          35
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2659
---------------------------------------   ---- 
End-of-path arrival time (ps)             2659
 
Data path
pin name                                        model name              delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
Din[2]                                          fifo_test                   0                 0   +INF  RISE       1
Din_ibuf_2_iopad/PACKAGEPIN:in                  IO_PAD                      0                 0   +INF  RISE       1
Din_ibuf_2_iopad/DOUT                           IO_PAD                    590               590   +INF  RISE       1
Din_ibuf_2_preio/PADIN                          PRE_IO_PIN_TYPE_000001      0               590   +INF  RISE       1
Din_ibuf_2_preio/DIN0                           PRE_IO_PIN_TYPE_000001    463              1053   +INF  FALL       1
I__93/I                                         Odrv12                      0              1053   +INF  FALL       1
I__93/O                                         Odrv12                    540              1593   +INF  FALL       1
I__94/I                                         Span12Mux_v                 0              1593   +INF  FALL       1
I__94/O                                         Span12Mux_v               540              2133   +INF  FALL       1
I__95/I                                         LocalMux                    0              2133   +INF  FALL       1
I__95/O                                         LocalMux                  309              2442   +INF  FALL       1
I__96/I                                         InMux                       0              2442   +INF  FALL       1
I__96/O                                         InMux                     217              2659   +INF  FALL       1
U1.fifo_mem_inst.mem_mem_0_0_physical/WDATA[2]  SB_RAM40_4K                 0              2659   +INF  FALL       1

Capture Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
Clock                                               fifo_test        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf      0              2452  RISE       1
I__460/O                                            gio2CtrlBuf      0              2452  RISE       1
I__461/I                                            GlobalMux        0              2452  RISE       1
I__461/O                                            GlobalMux      154              2607  RISE       1
I__472/I                                            ClkMux           0              2607  RISE       1
I__472/O                                            ClkMux         309              2915  RISE       1
U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK          SB_RAM40_4K      0              2915  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Din[1]
Path End         : U1.fifo_mem_inst.mem_mem_0_0_physical/WDATA[1]
Capture Clock    : U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                          35
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2119
---------------------------------------   ---- 
End-of-path arrival time (ps)             2119
 
Data path
pin name                                        model name              delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
Din[1]                                          fifo_test                   0                 0   +INF  RISE       1
Din_ibuf_1_iopad/PACKAGEPIN:in                  IO_PAD                      0                 0   +INF  RISE       1
Din_ibuf_1_iopad/DOUT                           IO_PAD                    590               590   +INF  RISE       1
Din_ibuf_1_preio/PADIN                          PRE_IO_PIN_TYPE_000001      0               590   +INF  RISE       1
Din_ibuf_1_preio/DIN0                           PRE_IO_PIN_TYPE_000001    463              1053   +INF  FALL       1
I__103/I                                        Odrv12                      0              1053   +INF  FALL       1
I__103/O                                        Odrv12                    540              1593   +INF  FALL       1
I__104/I                                        LocalMux                    0              1593   +INF  FALL       1
I__104/O                                        LocalMux                  309              1902   +INF  FALL       1
I__105/I                                        InMux                       0              1902   +INF  FALL       1
I__105/O                                        InMux                     217              2119   +INF  FALL       1
U1.fifo_mem_inst.mem_mem_0_0_physical/WDATA[1]  SB_RAM40_4K                 0              2119   +INF  FALL       1

Capture Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
Clock                                               fifo_test        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf      0              2452  RISE       1
I__460/O                                            gio2CtrlBuf      0              2452  RISE       1
I__461/I                                            GlobalMux        0              2452  RISE       1
I__461/O                                            GlobalMux      154              2607  RISE       1
I__472/I                                            ClkMux           0              2607  RISE       1
I__472/O                                            ClkMux         309              2915  RISE       1
U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK          SB_RAM40_4K      0              2915  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Din[0]
Path End         : U1.fifo_mem_inst.mem_mem_0_0_physical/WDATA[0]
Capture Clock    : U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                          35
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3199
---------------------------------------   ---- 
End-of-path arrival time (ps)             3199
 
Data path
pin name                                        model name              delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
Din[0]                                          fifo_test                   0                 0   +INF  RISE       1
Din_ibuf_0_iopad/PACKAGEPIN:in                  IO_PAD                      0                 0   +INF  RISE       1
Din_ibuf_0_iopad/DOUT                           IO_PAD                    590               590   +INF  RISE       1
Din_ibuf_0_preio/PADIN                          PRE_IO_PIN_TYPE_000001      0               590   +INF  RISE       1
Din_ibuf_0_preio/DIN0                           PRE_IO_PIN_TYPE_000001    463              1053   +INF  FALL       1
I__124/I                                        Odrv12                      0              1053   +INF  FALL       1
I__124/O                                        Odrv12                    540              1593   +INF  FALL       1
I__125/I                                        Span12Mux_v                 0              1593   +INF  FALL       1
I__125/O                                        Span12Mux_v               540              2133   +INF  FALL       1
I__126/I                                        Span12Mux_h                 0              2133   +INF  FALL       1
I__126/O                                        Span12Mux_h               540              2673   +INF  FALL       1
I__127/I                                        LocalMux                    0              2673   +INF  FALL       1
I__127/O                                        LocalMux                  309              2982   +INF  FALL       1
I__128/I                                        InMux                       0              2982   +INF  FALL       1
I__128/O                                        InMux                     217              3199   +INF  FALL       1
U1.fifo_mem_inst.mem_mem_0_0_physical/WDATA[0]  SB_RAM40_4K                 0              3199   +INF  FALL       1

Capture Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
Clock                                               fifo_test        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD         590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf      0              2452  RISE       1
I__460/O                                            gio2CtrlBuf      0              2452  RISE       1
I__461/I                                            GlobalMux        0              2452  RISE       1
I__461/O                                            GlobalMux      154              2607  RISE       1
I__472/I                                            ClkMux           0              2607  RISE       1
I__472/O                                            ClkMux         309              2915  RISE       1
U1.fifo_mem_inst.mem_mem_0_0_physical/WCLK          SB_RAM40_4K      0              2915  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.fifo_mem_inst.dout_esr_9_LC_3_9_7/lcout
Path End         : Dout[9]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 6049
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9504
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__470/I                                            ClkMux                         0              2607  RISE       1
I__470/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_9_LC_3_9_7/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.fifo_mem_inst.dout_esr_9_LC_3_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       1
I__261/I                                    Odrv4                          0              3455   +INF  RISE       1
I__261/O                                    Odrv4                        351              3806   +INF  RISE       1
I__262/I                                    Span4Mux_s3_h                  0              3806   +INF  RISE       1
I__262/O                                    Span4Mux_s3_h                231              4037   +INF  RISE       1
I__263/I                                    IoSpan4Mux                     0              4037   +INF  RISE       1
I__263/O                                    IoSpan4Mux                   288              4325   +INF  RISE       1
I__264/I                                    LocalMux                       0              4325   +INF  RISE       1
I__264/O                                    LocalMux                     330              4655   +INF  RISE       1
I__265/I                                    IoInMux                        0              4655   +INF  RISE       1
I__265/O                                    IoInMux                      259              4914   +INF  RISE       1
Dout_obuf_9_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0              4914   +INF  RISE       1
Dout_obuf_9_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237              7151   +INF  FALL       1
Dout_obuf_9_iopad/DIN                       IO_PAD                         0              7151   +INF  FALL       1
Dout_obuf_9_iopad/PACKAGEPIN:out            IO_PAD                      2353              9504   +INF  FALL       1
Dout[9]                                     fifo_test                      0              9504   +INF  FALL       1


++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.fifo_mem_inst.dout_esr_4_LC_3_9_5/lcout
Path End         : Dout[4]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 6393
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9848
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__470/I                                            ClkMux                         0              2607  RISE       1
I__470/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_4_LC_3_9_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.fifo_mem_inst.dout_esr_4_LC_3_9_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       1
I__268/I                                    Odrv12                         0              3455   +INF  RISE       1
I__268/O                                    Odrv12                       491              3946   +INF  RISE       1
I__269/I                                    Span12Mux_v                    0              3946   +INF  RISE       1
I__269/O                                    Span12Mux_v                  491              4437   +INF  RISE       1
I__270/I                                    Span12Mux_s5_h                 0              4437   +INF  RISE       1
I__270/O                                    Span12Mux_s5_h               231              4669   +INF  RISE       1
I__271/I                                    LocalMux                       0              4669   +INF  RISE       1
I__271/O                                    LocalMux                     330              4998   +INF  RISE       1
I__272/I                                    IoInMux                        0              4998   +INF  RISE       1
I__272/O                                    IoInMux                      259              5258   +INF  RISE       1
Dout_obuf_4_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0              5258   +INF  RISE       1
Dout_obuf_4_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237              7495   +INF  FALL       1
Dout_obuf_4_iopad/DIN                       IO_PAD                         0              7495   +INF  FALL       1
Dout_obuf_4_iopad/PACKAGEPIN:out            IO_PAD                      2353              9848   +INF  FALL       1
Dout[4]                                     fifo_test                      0              9848   +INF  FALL       1


++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.fifo_mem_inst.dout_esr_3_LC_3_9_4/lcout
Path End         : Dout[3]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (fifo_test|Clock:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  7130
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     10585
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__470/I                                            ClkMux                         0              2607  RISE       1
I__470/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_3_LC_3_9_4/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.fifo_mem_inst.dout_esr_3_LC_3_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       1
I__275/I                                    Odrv12                         0              3455   +INF  RISE       1
I__275/O                                    Odrv12                       491              3946   +INF  RISE       1
I__276/I                                    Span12Mux_v                    0              3946   +INF  RISE       1
I__276/O                                    Span12Mux_v                  491              4437   +INF  RISE       1
I__277/I                                    Span12Mux_s6_h                 0              4437   +INF  RISE       1
I__277/O                                    Span12Mux_s6_h               252              4690   +INF  RISE       1
I__278/I                                    Sp12to4                        0              4690   +INF  RISE       1
I__278/O                                    Sp12to4                      428              5117   +INF  RISE       1
I__279/I                                    IoSpan4Mux                     0              5117   +INF  RISE       1
I__279/O                                    IoSpan4Mux                   288              5405   +INF  RISE       1
I__280/I                                    LocalMux                       0              5405   +INF  RISE       1
I__280/O                                    LocalMux                     330              5735   +INF  RISE       1
I__281/I                                    IoInMux                        0              5735   +INF  RISE       1
I__281/O                                    IoInMux                      259              5994   +INF  RISE       1
Dout_obuf_3_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0              5994   +INF  RISE       1
Dout_obuf_3_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237              8231   +INF  FALL       1
Dout_obuf_3_iopad/DIN                       IO_PAD                         0              8231   +INF  FALL       1
Dout_obuf_3_iopad/PACKAGEPIN:out            IO_PAD                      2353             10585   +INF  FALL       1
Dout[3]                                     fifo_test                      0             10585   +INF  FALL       1


++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.fifo_mem_inst.dout_esr_2_LC_3_9_3/lcout
Path End         : Dout[2]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (fifo_test|Clock:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  6891
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     10346
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__470/I                                            ClkMux                         0              2607  RISE       1
I__470/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_2_LC_3_9_3/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.fifo_mem_inst.dout_esr_2_LC_3_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       1
I__284/I                                    Odrv12                         0              3455   +INF  RISE       1
I__284/O                                    Odrv12                       491              3946   +INF  RISE       1
I__285/I                                    Sp12to4                        0              3946   +INF  RISE       1
I__285/O                                    Sp12to4                      428              4374   +INF  RISE       1
I__286/I                                    Span4Mux_h                     0              4374   +INF  RISE       1
I__286/O                                    Span4Mux_h                   302              4676   +INF  RISE       1
I__287/I                                    Span4Mux_s2_h                  0              4676   +INF  RISE       1
I__287/O                                    Span4Mux_s2_h                203              4879   +INF  RISE       1
I__288/I                                    IoSpan4Mux                     0              4879   +INF  RISE       1
I__288/O                                    IoSpan4Mux                   288              5166   +INF  RISE       1
I__289/I                                    LocalMux                       0              5166   +INF  RISE       1
I__289/O                                    LocalMux                     330              5496   +INF  RISE       1
I__290/I                                    IoInMux                        0              5496   +INF  RISE       1
I__290/O                                    IoInMux                      259              5756   +INF  RISE       1
Dout_obuf_2_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0              5756   +INF  RISE       1
Dout_obuf_2_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237              7993   +INF  FALL       1
Dout_obuf_2_iopad/DIN                       IO_PAD                         0              7993   +INF  FALL       1
Dout_obuf_2_iopad/PACKAGEPIN:out            IO_PAD                      2353             10346   +INF  FALL       1
Dout[2]                                     fifo_test                      0             10346   +INF  FALL       1


++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.fifo_mem_inst.dout_esr_6_LC_3_9_2/lcout
Path End         : Dout[6]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 5923
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9378
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__470/I                                            ClkMux                         0              2607  RISE       1
I__470/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_6_LC_3_9_2/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.fifo_mem_inst.dout_esr_6_LC_3_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       1
I__293/I                                    Odrv12                         0              3455   +INF  RISE       1
I__293/O                                    Odrv12                       491              3946   +INF  RISE       1
I__294/I                                    Span12Mux_s6_h                 0              3946   +INF  RISE       1
I__294/O                                    Span12Mux_s6_h               252              4199   +INF  RISE       1
I__295/I                                    LocalMux                       0              4199   +INF  RISE       1
I__295/O                                    LocalMux                     330              4528   +INF  RISE       1
I__296/I                                    IoInMux                        0              4528   +INF  RISE       1
I__296/O                                    IoInMux                      259              4788   +INF  RISE       1
Dout_obuf_6_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0              4788   +INF  RISE       1
Dout_obuf_6_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237              7025   +INF  FALL       1
Dout_obuf_6_iopad/DIN                       IO_PAD                         0              7025   +INF  FALL       1
Dout_obuf_6_iopad/PACKAGEPIN:out            IO_PAD                      2353              9378   +INF  FALL       1
Dout[6]                                     fifo_test                      0              9378   +INF  FALL       1


++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.fifo_mem_inst.dout_esr_1_LC_3_9_1/lcout
Path End         : Dout[1]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (fifo_test|Clock:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  7116
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     10571
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__470/I                                            ClkMux                         0              2607  RISE       1
I__470/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_1_LC_3_9_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.fifo_mem_inst.dout_esr_1_LC_3_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       1
I__299/I                                    Odrv12                         0              3455   +INF  RISE       1
I__299/O                                    Odrv12                       491              3946   +INF  RISE       1
I__300/I                                    Span12Mux_v                    0              3946   +INF  RISE       1
I__300/O                                    Span12Mux_v                  491              4437   +INF  RISE       1
I__301/I                                    Sp12to4                        0              4437   +INF  RISE       1
I__301/O                                    Sp12to4                      428              4865   +INF  RISE       1
I__302/I                                    Span4Mux_v                     0              4865   +INF  RISE       1
I__302/O                                    Span4Mux_v                   351              5216   +INF  RISE       1
I__303/I                                    Span4Mux_s1_h                  0              5216   +INF  RISE       1
I__303/O                                    Span4Mux_s1_h                175              5391   +INF  RISE       1
I__304/I                                    LocalMux                       0              5391   +INF  RISE       1
I__304/O                                    LocalMux                     330              5721   +INF  RISE       1
I__305/I                                    IoInMux                        0              5721   +INF  RISE       1
I__305/O                                    IoInMux                      259              5980   +INF  RISE       1
Dout_obuf_1_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0              5980   +INF  RISE       1
Dout_obuf_1_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237              8217   +INF  FALL       1
Dout_obuf_1_iopad/DIN                       IO_PAD                         0              8217   +INF  FALL       1
Dout_obuf_1_iopad/PACKAGEPIN:out            IO_PAD                      2353             10571   +INF  FALL       1
Dout[1]                                     fifo_test                      0             10571   +INF  FALL       1


++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.fifo_mem_inst.dout_esr_0_LC_3_9_0/lcout
Path End         : Dout[0]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 6400
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9855
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__470/I                                            ClkMux                         0              2607  RISE       1
I__470/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_0_LC_3_9_0/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.fifo_mem_inst.dout_esr_0_LC_3_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       1
I__197/I                                    Odrv12                         0              3455   +INF  RISE       1
I__197/O                                    Odrv12                       491              3946   +INF  RISE       1
I__198/I                                    Span12Mux_v                    0              3946   +INF  RISE       1
I__198/O                                    Span12Mux_v                  491              4437   +INF  RISE       1
I__199/I                                    Span12Mux_s5_v                 0              4437   +INF  RISE       1
I__199/O                                    Span12Mux_s5_v               238              4676   +INF  RISE       1
I__200/I                                    LocalMux                       0              4676   +INF  RISE       1
I__200/O                                    LocalMux                     330              5005   +INF  RISE       1
I__201/I                                    IoInMux                        0              5005   +INF  RISE       1
I__201/O                                    IoInMux                      259              5265   +INF  RISE       1
Dout_obuf_0_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0              5265   +INF  RISE       1
Dout_obuf_0_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237              7502   +INF  FALL       1
Dout_obuf_0_iopad/DIN                       IO_PAD                         0              7502   +INF  FALL       1
Dout_obuf_0_iopad/PACKAGEPIN:out            IO_PAD                      2353              9855   +INF  FALL       1
Dout[0]                                     fifo_test                      0              9855   +INF  FALL       1


++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout
Path End         : Empty
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 5671
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9126
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       4
I__220/I                                    Odrv12                         0              3455   +INF  RISE       1
I__220/O                                    Odrv12                       491              3946   +INF  RISE       1
I__224/I                                    LocalMux                       0              3946   +INF  RISE       1
I__224/O                                    LocalMux                     330              4276   +INF  RISE       1
I__225/I                                    IoInMux                        0              4276   +INF  RISE       1
I__225/O                                    IoInMux                      259              4535   +INF  RISE       1
Empty_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001         0              4535   +INF  RISE       1
Empty_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001      2237              6773   +INF  FALL       1
Empty_obuf_iopad/DIN                        IO_PAD                         0              6773   +INF  FALL       1
Empty_obuf_iopad/PACKAGEPIN:out             IO_PAD                      2353              9126   +INF  FALL       1
Empty                                       fifo_test                      0              9126   +INF  FALL       1


++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.Sync_wr_ctrl_inst.full_LC_2_12_2/lcout
Path End         : Full
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 5671
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9126
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_ctrl_inst.full_LC_2_12_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.Sync_wr_ctrl_inst.full_LC_2_12_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       5
I__316/I                                   Odrv12                         0              3455   +INF  RISE       1
I__316/O                                   Odrv12                       491              3946   +INF  RISE       1
I__321/I                                   LocalMux                       0              3946   +INF  RISE       1
I__321/O                                   LocalMux                     330              4276   +INF  RISE       1
I__322/I                                   IoInMux                        0              4276   +INF  RISE       1
I__322/O                                   IoInMux                      259              4535   +INF  RISE       1
Full_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001         0              4535   +INF  RISE       1
Full_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001      2237              6773   +INF  FALL       1
Full_obuf_iopad/DIN                        IO_PAD                         0              6773   +INF  FALL       1
Full_obuf_iopad/PACKAGEPIN:out             IO_PAD                      2353              9126   +INF  FALL       1
Full                                       fifo_test                      0              9126   +INF  FALL       1


++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.fifo_mem_inst.dout_esr_10_LC_2_9_5/lcout
Path End         : Dout[10]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (fifo_test|Clock:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  7389
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     10844
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__467/I                                            ClkMux                         0              2607  RISE       1
I__467/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_10_LC_2_9_5/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.fifo_mem_inst.dout_esr_10_LC_2_9_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       1
I__166/I                                     Odrv12                         0              3455   +INF  RISE       1
I__166/O                                     Odrv12                       491              3946   +INF  RISE       1
I__167/I                                     Span12Mux_v                    0              3946   +INF  RISE       1
I__167/O                                     Span12Mux_v                  491              4437   +INF  RISE       1
I__168/I                                     Sp12to4                        0              4437   +INF  RISE       1
I__168/O                                     Sp12to4                      428              4865   +INF  RISE       1
I__169/I                                     Span4Mux_v                     0              4865   +INF  RISE       1
I__169/O                                     Span4Mux_v                   351              5216   +INF  RISE       1
I__170/I                                     Span4Mux_h                     0              5216   +INF  RISE       1
I__170/O                                     Span4Mux_h                   302              5517   +INF  RISE       1
I__171/I                                     Span4Mux_s0_h                  0              5517   +INF  RISE       1
I__171/O                                     Span4Mux_s0_h                147              5664   +INF  RISE       1
I__172/I                                     LocalMux                       0              5664   +INF  RISE       1
I__172/O                                     LocalMux                     330              5994   +INF  RISE       1
I__173/I                                     IoInMux                        0              5994   +INF  RISE       1
I__173/O                                     IoInMux                      259              6254   +INF  RISE       1
Dout_obuf_10_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0              6254   +INF  RISE       1
Dout_obuf_10_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237              8491   +INF  FALL       1
Dout_obuf_10_iopad/DIN                       IO_PAD                         0              8491   +INF  FALL       1
Dout_obuf_10_iopad/PACKAGEPIN:out            IO_PAD                      2353             10844   +INF  FALL       1
Dout[10]                                     fifo_test                      0             10844   +INF  FALL       1


++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.fifo_mem_inst.dout_esr_8_LC_2_9_1/lcout
Path End         : Dout[8]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (fifo_test|Clock:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  6737
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     10192
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__467/I                                            ClkMux                         0              2607  RISE       1
I__467/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_8_LC_2_9_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.fifo_mem_inst.dout_esr_8_LC_2_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       1
I__177/I                                    Odrv12                         0              3455   +INF  RISE       1
I__177/O                                    Odrv12                       491              3946   +INF  RISE       1
I__178/I                                    Span12Mux_v                    0              3946   +INF  RISE       1
I__178/O                                    Span12Mux_v                  491              4437   +INF  RISE       1
I__179/I                                    Sp12to4                        0              4437   +INF  RISE       1
I__179/O                                    Sp12to4                      428              4865   +INF  RISE       1
I__180/I                                    Span4Mux_s0_h                  0              4865   +INF  RISE       1
I__180/O                                    Span4Mux_s0_h                147              5012   +INF  RISE       1
I__181/I                                    LocalMux                       0              5012   +INF  RISE       1
I__181/O                                    LocalMux                     330              5342   +INF  RISE       1
I__182/I                                    IoInMux                        0              5342   +INF  RISE       1
I__182/O                                    IoInMux                      259              5601   +INF  RISE       1
Dout_obuf_8_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0              5601   +INF  RISE       1
Dout_obuf_8_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237              7839   +INF  FALL       1
Dout_obuf_8_iopad/DIN                       IO_PAD                         0              7839   +INF  FALL       1
Dout_obuf_8_iopad/PACKAGEPIN:out            IO_PAD                      2353             10192   +INF  FALL       1
Dout[8]                                     fifo_test                      0             10192   +INF  FALL       1


++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.fifo_mem_inst.dout_esr_7_LC_2_9_0/lcout
Path End         : Dout[7]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (fifo_test|Clock:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2915
+ Clock To Q                                        540
+ Data Path Delay                                  6765
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     10220
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__467/I                                            ClkMux                         0              2607  RISE       1
I__467/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_7_LC_2_9_0/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.fifo_mem_inst.dout_esr_7_LC_2_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       1
I__186/I                                    Odrv12                         0              3455   +INF  RISE       1
I__186/O                                    Odrv12                       491              3946   +INF  RISE       1
I__187/I                                    Span12Mux_v                    0              3946   +INF  RISE       1
I__187/O                                    Span12Mux_v                  491              4437   +INF  RISE       1
I__188/I                                    Sp12to4                        0              4437   +INF  RISE       1
I__188/O                                    Sp12to4                      428              4865   +INF  RISE       1
I__189/I                                    Span4Mux_s1_h                  0              4865   +INF  RISE       1
I__189/O                                    Span4Mux_s1_h                175              5040   +INF  RISE       1
I__190/I                                    LocalMux                       0              5040   +INF  RISE       1
I__190/O                                    LocalMux                     330              5370   +INF  RISE       1
I__191/I                                    IoInMux                        0              5370   +INF  RISE       1
I__191/O                                    IoInMux                      259              5629   +INF  RISE       1
Dout_obuf_7_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0              5629   +INF  RISE       1
Dout_obuf_7_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237              7867   +INF  FALL       1
Dout_obuf_7_iopad/DIN                       IO_PAD                         0              7867   +INF  FALL       1
Dout_obuf_7_iopad/PACKAGEPIN:out            IO_PAD                      2353             10220   +INF  FALL       1
Dout[7]                                     fifo_test                      0             10220   +INF  FALL       1


++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Reset
Path End         : U1.Sync_data_counter_inst.data_cnt_2_LC_1_12_2/sr
Capture Clock    : U1.Sync_data_counter_inst.data_cnt_2_LC_1_12_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -197
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2778
---------------------------------------   ---- 
End-of-path arrival time (ps)             2778
 
Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Reset                                              fifo_test                      0                 0   +INF  RISE       1
Reset_ibuf_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0   +INF  RISE       1
Reset_ibuf_iopad/DOUT                              IO_PAD                       590               590   +INF  RISE       1
Reset_ibuf_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
Reset_ibuf_preio/DIN0                              PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__414/I                                           Odrv4                          0              1053   +INF  FALL       1
I__414/O                                           Odrv4                        372              1425   +INF  FALL       1
I__417/I                                           Span4Mux_h                     0              1425   +INF  FALL       1
I__417/O                                           Span4Mux_h                   316              1740   +INF  FALL       1
I__423/I                                           Span4Mux_v                     0              1740   +INF  FALL       1
I__423/O                                           Span4Mux_v                   372              2112   +INF  FALL       1
I__434/I                                           LocalMux                       0              2112   +INF  FALL       1
I__434/O                                           LocalMux                     309              2421   +INF  FALL       1
I__443/I                                           SRMux                          0              2421   +INF  FALL       1
I__443/O                                           SRMux                        358              2778   +INF  FALL       1
U1.Sync_data_counter_inst.data_cnt_2_LC_1_12_2/sr  LogicCell40_SEQ_MODE_1000      0              2778   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__462/I                                            ClkMux                         0              2607  RISE       1
I__462/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_data_counter_inst.data_cnt_2_LC_1_12_2/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Reset
Path End         : U1.Sync_data_counter_inst.data_cnt_1_LC_1_12_1/sr
Capture Clock    : U1.Sync_data_counter_inst.data_cnt_1_LC_1_12_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -197
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2778
---------------------------------------   ---- 
End-of-path arrival time (ps)             2778
 
Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Reset                                              fifo_test                      0                 0   +INF  RISE       1
Reset_ibuf_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0   +INF  RISE       1
Reset_ibuf_iopad/DOUT                              IO_PAD                       590               590   +INF  RISE       1
Reset_ibuf_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
Reset_ibuf_preio/DIN0                              PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__414/I                                           Odrv4                          0              1053   +INF  FALL       1
I__414/O                                           Odrv4                        372              1425   +INF  FALL       1
I__417/I                                           Span4Mux_h                     0              1425   +INF  FALL       1
I__417/O                                           Span4Mux_h                   316              1740   +INF  FALL       1
I__423/I                                           Span4Mux_v                     0              1740   +INF  FALL       1
I__423/O                                           Span4Mux_v                   372              2112   +INF  FALL       1
I__434/I                                           LocalMux                       0              2112   +INF  FALL       1
I__434/O                                           LocalMux                     309              2421   +INF  FALL       1
I__443/I                                           SRMux                          0              2421   +INF  FALL       1
I__443/O                                           SRMux                        358              2778   +INF  FALL       1
U1.Sync_data_counter_inst.data_cnt_1_LC_1_12_1/sr  LogicCell40_SEQ_MODE_1000      0              2778   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__462/I                                            ClkMux                         0              2607  RISE       1
I__462/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_data_counter_inst.data_cnt_1_LC_1_12_1/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.fifo_mem_inst.dout_esr_5_LC_1_9_4/lcout
Path End         : Dout[5]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (fifo_test|Clock:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 6358
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9813
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__464/I                                            ClkMux                         0              2607  RISE       1
I__464/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_5_LC_1_9_4/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.fifo_mem_inst.dout_esr_5_LC_1_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       1
I__151/I                                    Odrv12                         0              3455   +INF  RISE       1
I__151/O                                    Odrv12                       491              3946   +INF  RISE       1
I__152/I                                    Span12Mux_v                    0              3946   +INF  RISE       1
I__152/O                                    Span12Mux_v                  491              4437   +INF  RISE       1
I__153/I                                    Span12Mux_s4_h                 0              4437   +INF  RISE       1
I__153/O                                    Span12Mux_s4_h               196              4633   +INF  RISE       1
I__154/I                                    LocalMux                       0              4633   +INF  RISE       1
I__154/O                                    LocalMux                     330              4963   +INF  RISE       1
I__155/I                                    IoInMux                        0              4963   +INF  RISE       1
I__155/O                                    IoInMux                      259              5223   +INF  RISE       1
Dout_obuf_5_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0              5223   +INF  RISE       1
Dout_obuf_5_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237              7460   +INF  FALL       1
Dout_obuf_5_iopad/DIN                       IO_PAD                         0              7460   +INF  FALL       1
Dout_obuf_5_iopad/PACKAGEPIN:out            IO_PAD                      2353              9813   +INF  FALL       1
Dout[5]                                     fifo_test                      0              9813   +INF  FALL       1


++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Reset
Path End         : U1.Sync_rd_pointer_inst.count_0_LC_3_11_5/in0
Capture Clock    : U1.Sync_rd_pointer_inst.count_0_LC_3_11_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2119
---------------------------------------   ---- 
End-of-path arrival time (ps)             2119
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Reset                                          fifo_test                      0                 0   +INF  RISE       1
Reset_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
Reset_ibuf_iopad/DOUT                          IO_PAD                       590               590   +INF  RISE       1
Reset_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
Reset_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__415/I                                       Odrv12                         0              1053   +INF  FALL       1
I__415/O                                       Odrv12                       540              1593   +INF  FALL       1
I__418/I                                       LocalMux                       0              1593   +INF  FALL       1
I__418/O                                       LocalMux                     309              1902   +INF  FALL       1
I__424/I                                       InMux                          0              1902   +INF  FALL       1
I__424/O                                       InMux                        217              2119   +INF  FALL       1
U1.Sync_rd_pointer_inst.count_0_LC_3_11_5/in0  LogicCell40_SEQ_MODE_1000      0              2119   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__463/I                                            ClkMux                         0              2607  RISE       1
I__463/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_pointer_inst.count_0_LC_3_11_5/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Reset
Path End         : U1.Sync_rd_pointer_inst.count_1_LC_3_11_0/in1
Capture Clock    : U1.Sync_rd_pointer_inst.count_1_LC_3_11_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2069
---------------------------------------   ---- 
End-of-path arrival time (ps)             2069
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Reset                                          fifo_test                      0                 0   +INF  FALL       1
Reset_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  FALL       1
Reset_ibuf_iopad/DOUT                          IO_PAD                       540               540   +INF  FALL       1
Reset_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
Reset_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463              1003   +INF  FALL       1
I__415/I                                       Odrv12                         0              1003   +INF  FALL       1
I__415/O                                       Odrv12                       540              1543   +INF  FALL       1
I__418/I                                       LocalMux                       0              1543   +INF  FALL       1
I__418/O                                       LocalMux                     309              1852   +INF  FALL       1
I__425/I                                       InMux                          0              1852   +INF  FALL       1
I__425/O                                       InMux                        217              2069   +INF  FALL       1
U1.Sync_rd_pointer_inst.count_1_LC_3_11_0/in1  LogicCell40_SEQ_MODE_1000      0              2069   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__463/I                                            ClkMux                         0              2607  RISE       1
I__463/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_pointer_inst.count_1_LC_3_11_0/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Reset
Path End         : U1.fifo_mem_inst.dout_esr_10_LC_2_9_5/sr
Capture Clock    : U1.fifo_mem_inst.dout_esr_10_LC_2_9_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -197
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2799
---------------------------------------   ---- 
End-of-path arrival time (ps)             2799
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Reset                                     fifo_test                      0                 0   +INF  RISE       1
Reset_ibuf_iopad/PACKAGEPIN:in            IO_PAD                         0                 0   +INF  RISE       1
Reset_ibuf_iopad/DOUT                     IO_PAD                       590               590   +INF  RISE       1
Reset_ibuf_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
Reset_ibuf_preio/DIN0                     PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__416/I                                  Odrv12                         0              1053   +INF  FALL       1
I__416/O                                  Odrv12                       540              1593   +INF  FALL       1
I__422/I                                  Span12Mux_v                    0              1593   +INF  FALL       1
I__422/O                                  Span12Mux_v                  540              2133   +INF  FALL       1
I__433/I                                  LocalMux                       0              2133   +INF  FALL       1
I__433/O                                  LocalMux                     309              2442   +INF  FALL       1
I__442/I                                  SRMux                          0              2442   +INF  FALL       1
I__442/O                                  SRMux                        358              2799   +INF  FALL       1
U1.fifo_mem_inst.dout_esr_10_LC_2_9_5/sr  LogicCell40_SEQ_MODE_1000      0              2799   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__467/I                                            ClkMux                         0              2607  RISE       1
I__467/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_10_LC_2_9_5/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Reset
Path End         : U1.fifo_mem_inst.dout_esr_8_LC_2_9_1/sr
Capture Clock    : U1.fifo_mem_inst.dout_esr_8_LC_2_9_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -197
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2799
---------------------------------------   ---- 
End-of-path arrival time (ps)             2799
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Reset                                    fifo_test                      0                 0   +INF  RISE       1
Reset_ibuf_iopad/PACKAGEPIN:in           IO_PAD                         0                 0   +INF  RISE       1
Reset_ibuf_iopad/DOUT                    IO_PAD                       590               590   +INF  RISE       1
Reset_ibuf_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
Reset_ibuf_preio/DIN0                    PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__416/I                                 Odrv12                         0              1053   +INF  FALL       1
I__416/O                                 Odrv12                       540              1593   +INF  FALL       1
I__422/I                                 Span12Mux_v                    0              1593   +INF  FALL       1
I__422/O                                 Span12Mux_v                  540              2133   +INF  FALL       1
I__433/I                                 LocalMux                       0              2133   +INF  FALL       1
I__433/O                                 LocalMux                     309              2442   +INF  FALL       1
I__442/I                                 SRMux                          0              2442   +INF  FALL       1
I__442/O                                 SRMux                        358              2799   +INF  FALL       1
U1.fifo_mem_inst.dout_esr_8_LC_2_9_1/sr  LogicCell40_SEQ_MODE_1000      0              2799   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__467/I                                            ClkMux                         0              2607  RISE       1
I__467/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_8_LC_2_9_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Reset
Path End         : U1.fifo_mem_inst.dout_esr_7_LC_2_9_0/sr
Capture Clock    : U1.fifo_mem_inst.dout_esr_7_LC_2_9_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -197
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2799
---------------------------------------   ---- 
End-of-path arrival time (ps)             2799
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Reset                                    fifo_test                      0                 0   +INF  RISE       1
Reset_ibuf_iopad/PACKAGEPIN:in           IO_PAD                         0                 0   +INF  RISE       1
Reset_ibuf_iopad/DOUT                    IO_PAD                       590               590   +INF  RISE       1
Reset_ibuf_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
Reset_ibuf_preio/DIN0                    PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__416/I                                 Odrv12                         0              1053   +INF  FALL       1
I__416/O                                 Odrv12                       540              1593   +INF  FALL       1
I__422/I                                 Span12Mux_v                    0              1593   +INF  FALL       1
I__422/O                                 Span12Mux_v                  540              2133   +INF  FALL       1
I__433/I                                 LocalMux                       0              2133   +INF  FALL       1
I__433/O                                 LocalMux                     309              2442   +INF  FALL       1
I__442/I                                 SRMux                          0              2442   +INF  FALL       1
I__442/O                                 SRMux                        358              2799   +INF  FALL       1
U1.fifo_mem_inst.dout_esr_7_LC_2_9_0/sr  LogicCell40_SEQ_MODE_1000      0              2799   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__467/I                                            ClkMux                         0              2607  RISE       1
I__467/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_7_LC_2_9_0/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Reset
Path End         : U1.fifo_mem_inst.dout_esr_5_LC_1_9_4/sr
Capture Clock    : U1.fifo_mem_inst.dout_esr_5_LC_1_9_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -197
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3080
---------------------------------------   ---- 
End-of-path arrival time (ps)             3080
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Reset                                    fifo_test                      0                 0   +INF  RISE       1
Reset_ibuf_iopad/PACKAGEPIN:in           IO_PAD                         0                 0   +INF  RISE       1
Reset_ibuf_iopad/DOUT                    IO_PAD                       590               590   +INF  RISE       1
Reset_ibuf_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
Reset_ibuf_preio/DIN0                    PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__415/I                                 Odrv12                         0              1053   +INF  FALL       1
I__415/O                                 Odrv12                       540              1593   +INF  FALL       1
I__419/I                                 Sp12to4                        0              1593   +INF  FALL       1
I__419/O                                 Sp12to4                      449              2042   +INF  FALL       1
I__428/I                                 Span4Mux_v                     0              2042   +INF  FALL       1
I__428/O                                 Span4Mux_v                   372              2413   +INF  FALL       1
I__435/I                                 LocalMux                       0              2413   +INF  FALL       1
I__435/O                                 LocalMux                     309              2722   +INF  FALL       1
I__444/I                                 SRMux                          0              2722   +INF  FALL       1
I__444/O                                 SRMux                        358              3080   +INF  FALL       1
U1.fifo_mem_inst.dout_esr_5_LC_1_9_4/sr  LogicCell40_SEQ_MODE_1000      0              3080   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__464/I                                            ClkMux                         0              2607  RISE       1
I__464/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_5_LC_1_9_4/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Reset
Path End         : U1.Sync_data_counter_inst.data_cnt_0_LC_2_10_0/sr
Capture Clock    : U1.Sync_data_counter_inst.data_cnt_0_LC_2_10_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -197
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3080
---------------------------------------   ---- 
End-of-path arrival time (ps)             3080
 
Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Reset                                              fifo_test                      0                 0   +INF  RISE       1
Reset_ibuf_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0   +INF  RISE       1
Reset_ibuf_iopad/DOUT                              IO_PAD                       590               590   +INF  RISE       1
Reset_ibuf_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
Reset_ibuf_preio/DIN0                              PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__415/I                                           Odrv12                         0              1053   +INF  FALL       1
I__415/O                                           Odrv12                       540              1593   +INF  FALL       1
I__420/I                                           Sp12to4                        0              1593   +INF  FALL       1
I__420/O                                           Sp12to4                      449              2042   +INF  FALL       1
I__429/I                                           Span4Mux_v                     0              2042   +INF  FALL       1
I__429/O                                           Span4Mux_v                   372              2413   +INF  FALL       1
I__436/I                                           LocalMux                       0              2413   +INF  FALL       1
I__436/O                                           LocalMux                     309              2722   +INF  FALL       1
I__445/I                                           SRMux                          0              2722   +INF  FALL       1
I__445/O                                           SRMux                        358              3080   +INF  FALL       1
U1.Sync_data_counter_inst.data_cnt_0_LC_2_10_0/sr  LogicCell40_SEQ_MODE_1000      0              3080   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__465/I                                            ClkMux                         0              2607  RISE       1
I__465/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_data_counter_inst.data_cnt_0_LC_2_10_0/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Reset
Path End         : U1.Sync_rd_pointer_inst.count_2_LC_3_10_1/in2
Capture Clock    : U1.Sync_rd_pointer_inst.count_2_LC_3_10_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2890
---------------------------------------   ---- 
End-of-path arrival time (ps)             2890
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Reset                                          fifo_test                      0                 0   +INF  FALL       1
Reset_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  FALL       1
Reset_ibuf_iopad/DOUT                          IO_PAD                       540               540   +INF  FALL       1
Reset_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
Reset_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463              1003   +INF  FALL       1
I__415/I                                       Odrv12                         0              1003   +INF  FALL       1
I__415/O                                       Odrv12                       540              1543   +INF  FALL       1
I__420/I                                       Sp12to4                        0              1543   +INF  FALL       1
I__420/O                                       Sp12to4                      449              1992   +INF  FALL       1
I__429/I                                       Span4Mux_v                     0              1992   +INF  FALL       1
I__429/O                                       Span4Mux_v                   372              2363   +INF  FALL       1
I__437/I                                       LocalMux                       0              2363   +INF  FALL       1
I__437/O                                       LocalMux                     309              2672   +INF  FALL       1
I__447/I                                       InMux                          0              2672   +INF  FALL       1
I__447/O                                       InMux                        217              2890   +INF  FALL       1
I__458/I                                       CascadeMux                     0              2890   +INF  FALL       1
I__458/O                                       CascadeMux                     0              2890   +INF  FALL       1
U1.Sync_rd_pointer_inst.count_2_LC_3_10_1/in2  LogicCell40_SEQ_MODE_1000      0              2890   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__468/I                                            ClkMux                         0              2607  RISE       1
I__468/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_pointer_inst.count_2_LC_3_10_1/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Reset
Path End         : U1.fifo_mem_inst.dout_esr_9_LC_3_9_7/sr
Capture Clock    : U1.fifo_mem_inst.dout_esr_9_LC_3_9_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -197
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3080
---------------------------------------   ---- 
End-of-path arrival time (ps)             3080
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Reset                                    fifo_test                      0                 0   +INF  RISE       1
Reset_ibuf_iopad/PACKAGEPIN:in           IO_PAD                         0                 0   +INF  RISE       1
Reset_ibuf_iopad/DOUT                    IO_PAD                       590               590   +INF  RISE       1
Reset_ibuf_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
Reset_ibuf_preio/DIN0                    PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__415/I                                 Odrv12                         0              1053   +INF  FALL       1
I__415/O                                 Odrv12                       540              1593   +INF  FALL       1
I__421/I                                 Sp12to4                        0              1593   +INF  FALL       1
I__421/O                                 Sp12to4                      449              2042   +INF  FALL       1
I__432/I                                 Span4Mux_v                     0              2042   +INF  FALL       1
I__432/O                                 Span4Mux_v                   372              2413   +INF  FALL       1
I__441/I                                 LocalMux                       0              2413   +INF  FALL       1
I__441/O                                 LocalMux                     309              2722   +INF  FALL       1
I__457/I                                 SRMux                          0              2722   +INF  FALL       1
I__457/O                                 SRMux                        358              3080   +INF  FALL       1
U1.fifo_mem_inst.dout_esr_9_LC_3_9_7/sr  LogicCell40_SEQ_MODE_1000      0              3080   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__470/I                                            ClkMux                         0              2607  RISE       1
I__470/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_9_LC_3_9_7/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Reset
Path End         : U1.fifo_mem_inst.dout_esr_4_LC_3_9_5/sr
Capture Clock    : U1.fifo_mem_inst.dout_esr_4_LC_3_9_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -197
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3080
---------------------------------------   ---- 
End-of-path arrival time (ps)             3080
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Reset                                    fifo_test                      0                 0   +INF  RISE       1
Reset_ibuf_iopad/PACKAGEPIN:in           IO_PAD                         0                 0   +INF  RISE       1
Reset_ibuf_iopad/DOUT                    IO_PAD                       590               590   +INF  RISE       1
Reset_ibuf_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
Reset_ibuf_preio/DIN0                    PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__415/I                                 Odrv12                         0              1053   +INF  FALL       1
I__415/O                                 Odrv12                       540              1593   +INF  FALL       1
I__421/I                                 Sp12to4                        0              1593   +INF  FALL       1
I__421/O                                 Sp12to4                      449              2042   +INF  FALL       1
I__432/I                                 Span4Mux_v                     0              2042   +INF  FALL       1
I__432/O                                 Span4Mux_v                   372              2413   +INF  FALL       1
I__441/I                                 LocalMux                       0              2413   +INF  FALL       1
I__441/O                                 LocalMux                     309              2722   +INF  FALL       1
I__457/I                                 SRMux                          0              2722   +INF  FALL       1
I__457/O                                 SRMux                        358              3080   +INF  FALL       1
U1.fifo_mem_inst.dout_esr_4_LC_3_9_5/sr  LogicCell40_SEQ_MODE_1000      0              3080   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__470/I                                            ClkMux                         0              2607  RISE       1
I__470/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_4_LC_3_9_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Reset
Path End         : U1.fifo_mem_inst.dout_esr_3_LC_3_9_4/sr
Capture Clock    : U1.fifo_mem_inst.dout_esr_3_LC_3_9_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -197
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3080
---------------------------------------   ---- 
End-of-path arrival time (ps)             3080
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Reset                                    fifo_test                      0                 0   +INF  RISE       1
Reset_ibuf_iopad/PACKAGEPIN:in           IO_PAD                         0                 0   +INF  RISE       1
Reset_ibuf_iopad/DOUT                    IO_PAD                       590               590   +INF  RISE       1
Reset_ibuf_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
Reset_ibuf_preio/DIN0                    PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__415/I                                 Odrv12                         0              1053   +INF  FALL       1
I__415/O                                 Odrv12                       540              1593   +INF  FALL       1
I__421/I                                 Sp12to4                        0              1593   +INF  FALL       1
I__421/O                                 Sp12to4                      449              2042   +INF  FALL       1
I__432/I                                 Span4Mux_v                     0              2042   +INF  FALL       1
I__432/O                                 Span4Mux_v                   372              2413   +INF  FALL       1
I__441/I                                 LocalMux                       0              2413   +INF  FALL       1
I__441/O                                 LocalMux                     309              2722   +INF  FALL       1
I__457/I                                 SRMux                          0              2722   +INF  FALL       1
I__457/O                                 SRMux                        358              3080   +INF  FALL       1
U1.fifo_mem_inst.dout_esr_3_LC_3_9_4/sr  LogicCell40_SEQ_MODE_1000      0              3080   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__470/I                                            ClkMux                         0              2607  RISE       1
I__470/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_3_LC_3_9_4/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Reset
Path End         : U1.fifo_mem_inst.dout_esr_2_LC_3_9_3/sr
Capture Clock    : U1.fifo_mem_inst.dout_esr_2_LC_3_9_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -197
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3080
---------------------------------------   ---- 
End-of-path arrival time (ps)             3080
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Reset                                    fifo_test                      0                 0   +INF  RISE       1
Reset_ibuf_iopad/PACKAGEPIN:in           IO_PAD                         0                 0   +INF  RISE       1
Reset_ibuf_iopad/DOUT                    IO_PAD                       590               590   +INF  RISE       1
Reset_ibuf_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
Reset_ibuf_preio/DIN0                    PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__415/I                                 Odrv12                         0              1053   +INF  FALL       1
I__415/O                                 Odrv12                       540              1593   +INF  FALL       1
I__421/I                                 Sp12to4                        0              1593   +INF  FALL       1
I__421/O                                 Sp12to4                      449              2042   +INF  FALL       1
I__432/I                                 Span4Mux_v                     0              2042   +INF  FALL       1
I__432/O                                 Span4Mux_v                   372              2413   +INF  FALL       1
I__441/I                                 LocalMux                       0              2413   +INF  FALL       1
I__441/O                                 LocalMux                     309              2722   +INF  FALL       1
I__457/I                                 SRMux                          0              2722   +INF  FALL       1
I__457/O                                 SRMux                        358              3080   +INF  FALL       1
U1.fifo_mem_inst.dout_esr_2_LC_3_9_3/sr  LogicCell40_SEQ_MODE_1000      0              3080   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__470/I                                            ClkMux                         0              2607  RISE       1
I__470/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_2_LC_3_9_3/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Reset
Path End         : U1.fifo_mem_inst.dout_esr_6_LC_3_9_2/sr
Capture Clock    : U1.fifo_mem_inst.dout_esr_6_LC_3_9_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -197
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3080
---------------------------------------   ---- 
End-of-path arrival time (ps)             3080
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Reset                                    fifo_test                      0                 0   +INF  RISE       1
Reset_ibuf_iopad/PACKAGEPIN:in           IO_PAD                         0                 0   +INF  RISE       1
Reset_ibuf_iopad/DOUT                    IO_PAD                       590               590   +INF  RISE       1
Reset_ibuf_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
Reset_ibuf_preio/DIN0                    PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__415/I                                 Odrv12                         0              1053   +INF  FALL       1
I__415/O                                 Odrv12                       540              1593   +INF  FALL       1
I__421/I                                 Sp12to4                        0              1593   +INF  FALL       1
I__421/O                                 Sp12to4                      449              2042   +INF  FALL       1
I__432/I                                 Span4Mux_v                     0              2042   +INF  FALL       1
I__432/O                                 Span4Mux_v                   372              2413   +INF  FALL       1
I__441/I                                 LocalMux                       0              2413   +INF  FALL       1
I__441/O                                 LocalMux                     309              2722   +INF  FALL       1
I__457/I                                 SRMux                          0              2722   +INF  FALL       1
I__457/O                                 SRMux                        358              3080   +INF  FALL       1
U1.fifo_mem_inst.dout_esr_6_LC_3_9_2/sr  LogicCell40_SEQ_MODE_1000      0              3080   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__470/I                                            ClkMux                         0              2607  RISE       1
I__470/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_6_LC_3_9_2/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Reset
Path End         : U1.fifo_mem_inst.dout_esr_1_LC_3_9_1/sr
Capture Clock    : U1.fifo_mem_inst.dout_esr_1_LC_3_9_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -197
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3080
---------------------------------------   ---- 
End-of-path arrival time (ps)             3080
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Reset                                    fifo_test                      0                 0   +INF  RISE       1
Reset_ibuf_iopad/PACKAGEPIN:in           IO_PAD                         0                 0   +INF  RISE       1
Reset_ibuf_iopad/DOUT                    IO_PAD                       590               590   +INF  RISE       1
Reset_ibuf_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
Reset_ibuf_preio/DIN0                    PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__415/I                                 Odrv12                         0              1053   +INF  FALL       1
I__415/O                                 Odrv12                       540              1593   +INF  FALL       1
I__421/I                                 Sp12to4                        0              1593   +INF  FALL       1
I__421/O                                 Sp12to4                      449              2042   +INF  FALL       1
I__432/I                                 Span4Mux_v                     0              2042   +INF  FALL       1
I__432/O                                 Span4Mux_v                   372              2413   +INF  FALL       1
I__441/I                                 LocalMux                       0              2413   +INF  FALL       1
I__441/O                                 LocalMux                     309              2722   +INF  FALL       1
I__457/I                                 SRMux                          0              2722   +INF  FALL       1
I__457/O                                 SRMux                        358              3080   +INF  FALL       1
U1.fifo_mem_inst.dout_esr_1_LC_3_9_1/sr  LogicCell40_SEQ_MODE_1000      0              3080   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__470/I                                            ClkMux                         0              2607  RISE       1
I__470/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_1_LC_3_9_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Reset
Path End         : U1.fifo_mem_inst.dout_esr_0_LC_3_9_0/sr
Capture Clock    : U1.fifo_mem_inst.dout_esr_0_LC_3_9_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -197
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3080
---------------------------------------   ---- 
End-of-path arrival time (ps)             3080
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Reset                                    fifo_test                      0                 0   +INF  RISE       1
Reset_ibuf_iopad/PACKAGEPIN:in           IO_PAD                         0                 0   +INF  RISE       1
Reset_ibuf_iopad/DOUT                    IO_PAD                       590               590   +INF  RISE       1
Reset_ibuf_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
Reset_ibuf_preio/DIN0                    PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__415/I                                 Odrv12                         0              1053   +INF  FALL       1
I__415/O                                 Odrv12                       540              1593   +INF  FALL       1
I__421/I                                 Sp12to4                        0              1593   +INF  FALL       1
I__421/O                                 Sp12to4                      449              2042   +INF  FALL       1
I__432/I                                 Span4Mux_v                     0              2042   +INF  FALL       1
I__432/O                                 Span4Mux_v                   372              2413   +INF  FALL       1
I__441/I                                 LocalMux                       0              2413   +INF  FALL       1
I__441/O                                 LocalMux                     309              2722   +INF  FALL       1
I__457/I                                 SRMux                          0              2722   +INF  FALL       1
I__457/O                                 SRMux                        358              3080   +INF  FALL       1
U1.fifo_mem_inst.dout_esr_0_LC_3_9_0/sr  LogicCell40_SEQ_MODE_1000      0              3080   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__470/I                                            ClkMux                         0              2607  RISE       1
I__470/O                                            ClkMux                       309              2915  RISE       1
U1.fifo_mem_inst.dout_esr_0_LC_3_9_0/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Reset
Path End         : U1.Sync_wr_pointer_inst.count_0_LC_3_11_2/in1
Capture Clock    : U1.Sync_wr_pointer_inst.count_0_LC_3_11_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2119
---------------------------------------   ---- 
End-of-path arrival time (ps)             2119
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Reset                                          fifo_test                      0                 0   +INF  RISE       1
Reset_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
Reset_ibuf_iopad/DOUT                          IO_PAD                       590               590   +INF  RISE       1
Reset_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
Reset_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__415/I                                       Odrv12                         0              1053   +INF  FALL       1
I__415/O                                       Odrv12                       540              1593   +INF  FALL       1
I__418/I                                       LocalMux                       0              1593   +INF  FALL       1
I__418/O                                       LocalMux                     309              1902   +INF  FALL       1
I__426/I                                       InMux                          0              1902   +INF  FALL       1
I__426/O                                       InMux                        217              2119   +INF  FALL       1
U1.Sync_wr_pointer_inst.count_0_LC_3_11_2/in1  LogicCell40_SEQ_MODE_1000      0              2119   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__463/I                                            ClkMux                         0              2607  RISE       1
I__463/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_pointer_inst.count_0_LC_3_11_2/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Reset
Path End         : U1.Sync_wr_pointer_inst.count_1_LC_3_11_6/in1
Capture Clock    : U1.Sync_wr_pointer_inst.count_1_LC_3_11_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2119
---------------------------------------   ---- 
End-of-path arrival time (ps)             2119
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Reset                                          fifo_test                      0                 0   +INF  RISE       1
Reset_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
Reset_ibuf_iopad/DOUT                          IO_PAD                       590               590   +INF  RISE       1
Reset_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
Reset_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__415/I                                       Odrv12                         0              1053   +INF  FALL       1
I__415/O                                       Odrv12                       540              1593   +INF  FALL       1
I__418/I                                       LocalMux                       0              1593   +INF  FALL       1
I__418/O                                       LocalMux                     309              1902   +INF  FALL       1
I__427/I                                       InMux                          0              1902   +INF  FALL       1
I__427/O                                       InMux                        217              2119   +INF  FALL       1
U1.Sync_wr_pointer_inst.count_1_LC_3_11_6/in1  LogicCell40_SEQ_MODE_1000      0              2119   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__463/I                                            ClkMux                         0              2607  RISE       1
I__463/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_pointer_inst.count_1_LC_3_11_6/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Reset
Path End         : U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/in0
Capture Clock    : U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2940
---------------------------------------   ---- 
End-of-path arrival time (ps)             2940
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Reset                                     fifo_test                      0                 0   +INF  RISE       1
Reset_ibuf_iopad/PACKAGEPIN:in            IO_PAD                         0                 0   +INF  RISE       1
Reset_ibuf_iopad/DOUT                     IO_PAD                       590               590   +INF  RISE       1
Reset_ibuf_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
Reset_ibuf_preio/DIN0                     PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__415/I                                  Odrv12                         0              1053   +INF  FALL       1
I__415/O                                  Odrv12                       540              1593   +INF  FALL       1
I__420/I                                  Sp12to4                        0              1593   +INF  FALL       1
I__420/O                                  Sp12to4                      449              2042   +INF  FALL       1
I__430/I                                  Span4Mux_v                     0              2042   +INF  FALL       1
I__430/O                                  Span4Mux_v                   372              2413   +INF  FALL       1
I__438/I                                  LocalMux                       0              2413   +INF  FALL       1
I__438/O                                  LocalMux                     309              2722   +INF  FALL       1
I__448/I                                  InMux                          0              2722   +INF  FALL       1
I__448/O                                  InMux                        217              2940   +INF  FALL       1
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/in0  LogicCell40_SEQ_MODE_1000      0              2940   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__466/I                                            ClkMux                         0              2607  RISE       1
I__466/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_ctrl_inst.empty_LC_2_12_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Reset
Path End         : U1.Sync_wr_pointer_inst.count_2_LC_3_12_5/sr
Capture Clock    : U1.Sync_wr_pointer_inst.count_2_LC_3_12_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -197
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3030
---------------------------------------   ---- 
End-of-path arrival time (ps)             3030
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Reset                                         fifo_test                      0                 0   +INF  FALL       1
Reset_ibuf_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  FALL       1
Reset_ibuf_iopad/DOUT                         IO_PAD                       540               540   +INF  FALL       1
Reset_ibuf_preio/PADIN                        PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
Reset_ibuf_preio/DIN0                         PRE_IO_PIN_TYPE_000001       463              1003   +INF  FALL       1
I__415/I                                      Odrv12                         0              1003   +INF  FALL       1
I__415/O                                      Odrv12                       540              1543   +INF  FALL       1
I__420/I                                      Sp12to4                        0              1543   +INF  FALL       1
I__420/O                                      Sp12to4                      449              1992   +INF  FALL       1
I__430/I                                      Span4Mux_v                     0              1992   +INF  FALL       1
I__430/O                                      Span4Mux_v                   372              2363   +INF  FALL       1
I__439/I                                      LocalMux                       0              2363   +INF  FALL       1
I__439/O                                      LocalMux                     309              2672   +INF  FALL       1
I__451/I                                      SRMux                          0              2672   +INF  FALL       1
I__451/O                                      SRMux                        358              3030   +INF  FALL       1
U1.Sync_wr_pointer_inst.count_2_LC_3_12_5/sr  LogicCell40_SEQ_MODE_1000      0              3030   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__469/I                                            ClkMux                         0              2607  RISE       1
I__469/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_pointer_inst.count_2_LC_3_12_5/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Reset
Path End         : U1.Sync_wr_pointer_inst.count_3_LC_3_12_0/sr
Capture Clock    : U1.Sync_wr_pointer_inst.count_3_LC_3_12_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                        -197
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3030
---------------------------------------   ---- 
End-of-path arrival time (ps)             3030
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Reset                                         fifo_test                      0                 0   +INF  FALL       1
Reset_ibuf_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  FALL       1
Reset_ibuf_iopad/DOUT                         IO_PAD                       540               540   +INF  FALL       1
Reset_ibuf_preio/PADIN                        PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
Reset_ibuf_preio/DIN0                         PRE_IO_PIN_TYPE_000001       463              1003   +INF  FALL       1
I__415/I                                      Odrv12                         0              1003   +INF  FALL       1
I__415/O                                      Odrv12                       540              1543   +INF  FALL       1
I__420/I                                      Sp12to4                        0              1543   +INF  FALL       1
I__420/O                                      Sp12to4                      449              1992   +INF  FALL       1
I__430/I                                      Span4Mux_v                     0              1992   +INF  FALL       1
I__430/O                                      Span4Mux_v                   372              2363   +INF  FALL       1
I__439/I                                      LocalMux                       0              2363   +INF  FALL       1
I__439/O                                      LocalMux                     309              2672   +INF  FALL       1
I__451/I                                      SRMux                          0              2672   +INF  FALL       1
I__451/O                                      SRMux                        358              3030   +INF  FALL       1
U1.Sync_wr_pointer_inst.count_3_LC_3_12_0/sr  LogicCell40_SEQ_MODE_1000      0              3030   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__469/I                                            ClkMux                         0              2607  RISE       1
I__469/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_wr_pointer_inst.count_3_LC_3_12_0/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Reset
Path End         : U1.Sync_rd_pointer_inst.count_3_LC_3_10_4/in2
Capture Clock    : U1.Sync_rd_pointer_inst.count_3_LC_3_10_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (fifo_test|Clock:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2915
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2940
---------------------------------------   ---- 
End-of-path arrival time (ps)             2940
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Reset                                          fifo_test                      0                 0   +INF  RISE       1
Reset_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
Reset_ibuf_iopad/DOUT                          IO_PAD                       590               590   +INF  RISE       1
Reset_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
Reset_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__415/I                                       Odrv12                         0              1053   +INF  FALL       1
I__415/O                                       Odrv12                       540              1593   +INF  FALL       1
I__420/I                                       Sp12to4                        0              1593   +INF  FALL       1
I__420/O                                       Sp12to4                      449              2042   +INF  FALL       1
I__431/I                                       Span4Mux_v                     0              2042   +INF  FALL       1
I__431/O                                       Span4Mux_v                   372              2413   +INF  FALL       1
I__440/I                                       LocalMux                       0              2413   +INF  FALL       1
I__440/O                                       LocalMux                     309              2722   +INF  FALL       1
I__452/I                                       InMux                          0              2722   +INF  FALL       1
I__452/O                                       InMux                        217              2940   +INF  FALL       1
I__459/I                                       CascadeMux                     0              2940   +INF  FALL       1
I__459/O                                       CascadeMux                     0              2940   +INF  FALL       1
U1.Sync_rd_pointer_inst.count_3_LC_3_10_4/in2  LogicCell40_SEQ_MODE_1000      0              2940   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                               fifo_test                      0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
Clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__460/I                                            gio2CtrlBuf                    0              2452  RISE       1
I__460/O                                            gio2CtrlBuf                    0              2452  RISE       1
I__461/I                                            GlobalMux                      0              2452  RISE       1
I__461/O                                            GlobalMux                    154              2607  RISE       1
I__468/I                                            ClkMux                         0              2607  RISE       1
I__468/O                                            ClkMux                       309              2915  RISE       1
U1.Sync_rd_pointer_inst.count_3_LC_3_10_4/clk       LogicCell40_SEQ_MODE_1000      0              2915  RISE       1


===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

