Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto da937e5ed37b40f6828cc69260383c50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_myip_v1_0_behav xil_defaultlib.tb_myip_v1_0 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Data_RAM(Bit_width=16)
Compiling module xil_defaultlib.Weight_RAM(Bit_width=16)
Compiling module xil_defaultlib.RES_RAM(Bit_width=16)
Compiling module xil_defaultlib.Simple_RAM(Bit_width=14,Instr_bi...
Compiling module xil_defaultlib.Multiply
Compiling module xil_defaultlib.Adder(Bit_width=16)
Compiling module xil_defaultlib.Compute_Processor
Compiling module xil_defaultlib.myip
Compiling module xil_defaultlib.tb_myip_v1_0
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_myip_v1_0_behav
