// Seed: 12198695
`define pp_4 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  input id_3;
  inout id_2;
  inout id_1;
  assign id_1 = 1 - 1 - (~1) == 1;
  logic id_4;
  logic id_5;
  assign id_2[(1)] = id_5;
  logic id_6;
  type_20(
      1, 1
  );
  logic id_7;
  logic id_8;
  logic id_9;
  logic id_10;
  logic id_11;
  specify
    (id_12 => id_13) = (id_7  : id_7  : 1);
    (id_14 => id_15) = 1;
    (id_16 => id_17[1]) = 1;
  endspecify
endmodule
`celldefine
