# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ex1.srcs/sources_1/new/div_clock.vhd" \
"../../../../ex1.srcs/sources_1/new/ping_pong.vhd" \
"../../../../ex1.srcs/sim_1/new/tb_ping_pong.vhd" \

# Do not sort compile order
nosort
