// Seed: 569665366
module module_0 (
    id_1
);
  inout wire id_1;
  wire id_2 = id_2.id_2;
  assign id_1 = -1 ? id_2 & id_2 : 1;
  always if (id_2) id_1 = -1;
endmodule
module module_1 (
    inout tri0 id_0,
    input wor id_1,
    input uwire id_2,
    input wand id_3,
    input tri1 id_4,
    input wire id_5,
    input wor id_6,
    output tri1 id_7,
    output wand id_8,
    output tri0 id_9,
    input supply1 id_10,
    output supply1 id_11,
    input tri id_12,
    input tri0 id_13
);
  tri0 id_15, id_16;
  wire id_17;
  assign id_0 = -1;
  module_0 modCall_1 (id_17);
  assign modCall_1.id_2 = 0;
  logic [7:0][1 : -1] id_18;
  always @(negedge -1 < id_2)
    case (1)
      id_18 == 1: $display(!id_16, -1, id_16, id_1);
    endcase
endmodule
