# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Proyecto_TFG_V2.srcs/sources_1/new/Serial_Communications.vhd" \
"../../../../../../../tb/Serial_Comunications_tb.vhd" \

# Do not sort compile order
nosort
