Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Thu Jun 25 22:07:01 2020
| Host         : DESKTOP-AFCP9J8 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     6 |
| Minimum Number of register sites lost to control set restrictions |    18 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            3 |
| No           | No                    | Yes                    |              21 |            6 |
| No           | Yes                   | No                     |              51 |           17 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------+---------------+------------------------+------------------+----------------+
|    Clock Signal    | Enable Signal |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+--------------------+---------------+------------------------+------------------+----------------+
|  clk_IBUF_BUFG     |               | display/sel0[1]        |                3 |              4 |
|  clk_IBUF_BUFG     |               | display/ans[7]_i_1_n_0 |                3 |              4 |
|  clk_IBUF_BUFG     |               |                        |                3 |              6 |
|  clk0_reg_n_0_BUFG |               | rst_IBUF               |                3 |             12 |
|  clk_IBUF_BUFG     |               | rst_IBUF               |                6 |             21 |
|  clk_IBUF_BUFG     |               | clk0                   |                8 |             31 |
+--------------------+---------------+------------------------+------------------+----------------+


