
<html><head><title>Components of the ihdl Command</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="smeghna" />
<meta name="CreateDate" content="2023-10-03" />
<meta name="CreateTime" content="1696337841" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes how to use Verilog In to import a design from Verilog Hardware Description Language (HDL) format into the OpenAccess database format" />
<meta name="DocTitle" content="Verilog In User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Components of the ihdl Command" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-4.0.0" />
<meta name="Keyword" content="verinuser" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-10-03" />
<meta name="ModifiedTime" content="1696337841" />
<meta name="NextFile" content="chap2_re_Parameters_Specified_in_the_ihdl_parameter_File.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design" />
<meta name="PrevFile" content="chap2_tk_Starting_Verilog_In_in_Command-Line_Mode.html" />
<meta name="c_product" content="Virtuoso Schematic Editor" />
<meta name="Product" content="Virtuoso Schematic Editor" />
<meta name="ProductFamily" content="Virtuoso Schematic Editor" />
<meta name="ProductVersion" content="IC23.1" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Verilog In User Guide -- Components of the ihdl Command" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="0" />
<meta name="Version" content="IC23.1" />
<meta name="SpaceKey" content="verinuserIC231" />
<meta name="webflare-version" content="2.5" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" />


  <script>/*<![CDATA[*/
 document.addEventListener("DOMContentLoaded", function(event) {  document.querySelectorAll("img").forEach((img, index) => {
if (img.hasAttribute("usemap")){return;}else{img.classList.add("cursorclass");} img.addEventListener("click", (e) => {if(img.hasAttribute("usemap")){            img.setAttribute("style","cursor:none;");return;};document.querySelector("#cad_image_modal").classList.add("opac");document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0;margin: auto;max-height:95%;"  src="${e.target.src}">`;});});});
/*]]>*/</script> 




 <style>/*<![CDATA[*/
.cursorclass{cursor:pointer;}#cad_image_modal{position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;}#cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;}#cad_image_modal span{position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;}
/*]]>*/</style> 
</head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="verinuserTOC.html">Contents</a></li><li><a class="prev" href="chap2_tk_Starting_Verilog_In_in_Command-Line_Mode.html" title="Starting Verilog In in Command-Line Mode">Starting Verilog In in Command ...</a></li><li style="float: right;"><a class="viewPrint" href="verinuser.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="chap2_re_Parameters_Specified_in_the_ihdl_parameter_File.html" title="Parameters Specified in the ihdl_parameter File">Parameters Specified in the ih ...</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Verilog In User Guide<br />Product Version IC23.1, November 2023</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<a id="Filename:re_Components_of_the_ihdl_Command" title="Components of the ihdl Command"></a><h2>
<a id="pgfId-1030562"></a>Components of the ihdl Command</h2>

<p>
<a id="pgfId-1043134"></a>The ihdl command includes three main components, the <code>ihdl_files </code>file, <code>-f </code>options and the <code>ihdl_parameter</code> File.</p>

<h3>
<a id="pgfId-1014291"></a>The ihdl_files File</h3>

<p>
<a id="pgfId-1014295"></a>You specify the <code>ihdl_files</code><a id="marker-1042995"></a><a id="marker-1042996"></a> file in the startup command. The <code>ihdl_files</code> file contains option settings, as follows:</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1014296"></a>-param ihdl_parameter<br />-v verilog_library_file.v<br />-y verilog_library_path</pre>
<h3>
<a id="pgfId-1014297"></a>Options Specified with -f in the ihdl Command</h3>

<p>
<a id="pgfId-1014299"></a>You can specify the following Verilog In <a id="marker-1014298"></a>options in <code>-f </code>files or as command line arguments. </p>
<p>
<a id="pgfId-1014300"></a>Verilog In options are not case sensitive. For example, <code>-help</code> and <code>-HELP</code> are considered the same.</p>

<p>
<a id="pgfId-1020023"></a></p>
<table class="webflareTable" id="#id1019876">
<tbody><tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019880"></a><code>-HELP</code><a id="marker-1019878"></a><a id="marker-1019879"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019882"></a>Prints an online description about command line options.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019886"></a><code>-IHDL_ALLOW_GLOBALS</code><a id="marker-1019884"></a><a id="marker-1019885"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019890"></a>Allows <a id="marker-1019888"></a><a id="marker-1019889"></a>global signals.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019892"></a><code>-VERSION</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019896"></a>Prints the <a id="marker-1019894"></a><a id="marker-1019895"></a>version number.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019900"></a><code>-NOCOPYRIGHT</code><a id="marker-1019898"></a><a id="marker-1019899"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019903"></a>Suppresses the printing of the <a id="marker-1019902"></a>copyright banner.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026792"></a><code>+NO_PLACE</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1026794"></a>Creates a schematic without any placement and routing information.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019907"></a><code>-NO_PORT_CHECK</code><a id="marker-1019905"></a><a id="marker-1019906"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019911"></a>Does not check<a id="marker-1019909"></a><a id="marker-1019910"></a> sizes.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019915"></a><code>-OVER_DENSE</code><a id="marker-1019913"></a><a id="marker-1019914"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019919"></a>Creates <a id="marker-1019917"></a><a id="marker-1019918"></a>high-density schematics.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019921"></a><code>-IGNOREEXTRAPINS</code> </p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019923"></a>Ignores extra pins in picking up reference symbols.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019929"></a><code>-F &lt;arg&gt;</code><a id="marker-1019925"></a><a id="marker-1019926"></a><a id="marker-1019927"></a><a id="marker-1019928"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019933"></a>Specifies a <a id="marker-1019931"></a><a id="marker-1019932"></a>command line from a file.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019939"></a><code>-V &lt;arg&gt;</code><a id="marker-1019935"></a><a id="marker-1019936"></a><a id="marker-1019937"></a><a id="marker-1019938"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019943"></a>Specifies the name of the <a id="marker-1019941"></a><a id="marker-1019942"></a>Verilog library file.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019947"></a><code>-Y &lt;arg&gt;</code><a id="marker-1019945"></a><a id="marker-1019946"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019950"></a>Specifies the name of the <a id="marker-1019949"></a>Verilog library directory.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019952"></a><code>-PRECOMPILELIBRARY &lt;arg&gt;</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019954"></a>Specifies the pre-compiled library to be used for importing the design.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019956"></a><code>-DESTIRLIB &lt;arg&gt;</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019958"></a>Specifies the name of the destination library where the pre compiled library gets created. If you specify more than one destination library, then only the first one is used and the others are ignored.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019960"></a><code>-COMPILEONLY</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019962"></a>Specifies that pre-compiled libraries must be compiled only for libraries specified using <code>-v</code> and <code>-y</code> options and not import the entire design.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019966"></a><code>-PARAM &lt;arg&gt;</code><a id="marker-1019964"></a><a id="marker-1019965"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019970"></a>Specifies the name of a <a id="marker-1019968"></a><a id="marker-1019969"></a>schematic parameter file.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019974"></a><code>+DUMB_SCH</code><a id="marker-1019972"></a><a id="marker-1019973"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019976"></a>Creates a schematic that does not indicate nets or connectivity by name.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019980"></a><code>-NOSQUARE</code><a id="marker-1019978"></a><a id="marker-1019979"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019984"></a>Does not <a id="marker-1019982"></a><a id="marker-1019983"></a>square the schematic; that is, does not manipulate rows and columns of devices to convert a rectangular schematic into a square one.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019988"></a><code>-MIN_CROSSOVERS</code><a id="marker-1019986"></a><a id="marker-1019987"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019993"></a>Minimiz<a id="marker-1019990"></a><a id="marker-1019991"></a><a id="marker-1019992"></a>es crossovers of nets.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019997"></a><code>-FAST_LABELS</code><a id="marker-1019995"></a><a id="marker-1019996"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1020000"></a>Enables faster <a id="marker-1019999"></a>placement of labels. When this option is on, Verilog In labels segments at the midpoint and does not check for minimum overlap.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1020004"></a><code>+NOXTRSCH</code><a id="marker-1020002"></a><a id="marker-1020003"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1020006"></a>Does not extract the schematic; that is, does not find errors and warnings that have been written into the Cadence C-level database access format. </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1020008"></a><code>-DEFINE &lt;macro&gt;</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1020010"></a>Defines a macro from the command line.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1020012"></a><code>-cdslib &lt;filename&gt;</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1020014"></a>Specifies the <code>cdslib</code> file.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1027006"></a><code>-hdlvar &lt;filename&gt;</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1027008"></a>Specifies the name and location of the <code>hdl.var</code> file, which contains the variables and settings for the compiler, elaborator, and simulator.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1020016"></a><code>-VERBOSE</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1020018"></a>Specifies whether to print detailed status messages while the schematic is being partitioned and routed.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1020020"></a><code>-NOEXTRANETS</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1020022"></a>Specifies whether or not dummy nets are present on unconnected pins of instances. This option only works for netlist view and not for schematic view.</p>
</td>
</tr>
</tbody></table>
<h3>
<a id="pgfId-1020024"></a>The ihdl_parameter File</h3>

<p>
<a id="pgfId-1020028"></a>The<a id="ihdlparamfile"></a><code> </code><h-hot><a href="chap2.html#ihdlfiles">ihdl_files</a></h-hot> file contains a call to the <em></em><code>ihdl_paramete</code>r<a id="marker-1020027"></a><em> </em>file. The <code>ihdl_parameter</code> <a id="marker-1020029"></a><a id="marker-1020030"></a>file<em> </em>specifies the parameters for both the Verilog In and the Schematic Generation Options forms.<a id="marker-1020031"></a><a id="marker-1020032"></a></p>

<h4><em>
<a id="pgfId-1014458"></a>Example</em></h4>
<table class="webflareTable" id="#id1027282">
<tbody><tr>
<td class="webflareTd" colspan="1" rowspan="1">
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1027301"></a>-- Verilog In Form</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1027302"></a>dest_sch_lib := targetn<br />ref_lib_list := basic, sample, US_8ths<br />ignore_node_file := &lt;ignore_node_file_name&gt;<br />import_if_exists := 1<br />import_cells := 0<br />import_lib_cells := 0<br />structural_views := 5<br />schematic_view_name := schematic<br />functional_view_name := functional<br />netlist_view_name := netlist<br />symbol_view_name := symbol<br />overwrite_symbol := 1<br />log_file_name := ./verilogIn.log<br />map_file_name := ./verilogIn.map.table<br />work_area := &lt;directory_name&gt;<br />power_net := VDD!<br />ground_net := GND!<br />glob_sig_names := net1,net2</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1027303"></a>-- Schematic Generation Options Form</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1027284"></a>sheet_symbol := Asize<br />page_row_limit := 512<br />page_col_limit := 256<br />label_height := 12<br />line_line_spacing := 0.2<br />line_component_spacing := 0.5<br />density_level := 0<br />pin_placement := file, pin_placement_file<br />client := synthesis<br />alias_module := cds_alias<br />cont_assign_symbol := basic patch symbol<br />ref_sch_list := schematic, sch<br />pnr_max_inst := 20000<br />pnr_max_port := 5000</pre>
</td>
</tr>
</tbody></table>
<div class="webflare-information-macro webflare-macro-information">
<a id="pgfId-1025701"></a>
The<code> ihdl_parameter</code> file must contain the <code>dest_sch_lib</code>, <code>structural_views</code>, and <code>cont_assign_symbol </code>parameters.</div>
<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="chap2_tk_Starting_Verilog_In_in_Command-Line_Mode.html" id="prev" title="Starting Verilog In in Command-Line Mode">Starting Verilog In in Command ...</a></em></b><b><em><a href="chap2_re_Parameters_Specified_in_the_ihdl_parameter_File.html" id="nex" title="Parameters Specified in the ihdl_parameter File">Parameters Specified in the ih ...</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
 

 <div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;â € </center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div> 

</body></html>