Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Apr  3 13:51:26 2020
| Host         : DESKTOP-TM8D8VH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|    16+ |            9 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              24 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             128 |           16 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             316 |           46 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+----------------------------------------------+-------------------------------------------------+------------------+----------------+
|             Clock Signal            |                 Enable Signal                |                 Set/Reset Signal                | Slice Load Count | Bel Load Count |
+-------------------------------------+----------------------------------------------+-------------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                              |                                                 |                6 |             24 |
|  design_1_i/BTNs_test_0/inst/Value0 |                                              | sw_IBUF[1]                                      |                5 |             40 |
|  design_1_i/BTNs_test_0/inst/s0     |                                              | sw_IBUF[1]                                      |                5 |             40 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | sw_IBUF[0]                                   | design_1_i/BTNs_test_0/inst/counter1[0]_i_1_n_0 |                5 |             40 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                              | design_1_i/hsv_to_rgb_0/inst/R[7]_i_1_n_0       |                6 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/PWM_0/inst/temp2[7]_i_1_n_0       | reset_IBUF                                      |                8 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/BTNs_test_0/inst/h_0              | sw_IBUF[1]                                      |               11 |             64 |
|  design_1_i/BTNs_test_0/inst/Value0 | design_1_i/BTNs_test_0/inst/Value[8]_i_1_n_0 | sw_IBUF[1]                                      |               11 |             82 |
|  design_1_i/BTNs_test_0/inst/s0     | design_1_i/BTNs_test_0/inst/sel              | sw_IBUF[1]                                      |               11 |             82 |
+-------------------------------------+----------------------------------------------+-------------------------------------------------+------------------+----------------+


