// Seed: 4084616758
module module_0 (
    output wire id_0,
    input tri0 id_1,
    output tri id_2,
    input supply0 id_3,
    input uwire id_4,
    output wand id_5,
    input supply0 id_6,
    output tri1 id_7
);
  assign id_2 = 1'b0;
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    output supply1 id_2,
    input supply1 id_3,
    output tri1 id_4
);
  id_6(
      .id_0(~id_2)
  ); module_0(
      id_2, id_0, id_2, id_1, id_0, id_2, id_3, id_4
  );
endmodule
module module_2 (
    output wire id_0,
    input  tri1 id_1
);
  assign id_0 = -id_1 * id_1 * id_1;
  wire id_3;
  module_0(
      id_0, id_1, id_0, id_1, id_1, id_0, id_1, id_0
  );
endmodule
