("pmos_1l:/\tpmos_1l lab4_boyz_nnguye24 extracted" (("open" (nil hierarchy "/{lab4_boyz_nnguye24 pmos_1l extracted }:a"))) (((-0.593 -1.607) (9.965 9.723)) "a" "VLS-GXL" 44))("pmos_1l:/\tpmos_1l lab4_boyz_nnguye24 schematic" (("open" (nil hierarchy "/{lab4_boyz_nnguye24 pmos_1l schematic }:r"))) (((-2.5375 -2.20625) (0.625 2.20625)) "r" "Schematics XL" 45))("pmos_1l:/\tpmos_1l lab4_boyz_nnguye24 layout" (("open" (nil hierarchy "/{lab4_boyz_nnguye24 pmos_1l layout }:a"))) (((-0.209 -6.022) (9.475 4.63)) "a" "VLS-GXL" 46))("pmos_8l:/\tpmos_8l lab4_boyz_nnguye24 symbol" (("open" (nil hierarchy "/{lab4_boyz_nnguye24 pmos_8l symbol }:a"))) (((-1.075 -0.35625) (-0.025 0.48125)) "a" "Symbol" 36))("pmos_8l:/\tpmos_8l lab4_boyz_nnguye24 schematic" (("open" (nil hierarchy "/{lab4_boyz_nnguye24 pmos_8l schematic }:r"))) (((-2.5375 -2.20625) (0.625 2.20625)) "r" "Schematics XL" 34))("pmos_8l:/\tpmos_8l lab4_boyz_nnguye24 layout" (("open" (nil hierarchy "/{lab4_boyz_nnguye24 pmos_8l layout }:a"))) (((-6.326 -1.004) (13.526 20.3)) "a" "VLS-GXL" 33))("nmos_4l:/\tnmos_4l lab4_boyz_nnguye24 schematic" (("open" (nil hierarchy "/{lab4_boyz_nnguye24 nmos_4l schematic }:a"))) (((0.00625 -2.30625) (2.19375 0.74375)) "a" "Schematics XL" 16))("nmos_4l:/\tnmos_4l lab4_boyz_nnguye24 extracted" (("open" (nil hierarchy "/{lab4_boyz_nnguye24 nmos_4l extracted }:a"))) (((-2.097 -2.383) (9.069 9.6)) "a" "VLS-GXL" 15))("nmos_4l:/\tnmos_4l lab4_boyz_nnguye24 layout" (("open" (nil hierarchy "/{lab4_boyz_nnguye24 nmos_4l layout }:a"))) (((-13.129 -4.164) (18.199 10.34)) "a" "VLS-GXL" 17))("adv_logic:/\tadv_logic lab3_boyz_nnguye24 schematic" (("open" (nil hierarchy "/{lab3_boyz_nnguye24 adv_logic schematic }:r"))) (((0.56875 -5.025) (5.71875 2.15)) "r" "Schematics XL" 6))